// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/12/2024 22:43:54"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module XM23 (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk_in,
	reset,
	led);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	reg clk_in ;
input 	reg reset ;
output 	reg led ;

// Design Ports Information
// led	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_in	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("XM23_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_in~input_o ;
wire \clk_in~inputclkctrl_outclk ;
wire \led~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \counter~0_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Equal0~6_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Equal0~5_combout ;
wire \Equal0~7_combout ;
wire \Equal0~9_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Equal0~2_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~4_combout ;
wire \Equal0~8_combout ;
wire \Equal0~10_combout ;
wire \led~reg0_q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~17_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ;
wire \clk~0_combout ;
wire \clk~q ;
wire \clk~clkctrl_outclk ;
wire \controller|Add2~1 ;
wire \controller|Add2~3 ;
wire \controller|Add2~4_combout ;
wire \branch_inst|LR_o[3]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ;
wire \controller|Add2~5 ;
wire \controller|Add2~7 ;
wire \controller|Add2~9 ;
wire \controller|Add2~11 ;
wire \controller|Add2~13 ;
wire \controller|Add2~15 ;
wire \controller|Add2~17 ;
wire \controller|Add2~19 ;
wire \controller|Add2~21 ;
wire \controller|Add2~23 ;
wire \controller|Add2~24_combout ;
wire \controller|LBPC1[13]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~24_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~25_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~26_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~27_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~18_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~19_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~16_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~17_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~20_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~21_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~14_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~15_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ;
wire \controller|Add0~1 ;
wire \controller|Add0~3 ;
wire \controller|Add0~5 ;
wire \controller|Add0~7 ;
wire \controller|Add0~9 ;
wire \controller|Add0~11 ;
wire \controller|Add0~13 ;
wire \controller|Add0~15 ;
wire \controller|Add0~17 ;
wire \controller|Add0~19 ;
wire \controller|Add0~21 ;
wire \controller|Add0~23 ;
wire \controller|Add0~24_combout ;
wire \controller|Add0~4_combout ;
wire \controller|PC_next[1]~16 ;
wire \controller|PC_next[2]~18 ;
wire \controller|PC_next[3]~20 ;
wire \controller|PC_next[4]~22 ;
wire \controller|PC_next[5]~24 ;
wire \controller|PC_next[6]~26 ;
wire \controller|PC_next[7]~28 ;
wire \controller|PC_next[8]~30 ;
wire \controller|PC_next[9]~32 ;
wire \controller|PC_next[10]~34 ;
wire \controller|PC_next[11]~36 ;
wire \controller|PC_next[12]~38 ;
wire \controller|PC_next[13]~39_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~16_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ;
wire \controller|Equal0~0_combout ;
wire \pcounter|true_PC[13]~14_combout ;
wire \controller|LBPC2[13]~feeder_combout ;
wire \decode|Equal9~0_combout ;
wire \decode|Equal10~0_combout ;
wire \decode|Equal14~0_combout ;
wire \decode|Equal1~0_combout ;
wire \controller|stage_3_dep~4_combout ;
wire \decode|Equal31~0_combout ;
wire \decode|Equal33~0_combout ;
wire \decode|async_set~0_combout ;
wire \decode|async_set~1_combout ;
wire \decode|Equal23~0_combout ;
wire \decode|V~0_combout ;
wire \decode|V~1_combout ;
wire \decode|Equal31~1_combout ;
wire \decode|async_dep~7_combout ;
wire \decode|async_dep~8_combout ;
wire \decode|async_dep~13_combout ;
wire \controller|stage_3_dep~5_combout ;
wire \decode|Equal7~0_combout ;
wire \decode|Equal17~0_combout ;
wire \decode|RC~7_combout ;
wire \decode|Equal9~1_combout ;
wire \decode|RC~4_combout ;
wire \decode|RC~6_combout ;
wire \decode|Equal22~0_combout ;
wire \decode|Equal22~1_combout ;
wire \decode|Equal18~1_combout ;
wire \decode|Equal22~2_combout ;
wire \decode|Equal26~0_combout ;
wire \decode|Equal23~1_combout ;
wire \decode|D~2_combout ;
wire \decode|D~3_combout ;
wire \decode|D~4_combout ;
wire \decode|Equal32~0_combout ;
wire \decode|Equal32~1_combout ;
wire \controller|stage_3_dep~2_combout ;
wire \controller|stage_3_dep~6_combout ;
wire \controller|stage_3_dep~7_combout ;
wire \decode|Decoder1~5_combout ;
wire \decode|Equal21~0_combout ;
wire \controller|stage_3_dep~3_combout ;
wire \controller|stage_3_dep~23_combout ;
wire \controller|stage_3_dep~18_combout ;
wire \decode|Decoder0~3_combout ;
wire \decode|async_dep~15_combout ;
wire \decode|Equal17~1_combout ;
wire \decode|RC~5_combout ;
wire \decode|Equal39~0_combout ;
wire \decode|async_dep~4_combout ;
wire \decode|async_dep~12_combout ;
wire \decode|async_dep~14_combout ;
wire \decode|async_dep~16_combout ;
wire \decode|async_dep~5_combout ;
wire \decode|async_dep~6_combout ;
wire \decode|async_dep~9_combout ;
wire \decode|async_dep~10_combout ;
wire \decode|async_dep~23_combout ;
wire \decode|async_dep~11_combout ;
wire \decode|async_dep~21_combout ;
wire \controller|stall[5]~6_combout ;
wire \decode|Decoder1~6_combout ;
wire \decode|Decoder0~4_combout ;
wire \controller|stage_3_dep~19_combout ;
wire \controller|stage_3_dep~20_combout ;
wire \controller|stall[6]~7_combout ;
wire \controller|stall[6]~8_combout ;
wire \decode|Decoder1~4_combout ;
wire \controller|stage_3_dep~16_combout ;
wire \controller|stage_3_dep~17_combout ;
wire \decode|Equal26~1_combout ;
wire \decode|async_dep~20_combout ;
wire \controller|stall[4]~5_combout ;
wire \decode|Decoder1~7_combout ;
wire \decode|Decoder0~5_combout ;
wire \decode|async_dep~22_combout ;
wire \controller|stage_3_dep~21_combout ;
wire \controller|stage_3_dep~22_combout ;
wire \controller|stall[7]~9_combout ;
wire \pcounter|WideOr0~1_combout ;
wire \decode|Decoder0~1_combout ;
wire \decode|Decoder1~2_combout ;
wire \controller|stage_3_dep~12_combout ;
wire \controller|stage_3_dep~13_combout ;
wire \decode|async_dep~18_combout ;
wire \controller|stall[2]~3_combout ;
wire \decode|Decoder0~0_combout ;
wire \decode|Decoder1~1_combout ;
wire \controller|stage_3_dep~10_combout ;
wire \controller|stage_3_dep~11_combout ;
wire \controller|stall[1]~1_combout ;
wire \controller|stall[1]~2_combout ;
wire \decode|Decoder1~3_combout ;
wire \decode|Decoder0~2_combout ;
wire \controller|stage_3_dep~14_combout ;
wire \controller|stage_3_dep~15_combout ;
wire \decode|async_dep~19_combout ;
wire \controller|stall[3]~4_combout ;
wire \decode|Decoder1~0_combout ;
wire \controller|stage_3_dep~8_combout ;
wire \controller|stage_3_dep~9_combout ;
wire \decode|async_dep~17_combout ;
wire \controller|stall[0]~0_combout ;
wire \pcounter|WideOr0~0_combout ;
wire \pipeline|enable_i~8_combout ;
wire \pipeline|enable_i~15_combout ;
wire \pipeline|enable_i[0][16]~q ;
wire \pipeline|enable_i~14_combout ;
wire \pipeline|enable_i[0][15]~q ;
wire \pipeline|enable_i~35_combout ;
wire \pipeline|enable_i[0][14]~q ;
wire \pipeline|enable_i~16_combout ;
wire \pipeline|enable_i[0][12]~q ;
wire \pipeline|enable_i~17_combout ;
wire \pipeline|enable_i[0][13]~q ;
wire \alu_inst|result~37_combout ;
wire \pipeline|enable_i~21_combout ;
wire \pipeline|enable_i[0][9]~q ;
wire \decode|Equal18~0_combout ;
wire \pipeline|enable_i~22_combout ;
wire \pipeline|enable_i[0][20]~q ;
wire \pipeline|enable_i~36_combout ;
wire \pipeline|enable_i[0][17]~q ;
wire \pipeline|enable_i~25_combout ;
wire \pipeline|enable_i[0][19]~q ;
wire \alu_inst|result~39_combout ;
wire \pipeline|enable_i~23_combout ;
wire \pipeline|enable_i[0][10]~q ;
wire \pipeline|enable_i~24_combout ;
wire \pipeline|enable_i[0][11]~q ;
wire \alu_inst|result[15]~38_combout ;
wire \update_psw_inst|WideOr0~2_combout ;
wire \update_psw_inst|WideOr0~3_combout ;
wire \decode|Equal23~2_combout ;
wire \decode|Equal23~3_combout ;
wire \pipeline|enable_i~19_combout ;
wire \pipeline|enable_i[0][24]~q ;
wire \decode|Equal29~0_combout ;
wire \pipeline|enable_i~18_combout ;
wire \pipeline|enable_i[0][30]~q ;
wire \pipeline|enable_i~20_combout ;
wire \pipeline|enable_i[0][23]~q ;
wire \decode|N~0_combout ;
wire \pipeline|S_i[0][2]~0_combout ;
wire \pipeline|PSW_i[2]~8_combout ;
wire \alu_inst|result~44_combout ;
wire \pipeline|enable_i~9_combout ;
wire \pipeline|enable_i[0][33]~q ;
wire \pipeline|enable_i[1][33]~q ;
wire \pipeline|enable_i[2][33]~q ;
wire \pipeline|S_i[1][2]~q ;
wire \pipeline|S_i[2][2]~q ;
wire \decode|S[1]~3_combout ;
wire \pipeline|S_i[0][1]~q ;
wire \pipeline|S_i[1][1]~q ;
wire \pipeline|S_i[2][1]~q ;
wire \decode|S[0]~4_combout ;
wire \pipeline|S_i[0][0]~q ;
wire \pipeline|S_i[1][0]~q ;
wire \pipeline|S_i[2][0]~q ;
wire \pipeline|Decoder0~4_combout ;
wire \pipeline|enable_i~13_combout ;
wire \pipeline|enable_i[0][34]~q ;
wire \pipeline|enable_i[1][34]~feeder_combout ;
wire \pipeline|enable_i[1][34]~q ;
wire \pipeline|enable_i[2][34]~q ;
wire \decode|async_dep~24_combout ;
wire \decode|D[2]~8_combout ;
wire \decode|D[0]~5_combout ;
wire \pipeline|D_i[0][0]~q ;
wire \pipeline|D_i[1][0]~q ;
wire \pipeline|D_i[2][0]~q ;
wire \decode|D[2]~7_combout ;
wire \pipeline|D_i[0][2]~q ;
wire \pipeline|D_i[1][2]~q ;
wire \pipeline|D_i[2][2]~q ;
wire \decode|D[1]~6_combout ;
wire \pipeline|D_i[0][1]~q ;
wire \pipeline|D_i[1][1]~q ;
wire \pipeline|D_i[2][1]~q ;
wire \pipeline|Decoder1~4_combout ;
wire \pipeline|gprc_i~18_combout ;
wire \decode|INC~0_combout ;
wire \decode|DEC~0_combout ;
wire \pipeline|DEC_i[1]~feeder_combout ;
wire \pipeline|Add1~0_combout ;
wire \pipeline|enable_i~37_combout ;
wire \pipeline|enable_i[0][22]~q ;
wire \pipeline|enable_i[1][22]~q ;
wire \pipeline|enable_i[2][22]~q ;
wire \decode|Equal34~0_combout ;
wire \pipeline|enable_i~33_combout ;
wire \pipeline|enable_i[0][36]~q ;
wire \pipeline|enable_i[1][36]~feeder_combout ;
wire \pipeline|enable_i[1][36]~q ;
wire \pipeline|enable_i[2][36]~feeder_combout ;
wire \pipeline|enable_i[2][36]~q ;
wire \pipeline|enable_i~29_combout ;
wire \pipeline|enable_i[0][27]~q ;
wire \pipeline|enable_i[1][27]~q ;
wire \pipeline|enable_i[2][27]~feeder_combout ;
wire \pipeline|enable_i[2][27]~q ;
wire \decode|Equal36~0_combout ;
wire \pipeline|enable_i~30_combout ;
wire \pipeline|enable_i[0][37]~q ;
wire \pipeline|enable_i[1][37]~q ;
wire \pipeline|enable_i[2][37]~q ;
wire \pipeline|enable_i~32_combout ;
wire \pipeline|enable_i[0][35]~q ;
wire \pipeline|enable_i[1][35]~feeder_combout ;
wire \pipeline|enable_i[1][35]~q ;
wire \pipeline|enable_i[2][35]~q ;
wire \pipeline|always0~5_combout ;
wire \pipeline|enable_i~31_combout ;
wire \pipeline|enable_i[0][38]~q ;
wire \pipeline|enable_i[1][38]~q ;
wire \pipeline|enable_i[2][38]~q ;
wire \decode|Equal24~0_combout ;
wire \pipeline|enable_i~28_combout ;
wire \pipeline|enable_i[0][25]~q ;
wire \pipeline|enable_i[1][25]~feeder_combout ;
wire \pipeline|enable_i[1][25]~q ;
wire \pipeline|enable_i[2][25]~feeder_combout ;
wire \pipeline|enable_i[2][25]~q ;
wire \pipeline|enable_i[1][24]~q ;
wire \pipeline|enable_i[2][24]~feeder_combout ;
wire \pipeline|enable_i[2][24]~q ;
wire \pipeline|enable_i~27_combout ;
wire \pipeline|enable_i[0][26]~q ;
wire \pipeline|enable_i[1][26]~q ;
wire \pipeline|enable_i[2][26]~q ;
wire \pipeline|enable_i[1][23]~feeder_combout ;
wire \pipeline|enable_i[1][23]~q ;
wire \pipeline|enable_i[2][23]~q ;
wire \pipeline|always0~3_combout ;
wire \pipeline|enable_i[1][15]~feeder_combout ;
wire \pipeline|enable_i[1][15]~q ;
wire \pipeline|enable_i[2][15]~q ;
wire \pipeline|enable_i[1][16]~feeder_combout ;
wire \pipeline|enable_i[1][16]~q ;
wire \pipeline|enable_i[2][16]~feeder_combout ;
wire \pipeline|enable_i[2][16]~q ;
wire \pipeline|enable_i[1][17]~q ;
wire \pipeline|enable_i[2][17]~q ;
wire \pipeline|enable_i[1][13]~feeder_combout ;
wire \pipeline|enable_i[1][13]~q ;
wire \pipeline|enable_i[2][13]~feeder_combout ;
wire \pipeline|enable_i[2][13]~q ;
wire \pipeline|always0~1_combout ;
wire \pipeline|enable_i[1][11]~q ;
wire \pipeline|enable_i[2][11]~feeder_combout ;
wire \pipeline|enable_i[2][11]~q ;
wire \pipeline|enable_i[1][9]~q ;
wire \pipeline|enable_i[2][9]~q ;
wire \pipeline|enable_i[1][12]~q ;
wire \pipeline|enable_i[2][12]~q ;
wire \pipeline|enable_i[1][10]~feeder_combout ;
wire \pipeline|enable_i[1][10]~q ;
wire \pipeline|enable_i[2][10]~feeder_combout ;
wire \pipeline|enable_i[2][10]~q ;
wire \pipeline|always0~0_combout ;
wire \pipeline|enable_i[1][20]~q ;
wire \pipeline|enable_i[2][20]~feeder_combout ;
wire \pipeline|enable_i[2][20]~q ;
wire \pipeline|enable_i~26_combout ;
wire \pipeline|enable_i[0][21]~q ;
wire \pipeline|enable_i[1][21]~feeder_combout ;
wire \pipeline|enable_i[1][21]~q ;
wire \pipeline|enable_i[2][21]~q ;
wire \pipeline|enable_i[1][19]~feeder_combout ;
wire \pipeline|enable_i[1][19]~q ;
wire \pipeline|enable_i[2][19]~q ;
wire \pipeline|always0~2_combout ;
wire \pipeline|always0~4_combout ;
wire \pipeline|always0~6_combout ;
wire \pipeline|Decoder0~7_combout ;
wire \pipeline|gprc_i[0][3][8]~0_combout ;
wire \pipeline|Decoder0~6_combout ;
wire \pipeline|gprc_i[0][0][2]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ;
wire \decode|B[6]~7_combout ;
wire \pipeline|B_i[0][6]~q ;
wire \pipeline|exec_result_i[0][9]~8_combout ;
wire \pipeline|exec_result_i[0][14]~1_combout ;
wire \decode|RC~8_combout ;
wire \regnum_inst|src_val[15]~2_combout ;
wire \pipeline|Decoder0~5_combout ;
wire \pipeline|Decoder1~5_combout ;
wire \pipeline|gprc_i~22_combout ;
wire \pipeline|gprc_i[0][1][3]~0_combout ;
wire \pipeline|Mux3~2_combout ;
wire \pipeline|gprc_i[0][2][13]~0_combout ;
wire \pipeline|gprc_i~367_combout ;
wire \pipeline|gprc_i~368_combout ;
wire \pipeline|gprc_i~369_combout ;
wire \pipeline|gprc_i[0][2][13]~1_combout ;
wire \pipeline|enable_i~12_combout ;
wire \pipeline|enable_i[0][39]~q ;
wire \pipeline|enable_i[1][39]~feeder_combout ;
wire \pipeline|enable_i[1][39]~q ;
wire \pipeline|enable_i[2][39]~q ;
wire \pipeline|always0~7_combout ;
wire \pipeline|gprc_i[0][2][13]~2_combout ;
wire \pipeline|gprc_i[0][2][14]~q ;
wire \pipeline|Mux3~3_combout ;
wire \pipeline|Decoder0~2_combout ;
wire \pipeline|gprc_i[0][4][5]~0_combout ;
wire \pipeline|gprc_i~361_combout ;
wire \pipeline|gprc_i~362_combout ;
wire \pipeline|Decoder1~2_combout ;
wire \pipeline|gprc_i~10_combout ;
wire \pipeline|gprc_i~363_combout ;
wire \pipeline|gprc_i[0][4][5]~1_combout ;
wire \pipeline|gprc_i[0][4][5]~2_combout ;
wire \pipeline|gprc_i[0][4][14]~q ;
wire \pipeline|Decoder1~1_combout ;
wire \pipeline|Decoder0~1_combout ;
wire \pipeline|gprc_i~6_combout ;
wire \pipeline|gprc_i[0][6][9]~0_combout ;
wire \pipeline|gprc_i~358_combout ;
wire \pipeline|gprc_i~359_combout ;
wire \pipeline|gprc_i~360_combout ;
wire \pipeline|gprc_i[0][6][9]~1_combout ;
wire \pipeline|gprc_i[0][6][9]~2_combout ;
wire \pipeline|gprc_i[0][6][14]~q ;
wire \pipeline|Mux3~0_combout ;
wire \pipeline|Decoder0~0_combout ;
wire \pipeline|gprc_i[0][5][11]~0_combout ;
wire \pipeline|gprc_i~355_combout ;
wire \pipeline|gprc_i~356_combout ;
wire \pipeline|Decoder1~0_combout ;
wire \pipeline|gprc_i~2_combout ;
wire \pipeline|gprc_i~357_combout ;
wire \pipeline|gprc_i[0][5][11]~1_combout ;
wire \pipeline|gprc_i[0][5][11]~2_combout ;
wire \pipeline|gprc_i[0][5][14]~q ;
wire \pipeline|Mux3~1_combout ;
wire \pipeline|Mux3~4_combout ;
wire \pipeline|gprc_i~370_combout ;
wire \pipeline|gprc_i~371_combout ;
wire \pipeline|gprc_i~372_combout ;
wire \pipeline|gprc_i[0][1][3]~1_combout ;
wire \pipeline|gprc_i[0][1][3]~2_combout ;
wire \pipeline|gprc_i[0][1][14]~q ;
wire \pipeline|Mux18~2_combout ;
wire \pipeline|Mux18~3_combout ;
wire \pipeline|Mux18~0_combout ;
wire \pipeline|Mux18~1_combout ;
wire \pipeline|Mux18~4_combout ;
wire \decode|B[2]~3_combout ;
wire \pipeline|B_i[0][2]~q ;
wire \pipeline|exec_result_i[0][10]~4_combout ;
wire \pipeline|enable_i~34_combout ;
wire \pipeline|enable_i[0][40]~q ;
wire \pipeline|enable_i[1][40]~q ;
wire \dram_control_inst|write_enable~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ;
wire \dram_control_inst|Add4~56_combout ;
wire \dram_control_inst|always0~0_combout ;
wire \dram_control_inst|Add4~65_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ;
wire \pipeline|gprc_i~98_combout ;
wire \pipeline|gprc_i~99_combout ;
wire \pipeline|Decoder1~6_combout ;
wire \pipeline|gprc_i~26_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ;
wire \pipeline|Decoder0~3_combout ;
wire \pipeline|Decoder1~3_combout ;
wire \pipeline|gprc_i~14_combout ;
wire \pipeline|WideOr1~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ;
wire \pipeline|gprc_i~215_combout ;
wire \pipeline|gprc_i~221_combout ;
wire \pipeline|gprc_i~203_combout ;
wire \pipeline|gprc_i~204_combout ;
wire \pipeline|Add1~1_combout ;
wire \pipeline|Add2~0_combout ;
wire \pipeline|gprc_i[0][7][6]~0_combout ;
wire \pipeline|gprc_i~305_combout ;
wire \pipeline|gprc_i~296_combout ;
wire \decode|B[1]~4_combout ;
wire \pipeline|B_i[0][1]~q ;
wire \pipeline|Decoder1~7_combout ;
wire \pipeline|gprc_i~30_combout ;
wire \pipeline|gprc_i~317_combout ;
wire \pipeline|gprc_i~318_combout ;
wire \pipeline|gprc_i~319_combout ;
wire \pipeline|gprc_i[0][3][8]~1_combout ;
wire \pipeline|gprc_i[0][3][8]~2_combout ;
wire \pipeline|gprc_i[0][3][1]~q ;
wire \pipeline|gprc_i~311_combout ;
wire \pipeline|gprc_i~312_combout ;
wire \pipeline|gprc_i~313_combout ;
wire \pipeline|gprc_i[0][1][1]~q ;
wire \pipeline|gprc_i~314_combout ;
wire \pipeline|gprc_i~315_combout ;
wire \pipeline|gprc_i~316_combout ;
wire \pipeline|gprc_i[0][0][2]~1_combout ;
wire \pipeline|gprc_i[0][0][2]~2_combout ;
wire \pipeline|gprc_i[0][0][1]~q ;
wire \regnum_inst|Mux46~2_combout ;
wire \regnum_inst|Mux46~3_combout ;
wire \pipeline|gprc_i~299_combout ;
wire \pipeline|gprc_i~300_combout ;
wire \pipeline|gprc_i~301_combout ;
wire \pipeline|gprc_i[0][6][1]~q ;
wire \pipeline|gprc_i~302_combout ;
wire \pipeline|gprc_i~303_combout ;
wire \pipeline|gprc_i~304_combout ;
wire \pipeline|gprc_i[0][4][1]~q ;
wire \regnum_inst|Mux46~0_combout ;
wire \regnum_inst|Mux46~1_combout ;
wire \regnum_inst|Mux46~4_combout ;
wire \pipeline|exec_result_i~21_combout ;
wire \regnum_inst|src_val[1]~20_combout ;
wire \go_to_LR_inst|Mux14~2_combout ;
wire \go_to_LR_inst|Mux14~3_combout ;
wire \go_to_LR_inst|Mux14~0_combout ;
wire \go_to_LR_inst|Mux14~1_combout ;
wire \go_to_LR_inst|Mux14~4_combout ;
wire \regnum_inst|src_val[1]~21_combout ;
wire \pipeline|gprc_i~339_combout ;
wire \pipeline|gprc_i~341_combout ;
wire \pipeline|gprc_i~347_combout ;
wire \pipeline|gprc_i~349_combout ;
wire \pipeline|Mux1~2_combout ;
wire \pipeline|Mux1~3_combout ;
wire \pipeline|gprc_i~324_combout ;
wire \pipeline|gprc_i~323_combout ;
wire \pipeline|gprc_i~326_combout ;
wire \pipeline|gprc_i~320_combout ;
wire \pipeline|gprc_i[0][5][0]~0_combout ;
wire \pipeline|Mux1~4_combout ;
wire \pipeline|gprc_i[0][5][0]~q ;
wire \pipeline|gprc_i~337_combout ;
wire \pipeline|gprc_i~336_combout ;
wire \pipeline|gprc_i~338_combout ;
wire \pipeline|gprc_i~335_combout ;
wire \pipeline|gprc_i[0][7][0]~0_combout ;
wire \pipeline|gprc_i[0][7][0]~q ;
wire \pipeline|gprc_i~329_combout ;
wire \pipeline|gprc_i~328_combout ;
wire \pipeline|gprc_i~330_combout ;
wire \pipeline|gprc_i~327_combout ;
wire \pipeline|gprc_i[0][6][0]~0_combout ;
wire \pipeline|gprc_i[0][6][0]~q ;
wire \pipeline|gprc_i~333_combout ;
wire \pipeline|gprc_i~332_combout ;
wire \pipeline|gprc_i~334_combout ;
wire \pipeline|gprc_i~331_combout ;
wire \pipeline|gprc_i[0][4][0]~0_combout ;
wire \pipeline|gprc_i[0][4][0]~q ;
wire \pipeline|Mux1~0_combout ;
wire \pipeline|Mux1~1_combout ;
wire \pipeline|gprc_i~322_combout ;
wire \pipeline|gprc_i~348_combout ;
wire \pipeline|gprc_i~350_combout ;
wire \pipeline|gprc_i[0][0][0]~0_combout ;
wire \pipeline|gprc_i[0][0][0]~q ;
wire \go_to_LR_inst|Mux15~2_combout ;
wire \go_to_LR_inst|Mux15~3_combout ;
wire \go_to_LR_inst|Mux15~0_combout ;
wire \go_to_LR_inst|Mux15~1_combout ;
wire \regnum_inst|src_val[0]~23_combout ;
wire \regnum_inst|src_val[0]~22_combout ;
wire \regnum_inst|src_val[0]~24_combout ;
wire \alu_inst|sub_op|result[0]~0_combout ;
wire \decode|B[7]~6_combout ;
wire \pipeline|B_i[0][7]~q ;
wire \pipeline|exec_result_i[0][15]~7_combout ;
wire \pipeline|exec_result_i[0][15]~q ;
wire \pipeline|exec_result_i[1][15]~q ;
wire \pipeline|gprc_i~391_combout ;
wire \pipeline|gprc_i~382_combout ;
wire \pipeline|gprc_i~383_combout ;
wire \pipeline|gprc_i~384_combout ;
wire \pipeline|gprc_i[0][1][15]~q ;
wire \pipeline|gprc_i~385_combout ;
wire \pipeline|gprc_i~386_combout ;
wire \pipeline|gprc_i~387_combout ;
wire \pipeline|gprc_i[0][0][15]~q ;
wire \pipeline|Mux2~2_combout ;
wire \pipeline|Mux2~3_combout ;
wire \pipeline|gprc_i~400_combout ;
wire \pipeline|gprc_i~401_combout ;
wire \pipeline|gprc_i~402_combout ;
wire \pipeline|gprc_i[0][7][6]~1_combout ;
wire \pipeline|gprc_i[0][7][6]~2_combout ;
wire \pipeline|gprc_i[0][7][15]~q ;
wire \pipeline|gprc_i~394_combout ;
wire \pipeline|gprc_i~395_combout ;
wire \pipeline|gprc_i~396_combout ;
wire \pipeline|gprc_i[0][6][15]~q ;
wire \pipeline|gprc_i~397_combout ;
wire \pipeline|gprc_i~398_combout ;
wire \pipeline|gprc_i~399_combout ;
wire \pipeline|gprc_i[0][4][15]~q ;
wire \pipeline|Mux2~0_combout ;
wire \pipeline|Mux2~1_combout ;
wire \pipeline|Mux2~4_combout ;
wire \pipeline|gprc_i~392_combout ;
wire \pipeline|gprc_i~393_combout ;
wire \pipeline|gprc_i[0][5][15]~q ;
wire \go_to_LR_inst|Mux0~2_combout ;
wire \go_to_LR_inst|Mux0~3_combout ;
wire \go_to_LR_inst|Mux0~0_combout ;
wire \go_to_LR_inst|Mux0~1_combout ;
wire \regnum_inst|src_val[15]~26_combout ;
wire \regnum_inst|src_val[15]~30_combout ;
wire \pipeline|PSW_i[0]~13_combout ;
wire \update_psw_inst|WideOr2~0_combout ;
wire \decode|C~0_combout ;
wire \update_psw_inst|psw_msk[0]~1_combout ;
wire \pipeline|PSW_i[0]~12_combout ;
wire \pipeline|PSW_i[0]~14_combout ;
wire \alu_inst|addc_op|Add0~1_cout ;
wire \alu_inst|addc_op|Add0~2_combout ;
wire \alu_inst|result[0]~233_combout ;
wire \alu_inst|add_op|result[0]~0_combout ;
wire \pipeline|gprc_i~248_combout ;
wire \pipeline|gprc_i~257_combout ;
wire \pipeline|gprc_i~258_combout ;
wire \pipeline|gprc_i~259_combout ;
wire \pipeline|gprc_i[0][7][3]~q ;
wire \regnum_inst|Mux44~0_combout ;
wire \regnum_inst|Mux44~1_combout ;
wire \pipeline|gprc_i~263_combout ;
wire \pipeline|gprc_i~264_combout ;
wire \pipeline|gprc_i~265_combout ;
wire \pipeline|gprc_i[0][1][3]~q ;
wire \pipeline|gprc_i~266_combout ;
wire \pipeline|gprc_i~267_combout ;
wire \pipeline|gprc_i~268_combout ;
wire \pipeline|gprc_i[0][0][3]~q ;
wire \regnum_inst|Mux44~2_combout ;
wire \pipeline|gprc_i~269_combout ;
wire \pipeline|gprc_i~270_combout ;
wire \pipeline|gprc_i~271_combout ;
wire \pipeline|gprc_i[0][3][3]~q ;
wire \regnum_inst|Mux44~3_combout ;
wire \regnum_inst|Mux44~4_combout ;
wire \alu_inst|result~40_combout ;
wire \alu_inst|result[11]~41_combout ;
wire \pipeline|gprc_i~290_combout ;
wire \pipeline|gprc_i~291_combout ;
wire \pipeline|gprc_i~292_combout ;
wire \pipeline|gprc_i[0][0][2]~q ;
wire \go_to_LR_inst|Mux13~2_combout ;
wire \go_to_LR_inst|Mux13~3_combout ;
wire \pipeline|gprc_i~281_combout ;
wire \pipeline|gprc_i~282_combout ;
wire \pipeline|gprc_i~283_combout ;
wire \pipeline|gprc_i[0][7][2]~q ;
wire \pipeline|gprc_i~278_combout ;
wire \pipeline|gprc_i~279_combout ;
wire \pipeline|gprc_i~280_combout ;
wire \pipeline|gprc_i[0][4][2]~q ;
wire \pipeline|gprc_i~275_combout ;
wire \pipeline|gprc_i~276_combout ;
wire \pipeline|gprc_i~277_combout ;
wire \pipeline|gprc_i[0][6][2]~q ;
wire \go_to_LR_inst|Mux13~0_combout ;
wire \go_to_LR_inst|Mux13~1_combout ;
wire \go_to_LR_inst|Mux13~4_combout ;
wire \regnum_inst|src_val[2]~19_combout ;
wire \alu_inst|sub_op|result[1]~3 ;
wire \alu_inst|sub_op|result[2]~4_combout ;
wire \alu_inst|dadd_op|Add0~1_cout ;
wire \alu_inst|dadd_op|Add0~3 ;
wire \alu_inst|dadd_op|Add0~5 ;
wire \alu_inst|dadd_op|Add0~6_combout ;
wire \alu_inst|result[11]~63_combout ;
wire \alu_inst|result~36_combout ;
wire \regnum_inst|Mux45~0_combout ;
wire \regnum_inst|Mux45~1_combout ;
wire \alu_inst|result[11]~50_combout ;
wire \pipeline|exec_result_i[0][9]~3_combout ;
wire \pipeline|gprc_i~119_combout ;
wire \pipeline|gprc_i~120_combout ;
wire \pipeline|gprc_i~121_combout ;
wire \pipeline|gprc_i[0][1][9]~q ;
wire \dram_control_inst|Mux6~2_combout ;
wire \dram_control_inst|Mux6~3_combout ;
wire \pipeline|gprc_i~113_combout ;
wire \pipeline|gprc_i~114_combout ;
wire \pipeline|gprc_i~115_combout ;
wire \pipeline|gprc_i[0][7][9]~q ;
wire \pipeline|gprc_i~110_combout ;
wire \pipeline|gprc_i~111_combout ;
wire \pipeline|gprc_i~112_combout ;
wire \pipeline|gprc_i[0][4][9]~q ;
wire \pipeline|gprc_i~107_combout ;
wire \pipeline|gprc_i~108_combout ;
wire \pipeline|gprc_i~109_combout ;
wire \pipeline|gprc_i[0][6][9]~q ;
wire \dram_control_inst|Mux6~0_combout ;
wire \dram_control_inst|Mux6~1_combout ;
wire \dram_control_inst|output_data[9]~7_combout ;
wire \dram_control_inst|Mux31~2_combout ;
wire \dram_control_inst|Mux31~3_combout ;
wire \dram_control_inst|Mux31~0_combout ;
wire \dram_control_inst|Mux31~1_combout ;
wire \dram_control_inst|Add4~26_combout ;
wire \dram_control_inst|Mux15~0_combout ;
wire \dram_control_inst|Mux15~1_combout ;
wire \dram_control_inst|Mux15~4_combout ;
wire \dram_control_inst|Add4~27_combout ;
wire \decode|OFF[0]~7_combout ;
wire \pipeline|OFF_i[0][0]~q ;
wire \pipeline|OFF_i[1][0]~q ;
wire \dram_control_inst|Add4~28_combout ;
wire \dram_control_inst|Add4~66_combout ;
wire \dram_control_inst|Add4~67_combout ;
wire \dram_control_inst|Mux14~2_combout ;
wire \dram_control_inst|Mux14~3_combout ;
wire \dram_control_inst|Mux14~4_combout ;
wire \dram_control_inst|Mux30~2_combout ;
wire \dram_control_inst|Mux30~3_combout ;
wire \dram_control_inst|Mux30~0_combout ;
wire \dram_control_inst|Mux30~1_combout ;
wire \dram_control_inst|Add4~24_combout ;
wire \dram_control_inst|Add4~25_combout ;
wire \decode|OFF[1]~6_combout ;
wire \pipeline|OFF_i[0][1]~q ;
wire \pipeline|OFF_i[1][1]~q ;
wire \dram_control_inst|Add4~29 ;
wire \dram_control_inst|Add4~30_combout ;
wire \dram_control_inst|Add4~68_combout ;
wire \dram_control_inst|Add4~69_combout ;
wire \dram_control_inst|Mux29~2_combout ;
wire \dram_control_inst|Mux29~3_combout ;
wire \dram_control_inst|Mux29~0_combout ;
wire \dram_control_inst|Mux29~1_combout ;
wire \dram_control_inst|Add4~22_combout ;
wire \dram_control_inst|Mux13~2_combout ;
wire \dram_control_inst|Mux13~3_combout ;
wire \dram_control_inst|Mux13~4_combout ;
wire \dram_control_inst|Add4~23_combout ;
wire \decode|OFF[2]~5_combout ;
wire \pipeline|OFF_i[0][2]~q ;
wire \pipeline|OFF_i[1][2]~q ;
wire \dram_control_inst|Add4~31 ;
wire \dram_control_inst|Add4~32_combout ;
wire \dram_control_inst|Add4~70_combout ;
wire \dram_control_inst|Add4~71_combout ;
wire \dram_control_inst|Mux28~2_combout ;
wire \dram_control_inst|Mux28~3_combout ;
wire \dram_control_inst|Mux28~0_combout ;
wire \dram_control_inst|Mux28~1_combout ;
wire \dram_control_inst|Add4~20_combout ;
wire \decode|OFF[3]~4_combout ;
wire \pipeline|OFF_i[0][3]~q ;
wire \pipeline|OFF_i[1][3]~q ;
wire \dram_control_inst|Mux12~0_combout ;
wire \dram_control_inst|Mux12~1_combout ;
wire \dram_control_inst|Mux12~4_combout ;
wire \dram_control_inst|Add4~21_combout ;
wire \dram_control_inst|Add4~33 ;
wire \dram_control_inst|Add4~34_combout ;
wire \dram_control_inst|Add4~72_combout ;
wire \dram_control_inst|Add4~73_combout ;
wire \pipeline|gprc_i~224_combout ;
wire \pipeline|gprc_i~225_combout ;
wire \pipeline|gprc_i~226_combout ;
wire \pipeline|gprc_i[0][5][4]~q ;
wire \pipeline|gprc_i~230_combout ;
wire \pipeline|gprc_i~231_combout ;
wire \pipeline|gprc_i~232_combout ;
wire \pipeline|gprc_i[0][4][4]~q ;
wire \pipeline|gprc_i~227_combout ;
wire \pipeline|gprc_i~228_combout ;
wire \pipeline|gprc_i~229_combout ;
wire \pipeline|gprc_i[0][6][4]~q ;
wire \dram_control_inst|Mux11~0_combout ;
wire \dram_control_inst|Mux11~1_combout ;
wire \pipeline|gprc_i~242_combout ;
wire \pipeline|gprc_i~243_combout ;
wire \pipeline|gprc_i~244_combout ;
wire \pipeline|gprc_i[0][0][4]~q ;
wire \dram_control_inst|Mux11~2_combout ;
wire \dram_control_inst|Mux11~3_combout ;
wire \dram_control_inst|output_data[4]~12_combout ;
wire \dram_control_inst|Mux10~0_combout ;
wire \pipeline|gprc_i~200_combout ;
wire \pipeline|gprc_i~201_combout ;
wire \pipeline|gprc_i~202_combout ;
wire \pipeline|gprc_i[0][5][5]~q ;
wire \pipeline|gprc_i~209_combout ;
wire \pipeline|gprc_i~210_combout ;
wire \pipeline|gprc_i~211_combout ;
wire \pipeline|gprc_i[0][7][5]~q ;
wire \dram_control_inst|Mux10~1_combout ;
wire \dram_control_inst|Mux10~4_combout ;
wire \dram_control_inst|Mux26~0_combout ;
wire \dram_control_inst|Mux26~1_combout ;
wire \pipeline|gprc_i~218_combout ;
wire \pipeline|gprc_i~219_combout ;
wire \pipeline|gprc_i~220_combout ;
wire \pipeline|gprc_i[0][0][5]~q ;
wire \dram_control_inst|Mux26~2_combout ;
wire \pipeline|gprc_i~212_combout ;
wire \pipeline|gprc_i~213_combout ;
wire \pipeline|gprc_i~214_combout ;
wire \pipeline|gprc_i[0][2][5]~q ;
wire \dram_control_inst|Mux26~3_combout ;
wire \dram_control_inst|Add4~16_combout ;
wire \decode|OFF[5]~2_combout ;
wire \pipeline|OFF_i[0][5]~q ;
wire \pipeline|OFF_i[1][5]~q ;
wire \dram_control_inst|Add4~17_combout ;
wire \dram_control_inst|Mux11~4_combout ;
wire \dram_control_inst|Add4~19_combout ;
wire \decode|OFF[4]~3_combout ;
wire \pipeline|OFF_i[0][4]~q ;
wire \pipeline|OFF_i[1][4]~q ;
wire \dram_control_inst|Add4~35 ;
wire \dram_control_inst|Add4~37 ;
wire \dram_control_inst|Add4~38_combout ;
wire \dram_control_inst|Add4~76_combout ;
wire \dram_control_inst|Add4~77_combout ;
wire \pipeline|gprc_i~191_combout ;
wire \pipeline|gprc_i~192_combout ;
wire \pipeline|gprc_i~193_combout ;
wire \pipeline|gprc_i[0][1][6]~q ;
wire \pipeline|gprc_i~194_combout ;
wire \pipeline|gprc_i~195_combout ;
wire \pipeline|gprc_i~196_combout ;
wire \pipeline|gprc_i[0][0][6]~q ;
wire \dram_control_inst|Mux9~2_combout ;
wire \pipeline|gprc_i~188_combout ;
wire \pipeline|gprc_i~189_combout ;
wire \pipeline|gprc_i~190_combout ;
wire \pipeline|gprc_i[0][2][6]~q ;
wire \dram_control_inst|Mux9~3_combout ;
wire \dram_control_inst|output_data[6]~10_combout ;
wire \decode|OFF[7]~0_combout ;
wire \pipeline|OFF_i[0][7]~q ;
wire \pipeline|OFF_i[1][7]~feeder_combout ;
wire \pipeline|OFF_i[1][7]~q ;
wire \pipeline|gprc_i~161_combout ;
wire \pipeline|gprc_i~162_combout ;
wire \pipeline|gprc_i~163_combout ;
wire \pipeline|gprc_i[0][7][7]~q ;
wire \pipeline|gprc_i~155_combout ;
wire \pipeline|gprc_i~156_combout ;
wire \pipeline|gprc_i~157_combout ;
wire \pipeline|gprc_i[0][6][7]~q ;
wire \pipeline|gprc_i~158_combout ;
wire \pipeline|gprc_i~159_combout ;
wire \pipeline|gprc_i~160_combout ;
wire \pipeline|gprc_i[0][4][7]~q ;
wire \dram_control_inst|Mux8~0_combout ;
wire \dram_control_inst|Mux8~1_combout ;
wire \pipeline|gprc_i~167_combout ;
wire \pipeline|gprc_i~168_combout ;
wire \pipeline|gprc_i~169_combout ;
wire \pipeline|gprc_i[0][1][7]~q ;
wire \dram_control_inst|Mux8~2_combout ;
wire \dram_control_inst|Mux8~3_combout ;
wire \dram_control_inst|output_data[7]~9_combout ;
wire \pipeline|gprc_i~137_combout ;
wire \decode|B[0]~5_combout ;
wire \pipeline|B_i[0][0]~q ;
wire \pipeline|exec_result_i[0][8]~2_combout ;
wire \pipeline|gprc_i~140_combout ;
wire \pipeline|Mux9~0_combout ;
wire \pipeline|gprc_i~128_combout ;
wire \pipeline|gprc_i~129_combout ;
wire \pipeline|gprc_i~130_combout ;
wire \pipeline|gprc_i[0][5][8]~q ;
wire \pipeline|Mux9~1_combout ;
wire \pipeline|gprc_i~149_combout ;
wire \pipeline|gprc_i~150_combout ;
wire \pipeline|gprc_i~151_combout ;
wire \pipeline|gprc_i[0][3][8]~q ;
wire \pipeline|gprc_i~143_combout ;
wire \pipeline|gprc_i~144_combout ;
wire \pipeline|gprc_i~145_combout ;
wire \pipeline|gprc_i[0][1][8]~q ;
wire \pipeline|gprc_i~146_combout ;
wire \pipeline|gprc_i~147_combout ;
wire \pipeline|gprc_i~148_combout ;
wire \pipeline|gprc_i[0][0][8]~q ;
wire \pipeline|Mux9~2_combout ;
wire \pipeline|Mux9~3_combout ;
wire \pipeline|Mux9~4_combout ;
wire \pipeline|gprc_i~141_combout ;
wire \pipeline|gprc_i~142_combout ;
wire \pipeline|gprc_i[0][2][8]~q ;
wire \go_to_LR_inst|Mux7~2_combout ;
wire \go_to_LR_inst|Mux7~3_combout ;
wire \go_to_LR_inst|Mux7~0_combout ;
wire \go_to_LR_inst|Mux7~1_combout ;
wire \regnum_inst|src_val[8]~8_combout ;
wire \regnum_inst|src_val[8]~9_combout ;
wire \regnum_inst|Mux39~0_combout ;
wire \regnum_inst|Mux39~1_combout ;
wire \regnum_inst|Mux39~2_combout ;
wire \regnum_inst|Mux39~3_combout ;
wire \regnum_inst|Mux39~4_combout ;
wire \regnum_inst|Mux40~0_combout ;
wire \regnum_inst|Mux40~1_combout ;
wire \regnum_inst|Mux40~2_combout ;
wire \regnum_inst|Mux40~3_combout ;
wire \regnum_inst|Mux40~4_combout ;
wire \go_to_LR_inst|Mux9~0_combout ;
wire \go_to_LR_inst|Mux9~1_combout ;
wire \pipeline|gprc_i~179_combout ;
wire \pipeline|gprc_i~180_combout ;
wire \pipeline|gprc_i~181_combout ;
wire \pipeline|gprc_i[0][6][6]~q ;
wire \go_to_LR_inst|Mux9~2_combout ;
wire \go_to_LR_inst|Mux9~3_combout ;
wire \regnum_inst|src_val[6]~12_combout ;
wire \regnum_inst|src_val[6]~13_combout ;
wire \regnum_inst|Mux42~0_combout ;
wire \regnum_inst|Mux42~1_combout ;
wire \regnum_inst|Mux42~2_combout ;
wire \regnum_inst|Mux42~3_combout ;
wire \regnum_inst|Mux42~4_combout ;
wire \regnum_inst|Mux43~2_combout ;
wire \regnum_inst|Mux43~3_combout ;
wire \regnum_inst|Mux43~0_combout ;
wire \regnum_inst|Mux43~1_combout ;
wire \regnum_inst|Mux43~4_combout ;
wire \alu_inst|addc_op|Add0~9 ;
wire \alu_inst|addc_op|Add0~11 ;
wire \alu_inst|addc_op|Add0~13 ;
wire \alu_inst|addc_op|Add0~15 ;
wire \alu_inst|addc_op|Add0~17 ;
wire \alu_inst|addc_op|Add0~18_combout ;
wire \alu_inst|sub_op|result[2]~5 ;
wire \alu_inst|sub_op|result[3]~7 ;
wire \alu_inst|sub_op|result[4]~9 ;
wire \alu_inst|sub_op|result[5]~11 ;
wire \alu_inst|sub_op|result[6]~13 ;
wire \alu_inst|sub_op|result[7]~15 ;
wire \alu_inst|sub_op|result[8]~16_combout ;
wire \alu_inst|result[11]~42_combout ;
wire \alu_inst|result[12]~45_combout ;
wire \alu_inst|result[8]~142_combout ;
wire \alu_inst|subc_op|Add0~1_cout ;
wire \alu_inst|subc_op|Add0~3 ;
wire \alu_inst|subc_op|Add0~5 ;
wire \alu_inst|subc_op|Add0~7 ;
wire \alu_inst|subc_op|Add0~9 ;
wire \alu_inst|subc_op|Add0~11 ;
wire \alu_inst|subc_op|Add0~13 ;
wire \alu_inst|subc_op|Add0~15 ;
wire \alu_inst|subc_op|Add0~17 ;
wire \alu_inst|subc_op|Add0~18_combout ;
wire \alu_inst|dadd_op|Add0~7 ;
wire \alu_inst|dadd_op|Add0~8_combout ;
wire \alu_inst|dadd_op|Add0~4_combout ;
wire \alu_inst|dadd_op|LessThan0~0_combout ;
wire \alu_inst|dadd_op|Add3~1_cout ;
wire \alu_inst|dadd_op|Add3~3 ;
wire \alu_inst|dadd_op|Add3~5 ;
wire \alu_inst|dadd_op|Add3~6_combout ;
wire \alu_inst|dadd_op|Add3~4_combout ;
wire \alu_inst|result~43_combout ;
wire \alu_inst|dadd_op|Add6~1_cout ;
wire \alu_inst|dadd_op|Add6~2_combout ;
wire \alu_inst|result[8]~143_combout ;
wire \alu_inst|result[8]~144_combout ;
wire \alu_inst|add_op|result[0]~1 ;
wire \alu_inst|add_op|result[1]~3 ;
wire \alu_inst|add_op|result[2]~5 ;
wire \alu_inst|add_op|result[3]~7 ;
wire \alu_inst|add_op|result[4]~9 ;
wire \alu_inst|add_op|result[5]~11 ;
wire \alu_inst|add_op|result[6]~13 ;
wire \alu_inst|add_op|result[7]~15 ;
wire \alu_inst|add_op|result[8]~16_combout ;
wire \alu_inst|result[8]~145_combout ;
wire \alu_inst|result[12]~60_combout ;
wire \alu_inst|result[11]~53_combout ;
wire \alu_inst|result[11]~52_combout ;
wire \alu_inst|result~54_combout ;
wire \alu_inst|result[8]~146_combout ;
wire \alu_inst|result[8]~147_combout ;
wire \alu_inst|result[11]~51_combout ;
wire \alu_inst|result[8]~148_combout ;
wire \alu_inst|bis_op|ShiftLeft0~24_combout ;
wire \alu_inst|result[8]~149_combout ;
wire \alu_inst|result[8]~150_combout ;
wire \alu_inst|result[8]~151_combout ;
wire \alu_inst|result[8]~152_combout ;
wire \pipeline|exec_result_i[0][8]~q ;
wire \pipeline|exec_result_i[1][8]~feeder_combout ;
wire \pipeline|exec_result_i[1][8]~q ;
wire \pipeline|gprc_i~138_combout ;
wire \pipeline|gprc_i~139_combout ;
wire \pipeline|gprc_i[0][7][8]~q ;
wire \dram_control_inst|Mux23~0_combout ;
wire \dram_control_inst|Mux23~1_combout ;
wire \dram_control_inst|Mux23~2_combout ;
wire \dram_control_inst|Mux23~3_combout ;
wire \dram_control_inst|Add4~10_combout ;
wire \dram_control_inst|Mux7~2_combout ;
wire \dram_control_inst|Mux7~3_combout ;
wire \dram_control_inst|Mux7~4_combout ;
wire \dram_control_inst|Add4~11_combout ;
wire \decode|OFF[6]~1_combout ;
wire \pipeline|OFF_i[0][6]~q ;
wire \pipeline|OFF_i[1][6]~q ;
wire \dram_control_inst|Mux25~2_combout ;
wire \dram_control_inst|Mux25~3_combout ;
wire \dram_control_inst|Mux25~0_combout ;
wire \dram_control_inst|Mux25~1_combout ;
wire \dram_control_inst|Add4~14_combout ;
wire \dram_control_inst|Add4~15_combout ;
wire \dram_control_inst|Add4~39 ;
wire \dram_control_inst|Add4~41 ;
wire \dram_control_inst|Add4~43 ;
wire \dram_control_inst|Add4~44_combout ;
wire \dram_control_inst|Add4~82_combout ;
wire \dram_control_inst|Add4~83_combout ;
wire \dram_control_inst|Mux6~4_combout ;
wire \dram_control_inst|Mux22~2_combout ;
wire \dram_control_inst|Mux22~3_combout ;
wire \dram_control_inst|Mux22~0_combout ;
wire \dram_control_inst|Mux22~1_combout ;
wire \dram_control_inst|Add4~8_combout ;
wire \dram_control_inst|Add4~9_combout ;
wire \dram_control_inst|Add4~45 ;
wire \dram_control_inst|Add4~46_combout ;
wire \dram_control_inst|Add4~84_combout ;
wire \dram_control_inst|Add4~85_combout ;
wire \pipeline|gprc_i~89_combout ;
wire \pipeline|gprc_i~90_combout ;
wire \pipeline|gprc_i~91_combout ;
wire \pipeline|gprc_i[0][7][10]~q ;
wire \pipeline|gprc_i~86_combout ;
wire \pipeline|gprc_i~87_combout ;
wire \pipeline|gprc_i~88_combout ;
wire \pipeline|gprc_i[0][4][10]~q ;
wire \dram_control_inst|Mux21~0_combout ;
wire \pipeline|gprc_i~80_combout ;
wire \pipeline|gprc_i~81_combout ;
wire \pipeline|gprc_i~82_combout ;
wire \pipeline|gprc_i[0][5][10]~q ;
wire \dram_control_inst|Mux21~1_combout ;
wire \dram_control_inst|Mux21~2_combout ;
wire \pipeline|gprc_i~101_combout ;
wire \pipeline|gprc_i~102_combout ;
wire \pipeline|gprc_i~103_combout ;
wire \pipeline|gprc_i[0][3][10]~q ;
wire \dram_control_inst|Mux21~3_combout ;
wire \dram_control_inst|Add4~6_combout ;
wire \dram_control_inst|Mux5~0_combout ;
wire \dram_control_inst|Mux5~1_combout ;
wire \dram_control_inst|Mux5~4_combout ;
wire \dram_control_inst|Add4~7_combout ;
wire \dram_control_inst|Add4~47 ;
wire \dram_control_inst|Add4~48_combout ;
wire \dram_control_inst|Add4~86_combout ;
wire \dram_control_inst|Add4~87_combout ;
wire \decode|B[3]~2_combout ;
wire \pipeline|B_i[0][3]~q ;
wire \pipeline|exec_result_i[0][11]~5_combout ;
wire \pipeline|gprc_i~77_combout ;
wire \pipeline|gprc_i~78_combout ;
wire \pipeline|gprc_i~79_combout ;
wire \pipeline|gprc_i[0][3][11]~q ;
wire \pipeline|gprc_i~71_combout ;
wire \pipeline|gprc_i~72_combout ;
wire \pipeline|gprc_i~73_combout ;
wire \pipeline|gprc_i[0][1][11]~q ;
wire \pipeline|gprc_i~74_combout ;
wire \pipeline|gprc_i~75_combout ;
wire \pipeline|gprc_i~76_combout ;
wire \pipeline|gprc_i[0][0][11]~q ;
wire \dram_control_inst|Mux4~2_combout ;
wire \dram_control_inst|Mux4~3_combout ;
wire \pipeline|gprc_i~62_combout ;
wire \pipeline|gprc_i~63_combout ;
wire \pipeline|gprc_i~64_combout ;
wire \pipeline|gprc_i[0][4][11]~q ;
wire \dram_control_inst|Mux4~0_combout ;
wire \dram_control_inst|Mux4~1_combout ;
wire \dram_control_inst|output_data[11]~5_combout ;
wire \decode|B[4]~1_combout ;
wire \pipeline|B_i[0][4]~q ;
wire \pipeline|exec_result_i[0][12]~6_combout ;
wire \go_to_LR_inst|Mux3~0_combout ;
wire \pipeline|gprc_i~44_combout ;
wire \pipeline|gprc_i~45_combout ;
wire \pipeline|gprc_i~46_combout ;
wire \pipeline|gprc_i[0][2][12]~q ;
wire \go_to_LR_inst|Mux3~1_combout ;
wire \pipeline|gprc_i~38_combout ;
wire \pipeline|gprc_i~39_combout ;
wire \pipeline|gprc_i~40_combout ;
wire \pipeline|gprc_i[0][4][12]~q ;
wire \pipeline|gprc_i~35_combout ;
wire \pipeline|gprc_i~36_combout ;
wire \pipeline|gprc_i~37_combout ;
wire \pipeline|gprc_i[0][6][12]~q ;
wire \go_to_LR_inst|Mux3~2_combout ;
wire \pipeline|gprc_i~32_combout ;
wire \pipeline|gprc_i~33_combout ;
wire \pipeline|gprc_i~34_combout ;
wire \pipeline|gprc_i[0][5][12]~q ;
wire \go_to_LR_inst|Mux3~3_combout ;
wire \regnum_inst|src_val[12]~3_combout ;
wire \regnum_inst|src_val[12]~4_combout ;
wire \regnum_inst|Mux35~2_combout ;
wire \regnum_inst|Mux35~3_combout ;
wire \regnum_inst|Mux35~0_combout ;
wire \regnum_inst|Mux35~1_combout ;
wire \regnum_inst|Mux35~4_combout ;
wire \regnum_inst|Mux36~2_combout ;
wire \regnum_inst|Mux36~3_combout ;
wire \regnum_inst|Mux36~0_combout ;
wire \regnum_inst|Mux36~1_combout ;
wire \regnum_inst|Mux36~4_combout ;
wire \go_to_LR_inst|Mux5~2_combout ;
wire \go_to_LR_inst|Mux5~3_combout ;
wire \go_to_LR_inst|Mux5~0_combout ;
wire \go_to_LR_inst|Mux5~1_combout ;
wire \go_to_LR_inst|Mux5~4_combout ;
wire \regnum_inst|src_val[10]~6_combout ;
wire \alu_inst|add_op|result[8]~17 ;
wire \alu_inst|add_op|result[9]~19 ;
wire \alu_inst|add_op|result[10]~21 ;
wire \alu_inst|add_op|result[11]~23 ;
wire \alu_inst|add_op|result[12]~24_combout ;
wire \alu_inst|addc_op|Add0~19 ;
wire \alu_inst|addc_op|Add0~21 ;
wire \alu_inst|addc_op|Add0~23 ;
wire \alu_inst|addc_op|Add0~25 ;
wire \alu_inst|addc_op|Add0~26_combout ;
wire \alu_inst|result[12]~46_combout ;
wire \alu_inst|dadd_op|Add6~3 ;
wire \alu_inst|dadd_op|Add6~5 ;
wire \alu_inst|dadd_op|Add6~7 ;
wire \alu_inst|dadd_op|Add6~8_combout ;
wire \alu_inst|dadd_op|Add6~6_combout ;
wire \alu_inst|dadd_op|Add6~4_combout ;
wire \alu_inst|dadd_op|LessThan2~0_combout ;
wire \alu_inst|dadd_op|Add9~1_cout ;
wire \alu_inst|dadd_op|Add9~2_combout ;
wire \alu_inst|subc_op|Add0~19 ;
wire \alu_inst|subc_op|Add0~21 ;
wire \alu_inst|subc_op|Add0~23 ;
wire \alu_inst|subc_op|Add0~25 ;
wire \alu_inst|subc_op|Add0~26_combout ;
wire \alu_inst|result[12]~47_combout ;
wire \alu_inst|result[12]~48_combout ;
wire \alu_inst|sub_op|result[8]~17 ;
wire \alu_inst|sub_op|result[9]~19 ;
wire \alu_inst|sub_op|result[10]~21 ;
wire \alu_inst|sub_op|result[11]~23 ;
wire \alu_inst|sub_op|result[12]~24_combout ;
wire \alu_inst|result[12]~49_combout ;
wire \pipeline|gprc_i~20_combout ;
wire \decode|B[5]~0_combout ;
wire \pipeline|B_i[0][5]~q ;
wire \pipeline|exec_result_i[0][13]~0_combout ;
wire \go_to_LR_inst|Mux2~0_combout ;
wire \pipeline|gprc_i~16_combout ;
wire \pipeline|Mux4~2_combout ;
wire \pipeline|Mux4~3_combout ;
wire \pipeline|gprc_i~8_combout ;
wire \pipeline|gprc_i~9_combout ;
wire \pipeline|gprc_i~11_combout ;
wire \pipeline|gprc_i[0][4][13]~q ;
wire \pipeline|gprc_i~4_combout ;
wire \pipeline|gprc_i~5_combout ;
wire \pipeline|gprc_i~7_combout ;
wire \pipeline|gprc_i[0][6][13]~q ;
wire \pipeline|Mux4~0_combout ;
wire \pipeline|gprc_i~12_combout ;
wire \pipeline|gprc_i~13_combout ;
wire \pipeline|gprc_i~15_combout ;
wire \pipeline|gprc_i[0][7][13]~q ;
wire \pipeline|gprc_i~0_combout ;
wire \pipeline|gprc_i~1_combout ;
wire \pipeline|gprc_i~3_combout ;
wire \pipeline|gprc_i[0][5][13]~q ;
wire \pipeline|Mux4~1_combout ;
wire \pipeline|Mux4~4_combout ;
wire \pipeline|gprc_i~17_combout ;
wire \pipeline|gprc_i~19_combout ;
wire \pipeline|gprc_i[0][2][13]~q ;
wire \go_to_LR_inst|Mux2~1_combout ;
wire \go_to_LR_inst|Mux2~2_combout ;
wire \go_to_LR_inst|Mux2~3_combout ;
wire \regnum_inst|src_val[13]~25_combout ;
wire \regnum_inst|src_val[13]~29_combout ;
wire \alu_inst|dadd_op|Add9~3 ;
wire \alu_inst|dadd_op|Add9~4_combout ;
wire \regnum_inst|Mux33~0_combout ;
wire \regnum_inst|Mux33~1_combout ;
wire \regnum_inst|Mux33~2_combout ;
wire \regnum_inst|Mux33~3_combout ;
wire \regnum_inst|Mux33~4_combout ;
wire \alu_inst|dadd_op|Add9~5 ;
wire \alu_inst|dadd_op|Add9~6_combout ;
wire \alu_inst|result[13]~70_combout ;
wire \alu_inst|dadd_op|Add9~7 ;
wire \alu_inst|dadd_op|Add9~8_combout ;
wire \alu_inst|result[13]~71_combout ;
wire \alu_inst|addc_op|Add0~27 ;
wire \alu_inst|addc_op|Add0~28_combout ;
wire \alu_inst|sub_op|result[12]~25 ;
wire \alu_inst|sub_op|result[13]~26_combout ;
wire \alu_inst|result[13]~76_combout ;
wire \alu_inst|subc_op|Add0~27 ;
wire \alu_inst|subc_op|Add0~28_combout ;
wire \alu_inst|result[11]~69_combout ;
wire \alu_inst|result[13]~84_combout ;
wire \alu_inst|add_op|result[12]~25 ;
wire \alu_inst|add_op|result[13]~26_combout ;
wire \alu_inst|result[13]~85_combout ;
wire \alu_inst|result[13]~86_combout ;
wire \regnum_inst|src_val[3]~17_combout ;
wire \alu_inst|bis_op|ShiftLeft0~27_combout ;
wire \alu_inst|bis_op|ShiftLeft0~18_combout ;
wire \alu_inst|result[13]~77_combout ;
wire \alu_inst|result[13]~78_combout ;
wire \alu_inst|result[13]~79_combout ;
wire \alu_inst|result[13]~80_combout ;
wire \alu_inst|result[13]~81_combout ;
wire \alu_inst|result[13]~82_combout ;
wire \alu_inst|result[13]~83_combout ;
wire \alu_inst|result[13]~87_combout ;
wire \pipeline|exec_result_i[0][13]~q ;
wire \pipeline|exec_result_i[1][13]~q ;
wire \pipeline|gprc_i~21_combout ;
wire \pipeline|gprc_i~23_combout ;
wire \pipeline|gprc_i[0][1][13]~q ;
wire \regnum_inst|Mux34~2_combout ;
wire \regnum_inst|Mux34~3_combout ;
wire \regnum_inst|Mux34~0_combout ;
wire \regnum_inst|Mux34~1_combout ;
wire \regnum_inst|Mux34~4_combout ;
wire \alu_inst|result[12]~55_combout ;
wire \alu_inst|result[12]~56_combout ;
wire \alu_inst|result[12]~57_combout ;
wire \alu_inst|bis_op|ShiftLeft0~16_combout ;
wire \alu_inst|result[12]~58_combout ;
wire \alu_inst|result[12]~59_combout ;
wire \alu_inst|result[12]~61_combout ;
wire \pipeline|exec_result_i[0][12]~q ;
wire \pipeline|exec_result_i[1][12]~feeder_combout ;
wire \pipeline|exec_result_i[1][12]~q ;
wire \pipeline|gprc_i~41_combout ;
wire \pipeline|gprc_i~42_combout ;
wire \pipeline|gprc_i~43_combout ;
wire \pipeline|gprc_i[0][7][12]~q ;
wire \dram_control_inst|Mux3~0_combout ;
wire \dram_control_inst|Mux3~1_combout ;
wire \dram_control_inst|output_data[12]~4_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \dram_control_inst|Mux2~2_combout ;
wire \dram_control_inst|Mux2~3_combout ;
wire \dram_control_inst|Mux2~0_combout ;
wire \dram_control_inst|Mux2~1_combout ;
wire \dram_control_inst|output_data[13]~3_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~10_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~11_combout ;
wire \dram_control_inst|Mux0~0_combout ;
wire \dram_control_inst|Mux0~1_combout ;
wire \dram_control_inst|Mux0~2_combout ;
wire \dram_control_inst|Mux0~3_combout ;
wire \dram_control_inst|output_data[15]~15_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \dram_control_inst|Mux1~0_combout ;
wire \dram_control_inst|Mux1~1_combout ;
wire \dram_control_inst|output_data[14]~14_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~12_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~13_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~2_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~3_combout ;
wire \pipeline|gprc_i~50_combout ;
wire \pipeline|gprc_i~51_combout ;
wire \pipeline|gprc_i~52_combout ;
wire \pipeline|gprc_i[0][0][12]~q ;
wire \pipeline|Mux5~2_combout ;
wire \pipeline|Mux5~3_combout ;
wire \pipeline|Mux5~0_combout ;
wire \pipeline|Mux5~1_combout ;
wire \pipeline|Mux5~4_combout ;
wire \pipeline|gprc_i~53_combout ;
wire \pipeline|gprc_i~54_combout ;
wire \pipeline|gprc_i~55_combout ;
wire \pipeline|gprc_i[0][3][12]~q ;
wire \dram_control_inst|Mux3~2_combout ;
wire \dram_control_inst|Mux3~3_combout ;
wire \dram_control_inst|Mux3~4_combout ;
wire \dram_control_inst|Mux19~2_combout ;
wire \dram_control_inst|Mux19~3_combout ;
wire \dram_control_inst|Mux19~0_combout ;
wire \dram_control_inst|Mux19~1_combout ;
wire \dram_control_inst|Add4~2_combout ;
wire \dram_control_inst|Add4~3_combout ;
wire \dram_control_inst|Mux4~4_combout ;
wire \dram_control_inst|Add4~5_combout ;
wire \dram_control_inst|Add4~49 ;
wire \dram_control_inst|Add4~51 ;
wire \dram_control_inst|Add4~52_combout ;
wire \dram_control_inst|Add4~90_combout ;
wire \dram_control_inst|Add4~91_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~4_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~5_combout ;
wire \pipeline|gprc_i~59_combout ;
wire \pipeline|gprc_i~60_combout ;
wire \pipeline|gprc_i~61_combout ;
wire \pipeline|gprc_i[0][6][11]~q ;
wire \pipeline|Mux6~0_combout ;
wire \pipeline|Mux6~1_combout ;
wire \pipeline|Mux6~2_combout ;
wire \pipeline|Mux6~3_combout ;
wire \pipeline|Mux6~4_combout ;
wire \pipeline|gprc_i~56_combout ;
wire \pipeline|gprc_i~57_combout ;
wire \pipeline|gprc_i~58_combout ;
wire \pipeline|gprc_i[0][5][11]~q ;
wire \go_to_LR_inst|Mux4~0_combout ;
wire \go_to_LR_inst|Mux4~1_combout ;
wire \go_to_LR_inst|Mux4~2_combout ;
wire \go_to_LR_inst|Mux4~3_combout ;
wire \go_to_LR_inst|Mux4~4_combout ;
wire \regnum_inst|src_val[11]~5_combout ;
wire \alu_inst|add_op|result[11]~22_combout ;
wire \alu_inst|sub_op|result[11]~22_combout ;
wire \alu_inst|subc_op|Add0~24_combout ;
wire \alu_inst|result[11]~229_combout ;
wire \alu_inst|bis_op|ShiftLeft0~19_combout ;
wire \alu_inst|bis_op|ShiftLeft0~28_combout ;
wire \alu_inst|result[11]~88_combout ;
wire \alu_inst|result[11]~89_combout ;
wire \alu_inst|result[11]~90_combout ;
wire \alu_inst|result[11]~91_combout ;
wire \alu_inst|result[11]~92_combout ;
wire \alu_inst|result[11]~93_combout ;
wire \alu_inst|result[11]~94_combout ;
wire \alu_inst|result[11]~95_combout ;
wire \alu_inst|addc_op|Add0~24_combout ;
wire \alu_inst|result[11]~96_combout ;
wire \alu_inst|result[11]~97_combout ;
wire \pipeline|exec_result_i[0][11]~q ;
wire \pipeline|exec_result_i[1][11]~feeder_combout ;
wire \pipeline|exec_result_i[1][11]~q ;
wire \pipeline|gprc_i~65_combout ;
wire \pipeline|gprc_i~66_combout ;
wire \pipeline|gprc_i~67_combout ;
wire \pipeline|gprc_i[0][7][11]~q ;
wire \dram_control_inst|Mux20~0_combout ;
wire \dram_control_inst|Mux20~1_combout ;
wire \dram_control_inst|Mux20~2_combout ;
wire \dram_control_inst|Mux20~3_combout ;
wire \dram_control_inst|Add4~4_combout ;
wire \dram_control_inst|Add4~50_combout ;
wire \dram_control_inst|Add4~88_combout ;
wire \dram_control_inst|Add4~89_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~22_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~23_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~12_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~13_combout ;
wire \pipeline|gprc_i~152_combout ;
wire \pipeline|gprc_i~153_combout ;
wire \pipeline|gprc_i~154_combout ;
wire \pipeline|gprc_i[0][5][7]~q ;
wire \go_to_LR_inst|Mux8~2_combout ;
wire \go_to_LR_inst|Mux8~3_combout ;
wire \go_to_LR_inst|Mux8~0_combout ;
wire \go_to_LR_inst|Mux8~1_combout ;
wire \regnum_inst|src_val[7]~10_combout ;
wire \regnum_inst|src_val[7]~11_combout ;
wire \alu_inst|dadd_op|Add3~7 ;
wire \alu_inst|dadd_op|Add3~8_combout ;
wire \alu_inst|subc_op|Add0~16_combout ;
wire \alu_inst|sub_op|result[7]~14_combout ;
wire \alu_inst|result~213_combout ;
wire \alu_inst|result~214_combout ;
wire \alu_inst|bis_op|ShiftLeft0~25_combout ;
wire \alu_inst|result~218_combout ;
wire \alu_inst|result~219_combout ;
wire \alu_inst|result~220_combout ;
wire \alu_inst|result~221_combout ;
wire \alu_inst|result~222_combout ;
wire \alu_inst|result~223_combout ;
wire \alu_inst|result~224_combout ;
wire \alu_inst|result~215_combout ;
wire \alu_inst|result~117_combout ;
wire \alu_inst|result~216_combout ;
wire \alu_inst|result~217_combout ;
wire \alu_inst|result~225_combout ;
wire \alu_inst|result[7]~226_combout ;
wire \alu_inst|add_op|result[7]~14_combout ;
wire \alu_inst|addc_op|Add0~16_combout ;
wire \alu_inst|result[7]~245_combout ;
wire \alu_inst|result[7]~227_combout ;
wire \pipeline|exec_result_i~9_combout ;
wire \pipeline|exec_result_i~10_combout ;
wire \pipeline|exec_result_i[0][7]~q ;
wire \pipeline|exec_result_i[1][7]~feeder_combout ;
wire \pipeline|exec_result_i[1][7]~q ;
wire \pipeline|gprc_i~170_combout ;
wire \pipeline|gprc_i~171_combout ;
wire \pipeline|gprc_i~172_combout ;
wire \pipeline|gprc_i[0][0][7]~q ;
wire \dram_control_inst|Mux24~2_combout ;
wire \dram_control_inst|Mux24~3_combout ;
wire \dram_control_inst|Mux24~0_combout ;
wire \dram_control_inst|Mux24~1_combout ;
wire \dram_control_inst|Add4~12_combout ;
wire \dram_control_inst|Mux8~4_combout ;
wire \dram_control_inst|Add4~13_combout ;
wire \dram_control_inst|Add4~42_combout ;
wire \dram_control_inst|Add4~80_combout ;
wire \dram_control_inst|Add4~81_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~24_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~25_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~14_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~15_combout ;
wire \pipeline|gprc_i~182_combout ;
wire \pipeline|gprc_i~183_combout ;
wire \pipeline|gprc_i~184_combout ;
wire \pipeline|gprc_i[0][4][6]~q ;
wire \dram_control_inst|Mux9~0_combout ;
wire \dram_control_inst|Mux9~1_combout ;
wire \dram_control_inst|Mux9~4_combout ;
wire \dram_control_inst|Add4~40_combout ;
wire \dram_control_inst|Add4~78_combout ;
wire \dram_control_inst|Add4~79_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~18_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~19_combout ;
wire \pipeline|gprc_i~239_combout ;
wire \pipeline|gprc_i~240_combout ;
wire \pipeline|gprc_i~241_combout ;
wire \pipeline|gprc_i[0][1][4]~q ;
wire \dram_control_inst|Mux27~2_combout ;
wire \dram_control_inst|Mux27~3_combout ;
wire \dram_control_inst|Mux27~0_combout ;
wire \dram_control_inst|Mux27~1_combout ;
wire \dram_control_inst|Add4~18_combout ;
wire \dram_control_inst|Add4~36_combout ;
wire \dram_control_inst|Add4~74_combout ;
wire \dram_control_inst|Add4~75_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~8_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~9_combout ;
wire \pipeline|gprc_i~104_combout ;
wire \pipeline|gprc_i~105_combout ;
wire \pipeline|gprc_i~106_combout ;
wire \pipeline|gprc_i[0][5][9]~q ;
wire \regnum_inst|Mux38~0_combout ;
wire \regnum_inst|Mux38~1_combout ;
wire \regnum_inst|Mux38~2_combout ;
wire \regnum_inst|Mux38~3_combout ;
wire \regnum_inst|Mux38~4_combout ;
wire \alu_inst|sub_op|result[9]~18_combout ;
wire \alu_inst|add_op|result[9]~18_combout ;
wire \alu_inst|result[9]~230_combout ;
wire \alu_inst|result[9]~99_combout ;
wire \alu_inst|result[9]~100_combout ;
wire \alu_inst|result[9]~101_combout ;
wire \alu_inst|bis_op|ShiftLeft0~20_combout ;
wire \alu_inst|result[9]~102_combout ;
wire \alu_inst|result[9]~103_combout ;
wire \alu_inst|result[9]~104_combout ;
wire \alu_inst|subc_op|Add0~20_combout ;
wire \alu_inst|result[9]~98_combout ;
wire \alu_inst|result[9]~105_combout ;
wire \alu_inst|addc_op|Add0~20_combout ;
wire \alu_inst|result[9]~106_combout ;
wire \alu_inst|result[9]~107_combout ;
wire \pipeline|exec_result_i[0][9]~q ;
wire \pipeline|exec_result_i[1][9]~q ;
wire \pipeline|gprc_i~122_combout ;
wire \pipeline|gprc_i~123_combout ;
wire \pipeline|gprc_i~124_combout ;
wire \pipeline|gprc_i[0][0][9]~q ;
wire \pipeline|Mux8~2_combout ;
wire \pipeline|Mux8~3_combout ;
wire \pipeline|Mux8~0_combout ;
wire \pipeline|Mux8~1_combout ;
wire \pipeline|Mux8~4_combout ;
wire \pipeline|gprc_i~116_combout ;
wire \pipeline|gprc_i~117_combout ;
wire \pipeline|gprc_i~118_combout ;
wire \pipeline|gprc_i[0][2][9]~q ;
wire \go_to_LR_inst|Mux6~2_combout ;
wire \go_to_LR_inst|Mux6~3_combout ;
wire \go_to_LR_inst|Mux6~0_combout ;
wire \go_to_LR_inst|Mux6~1_combout ;
wire \go_to_LR_inst|Mux6~4_combout ;
wire \regnum_inst|src_val[9]~7_combout ;
wire \regnum_inst|src_val[15]~15_combout ;
wire \alu_inst|bis_op|ShiftLeft0~11_combout ;
wire \alu_inst|bis_op|ShiftLeft0~12_combout ;
wire \alu_inst|bis_op|ShiftLeft0~13_combout ;
wire \alu_inst|bis_op|ShiftLeft0~10_combout ;
wire \alu_inst|bis_op|ShiftLeft0~14_combout ;
wire \alu_inst|bis_op|ShiftLeft0~15_combout ;
wire \alu_inst|bis_op|ShiftLeft0~26_combout ;
wire \alu_inst|bis_op|ShiftLeft0~30_combout ;
wire \alu_inst|result[2]~182_combout ;
wire \alu_inst|result[1]~154_combout ;
wire \alu_inst|result[2]~183_combout ;
wire \alu_inst|result[2]~184_combout ;
wire \alu_inst|result[2]~185_combout ;
wire \alu_inst|result[2]~186_combout ;
wire \alu_inst|result[2]~187_combout ;
wire \alu_inst|subc_op|Add0~6_combout ;
wire \alu_inst|result[1]~238_combout ;
wire \alu_inst|result[2]~248_combout ;
wire \alu_inst|result[2]~249_combout ;
wire \alu_inst|addc_op|Add0~3 ;
wire \alu_inst|addc_op|Add0~5 ;
wire \alu_inst|addc_op|Add0~6_combout ;
wire \alu_inst|result[2]~188_combout ;
wire \alu_inst|add_op|result[2]~4_combout ;
wire \alu_inst|result[2]~189_combout ;
wire \pipeline|exec_result_i~19_combout ;
wire \pipeline|exec_result_i~20_combout ;
wire \pipeline|exec_result_i[0][2]~q ;
wire \pipeline|exec_result_i[1][2]~q ;
wire \pipeline|gprc_i~293_combout ;
wire \pipeline|gprc_i~294_combout ;
wire \pipeline|gprc_i~295_combout ;
wire \pipeline|gprc_i[0][3][2]~q ;
wire \regnum_inst|Mux45~2_combout ;
wire \regnum_inst|Mux45~3_combout ;
wire \regnum_inst|Mux45~4_combout ;
wire \alu_inst|addc_op|Add0~7 ;
wire \alu_inst|addc_op|Add0~8_combout ;
wire \alu_inst|add_op|result[3]~6_combout ;
wire \alu_inst|sub_op|result[3]~6_combout ;
wire \alu_inst|subc_op|Add0~8_combout ;
wire \alu_inst|result[3]~190_combout ;
wire \alu_inst|result[3]~191_combout ;
wire \alu_inst|bis_op|ShiftLeft0~23_combout ;
wire \alu_inst|result[3]~192_combout ;
wire \alu_inst|result[3]~193_combout ;
wire \alu_inst|result[3]~194_combout ;
wire \alu_inst|result[3]~195_combout ;
wire \alu_inst|result[3]~196_combout ;
wire \alu_inst|result[3]~197_combout ;
wire \alu_inst|result[3]~198_combout ;
wire \alu_inst|result[3]~199_combout ;
wire \pipeline|exec_result_i~17_combout ;
wire \pipeline|exec_result_i~18_combout ;
wire \pipeline|exec_result_i[0][3]~q ;
wire \pipeline|exec_result_i[1][3]~q ;
wire \pipeline|gprc_i~249_combout ;
wire \pipeline|gprc_i~250_combout ;
wire \pipeline|gprc_i[0][5][3]~q ;
wire \go_to_LR_inst|Mux12~0_combout ;
wire \go_to_LR_inst|Mux12~1_combout ;
wire \go_to_LR_inst|Mux12~2_combout ;
wire \go_to_LR_inst|Mux12~3_combout ;
wire \go_to_LR_inst|Mux12~4_combout ;
wire \regnum_inst|src_val[3]~18_combout ;
wire \alu_inst|bis_op|ShiftLeft0~21_combout ;
wire \alu_inst|result~109_combout ;
wire \alu_inst|result~110_combout ;
wire \alu_inst|result~111_combout ;
wire \alu_inst|result~112_combout ;
wire \alu_inst|result~113_combout ;
wire \alu_inst|result~114_combout ;
wire \alu_inst|result~232_combout ;
wire \alu_inst|result~115_combout ;
wire \alu_inst|result~116_combout ;
wire \alu_inst|result~118_combout ;
wire \alu_inst|result~119_combout ;
wire \alu_inst|subc_op|Add0~2_combout ;
wire \alu_inst|dadd_op|Add0~2_combout ;
wire \alu_inst|result~231_combout ;
wire \alu_inst|result~108_combout ;
wire \alu_inst|result[0]~120_combout ;
wire \alu_inst|result[0]~121_combout ;
wire \pipeline|exec_result_i~23_combout ;
wire \pipeline|exec_result_i~24_combout ;
wire \pipeline|exec_result_i[0][0]~q ;
wire \pipeline|exec_result_i[1][0]~q ;
wire \pipeline|gprc_i~321_combout ;
wire \pipeline|gprc_i~340_combout ;
wire \pipeline|gprc_i~342_combout ;
wire \pipeline|gprc_i[0][2][0]~0_combout ;
wire \pipeline|gprc_i[0][2][0]~q ;
wire \dram_control_inst|Mux15~2_combout ;
wire \dram_control_inst|Mux15~3_combout ;
wire \dram_control_inst|output_data[0]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ;
wire \pipeline|gprc_i~343_combout ;
wire \pipeline|gprc_i~345_combout ;
wire \pipeline|gprc_i~344_combout ;
wire \pipeline|gprc_i~346_combout ;
wire \pipeline|gprc_i[0][1][0]~0_combout ;
wire \pipeline|gprc_i[0][1][0]~q ;
wire \pipeline|Mux17~2_combout ;
wire \pipeline|Mux17~3_combout ;
wire \pipeline|Mux17~0_combout ;
wire \pipeline|Mux17~1_combout ;
wire \pipeline|gprc_i~325_combout ;
wire \pipeline|gprc_i~353_combout ;
wire \pipeline|gprc_i~352_combout ;
wire \pipeline|gprc_i~354_combout ;
wire \pipeline|gprc_i~351_combout ;
wire \pipeline|gprc_i[0][3][0]~0_combout ;
wire \pipeline|gprc_i[0][3][0]~q ;
wire \regnum_inst|Mux47~2_combout ;
wire \regnum_inst|Mux47~3_combout ;
wire \regnum_inst|Mux47~0_combout ;
wire \regnum_inst|Mux47~1_combout ;
wire \regnum_inst|Mux47~4_combout ;
wire \alu_inst|sub_op|result[0]~1 ;
wire \alu_inst|sub_op|result[1]~2_combout ;
wire \alu_inst|result[1]~239_combout ;
wire \alu_inst|result[1]~155_combout ;
wire \alu_inst|result[1]~156_combout ;
wire \alu_inst|result[1]~157_combout ;
wire \alu_inst|result[1]~240_combout ;
wire \alu_inst|result[1]~158_combout ;
wire \alu_inst|result[1]~159_combout ;
wire \alu_inst|result[1]~160_combout ;
wire \alu_inst|subc_op|Add0~4_combout ;
wire \alu_inst|result[1]~153_combout ;
wire \alu_inst|result[1]~161_combout ;
wire \alu_inst|result[1]~162_combout ;
wire \alu_inst|addc_op|Add0~4_combout ;
wire \alu_inst|add_op|result[1]~2_combout ;
wire \alu_inst|result[1]~163_combout ;
wire \pipeline|exec_result_i~22_combout ;
wire \pipeline|exec_result_i[0][1]~q ;
wire \pipeline|exec_result_i[1][1]~q ;
wire \pipeline|gprc_i~297_combout ;
wire \pipeline|gprc_i~298_combout ;
wire \pipeline|gprc_i[0][5][1]~q ;
wire \pipeline|Mux16~0_combout ;
wire \pipeline|Mux16~1_combout ;
wire \pipeline|Mux16~2_combout ;
wire \pipeline|Mux16~3_combout ;
wire \pipeline|Mux16~4_combout ;
wire \pipeline|gprc_i~306_combout ;
wire \pipeline|gprc_i~307_combout ;
wire \pipeline|gprc_i[0][7][1]~q ;
wire \dram_control_inst|Mux14~0_combout ;
wire \dram_control_inst|Mux14~1_combout ;
wire \dram_control_inst|output_data[1]~1_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~24_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~25_combout ;
wire \pipeline|gprc_i~308_combout ;
wire \pipeline|gprc_i~309_combout ;
wire \pipeline|gprc_i~310_combout ;
wire \pipeline|gprc_i[0][2][1]~q ;
wire \pipeline|Mux31~2_combout ;
wire \pipeline|Mux31~3_combout ;
wire \pipeline|Mux31~0_combout ;
wire \pipeline|Mux31~1_combout ;
wire \pipeline|Mux31~4_combout ;
wire \pipeline|Add2~1 ;
wire \pipeline|Add2~2_combout ;
wire \pipeline|gprc_i~272_combout ;
wire \pipeline|gprc_i~273_combout ;
wire \pipeline|gprc_i~274_combout ;
wire \pipeline|gprc_i[0][5][2]~q ;
wire \dram_control_inst|Mux13~0_combout ;
wire \dram_control_inst|Mux13~1_combout ;
wire \dram_control_inst|output_data[2]~2_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~22_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~23_combout ;
wire \pipeline|gprc_i~284_combout ;
wire \pipeline|gprc_i~285_combout ;
wire \pipeline|gprc_i~286_combout ;
wire \pipeline|gprc_i[0][2][2]~q ;
wire \pipeline|Mux15~2_combout ;
wire \pipeline|Mux15~3_combout ;
wire \pipeline|Mux15~0_combout ;
wire \pipeline|Mux15~1_combout ;
wire \pipeline|Mux15~4_combout ;
wire \pipeline|gprc_i~287_combout ;
wire \pipeline|gprc_i~288_combout ;
wire \pipeline|gprc_i~289_combout ;
wire \pipeline|gprc_i[0][1][2]~q ;
wire \pipeline|Mux30~2_combout ;
wire \pipeline|Mux30~3_combout ;
wire \pipeline|Mux30~0_combout ;
wire \pipeline|Mux30~1_combout ;
wire \pipeline|Mux30~4_combout ;
wire \pipeline|Add2~3 ;
wire \pipeline|Add2~4_combout ;
wire \pipeline|gprc_i~260_combout ;
wire \pipeline|gprc_i~261_combout ;
wire \pipeline|gprc_i~262_combout ;
wire \pipeline|gprc_i[0][2][3]~q ;
wire \dram_control_inst|Mux12~2_combout ;
wire \dram_control_inst|Mux12~3_combout ;
wire \dram_control_inst|output_data[3]~13_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ;
wire \pipeline|gprc_i~254_combout ;
wire \pipeline|gprc_i~255_combout ;
wire \pipeline|gprc_i~256_combout ;
wire \pipeline|gprc_i[0][4][3]~q ;
wire \pipeline|Mux14~0_combout ;
wire \pipeline|Mux14~1_combout ;
wire \pipeline|Mux14~2_combout ;
wire \pipeline|Mux14~3_combout ;
wire \pipeline|Mux14~4_combout ;
wire \pipeline|gprc_i~251_combout ;
wire \pipeline|gprc_i~252_combout ;
wire \pipeline|gprc_i~253_combout ;
wire \pipeline|gprc_i[0][6][3]~q ;
wire \pipeline|Mux29~0_combout ;
wire \pipeline|Mux29~1_combout ;
wire \pipeline|Mux29~2_combout ;
wire \pipeline|Mux29~3_combout ;
wire \pipeline|Mux29~4_combout ;
wire \pipeline|Add2~5 ;
wire \pipeline|Add2~6_combout ;
wire \pipeline|gprc_i~233_combout ;
wire \pipeline|gprc_i~234_combout ;
wire \pipeline|gprc_i~235_combout ;
wire \pipeline|gprc_i[0][7][4]~q ;
wire \pipeline|Mux13~0_combout ;
wire \pipeline|Mux13~1_combout ;
wire \pipeline|Mux13~2_combout ;
wire \pipeline|Mux13~3_combout ;
wire \pipeline|Mux13~4_combout ;
wire \pipeline|gprc_i~236_combout ;
wire \pipeline|gprc_i~237_combout ;
wire \pipeline|gprc_i~238_combout ;
wire \pipeline|gprc_i[0][2][4]~q ;
wire \go_to_LR_inst|Mux11~0_combout ;
wire \go_to_LR_inst|Mux11~1_combout ;
wire \go_to_LR_inst|Mux11~2_combout ;
wire \go_to_LR_inst|Mux11~3_combout ;
wire \regnum_inst|src_val[4]~16_combout ;
wire \regnum_inst|src_val[4]~31_combout ;
wire \alu_inst|subc_op|Add0~10_combout ;
wire \alu_inst|dadd_op|Add3~2_combout ;
wire \alu_inst|result~237_combout ;
wire \alu_inst|sub_op|result[4]~8_combout ;
wire \alu_inst|result~131_combout ;
wire \alu_inst|bis_op|ShiftLeft0~22_combout ;
wire \alu_inst|result~234_combout ;
wire \alu_inst|result~123_combout ;
wire \alu_inst|result~235_combout ;
wire \alu_inst|result~124_combout ;
wire \alu_inst|result~125_combout ;
wire \alu_inst|result~126_combout ;
wire \alu_inst|result~127_combout ;
wire \alu_inst|result~128_combout ;
wire \alu_inst|result~129_combout ;
wire \alu_inst|result~236_combout ;
wire \alu_inst|result~130_combout ;
wire \alu_inst|addc_op|Add0~10_combout ;
wire \alu_inst|result[4]~122_combout ;
wire \alu_inst|result[4]~132_combout ;
wire \alu_inst|add_op|result[4]~8_combout ;
wire \alu_inst|result[4]~133_combout ;
wire \pipeline|exec_result_i~15_combout ;
wire \pipeline|exec_result_i~16_combout ;
wire \pipeline|exec_result_i[0][4]~q ;
wire \pipeline|exec_result_i[1][4]~q ;
wire \pipeline|gprc_i~245_combout ;
wire \pipeline|gprc_i~246_combout ;
wire \pipeline|gprc_i~247_combout ;
wire \pipeline|gprc_i[0][3][4]~q ;
wire \pipeline|Mux28~2_combout ;
wire \pipeline|Mux28~3_combout ;
wire \pipeline|Mux28~0_combout ;
wire \pipeline|Mux28~1_combout ;
wire \pipeline|Mux28~4_combout ;
wire \pipeline|Add2~7 ;
wire \pipeline|Add2~8_combout ;
wire \pipeline|gprc_i~205_combout ;
wire \pipeline|gprc_i[0][6][5]~q ;
wire \pipeline|Mux12~0_combout ;
wire \pipeline|Mux12~1_combout ;
wire \pipeline|Mux12~2_combout ;
wire \pipeline|Mux12~3_combout ;
wire \pipeline|Mux12~4_combout ;
wire \pipeline|gprc_i~222_combout ;
wire \pipeline|gprc_i~223_combout ;
wire \pipeline|gprc_i[0][3][5]~q ;
wire \go_to_LR_inst|Mux10~2_combout ;
wire \go_to_LR_inst|Mux10~3_combout ;
wire \go_to_LR_inst|Mux10~0_combout ;
wire \go_to_LR_inst|Mux10~1_combout ;
wire \go_to_LR_inst|Mux10~4_combout ;
wire \regnum_inst|src_val[5]~14_combout ;
wire \alu_inst|sub_op|result[5]~10_combout ;
wire \alu_inst|add_op|result[5]~10_combout ;
wire \alu_inst|bis_op|ShiftLeft0~29_combout ;
wire \alu_inst|result[5]~165_combout ;
wire \alu_inst|result[5]~166_combout ;
wire \alu_inst|result[5]~167_combout ;
wire \alu_inst|result[5]~168_combout ;
wire \alu_inst|result[5]~169_combout ;
wire \alu_inst|result[5]~170_combout ;
wire \alu_inst|result[5]~241_combout ;
wire \alu_inst|result[5]~242_combout ;
wire \alu_inst|subc_op|Add0~12_combout ;
wire \alu_inst|result[5]~164_combout ;
wire \alu_inst|result[5]~171_combout ;
wire \alu_inst|addc_op|Add0~12_combout ;
wire \alu_inst|result[5]~172_combout ;
wire \alu_inst|result[5]~173_combout ;
wire \pipeline|exec_result_i~13_combout ;
wire \pipeline|exec_result_i~14_combout ;
wire \pipeline|exec_result_i[0][5]~q ;
wire \pipeline|exec_result_i[1][5]~q ;
wire \pipeline|gprc_i~216_combout ;
wire \pipeline|gprc_i~217_combout ;
wire \pipeline|gprc_i[0][1][5]~q ;
wire \dram_control_inst|Mux10~2_combout ;
wire \dram_control_inst|Mux10~3_combout ;
wire \dram_control_inst|output_data[5]~11_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~16_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~17_combout ;
wire \pipeline|gprc_i~206_combout ;
wire \pipeline|gprc_i~207_combout ;
wire \pipeline|gprc_i~208_combout ;
wire \pipeline|gprc_i[0][4][5]~q ;
wire \pipeline|Mux27~0_combout ;
wire \pipeline|Mux27~1_combout ;
wire \pipeline|Mux27~2_combout ;
wire \pipeline|Mux27~3_combout ;
wire \pipeline|Mux27~4_combout ;
wire \pipeline|Add2~9 ;
wire \pipeline|Add2~10_combout ;
wire \pipeline|gprc_i~197_combout ;
wire \pipeline|gprc_i~198_combout ;
wire \pipeline|gprc_i~199_combout ;
wire \pipeline|gprc_i[0][3][6]~q ;
wire \regnum_inst|Mux41~2_combout ;
wire \regnum_inst|Mux41~3_combout ;
wire \regnum_inst|Mux41~0_combout ;
wire \regnum_inst|Mux41~1_combout ;
wire \regnum_inst|Mux41~4_combout ;
wire \alu_inst|add_op|result[6]~12_combout ;
wire \alu_inst|addc_op|Add0~14_combout ;
wire \alu_inst|sub_op|result[6]~12_combout ;
wire \alu_inst|result[6]~243_combout ;
wire \alu_inst|result[6]~174_combout ;
wire \alu_inst|result[6]~175_combout ;
wire \alu_inst|result[6]~176_combout ;
wire \alu_inst|result[6]~177_combout ;
wire \alu_inst|result[6]~178_combout ;
wire \alu_inst|result[6]~179_combout ;
wire \alu_inst|subc_op|Add0~14_combout ;
wire \alu_inst|result[6]~250_combout ;
wire \alu_inst|result[6]~251_combout ;
wire \alu_inst|result[6]~180_combout ;
wire \alu_inst|result[6]~181_combout ;
wire \pipeline|exec_result_i~11_combout ;
wire \pipeline|exec_result_i~12_combout ;
wire \pipeline|exec_result_i[0][6]~q ;
wire \pipeline|exec_result_i[1][6]~q ;
wire \pipeline|gprc_i~176_combout ;
wire \pipeline|gprc_i~177_combout ;
wire \pipeline|gprc_i~178_combout ;
wire \pipeline|gprc_i[0][5][6]~q ;
wire \pipeline|Mux11~0_combout ;
wire \pipeline|Mux11~1_combout ;
wire \pipeline|Mux11~2_combout ;
wire \pipeline|Mux11~3_combout ;
wire \pipeline|Mux11~4_combout ;
wire \pipeline|gprc_i~185_combout ;
wire \pipeline|gprc_i~186_combout ;
wire \pipeline|gprc_i~187_combout ;
wire \pipeline|gprc_i[0][7][6]~q ;
wire \pipeline|Mux26~0_combout ;
wire \pipeline|Mux26~1_combout ;
wire \pipeline|Mux26~2_combout ;
wire \pipeline|Mux26~3_combout ;
wire \pipeline|Mux26~4_combout ;
wire \pipeline|Add2~11 ;
wire \pipeline|Add2~12_combout ;
wire \pipeline|gprc_i~164_combout ;
wire \pipeline|gprc_i~165_combout ;
wire \pipeline|gprc_i~166_combout ;
wire \pipeline|gprc_i[0][2][7]~q ;
wire \pipeline|Mux10~2_combout ;
wire \pipeline|Mux10~3_combout ;
wire \pipeline|Mux10~0_combout ;
wire \pipeline|Mux10~1_combout ;
wire \pipeline|Mux10~4_combout ;
wire \pipeline|gprc_i~173_combout ;
wire \pipeline|gprc_i~174_combout ;
wire \pipeline|gprc_i~175_combout ;
wire \pipeline|gprc_i[0][3][7]~q ;
wire \pipeline|Mux25~2_combout ;
wire \pipeline|Mux25~3_combout ;
wire \pipeline|Mux25~0_combout ;
wire \pipeline|Mux25~1_combout ;
wire \pipeline|Mux25~4_combout ;
wire \pipeline|Add2~13 ;
wire \pipeline|Add2~14_combout ;
wire \pipeline|gprc_i~134_combout ;
wire \pipeline|gprc_i~135_combout ;
wire \pipeline|gprc_i~136_combout ;
wire \pipeline|gprc_i[0][4][8]~q ;
wire \dram_control_inst|Mux7~0_combout ;
wire \dram_control_inst|Mux7~1_combout ;
wire \dram_control_inst|output_data[8]~8_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~10_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~11_combout ;
wire \pipeline|gprc_i~131_combout ;
wire \pipeline|gprc_i~132_combout ;
wire \pipeline|gprc_i~133_combout ;
wire \pipeline|gprc_i[0][6][8]~q ;
wire \pipeline|Mux24~0_combout ;
wire \pipeline|Mux24~1_combout ;
wire \pipeline|Mux24~2_combout ;
wire \pipeline|Mux24~3_combout ;
wire \pipeline|Mux24~4_combout ;
wire \pipeline|Add2~15 ;
wire \pipeline|Add2~16_combout ;
wire \pipeline|gprc_i~125_combout ;
wire \pipeline|gprc_i~126_combout ;
wire \pipeline|gprc_i~127_combout ;
wire \pipeline|gprc_i[0][3][9]~q ;
wire \pipeline|Mux23~2_combout ;
wire \pipeline|Mux23~3_combout ;
wire \pipeline|Mux23~0_combout ;
wire \pipeline|Mux23~1_combout ;
wire \pipeline|Mux23~4_combout ;
wire \pipeline|Add2~17 ;
wire \pipeline|Add2~18_combout ;
wire \pipeline|gprc_i~100_combout ;
wire \pipeline|gprc_i[0][0][10]~q ;
wire \dram_control_inst|Mux5~2_combout ;
wire \dram_control_inst|Mux5~3_combout ;
wire \dram_control_inst|output_data[10]~6_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~6_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~7_combout ;
wire \pipeline|gprc_i~83_combout ;
wire \pipeline|gprc_i~84_combout ;
wire \pipeline|gprc_i~85_combout ;
wire \pipeline|gprc_i[0][6][10]~q ;
wire \pipeline|Mux7~0_combout ;
wire \pipeline|Mux7~1_combout ;
wire \pipeline|Mux7~2_combout ;
wire \pipeline|Mux7~3_combout ;
wire \pipeline|Mux7~4_combout ;
wire \pipeline|gprc_i~95_combout ;
wire \pipeline|gprc_i~96_combout ;
wire \pipeline|gprc_i~97_combout ;
wire \pipeline|gprc_i[0][1][10]~q ;
wire \regnum_inst|Mux37~2_combout ;
wire \regnum_inst|Mux37~3_combout ;
wire \regnum_inst|Mux37~0_combout ;
wire \regnum_inst|Mux37~1_combout ;
wire \regnum_inst|Mux37~4_combout ;
wire \alu_inst|addc_op|Add0~22_combout ;
wire \alu_inst|result[10]~134_combout ;
wire \alu_inst|result[10]~135_combout ;
wire \alu_inst|result[10]~136_combout ;
wire \alu_inst|bic_op|result[10]~4_combout ;
wire \alu_inst|result[10]~137_combout ;
wire \alu_inst|result[10]~138_combout ;
wire \alu_inst|result[10]~139_combout ;
wire \alu_inst|subc_op|Add0~22_combout ;
wire \alu_inst|result[10]~252_combout ;
wire \alu_inst|result[10]~253_combout ;
wire \alu_inst|sub_op|result[10]~20_combout ;
wire \alu_inst|result[10]~140_combout ;
wire \alu_inst|add_op|result[10]~20_combout ;
wire \alu_inst|result[10]~141_combout ;
wire \pipeline|exec_result_i[0][10]~q ;
wire \pipeline|exec_result_i[1][10]~feeder_combout ;
wire \pipeline|exec_result_i[1][10]~q ;
wire \pipeline|gprc_i~92_combout ;
wire \pipeline|gprc_i~93_combout ;
wire \pipeline|gprc_i~94_combout ;
wire \pipeline|gprc_i[0][2][10]~q ;
wire \pipeline|Mux22~2_combout ;
wire \pipeline|Mux22~3_combout ;
wire \pipeline|Mux22~0_combout ;
wire \pipeline|Mux22~1_combout ;
wire \pipeline|Mux22~4_combout ;
wire \pipeline|Add2~19 ;
wire \pipeline|Add2~20_combout ;
wire \pipeline|gprc_i~68_combout ;
wire \pipeline|gprc_i~69_combout ;
wire \pipeline|gprc_i~70_combout ;
wire \pipeline|gprc_i[0][2][11]~q ;
wire \pipeline|Mux21~2_combout ;
wire \pipeline|Mux21~3_combout ;
wire \pipeline|Mux21~0_combout ;
wire \pipeline|Mux21~1_combout ;
wire \pipeline|Mux21~4_combout ;
wire \pipeline|Add2~21 ;
wire \pipeline|Add2~22_combout ;
wire \pipeline|gprc_i~47_combout ;
wire \pipeline|gprc_i~48_combout ;
wire \pipeline|gprc_i~49_combout ;
wire \pipeline|gprc_i[0][1][12]~q ;
wire \pipeline|Mux20~2_combout ;
wire \pipeline|Mux20~3_combout ;
wire \pipeline|Mux20~0_combout ;
wire \pipeline|Mux20~1_combout ;
wire \pipeline|Mux20~4_combout ;
wire \pipeline|Add2~23 ;
wire \pipeline|Add2~25 ;
wire \pipeline|Add2~26_combout ;
wire \pipeline|gprc_i~364_combout ;
wire \pipeline|gprc_i~365_combout ;
wire \pipeline|gprc_i~366_combout ;
wire \pipeline|gprc_i[0][7][14]~q ;
wire \go_to_LR_inst|Mux1~2_combout ;
wire \go_to_LR_inst|Mux1~3_combout ;
wire \go_to_LR_inst|Mux1~0_combout ;
wire \go_to_LR_inst|Mux1~1_combout ;
wire \regnum_inst|src_val[14]~27_combout ;
wire \regnum_inst|src_val[14]~28_combout ;
wire \alu_inst|add_op|result[13]~27 ;
wire \alu_inst|add_op|result[14]~28_combout ;
wire \alu_inst|sub_op|result[13]~27 ;
wire \alu_inst|sub_op|result[14]~28_combout ;
wire \alu_inst|result[14]~228_combout ;
wire \alu_inst|bis_op|ShiftLeft0~17_combout ;
wire \alu_inst|result[14]~62_combout ;
wire \alu_inst|result[14]~64_combout ;
wire \alu_inst|result[14]~65_combout ;
wire \alu_inst|result[14]~66_combout ;
wire \alu_inst|result[14]~67_combout ;
wire \alu_inst|result[14]~68_combout ;
wire \alu_inst|result[14]~72_combout ;
wire \alu_inst|subc_op|Add0~29 ;
wire \alu_inst|subc_op|Add0~30_combout ;
wire \alu_inst|result[14]~73_combout ;
wire \alu_inst|addc_op|Add0~29 ;
wire \alu_inst|addc_op|Add0~30_combout ;
wire \alu_inst|result[14]~74_combout ;
wire \alu_inst|result[14]~75_combout ;
wire \pipeline|exec_result_i[0][14]~q ;
wire \pipeline|exec_result_i[1][14]~q ;
wire \pipeline|gprc_i~373_combout ;
wire \pipeline|gprc_i~374_combout ;
wire \pipeline|gprc_i~375_combout ;
wire \pipeline|gprc_i[0][0][14]~q ;
wire \dram_control_inst|Mux1~2_combout ;
wire \dram_control_inst|Mux1~3_combout ;
wire \dram_control_inst|Mux1~4_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~0_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~1_combout ;
wire \pipeline|gprc_i~24_combout ;
wire \pipeline|gprc_i~25_combout ;
wire \pipeline|gprc_i~27_combout ;
wire \pipeline|gprc_i[0][0][13]~q ;
wire \pipeline|Mux19~2_combout ;
wire \pipeline|Mux19~3_combout ;
wire \pipeline|Mux19~0_combout ;
wire \pipeline|Mux19~1_combout ;
wire \pipeline|Mux19~4_combout ;
wire \pipeline|Add2~24_combout ;
wire \pipeline|gprc_i~28_combout ;
wire \pipeline|gprc_i~29_combout ;
wire \pipeline|gprc_i~31_combout ;
wire \pipeline|gprc_i[0][3][13]~q ;
wire \dram_control_inst|Mux18~2_combout ;
wire \dram_control_inst|Mux18~3_combout ;
wire \dram_control_inst|Mux18~0_combout ;
wire \dram_control_inst|Mux18~1_combout ;
wire \dram_control_inst|Add4~0_combout ;
wire \dram_control_inst|Mux2~4_combout ;
wire \dram_control_inst|Add4~57_combout ;
wire \dram_control_inst|Add4~1_combout ;
wire \dram_control_inst|Add4~53 ;
wire \dram_control_inst|Add4~54_combout ;
wire \dram_control_inst|Add4~58_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~28_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~29_combout ;
wire \pipeline|gprc_i~376_combout ;
wire \pipeline|gprc_i~377_combout ;
wire \pipeline|gprc_i~378_combout ;
wire \pipeline|gprc_i[0][3][14]~q ;
wire \dram_control_inst|Mux17~2_combout ;
wire \dram_control_inst|Mux17~3_combout ;
wire \dram_control_inst|Mux17~0_combout ;
wire \dram_control_inst|Mux17~1_combout ;
wire \dram_control_inst|Add4~59_combout ;
wire \dram_control_inst|Add4~60_combout ;
wire \dram_control_inst|Add4~55 ;
wire \dram_control_inst|Add4~61_combout ;
wire \dram_control_inst|Add4~63_combout ;
wire \dram_control_inst|Add4~64_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~30_combout ;
wire \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~31_combout ;
wire \pipeline|gprc_i~388_combout ;
wire \pipeline|gprc_i~389_combout ;
wire \pipeline|gprc_i~390_combout ;
wire \pipeline|gprc_i[0][3][15]~q ;
wire \pipeline|Mux0~2_combout ;
wire \pipeline|Mux0~3_combout ;
wire \pipeline|Mux0~0_combout ;
wire \pipeline|Mux0~1_combout ;
wire \pipeline|Mux0~4_combout ;
wire \pipeline|Add2~27 ;
wire \pipeline|Add2~28_combout ;
wire \pipeline|gprc_i~379_combout ;
wire \pipeline|gprc_i~380_combout ;
wire \pipeline|gprc_i~381_combout ;
wire \pipeline|gprc_i[0][2][15]~q ;
wire \regnum_inst|Mux32~2_combout ;
wire \regnum_inst|Mux32~3_combout ;
wire \regnum_inst|Mux32~0_combout ;
wire \regnum_inst|Mux32~1_combout ;
wire \regnum_inst|Mux32~4_combout ;
wire \alu_inst|sub_op|result[14]~29 ;
wire \alu_inst|sub_op|result[15]~30_combout ;
wire \alu_inst|result~244_combout ;
wire \alu_inst|result~200_combout ;
wire \alu_inst|result~201_combout ;
wire \alu_inst|result~202_combout ;
wire \alu_inst|result~203_combout ;
wire \alu_inst|result~204_combout ;
wire \alu_inst|result~205_combout ;
wire \alu_inst|result~206_combout ;
wire \alu_inst|result~207_combout ;
wire \alu_inst|result~208_combout ;
wire \alu_inst|result~209_combout ;
wire \alu_inst|subc_op|Add0~31 ;
wire \alu_inst|subc_op|Add0~32_combout ;
wire \alu_inst|result~210_combout ;
wire \alu_inst|result~211_combout ;
wire \alu_inst|addc_op|Add0~31 ;
wire \alu_inst|addc_op|Add0~32_combout ;
wire \alu_inst|result[15]~246_combout ;
wire \alu_inst|add_op|result[14]~29 ;
wire \alu_inst|add_op|result[15]~30_combout ;
wire \alu_inst|result[15]~247_combout ;
wire \alu_inst|result[15]~212_combout ;
wire \pipeline|PSW_i[2]~9_combout ;
wire \decode|Equal3~1_combout ;
wire \pipeline|enable_i~11_combout ;
wire \pipeline|enable_i[0][4]~q ;
wire \decode|Equal1~1_combout ;
wire \decode|Equal3~0_combout ;
wire \pipeline|enable_i[0][3]~q ;
wire \branch_inst|branch_fail_o~1_combout ;
wire \pipeline|enable_i~10_combout ;
wire \pipeline|enable_i[0][5]~q ;
wire \decode|Equal6~0_combout ;
wire \pipeline|enable_i[0][6]~q ;
wire \pipeline|PSW_i[4]~10_combout ;
wire \decode|V~2_combout ;
wire \update_psw_inst|psw_msk[4]~0_combout ;
wire \pipeline|PSW_i[4]~11_combout ;
wire \pipeline|enable_i[0][7]~q ;
wire \branch_inst|branch_fail_o~0_combout ;
wire \branch_inst|branch_fail_o~2_combout ;
wire \decode|Equal1~2_combout ;
wire \pipeline|enable_i[0][1]~q ;
wire \decode|Z~0_combout ;
wire \pipeline|PSW_i[1]~0_combout ;
wire \pipeline|PSW_i[1]~1_combout ;
wire \pipeline|PSW_i[1]~2_combout ;
wire \pipeline|PSW_i[1]~3_combout ;
wire \pipeline|PSW_i[1]~4_combout ;
wire \pipeline|PSW_i[1]~5_combout ;
wire \pipeline|PSW_i[1]~6_combout ;
wire \pipeline|PSW_i[1]~7_combout ;
wire \decode|Equal2~0_combout ;
wire \pipeline|enable_i[0][2]~q ;
wire \branch_inst|branch_fail_o~3_combout ;
wire \pcounter|WideOr0~combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~26_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ;
wire \controller|Add0~22_combout ;
wire \controller|PC_next[12]~37_combout ;
wire \controller|Add2~22_combout ;
wire \branch_inst|LR_o[12]~feeder_combout ;
wire \pcounter|true_PC[12]~13_combout ;
wire \controller|LBPC2[12]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~12_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ;
wire \controller|Add0~20_combout ;
wire \controller|PC_next[11]~35_combout ;
wire \controller|Add2~20_combout ;
wire \pcounter|true_PC[11]~12_combout ;
wire \controller|LBPC2[11]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ;
wire \controller|Add0~18_combout ;
wire \controller|PC_next[10]~33_combout ;
wire \controller|Add2~18_combout ;
wire \pcounter|true_PC[10]~11_combout ;
wire \controller|LBPC2[10]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~24_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ;
wire \controller|Add0~16_combout ;
wire \controller|PC_next[9]~31_combout ;
wire \controller|Add2~16_combout ;
wire \controller|LBPC1[9]~feeder_combout ;
wire \branch_inst|LR_o[9]~feeder_combout ;
wire \pcounter|true_PC[9]~10_combout ;
wire \controller|LBPC2[9]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ;
wire \controller|Add0~14_combout ;
wire \controller|PC_next[8]~29_combout ;
wire \controller|Add2~14_combout ;
wire \pcounter|true_PC[8]~9_combout ;
wire \controller|LBPC2[8]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ;
wire \controller|Add0~12_combout ;
wire \controller|PC_next[7]~27_combout ;
wire \controller|Add2~12_combout ;
wire \pcounter|true_PC[7]~8_combout ;
wire \controller|LBPC2[7]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~10_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ;
wire \controller|Add0~10_combout ;
wire \controller|PC_next[6]~25_combout ;
wire \controller|Add2~10_combout ;
wire \controller|LBPC1[6]~feeder_combout ;
wire \branch_inst|LR_o[6]~feeder_combout ;
wire \pcounter|true_PC[6]~7_combout ;
wire \controller|LBPC2[6]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~6_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ;
wire \controller|Add0~8_combout ;
wire \controller|PC_next[5]~23_combout ;
wire \controller|Add2~8_combout ;
wire \branch_inst|LR_o[5]~feeder_combout ;
wire \pcounter|true_PC[5]~6_combout ;
wire \controller|LBPC2[5]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~8_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ;
wire \controller|Add0~6_combout ;
wire \controller|PC_next[4]~21_combout ;
wire \controller|Add2~6_combout ;
wire \branch_inst|LR_o[4]~feeder_combout ;
wire \pcounter|true_PC[4]~5_combout ;
wire \controller|LBPC2[4]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~22_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ;
wire \controller|Equal0~1_combout ;
wire \pipeline|enable_i[0][0]~feeder_combout ;
wire \pipeline|enable_i[0][0]~q ;
wire \controller|PC_next[3]~19_combout ;
wire \pcounter|true_PC[3]~4_combout ;
wire \controller|LBPC2[3]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~4_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ;
wire \controller|Add0~2_combout ;
wire \controller|PC_next[2]~17_combout ;
wire \controller|Add2~2_combout ;
wire \pcounter|true_PC[2]~3_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ;
wire \controller|Add0~0_combout ;
wire \controller|PC_next[1]~15_combout ;
wire \controller|Add2~0_combout ;
wire \pcounter|true_PC[1]~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~20_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ;
wire \controller|Add0~25 ;
wire \controller|Add0~27 ;
wire \controller|Add0~28_combout ;
wire \controller|Add0~26_combout ;
wire \controller|PC_next[13]~40 ;
wire \controller|PC_next[14]~42 ;
wire \controller|PC_next[15]~43_combout ;
wire \controller|Add2~25 ;
wire \controller|Add2~27 ;
wire \controller|Add2~28_combout ;
wire \branch_inst|LR_o[15]~feeder_combout ;
wire \pcounter|true_PC[15]~1_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ;
wire \decode|Equal22~3_combout ;
wire \decode|Equal22~4_combout ;
wire \decode|S~0_combout ;
wire \decode|S[2]~1_combout ;
wire \decode|S[2]~2_combout ;
wire \pipeline|S_i[0][2]~q ;
wire \go_to_LR_inst|link_back_o~5_combout ;
wire \go_to_LR_inst|link_back_o~4_combout ;
wire \go_to_LR_inst|link_back_o~6_combout ;
wire \go_to_LR_inst|link_back_o~1_combout ;
wire \go_to_LR_inst|link_back_o~0_combout ;
wire \go_to_LR_inst|link_back_o~2_combout ;
wire \go_to_LR_inst|Mux15~4_combout ;
wire \go_to_LR_inst|link_back_o~7_combout ;
wire \go_to_LR_inst|Mux7~4_combout ;
wire \go_to_LR_inst|link_back_o~3_combout ;
wire \go_to_LR_inst|link_back_o~8_combout ;
wire \controller|PC_next[14]~41_combout ;
wire \controller|Add2~26_combout ;
wire \branch_inst|LR_o[14]~feeder_combout ;
wire \pcounter|true_PC[14]~0_combout ;
wire \controller|LBPC2[14]~feeder_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ;
wire \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [2:0] \pipeline|C_i ;
wire [4:0] \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [14:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [14:0] \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [4:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [2:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w ;
wire [15:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [2:0] \pipeline|V_i ;
wire [15:0] \pcounter|true_PC ;
wire [3:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [2:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w ;
wire [15:0] \controller|PC_next ;
wire [2:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w ;
wire [6:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [2:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w ;
wire [6:0] \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [1:0] \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [2:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w ;
wire [15:0] \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [31:0] counter;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [2:0] \pipeline|INC_i ;
wire [1:0] \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [15:0] \alu_inst|and_op|result ;
wire [4:0] \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \controller|LBPC2 ;
wire [15:0] \branch_inst|LR_o ;
wire [1:0] \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w ;
wire [4:0] \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w ;
wire [2:0] \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w ;
wire [7:0] \controller|stage_4_dep ;
wire [2:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w ;
wire [15:0] \alu_inst|bic_op|result ;
wire [2:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w ;
wire [1:0] \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [15:0] \controller|LBPC1 ;
wire [15:0] \alu_inst|bis_op|result ;
wire [2:0] \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w ;
wire [2:0] \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [15:0] \pipeline|PSW_i ;
wire [15:0] \alu_inst|or_op|result ;
wire [7:0] \controller|stage_3_dep ;
wire [2:0] \pipeline|DEC_i ;
wire [15:0] \pipeline|mem_access_result_i ;
wire [2:0] \pipeline|Z_i ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [2:0] \pipeline|RC_i ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [2:0] \pipeline|N_i ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

// Location: FF_X47_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \led~output (
	.i(\led~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led),
	.obar());
// synopsys translate_off
defparam \led~output .bus_hold = "false";
defparam \led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk_in~input (
	.i(clk_in),
	.ibar(gnd),
	.o(\clk_in~input_o ));
// synopsys translate_off
defparam \clk_in~input .bus_hold = "false";
defparam \clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk_in~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_in~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_in~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_in~inputclkctrl .clock_type = "global clock";
defparam \clk_in~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X95_Y71_N8
cycloneive_lcell_comb \led~0 (
// Equation(s):
// \led~0_combout  = !\led~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\led~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led~0_combout ),
	.cout());
// synopsys translate_off
defparam \led~0 .lut_mask = 16'h0F0F;
defparam \led~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = counter[0] $ (VCC)
// \Add0~1  = CARRY(counter[0])

	.dataa(gnd),
	.datab(counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X94_Y70_N1
dffeas \counter[0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (counter[1] & (!\Add0~1 )) # (!counter[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!counter[1]))

	.dataa(counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h5A5F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N6
cycloneive_lcell_comb \counter~0 (
// Equation(s):
// \counter~0_combout  = (\Add0~2_combout  & !\Equal0~10_combout )

	.dataa(\Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter~0 .lut_mask = 16'h00AA;
defparam \counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y70_N7
dffeas \counter[1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\counter~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (counter[2] & (\Add0~3  $ (GND))) # (!counter[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((counter[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N5
dffeas \counter[2] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (counter[3] & (!\Add0~5 )) # (!counter[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!counter[3]))

	.dataa(counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N7
dffeas \counter[3] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (counter[4] & (\Add0~7  $ (GND))) # (!counter[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((counter[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N9
dffeas \counter[4] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (counter[5] & (!\Add0~9 )) # (!counter[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!counter[5]))

	.dataa(counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N11
dffeas \counter[5] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (counter[6] & (\Add0~11  $ (GND))) # (!counter[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((counter[6] & !\Add0~11 ))

	.dataa(counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N13
dffeas \counter[6] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (counter[7] & (!\Add0~13 )) # (!counter[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!counter[7]))

	.dataa(gnd),
	.datab(counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N15
dffeas \counter[7] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (counter[8] & (\Add0~15  $ (GND))) # (!counter[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((counter[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N17
dffeas \counter[8] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (counter[9] & (!\Add0~17 )) # (!counter[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!counter[9]))

	.dataa(gnd),
	.datab(counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N19
dffeas \counter[9] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (counter[10] & (\Add0~19  $ (GND))) # (!counter[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((counter[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(counter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N21
dffeas \counter[10] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (counter[11] & (!\Add0~21 )) # (!counter[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!counter[11]))

	.dataa(counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N23
dffeas \counter[11] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N26
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!counter[11] & (!counter[10] & (!counter[8] & !counter[9])))

	.dataa(counter[11]),
	.datab(counter[10]),
	.datac(counter[8]),
	.datad(counter[9]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (counter[12] & (\Add0~23  $ (GND))) # (!counter[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((counter[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N25
dffeas \counter[12] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (counter[13] & (!\Add0~25 )) # (!counter[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!counter[13]))

	.dataa(counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N27
dffeas \counter[13] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (counter[14] & (\Add0~27  $ (GND))) # (!counter[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((counter[14] & !\Add0~27 ))

	.dataa(gnd),
	.datab(counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N29
dffeas \counter[14] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y70_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (counter[15] & (!\Add0~29 )) # (!counter[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!counter[15]))

	.dataa(counter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y70_N31
dffeas \counter[15] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[15] .is_wysiwyg = "true";
defparam \counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N16
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!counter[15] & (!counter[14] & (!counter[13] & !counter[12])))

	.dataa(counter[15]),
	.datab(counter[14]),
	.datac(counter[13]),
	.datad(counter[12]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N2
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (\Equal0~6_combout  & \Equal0~5_combout )

	.dataa(gnd),
	.datab(\Equal0~6_combout ),
	.datac(gnd),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'hCC00;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N24
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (counter[0] & (!counter[3] & (!counter[2] & !counter[1])))

	.dataa(counter[0]),
	.datab(counter[3]),
	.datac(counter[2]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h0002;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N0
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (counter[16] & (\Add0~31  $ (GND))) # (!counter[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((counter[16] & !\Add0~31 ))

	.dataa(gnd),
	.datab(counter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N1
dffeas \counter[16] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[16] .is_wysiwyg = "true";
defparam \counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N2
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (counter[17] & (!\Add0~33 )) # (!counter[17] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!counter[17]))

	.dataa(gnd),
	.datab(counter[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N3
dffeas \counter[17] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[17] .is_wysiwyg = "true";
defparam \counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N4
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (counter[18] & (\Add0~35  $ (GND))) # (!counter[18] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((counter[18] & !\Add0~35 ))

	.dataa(gnd),
	.datab(counter[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N5
dffeas \counter[18] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[18] .is_wysiwyg = "true";
defparam \counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N6
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (counter[19] & (!\Add0~37 )) # (!counter[19] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!counter[19]))

	.dataa(counter[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N7
dffeas \counter[19] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[19] .is_wysiwyg = "true";
defparam \counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N8
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (counter[20] & (\Add0~39  $ (GND))) # (!counter[20] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((counter[20] & !\Add0~39 ))

	.dataa(gnd),
	.datab(counter[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N9
dffeas \counter[20] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[20] .is_wysiwyg = "true";
defparam \counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N10
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (counter[21] & (!\Add0~41 )) # (!counter[21] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!counter[21]))

	.dataa(counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N11
dffeas \counter[21] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[21] .is_wysiwyg = "true";
defparam \counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N12
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (counter[22] & (\Add0~43  $ (GND))) # (!counter[22] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((counter[22] & !\Add0~43 ))

	.dataa(counter[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hA50A;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N13
dffeas \counter[22] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[22] .is_wysiwyg = "true";
defparam \counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N14
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (counter[23] & (!\Add0~45 )) # (!counter[23] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!counter[23]))

	.dataa(gnd),
	.datab(counter[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N15
dffeas \counter[23] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[23] .is_wysiwyg = "true";
defparam \counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N12
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!counter[22] & (!counter[21] & (!counter[23] & !counter[20])))

	.dataa(counter[22]),
	.datab(counter[21]),
	.datac(counter[23]),
	.datad(counter[20]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N16
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (counter[24] & (\Add0~47  $ (GND))) # (!counter[24] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((counter[24] & !\Add0~47 ))

	.dataa(gnd),
	.datab(counter[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N17
dffeas \counter[24] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[24] .is_wysiwyg = "true";
defparam \counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N18
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (counter[25] & (!\Add0~49 )) # (!counter[25] & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!counter[25]))

	.dataa(gnd),
	.datab(counter[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N19
dffeas \counter[25] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[25] .is_wysiwyg = "true";
defparam \counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N20
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (counter[26] & (\Add0~51  $ (GND))) # (!counter[26] & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((counter[26] & !\Add0~51 ))

	.dataa(gnd),
	.datab(counter[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hC30C;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N21
dffeas \counter[26] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[26] .is_wysiwyg = "true";
defparam \counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N22
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (counter[27] & (!\Add0~53 )) # (!counter[27] & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!counter[27]))

	.dataa(counter[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h5A5F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N23
dffeas \counter[27] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[27]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[27] .is_wysiwyg = "true";
defparam \counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N24
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (counter[28] & (\Add0~55  $ (GND))) # (!counter[28] & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((counter[28] & !\Add0~55 ))

	.dataa(gnd),
	.datab(counter[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hC30C;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N25
dffeas \counter[28] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~56_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[28]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[28] .is_wysiwyg = "true";
defparam \counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N26
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (counter[29] & (!\Add0~57 )) # (!counter[29] & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!counter[29]))

	.dataa(counter[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h5A5F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N27
dffeas \counter[29] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~58_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[29]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[29] .is_wysiwyg = "true";
defparam \counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N28
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (counter[30] & (\Add0~59  $ (GND))) # (!counter[30] & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((counter[30] & !\Add0~59 ))

	.dataa(gnd),
	.datab(counter[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N29
dffeas \counter[30] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[30]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[30] .is_wysiwyg = "true";
defparam \counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X94_Y69_N30
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = counter[31] $ (\Add0~61 )

	.dataa(counter[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h5A5A;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X94_Y69_N31
dffeas \counter[31] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\Add0~62_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[31]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[31] .is_wysiwyg = "true";
defparam \counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N24
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!counter[31] & (!counter[30] & (!counter[29] & !counter[28])))

	.dataa(counter[31]),
	.datab(counter[30]),
	.datac(counter[29]),
	.datad(counter[28]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N30
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!counter[16] & (!counter[19] & (!counter[18] & !counter[17])))

	.dataa(counter[16]),
	.datab(counter[19]),
	.datac(counter[18]),
	.datad(counter[17]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N10
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!counter[27] & (!counter[26] & (!counter[24] & !counter[25])))

	.dataa(counter[27]),
	.datab(counter[26]),
	.datac(counter[24]),
	.datad(counter[25]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y69_N0
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & (\Equal0~0_combout  & (\Equal0~3_combout  & \Equal0~1_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N12
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!counter[6] & (!counter[7] & (!counter[5] & !counter[4])))

	.dataa(counter[6]),
	.datab(counter[7]),
	.datac(counter[5]),
	.datad(counter[4]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0001;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N2
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~7_combout  & (\Equal0~9_combout  & (\Equal0~4_combout  & \Equal0~8_combout )))

	.dataa(\Equal0~7_combout ),
	.datab(\Equal0~9_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y71_N9
dffeas \led~reg0 (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\led~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led~reg0 .is_wysiwyg = "true";
defparam \led~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G4
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hA8A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h3030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y21_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\~GND~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7 .lut_mask = 16'hF7F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 .lut_mask = 16'hF8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10 .lut_mask = 16'hB8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .lut_mask = 16'h33CC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'h6020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h00CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N5
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .lut_mask = 16'h33CC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 16'h00A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .lut_mask = 16'h2200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 .lut_mask = 16'hFF80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12 .lut_mask = 16'hDC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h005F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'h8CFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h4544;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y41_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hCCEC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hFFA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .lut_mask = 16'hFC0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h4000;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h5500;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hC800;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hB3B3;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'h1313;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hD5C0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y47_N31
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hD5C0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y47_N29
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hD5C0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y47_N11
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hD5C0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y47_N25
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0080;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h4C50;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y47_N9
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~17 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~17 .lut_mask = 16'hEAAA;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~17_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18 .lut_mask = 16'hFF20;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N1
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .lut_mask = 16'h5A5F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y53_N3
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .lut_mask = 16'hC30C;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .lut_mask = 16'h3C3F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .lut_mask = 16'hC30C;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .lut_mask = 16'h3C3F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .lut_mask = 16'hC30C;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .lut_mask = 16'h3C3F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .lut_mask = 16'hA50A;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .lut_mask = 16'h5A5F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .lut_mask = 16'hA50A;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .lut_mask = 16'h5A5F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .lut_mask = 16'hA50A;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .lut_mask = 16'h5A5F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .lut_mask = 16'hA5A5;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y53_N29
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N27
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N25
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N23
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N21
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N19
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N17
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N15
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N13
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N11
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N9
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N7
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N5
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h4000;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N23
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .lut_mask = 16'h30B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hFACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 16'hE040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hC4FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h4454;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h4000;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N5
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 16'h02CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .lut_mask = 16'h0C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h3030;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N1
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'h00F0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N25
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0800;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h5500;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'h8880;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h0333;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hD5C0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N17
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h5C10;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N19
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hF333;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hA50A;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hF444;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N31
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hD5C0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N29
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hF444;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h4000;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 .lut_mask = 16'hFF80;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .lut_mask = 16'hCCEC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N1
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y37_N3
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~19_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .lut_mask = 16'hC30C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y37_N5
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~21_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y37_N7
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~23_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .lut_mask = 16'hC30C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .lut_mask = 16'hC30C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .lut_mask = 16'hA50A;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .lut_mask = 16'hA50A;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .lut_mask = 16'hA50A;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .lut_mask = 16'h5A5F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .lut_mask = 16'hA5A5;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y37_N29
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~45_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N27
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~43_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N25
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~41_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N23
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~39_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N21
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~37_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N19
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~35_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N17
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~33_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N15
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~31_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N13
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~29_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~27_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N9
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~25_combout ),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N25
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N19
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N13
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N3
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N15
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N13
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N23
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N17
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .lut_mask = 16'hA808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .lut_mask = 16'hEEF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N11
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N17
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 16'h3332;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'hFAD0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'h88F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hD8D8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N29
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0004;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hECCC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout  = (\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0 .lut_mask = 16'hCC00;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2] = (\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q )))

	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2] .lut_mask = 16'h8000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y70_N4
cycloneive_lcell_comb \clk~0 (
// Equation(s):
// \clk~0_combout  = !\clk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk~0 .lut_mask = 16'h0F0F;
defparam \clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y70_N5
dffeas clk(
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\clk~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk.is_wysiwyg = "true";
defparam clk.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \controller|Add2~0 (
// Equation(s):
// \controller|Add2~0_combout  = \pcounter|true_PC [1] $ (VCC)
// \controller|Add2~1  = CARRY(\pcounter|true_PC [1])

	.dataa(gnd),
	.datab(\pcounter|true_PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Add2~0_combout ),
	.cout(\controller|Add2~1 ));
// synopsys translate_off
defparam \controller|Add2~0 .lut_mask = 16'h33CC;
defparam \controller|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \controller|Add2~2 (
// Equation(s):
// \controller|Add2~2_combout  = (\pcounter|true_PC [2] & (!\controller|Add2~1 )) # (!\pcounter|true_PC [2] & ((\controller|Add2~1 ) # (GND)))
// \controller|Add2~3  = CARRY((!\controller|Add2~1 ) # (!\pcounter|true_PC [2]))

	.dataa(gnd),
	.datab(\pcounter|true_PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~1 ),
	.combout(\controller|Add2~2_combout ),
	.cout(\controller|Add2~3 ));
// synopsys translate_off
defparam \controller|Add2~2 .lut_mask = 16'h3C3F;
defparam \controller|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \controller|Add2~4 (
// Equation(s):
// \controller|Add2~4_combout  = (\pcounter|true_PC [3] & (\controller|Add2~3  $ (GND))) # (!\pcounter|true_PC [3] & (!\controller|Add2~3  & VCC))
// \controller|Add2~5  = CARRY((\pcounter|true_PC [3] & !\controller|Add2~3 ))

	.dataa(gnd),
	.datab(\pcounter|true_PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~3 ),
	.combout(\controller|Add2~4_combout ),
	.cout(\controller|Add2~5 ));
// synopsys translate_off
defparam \controller|Add2~4 .lut_mask = 16'hC30C;
defparam \controller|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y37_N7
dffeas \controller|LBPC1[3] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[3] .is_wysiwyg = "true";
defparam \controller|LBPC1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \branch_inst|LR_o[3]~feeder (
// Equation(s):
// \branch_inst|LR_o[3]~feeder_combout  = \controller|LBPC1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [3]),
	.cin(gnd),
	.combout(\branch_inst|LR_o[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|LR_o[3]~feeder .lut_mask = 16'hFF00;
defparam \branch_inst|LR_o[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout  = (!\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0 .lut_mask = 16'h3300;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2] = (\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2] .lut_mask = 16'h8000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout  = (!\pcounter|true_PC [14] & \pcounter|true_PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pcounter|true_PC [14]),
	.datad(\pcounter|true_PC [15]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1 .lut_mask = 16'h0F00;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout  = (!\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0 .lut_mask = 16'h0033;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2] = (\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2] .lut_mask = 16'h8000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2] = (!\pcounter|true_PC [14] & !\pcounter|true_PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pcounter|true_PC [14]),
	.datad(\pcounter|true_PC [15]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2] .lut_mask = 16'h000F;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout  = (\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0 .lut_mask = 16'h00CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2] (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2] = (\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q )))

	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2] .lut_mask = 16'h8000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout  = (\pcounter|true_PC [14] & !\pcounter|true_PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pcounter|true_PC [14]),
	.datad(\pcounter|true_PC [15]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0 .lut_mask = 16'h00F0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \controller|Add2~6 (
// Equation(s):
// \controller|Add2~6_combout  = (\pcounter|true_PC [4] & (!\controller|Add2~5 )) # (!\pcounter|true_PC [4] & ((\controller|Add2~5 ) # (GND)))
// \controller|Add2~7  = CARRY((!\controller|Add2~5 ) # (!\pcounter|true_PC [4]))

	.dataa(gnd),
	.datab(\pcounter|true_PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~5 ),
	.combout(\controller|Add2~6_combout ),
	.cout(\controller|Add2~7 ));
// synopsys translate_off
defparam \controller|Add2~6 .lut_mask = 16'h3C3F;
defparam \controller|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \controller|Add2~8 (
// Equation(s):
// \controller|Add2~8_combout  = (\pcounter|true_PC [5] & (\controller|Add2~7  $ (GND))) # (!\pcounter|true_PC [5] & (!\controller|Add2~7  & VCC))
// \controller|Add2~9  = CARRY((\pcounter|true_PC [5] & !\controller|Add2~7 ))

	.dataa(\pcounter|true_PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~7 ),
	.combout(\controller|Add2~8_combout ),
	.cout(\controller|Add2~9 ));
// synopsys translate_off
defparam \controller|Add2~8 .lut_mask = 16'hA50A;
defparam \controller|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \controller|Add2~10 (
// Equation(s):
// \controller|Add2~10_combout  = (\pcounter|true_PC [6] & (!\controller|Add2~9 )) # (!\pcounter|true_PC [6] & ((\controller|Add2~9 ) # (GND)))
// \controller|Add2~11  = CARRY((!\controller|Add2~9 ) # (!\pcounter|true_PC [6]))

	.dataa(\pcounter|true_PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~9 ),
	.combout(\controller|Add2~10_combout ),
	.cout(\controller|Add2~11 ));
// synopsys translate_off
defparam \controller|Add2~10 .lut_mask = 16'h5A5F;
defparam \controller|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \controller|Add2~12 (
// Equation(s):
// \controller|Add2~12_combout  = (\pcounter|true_PC [7] & (\controller|Add2~11  $ (GND))) # (!\pcounter|true_PC [7] & (!\controller|Add2~11  & VCC))
// \controller|Add2~13  = CARRY((\pcounter|true_PC [7] & !\controller|Add2~11 ))

	.dataa(gnd),
	.datab(\pcounter|true_PC [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~11 ),
	.combout(\controller|Add2~12_combout ),
	.cout(\controller|Add2~13 ));
// synopsys translate_off
defparam \controller|Add2~12 .lut_mask = 16'hC30C;
defparam \controller|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \controller|Add2~14 (
// Equation(s):
// \controller|Add2~14_combout  = (\pcounter|true_PC [8] & (!\controller|Add2~13 )) # (!\pcounter|true_PC [8] & ((\controller|Add2~13 ) # (GND)))
// \controller|Add2~15  = CARRY((!\controller|Add2~13 ) # (!\pcounter|true_PC [8]))

	.dataa(\pcounter|true_PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~13 ),
	.combout(\controller|Add2~14_combout ),
	.cout(\controller|Add2~15 ));
// synopsys translate_off
defparam \controller|Add2~14 .lut_mask = 16'h5A5F;
defparam \controller|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \controller|Add2~16 (
// Equation(s):
// \controller|Add2~16_combout  = (\pcounter|true_PC [9] & (\controller|Add2~15  $ (GND))) # (!\pcounter|true_PC [9] & (!\controller|Add2~15  & VCC))
// \controller|Add2~17  = CARRY((\pcounter|true_PC [9] & !\controller|Add2~15 ))

	.dataa(gnd),
	.datab(\pcounter|true_PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~15 ),
	.combout(\controller|Add2~16_combout ),
	.cout(\controller|Add2~17 ));
// synopsys translate_off
defparam \controller|Add2~16 .lut_mask = 16'hC30C;
defparam \controller|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \controller|Add2~18 (
// Equation(s):
// \controller|Add2~18_combout  = (\pcounter|true_PC [10] & (!\controller|Add2~17 )) # (!\pcounter|true_PC [10] & ((\controller|Add2~17 ) # (GND)))
// \controller|Add2~19  = CARRY((!\controller|Add2~17 ) # (!\pcounter|true_PC [10]))

	.dataa(\pcounter|true_PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~17 ),
	.combout(\controller|Add2~18_combout ),
	.cout(\controller|Add2~19 ));
// synopsys translate_off
defparam \controller|Add2~18 .lut_mask = 16'h5A5F;
defparam \controller|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \controller|Add2~20 (
// Equation(s):
// \controller|Add2~20_combout  = (\pcounter|true_PC [11] & (\controller|Add2~19  $ (GND))) # (!\pcounter|true_PC [11] & (!\controller|Add2~19  & VCC))
// \controller|Add2~21  = CARRY((\pcounter|true_PC [11] & !\controller|Add2~19 ))

	.dataa(\pcounter|true_PC [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~19 ),
	.combout(\controller|Add2~20_combout ),
	.cout(\controller|Add2~21 ));
// synopsys translate_off
defparam \controller|Add2~20 .lut_mask = 16'hA50A;
defparam \controller|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \controller|Add2~22 (
// Equation(s):
// \controller|Add2~22_combout  = (\pcounter|true_PC [12] & (!\controller|Add2~21 )) # (!\pcounter|true_PC [12] & ((\controller|Add2~21 ) # (GND)))
// \controller|Add2~23  = CARRY((!\controller|Add2~21 ) # (!\pcounter|true_PC [12]))

	.dataa(\pcounter|true_PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~21 ),
	.combout(\controller|Add2~22_combout ),
	.cout(\controller|Add2~23 ));
// synopsys translate_off
defparam \controller|Add2~22 .lut_mask = 16'h5A5F;
defparam \controller|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \controller|Add2~24 (
// Equation(s):
// \controller|Add2~24_combout  = (\pcounter|true_PC [13] & (\controller|Add2~23  $ (GND))) # (!\pcounter|true_PC [13] & (!\controller|Add2~23  & VCC))
// \controller|Add2~25  = CARRY((\pcounter|true_PC [13] & !\controller|Add2~23 ))

	.dataa(\pcounter|true_PC [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~23 ),
	.combout(\controller|Add2~24_combout ),
	.cout(\controller|Add2~25 ));
// synopsys translate_off
defparam \controller|Add2~24 .lut_mask = 16'hA50A;
defparam \controller|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \controller|LBPC1[13]~feeder (
// Equation(s):
// \controller|LBPC1[13]~feeder_combout  = \controller|Add2~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|Add2~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|LBPC1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC1[13]~feeder .lut_mask = 16'hF0F0;
defparam \controller|LBPC1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N5
dffeas \controller|LBPC1[13] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[13] .is_wysiwyg = "true";
defparam \controller|LBPC1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N21
dffeas \branch_inst|LR_o[13] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[13] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X49_Y31_N3
dffeas \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N1
dffeas \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016;
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 .lut_mask = 16'hADA8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 .lut_mask = 16'hAFC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8 .lut_mask = 16'hF4A4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9 .lut_mask = 16'hDDA0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  & 
// ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28 .lut_mask = 16'hCCE2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28_combout 
//  & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~28_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29 .lut_mask = 16'hE6A2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~24 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~24_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~24 .lut_mask = 16'hAEA4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~25 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~25_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~24_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~24_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~24_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~24_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~25 .lut_mask = 16'hBBC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 10;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  & 
// ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12 .lut_mask = 16'hCCE2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13 .lut_mask = 16'hF388;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018;
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~26 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~26_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~26 .lut_mask = 16'hCBC8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 11;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~27 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~27_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~26_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~26_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~26_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~27 .lut_mask = 16'hEA4A;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~18 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~18_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~18 .lut_mask = 16'hCCB8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~19 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~19_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~18_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~18_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~18_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~19 .lut_mask = 16'hCAF0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~19_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hAACC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .lut_mask = 16'hFFAA;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N23
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C;
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~16 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~16_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~16 .lut_mask = 16'hE3E0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 14;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~17 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~17_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~16_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~16_combout  & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~16_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~17 .lut_mask = 16'hBC8C;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~17_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hEE44;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N25
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22 .lut_mask = 16'hD9C8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23 .lut_mask = 16'hF588;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hEE44;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N5
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~20 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~20_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~20 .lut_mask = 16'hBA98;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 12;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~21 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~21_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~20_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~20_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~20_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~21 .lut_mask = 16'hEA4A;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hE4E4;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N27
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hD8D8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N17
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hAACC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N21
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 9;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~14 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~14_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~14 .lut_mask = 16'hDC98;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~15 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~15_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~14_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~14_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~14_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~14_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~15 .lut_mask = 16'hF588;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~15_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hEE44;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N23
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~25_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hD8D8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N15
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hD8D8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N19
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  & 
// ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30 .lut_mask = 16'hCCE2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~30_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31 .lut_mask = 16'hBBC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~31_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hF0CC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N29
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006;
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10 .lut_mask = 16'hEE50;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout 
//  & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  & \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11 .lut_mask = 16'hB8CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hF0CC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N3
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hF5A0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N1
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hDD88;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N31
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 .lut_mask = 16'hF0AC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 .lut_mask = 16'hDAD0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hFA50;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N13
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout  = \pcounter|true_PC [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcounter|true_PC [14]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N9
dffeas \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2 .lut_mask = 16'hFC0A;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout  
// & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3 .lut_mask = 16'hEA4A;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \controller|Add0~0 (
// Equation(s):
// \controller|Add0~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout  & (\pcounter|true_PC [1] $ (VCC))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout  & 
// (\pcounter|true_PC [1] & VCC))
// \controller|Add0~1  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout  & \pcounter|true_PC [1]))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ),
	.datab(\pcounter|true_PC [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|Add0~0_combout ),
	.cout(\controller|Add0~1 ));
// synopsys translate_off
defparam \controller|Add0~0 .lut_mask = 16'h6688;
defparam \controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \controller|Add0~2 (
// Equation(s):
// \controller|Add0~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  & ((\pcounter|true_PC [2] & (\controller|Add0~1  & VCC)) # (!\pcounter|true_PC [2] & (!\controller|Add0~1 )))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  & ((\pcounter|true_PC [2] & (!\controller|Add0~1 )) # (!\pcounter|true_PC [2] & ((\controller|Add0~1 ) # (GND)))))
// \controller|Add0~3  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  & (!\pcounter|true_PC [2] & !\controller|Add0~1 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  & 
// ((!\controller|Add0~1 ) # (!\pcounter|true_PC [2]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ),
	.datab(\pcounter|true_PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~1 ),
	.combout(\controller|Add0~2_combout ),
	.cout(\controller|Add0~3 ));
// synopsys translate_off
defparam \controller|Add0~2 .lut_mask = 16'h9617;
defparam \controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \controller|Add0~4 (
// Equation(s):
// \controller|Add0~4_combout  = ((\pcounter|true_PC [3] $ (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  $ (!\controller|Add0~3 )))) # (GND)
// \controller|Add0~5  = CARRY((\pcounter|true_PC [3] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ) # (!\controller|Add0~3 ))) # (!\pcounter|true_PC [3] & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  & !\controller|Add0~3 )))

	.dataa(\pcounter|true_PC [3]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~3 ),
	.combout(\controller|Add0~4_combout ),
	.cout(\controller|Add0~5 ));
// synopsys translate_off
defparam \controller|Add0~4 .lut_mask = 16'h698E;
defparam \controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \controller|Add0~6 (
// Equation(s):
// \controller|Add0~6_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & ((\pcounter|true_PC [4] & (\controller|Add0~5  & VCC)) # (!\pcounter|true_PC [4] & (!\controller|Add0~5 )))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & ((\pcounter|true_PC [4] & (!\controller|Add0~5 )) # (!\pcounter|true_PC [4] & ((\controller|Add0~5 ) # (GND)))))
// \controller|Add0~7  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & (!\pcounter|true_PC [4] & !\controller|Add0~5 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & 
// ((!\controller|Add0~5 ) # (!\pcounter|true_PC [4]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datab(\pcounter|true_PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~5 ),
	.combout(\controller|Add0~6_combout ),
	.cout(\controller|Add0~7 ));
// synopsys translate_off
defparam \controller|Add0~6 .lut_mask = 16'h9617;
defparam \controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \controller|Add0~8 (
// Equation(s):
// \controller|Add0~8_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  $ (\pcounter|true_PC [5] $ (!\controller|Add0~7 )))) # (GND)
// \controller|Add0~9  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & ((\pcounter|true_PC [5]) # (!\controller|Add0~7 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout 
//  & (\pcounter|true_PC [5] & !\controller|Add0~7 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datab(\pcounter|true_PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~7 ),
	.combout(\controller|Add0~8_combout ),
	.cout(\controller|Add0~9 ));
// synopsys translate_off
defparam \controller|Add0~8 .lut_mask = 16'h698E;
defparam \controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \controller|Add0~10 (
// Equation(s):
// \controller|Add0~10_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout  & ((\pcounter|true_PC [6] & (\controller|Add0~9  & VCC)) # (!\pcounter|true_PC [6] & (!\controller|Add0~9 )))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout  & ((\pcounter|true_PC [6] & (!\controller|Add0~9 )) # (!\pcounter|true_PC [6] & ((\controller|Add0~9 ) # (GND)))))
// \controller|Add0~11  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout  & (!\pcounter|true_PC [6] & !\controller|Add0~9 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout 
//  & ((!\controller|Add0~9 ) # (!\pcounter|true_PC [6]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.datab(\pcounter|true_PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~9 ),
	.combout(\controller|Add0~10_combout ),
	.cout(\controller|Add0~11 ));
// synopsys translate_off
defparam \controller|Add0~10 .lut_mask = 16'h9617;
defparam \controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \controller|Add0~12 (
// Equation(s):
// \controller|Add0~12_combout  = ((\pcounter|true_PC [7] $ (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout  $ (!\controller|Add0~11 )))) # (GND)
// \controller|Add0~13  = CARRY((\pcounter|true_PC [7] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ) # (!\controller|Add0~11 ))) # (!\pcounter|true_PC [7] & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout  & !\controller|Add0~11 )))

	.dataa(\pcounter|true_PC [7]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~11 ),
	.combout(\controller|Add0~12_combout ),
	.cout(\controller|Add0~13 ));
// synopsys translate_off
defparam \controller|Add0~12 .lut_mask = 16'h698E;
defparam \controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \controller|Add0~14 (
// Equation(s):
// \controller|Add0~14_combout  = (\pcounter|true_PC [8] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & (\controller|Add0~13  & VCC)) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & (!\controller|Add0~13 )))) # (!\pcounter|true_PC [8] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & 
// (!\controller|Add0~13 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & ((\controller|Add0~13 ) # (GND)))))
// \controller|Add0~15  = CARRY((\pcounter|true_PC [8] & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & !\controller|Add0~13 )) # (!\pcounter|true_PC [8] & ((!\controller|Add0~13 ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ))))

	.dataa(\pcounter|true_PC [8]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~13 ),
	.combout(\controller|Add0~14_combout ),
	.cout(\controller|Add0~15 ));
// synopsys translate_off
defparam \controller|Add0~14 .lut_mask = 16'h9617;
defparam \controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \controller|Add0~16 (
// Equation(s):
// \controller|Add0~16_combout  = ((\pcounter|true_PC [9] $ (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout  $ (!\controller|Add0~15 )))) # (GND)
// \controller|Add0~17  = CARRY((\pcounter|true_PC [9] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ) # (!\controller|Add0~15 ))) # (!\pcounter|true_PC [9] & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout  & !\controller|Add0~15 )))

	.dataa(\pcounter|true_PC [9]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~15 ),
	.combout(\controller|Add0~16_combout ),
	.cout(\controller|Add0~17 ));
// synopsys translate_off
defparam \controller|Add0~16 .lut_mask = 16'h698E;
defparam \controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \controller|Add0~18 (
// Equation(s):
// \controller|Add0~18_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout  & ((\pcounter|true_PC [10] & (\controller|Add0~17  & VCC)) # (!\pcounter|true_PC [10] & (!\controller|Add0~17 )))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout  & ((\pcounter|true_PC [10] & (!\controller|Add0~17 )) # (!\pcounter|true_PC [10] & ((\controller|Add0~17 ) # (GND)))))
// \controller|Add0~19  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout  & (!\pcounter|true_PC [10] & !\controller|Add0~17 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout  & ((!\controller|Add0~17 ) # (!\pcounter|true_PC [10]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.datab(\pcounter|true_PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~17 ),
	.combout(\controller|Add0~18_combout ),
	.cout(\controller|Add0~19 ));
// synopsys translate_off
defparam \controller|Add0~18 .lut_mask = 16'h9617;
defparam \controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \controller|Add0~20 (
// Equation(s):
// \controller|Add0~20_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  $ (\pcounter|true_PC [11] $ (!\controller|Add0~19 )))) # (GND)
// \controller|Add0~21  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & ((\pcounter|true_PC [11]) # (!\controller|Add0~19 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (\pcounter|true_PC [11] & !\controller|Add0~19 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datab(\pcounter|true_PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~19 ),
	.combout(\controller|Add0~20_combout ),
	.cout(\controller|Add0~21 ));
// synopsys translate_off
defparam \controller|Add0~20 .lut_mask = 16'h698E;
defparam \controller|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \controller|Add0~22 (
// Equation(s):
// \controller|Add0~22_combout  = (\pcounter|true_PC [12] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & (\controller|Add0~21  & VCC)) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & (!\controller|Add0~21 )))) # (!\pcounter|true_PC [12] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & 
// (!\controller|Add0~21 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & ((\controller|Add0~21 ) # (GND)))))
// \controller|Add0~23  = CARRY((\pcounter|true_PC [12] & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & !\controller|Add0~21 )) # (!\pcounter|true_PC [12] & ((!\controller|Add0~21 ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ))))

	.dataa(\pcounter|true_PC [12]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~21 ),
	.combout(\controller|Add0~22_combout ),
	.cout(\controller|Add0~23 ));
// synopsys translate_off
defparam \controller|Add0~22 .lut_mask = 16'h9617;
defparam \controller|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \controller|Add0~24 (
// Equation(s):
// \controller|Add0~24_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout  $ (\pcounter|true_PC [13] $ (!\controller|Add0~23 )))) # (GND)
// \controller|Add0~25  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout  & ((\pcounter|true_PC [13]) # (!\controller|Add0~23 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout  & (\pcounter|true_PC [13] & !\controller|Add0~23 )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.datab(\pcounter|true_PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~23 ),
	.combout(\controller|Add0~24_combout ),
	.cout(\controller|Add0~25 ));
// synopsys translate_off
defparam \controller|Add0~24 .lut_mask = 16'h698E;
defparam \controller|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \controller|PC_next[1]~15 (
// Equation(s):
// \controller|PC_next[1]~15_combout  = \controller|Add0~0_combout  $ (VCC)
// \controller|PC_next[1]~16  = CARRY(\controller|Add0~0_combout )

	.dataa(\controller|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\controller|PC_next[1]~15_combout ),
	.cout(\controller|PC_next[1]~16 ));
// synopsys translate_off
defparam \controller|PC_next[1]~15 .lut_mask = 16'h55AA;
defparam \controller|PC_next[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \controller|PC_next[2]~17 (
// Equation(s):
// \controller|PC_next[2]~17_combout  = (\controller|Add0~2_combout  & (!\controller|PC_next[1]~16 )) # (!\controller|Add0~2_combout  & ((\controller|PC_next[1]~16 ) # (GND)))
// \controller|PC_next[2]~18  = CARRY((!\controller|PC_next[1]~16 ) # (!\controller|Add0~2_combout ))

	.dataa(\controller|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[1]~16 ),
	.combout(\controller|PC_next[2]~17_combout ),
	.cout(\controller|PC_next[2]~18 ));
// synopsys translate_off
defparam \controller|PC_next[2]~17 .lut_mask = 16'h5A5F;
defparam \controller|PC_next[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \controller|PC_next[3]~19 (
// Equation(s):
// \controller|PC_next[3]~19_combout  = (\controller|Add0~4_combout  & (\controller|PC_next[2]~18  $ (GND))) # (!\controller|Add0~4_combout  & (!\controller|PC_next[2]~18  & VCC))
// \controller|PC_next[3]~20  = CARRY((\controller|Add0~4_combout  & !\controller|PC_next[2]~18 ))

	.dataa(gnd),
	.datab(\controller|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[2]~18 ),
	.combout(\controller|PC_next[3]~19_combout ),
	.cout(\controller|PC_next[3]~20 ));
// synopsys translate_off
defparam \controller|PC_next[3]~19 .lut_mask = 16'hC30C;
defparam \controller|PC_next[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \controller|PC_next[4]~21 (
// Equation(s):
// \controller|PC_next[4]~21_combout  = (\controller|Add0~6_combout  & (!\controller|PC_next[3]~20 )) # (!\controller|Add0~6_combout  & ((\controller|PC_next[3]~20 ) # (GND)))
// \controller|PC_next[4]~22  = CARRY((!\controller|PC_next[3]~20 ) # (!\controller|Add0~6_combout ))

	.dataa(\controller|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[3]~20 ),
	.combout(\controller|PC_next[4]~21_combout ),
	.cout(\controller|PC_next[4]~22 ));
// synopsys translate_off
defparam \controller|PC_next[4]~21 .lut_mask = 16'h5A5F;
defparam \controller|PC_next[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \controller|PC_next[5]~23 (
// Equation(s):
// \controller|PC_next[5]~23_combout  = (\controller|Add0~8_combout  & (\controller|PC_next[4]~22  $ (GND))) # (!\controller|Add0~8_combout  & (!\controller|PC_next[4]~22  & VCC))
// \controller|PC_next[5]~24  = CARRY((\controller|Add0~8_combout  & !\controller|PC_next[4]~22 ))

	.dataa(\controller|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[4]~22 ),
	.combout(\controller|PC_next[5]~23_combout ),
	.cout(\controller|PC_next[5]~24 ));
// synopsys translate_off
defparam \controller|PC_next[5]~23 .lut_mask = 16'hA50A;
defparam \controller|PC_next[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \controller|PC_next[6]~25 (
// Equation(s):
// \controller|PC_next[6]~25_combout  = (\controller|Add0~10_combout  & (!\controller|PC_next[5]~24 )) # (!\controller|Add0~10_combout  & ((\controller|PC_next[5]~24 ) # (GND)))
// \controller|PC_next[6]~26  = CARRY((!\controller|PC_next[5]~24 ) # (!\controller|Add0~10_combout ))

	.dataa(\controller|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[5]~24 ),
	.combout(\controller|PC_next[6]~25_combout ),
	.cout(\controller|PC_next[6]~26 ));
// synopsys translate_off
defparam \controller|PC_next[6]~25 .lut_mask = 16'h5A5F;
defparam \controller|PC_next[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \controller|PC_next[7]~27 (
// Equation(s):
// \controller|PC_next[7]~27_combout  = (\controller|Add0~12_combout  & (\controller|PC_next[6]~26  $ (GND))) # (!\controller|Add0~12_combout  & (!\controller|PC_next[6]~26  & VCC))
// \controller|PC_next[7]~28  = CARRY((\controller|Add0~12_combout  & !\controller|PC_next[6]~26 ))

	.dataa(\controller|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[6]~26 ),
	.combout(\controller|PC_next[7]~27_combout ),
	.cout(\controller|PC_next[7]~28 ));
// synopsys translate_off
defparam \controller|PC_next[7]~27 .lut_mask = 16'hA50A;
defparam \controller|PC_next[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \controller|PC_next[8]~29 (
// Equation(s):
// \controller|PC_next[8]~29_combout  = (\controller|Add0~14_combout  & (!\controller|PC_next[7]~28 )) # (!\controller|Add0~14_combout  & ((\controller|PC_next[7]~28 ) # (GND)))
// \controller|PC_next[8]~30  = CARRY((!\controller|PC_next[7]~28 ) # (!\controller|Add0~14_combout ))

	.dataa(\controller|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[7]~28 ),
	.combout(\controller|PC_next[8]~29_combout ),
	.cout(\controller|PC_next[8]~30 ));
// synopsys translate_off
defparam \controller|PC_next[8]~29 .lut_mask = 16'h5A5F;
defparam \controller|PC_next[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \controller|PC_next[9]~31 (
// Equation(s):
// \controller|PC_next[9]~31_combout  = (\controller|Add0~16_combout  & (\controller|PC_next[8]~30  $ (GND))) # (!\controller|Add0~16_combout  & (!\controller|PC_next[8]~30  & VCC))
// \controller|PC_next[9]~32  = CARRY((\controller|Add0~16_combout  & !\controller|PC_next[8]~30 ))

	.dataa(gnd),
	.datab(\controller|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[8]~30 ),
	.combout(\controller|PC_next[9]~31_combout ),
	.cout(\controller|PC_next[9]~32 ));
// synopsys translate_off
defparam \controller|PC_next[9]~31 .lut_mask = 16'hC30C;
defparam \controller|PC_next[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \controller|PC_next[10]~33 (
// Equation(s):
// \controller|PC_next[10]~33_combout  = (\controller|Add0~18_combout  & (!\controller|PC_next[9]~32 )) # (!\controller|Add0~18_combout  & ((\controller|PC_next[9]~32 ) # (GND)))
// \controller|PC_next[10]~34  = CARRY((!\controller|PC_next[9]~32 ) # (!\controller|Add0~18_combout ))

	.dataa(gnd),
	.datab(\controller|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[9]~32 ),
	.combout(\controller|PC_next[10]~33_combout ),
	.cout(\controller|PC_next[10]~34 ));
// synopsys translate_off
defparam \controller|PC_next[10]~33 .lut_mask = 16'h3C3F;
defparam \controller|PC_next[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \controller|PC_next[11]~35 (
// Equation(s):
// \controller|PC_next[11]~35_combout  = (\controller|Add0~20_combout  & (\controller|PC_next[10]~34  $ (GND))) # (!\controller|Add0~20_combout  & (!\controller|PC_next[10]~34  & VCC))
// \controller|PC_next[11]~36  = CARRY((\controller|Add0~20_combout  & !\controller|PC_next[10]~34 ))

	.dataa(gnd),
	.datab(\controller|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[10]~34 ),
	.combout(\controller|PC_next[11]~35_combout ),
	.cout(\controller|PC_next[11]~36 ));
// synopsys translate_off
defparam \controller|PC_next[11]~35 .lut_mask = 16'hC30C;
defparam \controller|PC_next[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \controller|PC_next[12]~37 (
// Equation(s):
// \controller|PC_next[12]~37_combout  = (\controller|Add0~22_combout  & (!\controller|PC_next[11]~36 )) # (!\controller|Add0~22_combout  & ((\controller|PC_next[11]~36 ) # (GND)))
// \controller|PC_next[12]~38  = CARRY((!\controller|PC_next[11]~36 ) # (!\controller|Add0~22_combout ))

	.dataa(gnd),
	.datab(\controller|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[11]~36 ),
	.combout(\controller|PC_next[12]~37_combout ),
	.cout(\controller|PC_next[12]~38 ));
// synopsys translate_off
defparam \controller|PC_next[12]~37 .lut_mask = 16'h3C3F;
defparam \controller|PC_next[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \controller|PC_next[13]~39 (
// Equation(s):
// \controller|PC_next[13]~39_combout  = (\controller|Add0~24_combout  & (\controller|PC_next[12]~38  $ (GND))) # (!\controller|Add0~24_combout  & (!\controller|PC_next[12]~38  & VCC))
// \controller|PC_next[13]~40  = CARRY((\controller|Add0~24_combout  & !\controller|PC_next[12]~38 ))

	.dataa(gnd),
	.datab(\controller|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[12]~38 ),
	.combout(\controller|PC_next[13]~39_combout ),
	.cout(\controller|PC_next[13]~40 ));
// synopsys translate_off
defparam \controller|PC_next[13]~39 .lut_mask = 16'hC30C;
defparam \controller|PC_next[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~16 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~16_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((!\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((!\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~16 .lut_mask = 16'h8A9B;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~16_combout  & (((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) 
// # (!\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~16_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~16_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17 .lut_mask = 16'h1DCC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout )

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.cin(gnd),
	.combout(\controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~0 .lut_mask = 16'hFF55;
defparam \controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N27
dffeas \controller|PC_next[13] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[13]~39_combout ),
	.asdata(\controller|Add2~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[13] .is_wysiwyg = "true";
defparam \controller|PC_next[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \pcounter|true_PC[13]~14 (
// Equation(s):
// \pcounter|true_PC[13]~14_combout  = (\go_to_LR_inst|link_back_o~8_combout  & (\branch_inst|LR_o [13])) # (!\go_to_LR_inst|link_back_o~8_combout  & ((\controller|PC_next [13])))

	.dataa(\go_to_LR_inst|link_back_o~8_combout ),
	.datab(\branch_inst|LR_o [13]),
	.datac(gnd),
	.datad(\controller|PC_next [13]),
	.cin(gnd),
	.combout(\pcounter|true_PC[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[13]~14 .lut_mask = 16'hDD88;
defparam \pcounter|true_PC[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \controller|LBPC2[13]~feeder (
// Equation(s):
// \controller|LBPC2[13]~feeder_combout  = \controller|LBPC1 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|LBPC1 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|LBPC2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[13]~feeder .lut_mask = 16'hF0F0;
defparam \controller|LBPC2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \controller|LBPC2[13] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[13] .is_wysiwyg = "true";
defparam \controller|LBPC2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \decode|Equal9~0 (
// Equation(s):
// \decode|Equal9~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.cin(gnd),
	.combout(\decode|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal9~0 .lut_mask = 16'h0001;
defparam \decode|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \decode|Equal10~0 (
// Equation(s):
// \decode|Equal10~0_combout  = (\decode|Equal9~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ))

	.dataa(\decode|Equal9~0_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ),
	.cin(gnd),
	.combout(\decode|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal10~0 .lut_mask = 16'h0A00;
defparam \decode|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \decode|Equal14~0 (
// Equation(s):
// \decode|Equal14~0_combout  = (\decode|Equal10~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ))

	.dataa(\decode|Equal10~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal14~0 .lut_mask = 16'h2020;
defparam \decode|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \decode|Equal1~0 (
// Equation(s):
// \decode|Equal1~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\decode|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal1~0 .lut_mask = 16'h3000;
defparam \decode|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \controller|stage_3_dep~4 (
// Equation(s):
// \controller|stage_3_dep~4_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ))) # (!\decode|Equal1~0_combout )

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datab(\decode|Equal1~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~4 .lut_mask = 16'h3B33;
defparam \controller|stage_3_dep~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \decode|Equal31~0 (
// Equation(s):
// \decode|Equal31~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.cin(gnd),
	.combout(\decode|Equal31~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal31~0 .lut_mask = 16'h0500;
defparam \decode|Equal31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \decode|Equal33~0 (
// Equation(s):
// \decode|Equal33~0_combout  = (\decode|Equal31~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout )))

	.dataa(\decode|Equal31~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.cin(gnd),
	.combout(\decode|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal33~0 .lut_mask = 16'h0800;
defparam \decode|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \decode|async_set~0 (
// Equation(s):
// \decode|async_set~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.cin(gnd),
	.combout(\decode|async_set~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set~0 .lut_mask = 16'hF00C;
defparam \decode|async_set~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \decode|async_set~1 (
// Equation(s):
// \decode|async_set~1_combout  = (\decode|Equal33~0_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ) # ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout )))) # 
// (!\decode|Equal33~0_combout  & (((\decode|async_set~0_combout ))))

	.dataa(\decode|Equal33~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ),
	.datad(\decode|async_set~0_combout ),
	.cin(gnd),
	.combout(\decode|async_set~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_set~1 .lut_mask = 16'hFDA8;
defparam \decode|async_set~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \decode|Equal23~0 (
// Equation(s):
// \decode|Equal23~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ),
	.cin(gnd),
	.combout(\decode|Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~0 .lut_mask = 16'h0A00;
defparam \decode|Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \decode|V~0 (
// Equation(s):
// \decode|V~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout  $ (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout )

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ),
	.cin(gnd),
	.combout(\decode|V~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|V~0 .lut_mask = 16'hF33F;
defparam \decode|V~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \decode|V~1 (
// Equation(s):
// \decode|V~1_combout  = (((\decode|V~0_combout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout )) # (!\decode|Equal23~0_combout )) # (!\decode|Equal9~0_combout )

	.dataa(\decode|Equal9~0_combout ),
	.datab(\decode|Equal23~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datad(\decode|V~0_combout ),
	.cin(gnd),
	.combout(\decode|V~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|V~1 .lut_mask = 16'hFF7F;
defparam \decode|V~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \decode|Equal31~1 (
// Equation(s):
// \decode|Equal31~1_combout  = (\decode|Equal31~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout )))

	.dataa(\decode|Equal31~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.cin(gnd),
	.combout(\decode|Equal31~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal31~1 .lut_mask = 16'h0002;
defparam \decode|Equal31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \decode|async_dep~7 (
// Equation(s):
// \decode|async_dep~7_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout )

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|async_dep~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~7 .lut_mask = 16'hF7F7;
defparam \decode|async_dep~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \decode|async_dep~8 (
// Equation(s):
// \decode|async_dep~8_combout  = ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ) # ((\decode|async_dep~7_combout ) # (!\decode|Equal23~0_combout ))) # (!\decode|Equal9~0_combout )

	.dataa(\decode|Equal9~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ),
	.datac(\decode|async_dep~7_combout ),
	.datad(\decode|Equal23~0_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~8 .lut_mask = 16'hFDFF;
defparam \decode|async_dep~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \decode|async_dep~13 (
// Equation(s):
// \decode|async_dep~13_combout  = (\decode|V~1_combout  & (!\decode|Equal31~1_combout  & \decode|async_dep~8_combout ))

	.dataa(\decode|V~1_combout ),
	.datab(\decode|Equal31~1_combout ),
	.datac(gnd),
	.datad(\decode|async_dep~8_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~13 .lut_mask = 16'h2200;
defparam \decode|async_dep~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \controller|stage_3_dep~5 (
// Equation(s):
// \controller|stage_3_dep~5_combout  = (!\decode|Equal14~0_combout  & (\controller|stage_3_dep~4_combout  & (\decode|async_set~1_combout  & \decode|async_dep~13_combout )))

	.dataa(\decode|Equal14~0_combout ),
	.datab(\controller|stage_3_dep~4_combout ),
	.datac(\decode|async_set~1_combout ),
	.datad(\decode|async_dep~13_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~5_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~5 .lut_mask = 16'h4000;
defparam \controller|stage_3_dep~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \decode|Equal7~0 (
// Equation(s):
// \decode|Equal7~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & (\decode|Equal1~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datab(\decode|Equal1~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.cin(gnd),
	.combout(\decode|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal7~0 .lut_mask = 16'h0800;
defparam \decode|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \decode|Equal17~0 (
// Equation(s):
// \decode|Equal17~0_combout  = (\decode|Equal9~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout )))

	.dataa(\decode|Equal9~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ),
	.cin(gnd),
	.combout(\decode|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal17~0 .lut_mask = 16'h0008;
defparam \decode|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \decode|RC~7 (
// Equation(s):
// \decode|RC~7_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ) # (((!\decode|Equal9~0_combout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.datad(\decode|Equal9~0_combout ),
	.cin(gnd),
	.combout(\decode|RC~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|RC~7 .lut_mask = 16'hBFFF;
defparam \decode|RC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \decode|Equal9~1 (
// Equation(s):
// \decode|Equal9~1_combout  = (\decode|Equal9~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ))

	.dataa(\decode|Equal9~0_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ),
	.cin(gnd),
	.combout(\decode|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal9~1 .lut_mask = 16'h000A;
defparam \decode|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \decode|RC~4 (
// Equation(s):
// \decode|RC~4_combout  = (!\decode|Equal9~1_combout  & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout )) # 
// (!\decode|Equal10~0_combout )))

	.dataa(\decode|Equal10~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\decode|Equal9~1_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.cin(gnd),
	.combout(\decode|RC~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|RC~4 .lut_mask = 16'h050D;
defparam \decode|RC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \decode|RC~6 (
// Equation(s):
// \decode|RC~6_combout  = (\decode|RC~7_combout  & (\decode|RC~4_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ) # (!\decode|Equal17~0_combout ))))

	.dataa(\decode|Equal17~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\decode|RC~7_combout ),
	.datad(\decode|RC~4_combout ),
	.cin(gnd),
	.combout(\decode|RC~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|RC~6 .lut_mask = 16'hD000;
defparam \decode|RC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \decode|Equal22~0 (
// Equation(s):
// \decode|Equal22~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~0 .lut_mask = 16'h0003;
defparam \decode|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \decode|Equal22~1 (
// Equation(s):
// \decode|Equal22~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~1 .lut_mask = 16'h0200;
defparam \decode|Equal22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \decode|Equal18~1 (
// Equation(s):
// \decode|Equal18~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.cin(gnd),
	.combout(\decode|Equal18~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal18~1 .lut_mask = 16'h0020;
defparam \decode|Equal18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \decode|Equal22~2 (
// Equation(s):
// \decode|Equal22~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\decode|Equal22~0_combout  & (\decode|Equal22~1_combout  & \decode|Equal18~1_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\decode|Equal22~0_combout ),
	.datac(\decode|Equal22~1_combout ),
	.datad(\decode|Equal18~1_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~2 .lut_mask = 16'h8000;
defparam \decode|Equal22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \decode|Equal26~0 (
// Equation(s):
// \decode|Equal26~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.cin(gnd),
	.combout(\decode|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal26~0 .lut_mask = 16'h0002;
defparam \decode|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \decode|Equal23~1 (
// Equation(s):
// \decode|Equal23~1_combout  = (\decode|Equal9~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & \decode|Equal23~0_combout ))

	.dataa(\decode|Equal9~0_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datad(\decode|Equal23~0_combout ),
	.cin(gnd),
	.combout(\decode|Equal23~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~1 .lut_mask = 16'hA000;
defparam \decode|Equal23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \decode|D~2 (
// Equation(s):
// \decode|D~2_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ) # (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.cin(gnd),
	.combout(\decode|D~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D~2 .lut_mask = 16'h0054;
defparam \decode|D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \decode|D~3 (
// Equation(s):
// \decode|D~3_combout  = (\decode|Equal9~0_combout  & (\decode|Equal23~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & \decode|D~2_combout )))

	.dataa(\decode|Equal9~0_combout ),
	.datab(\decode|Equal23~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datad(\decode|D~2_combout ),
	.cin(gnd),
	.combout(\decode|D~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D~3 .lut_mask = 16'h8000;
defparam \decode|D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \decode|D~4 (
// Equation(s):
// \decode|D~4_combout  = (\decode|Equal22~2_combout ) # ((\decode|D~3_combout ) # ((\decode|Equal26~0_combout  & \decode|Equal23~1_combout )))

	.dataa(\decode|Equal22~2_combout ),
	.datab(\decode|Equal26~0_combout ),
	.datac(\decode|Equal23~1_combout ),
	.datad(\decode|D~3_combout ),
	.cin(gnd),
	.combout(\decode|D~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D~4 .lut_mask = 16'hFFEA;
defparam \decode|D~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \decode|Equal32~0 (
// Equation(s):
// \decode|Equal32~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.cin(gnd),
	.combout(\decode|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal32~0 .lut_mask = 16'h0A00;
defparam \decode|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \decode|Equal32~1 (
// Equation(s):
// \decode|Equal32~1_combout  = (\decode|Equal32~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout )))

	.dataa(\decode|Equal32~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.cin(gnd),
	.combout(\decode|Equal32~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal32~1 .lut_mask = 16'h0002;
defparam \decode|Equal32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \controller|stage_3_dep~2 (
// Equation(s):
// \controller|stage_3_dep~2_combout  = (!\decode|Equal32~1_combout  & ((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ) # (!\decode|Equal17~0_combout )))

	.dataa(\decode|Equal17~0_combout ),
	.datab(gnd),
	.datac(\decode|Equal32~1_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~2 .lut_mask = 16'h050F;
defparam \controller|stage_3_dep~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \controller|stage_3_dep~6 (
// Equation(s):
// \controller|stage_3_dep~6_combout  = (\decode|RC~6_combout  & (!\decode|D~4_combout  & \controller|stage_3_dep~2_combout ))

	.dataa(\decode|RC~6_combout ),
	.datab(\decode|D~4_combout ),
	.datac(gnd),
	.datad(\controller|stage_3_dep~2_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~6_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~6 .lut_mask = 16'h2200;
defparam \controller|stage_3_dep~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \controller|stage_3_dep~7 (
// Equation(s):
// \controller|stage_3_dep~7_combout  = ((\controller|stage_3_dep~5_combout  & (!\decode|Equal7~0_combout  & !\controller|Equal0~1_combout ))) # (!\controller|stage_3_dep~6_combout )

	.dataa(\controller|stage_3_dep~5_combout ),
	.datab(\decode|Equal7~0_combout ),
	.datac(\controller|Equal0~1_combout ),
	.datad(\controller|stage_3_dep~6_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~7_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~7 .lut_mask = 16'h02FF;
defparam \controller|stage_3_dep~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \decode|Decoder1~5 (
// Equation(s):
// \decode|Decoder1~5_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~5 .lut_mask = 16'h3000;
defparam \decode|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \decode|Equal21~0 (
// Equation(s):
// \decode|Equal21~0_combout  = (\decode|Equal17~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ))

	.dataa(\decode|Equal17~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal21~0 .lut_mask = 16'h8080;
defparam \decode|Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \controller|stage_3_dep~3 (
// Equation(s):
// \controller|stage_3_dep~3_combout  = (\decode|Equal21~0_combout ) # ((\decode|Equal32~1_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ))))

	.dataa(\decode|Equal32~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datad(\decode|Equal21~0_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~3 .lut_mask = 16'hFFA8;
defparam \controller|stage_3_dep~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \controller|stage_3_dep~23 (
// Equation(s):
// \controller|stage_3_dep~23_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & \controller|stage_3_dep~3_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\controller|stage_3_dep~3_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~23_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~23 .lut_mask = 16'h0800;
defparam \controller|stage_3_dep~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \controller|stage_3_dep~18 (
// Equation(s):
// \controller|stage_3_dep~18_combout  = (!\controller|stall[5]~6_combout  & ((\controller|stage_3_dep~23_combout ) # ((\controller|stage_3_dep~7_combout  & \decode|Decoder1~5_combout ))))

	.dataa(\controller|stage_3_dep~7_combout ),
	.datab(\controller|stall[5]~6_combout ),
	.datac(\decode|Decoder1~5_combout ),
	.datad(\controller|stage_3_dep~23_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~18_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~18 .lut_mask = 16'h3320;
defparam \controller|stage_3_dep~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \controller|stage_3_dep[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[5] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N19
dffeas \controller|stage_4_dep[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[5] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \decode|Decoder0~3 (
// Equation(s):
// \decode|Decoder0~3_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~3 .lut_mask = 16'h0C00;
defparam \decode|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \decode|async_dep~15 (
// Equation(s):
// \decode|async_dep~15_combout  = (\decode|Equal33~0_combout ) # ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & (\decode|Equal17~0_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datab(\decode|Equal33~0_combout ),
	.datac(\decode|Equal17~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~15 .lut_mask = 16'hECCC;
defparam \decode|async_dep~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \decode|Equal17~1 (
// Equation(s):
// \decode|Equal17~1_combout  = (\decode|Equal17~0_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout )

	.dataa(\decode|Equal17~0_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Equal17~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal17~1 .lut_mask = 16'h0A0A;
defparam \decode|Equal17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \decode|RC~5 (
// Equation(s):
// \decode|RC~5_combout  = (!\decode|Equal17~1_combout  & (\decode|RC~4_combout  & (\decode|RC~7_combout  & !\decode|Equal14~0_combout )))

	.dataa(\decode|Equal17~1_combout ),
	.datab(\decode|RC~4_combout ),
	.datac(\decode|RC~7_combout ),
	.datad(\decode|Equal14~0_combout ),
	.cin(gnd),
	.combout(\decode|RC~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|RC~5 .lut_mask = 16'h0040;
defparam \decode|RC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \decode|Equal39~0 (
// Equation(s):
// \decode|Equal39~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout )

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.cin(gnd),
	.combout(\decode|Equal39~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal39~0 .lut_mask = 16'h3300;
defparam \decode|Equal39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \decode|async_dep~4 (
// Equation(s):
// \decode|async_dep~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ) # ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~4 .lut_mask = 16'hFAFF;
defparam \decode|async_dep~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \decode|async_dep~12 (
// Equation(s):
// \decode|async_dep~12_combout  = (!\decode|Equal33~0_combout  & (\decode|async_dep~4_combout  & \controller|stage_3_dep~2_combout ))

	.dataa(\decode|Equal33~0_combout ),
	.datab(gnd),
	.datac(\decode|async_dep~4_combout ),
	.datad(\controller|stage_3_dep~2_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~12 .lut_mask = 16'h5000;
defparam \decode|async_dep~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \decode|async_dep~14 (
// Equation(s):
// \decode|async_dep~14_combout  = (\decode|Equal39~0_combout  & (!\decode|D~4_combout  & (\decode|async_dep~12_combout  & \decode|async_dep~13_combout )))

	.dataa(\decode|Equal39~0_combout ),
	.datab(\decode|D~4_combout ),
	.datac(\decode|async_dep~12_combout ),
	.datad(\decode|async_dep~13_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~14 .lut_mask = 16'h2000;
defparam \decode|async_dep~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \decode|async_dep~16 (
// Equation(s):
// \decode|async_dep~16_combout  = (\decode|async_dep~15_combout ) # (((\decode|async_dep~14_combout ) # (\decode|D~4_combout )) # (!\decode|RC~5_combout ))

	.dataa(\decode|async_dep~15_combout ),
	.datab(\decode|RC~5_combout ),
	.datac(\decode|async_dep~14_combout ),
	.datad(\decode|D~4_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~16 .lut_mask = 16'hFFFB;
defparam \decode|async_dep~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \decode|async_dep~5 (
// Equation(s):
// \decode|async_dep~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\decode|async_dep~4_combout  & ((!\decode|Equal26~0_combout ) # (!\decode|Equal23~1_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\decode|Equal23~1_combout ),
	.datac(\decode|async_dep~4_combout ),
	.datad(\decode|Equal26~0_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~5 .lut_mask = 16'h20A0;
defparam \decode|async_dep~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \decode|async_dep~6 (
// Equation(s):
// \decode|async_dep~6_combout  = (!\decode|Equal22~2_combout  & (!\decode|Equal31~1_combout  & (!\decode|Equal33~0_combout  & !\decode|D~3_combout )))

	.dataa(\decode|Equal22~2_combout ),
	.datab(\decode|Equal31~1_combout ),
	.datac(\decode|Equal33~0_combout ),
	.datad(\decode|D~3_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~6 .lut_mask = 16'h0001;
defparam \decode|async_dep~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \decode|async_dep~9 (
// Equation(s):
// \decode|async_dep~9_combout  = (\decode|V~1_combout  & \decode|async_dep~8_combout )

	.dataa(\decode|V~1_combout ),
	.datab(gnd),
	.datac(\decode|async_dep~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|async_dep~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~9 .lut_mask = 16'hA0A0;
defparam \decode|async_dep~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \decode|async_dep~10 (
// Equation(s):
// \decode|async_dep~10_combout  = (\decode|async_dep~5_combout  & (\decode|async_dep~6_combout  & (\decode|async_dep~9_combout  & \controller|stage_3_dep~2_combout )))

	.dataa(\decode|async_dep~5_combout ),
	.datab(\decode|async_dep~6_combout ),
	.datac(\decode|async_dep~9_combout ),
	.datad(\controller|stage_3_dep~2_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~10 .lut_mask = 16'h8000;
defparam \decode|async_dep~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \decode|async_dep~23 (
// Equation(s):
// \decode|async_dep~23_combout  = (!\decode|Equal33~0_combout  & (!\decode|Equal32~1_combout  & ((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ) # (!\decode|Equal17~0_combout ))))

	.dataa(\decode|Equal33~0_combout ),
	.datab(\decode|Equal32~1_combout ),
	.datac(\decode|Equal17~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~23_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~23 .lut_mask = 16'h0111;
defparam \decode|async_dep~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \decode|async_dep~11 (
// Equation(s):
// \decode|async_dep~11_combout  = (\decode|RC~5_combout  & ((\decode|async_dep~10_combout ) # ((!\decode|async_dep~23_combout )))) # (!\decode|RC~5_combout  & (((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ))))

	.dataa(\decode|async_dep~10_combout ),
	.datab(\decode|RC~5_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datad(\decode|async_dep~23_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~11 .lut_mask = 16'h8BCF;
defparam \decode|async_dep~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \decode|async_dep~21 (
// Equation(s):
// \decode|async_dep~21_combout  = (\decode|Decoder0~3_combout  & ((\decode|async_dep~11_combout ) # ((\decode|async_dep~16_combout  & \decode|Decoder1~5_combout )))) # (!\decode|Decoder0~3_combout  & (\decode|async_dep~16_combout  & 
// ((\decode|Decoder1~5_combout ))))

	.dataa(\decode|Decoder0~3_combout ),
	.datab(\decode|async_dep~16_combout ),
	.datac(\decode|async_dep~11_combout ),
	.datad(\decode|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~21_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~21 .lut_mask = 16'hECA0;
defparam \decode|async_dep~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \controller|stall[5]~6 (
// Equation(s):
// \controller|stall[5]~6_combout  = (\controller|Equal0~0_combout  & (\decode|async_dep~21_combout  & ((\controller|stage_3_dep [5]) # (\controller|stage_4_dep [5]))))

	.dataa(\controller|stage_3_dep [5]),
	.datab(\controller|Equal0~0_combout ),
	.datac(\controller|stage_4_dep [5]),
	.datad(\decode|async_dep~21_combout ),
	.cin(gnd),
	.combout(\controller|stall[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[5]~6 .lut_mask = 16'hC800;
defparam \controller|stall[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \decode|Decoder1~6 (
// Equation(s):
// \decode|Decoder1~6_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~6 .lut_mask = 16'h00C0;
defparam \decode|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \decode|Decoder0~4 (
// Equation(s):
// \decode|Decoder0~4_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~4 .lut_mask = 16'h3000;
defparam \decode|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \controller|stage_3_dep~19 (
// Equation(s):
// \controller|stage_3_dep~19_combout  = (\controller|stage_3_dep~7_combout  & ((\decode|Decoder1~6_combout ) # ((\decode|Decoder0~4_combout  & \controller|stage_3_dep~3_combout )))) # (!\controller|stage_3_dep~7_combout  & (((\decode|Decoder0~4_combout  & 
// \controller|stage_3_dep~3_combout ))))

	.dataa(\controller|stage_3_dep~7_combout ),
	.datab(\decode|Decoder1~6_combout ),
	.datac(\decode|Decoder0~4_combout ),
	.datad(\controller|stage_3_dep~3_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~19_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~19 .lut_mask = 16'hF888;
defparam \controller|stage_3_dep~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \controller|stage_3_dep~20 (
// Equation(s):
// \controller|stage_3_dep~20_combout  = (\controller|stage_3_dep~19_combout  & !\controller|stall[6]~8_combout )

	.dataa(gnd),
	.datab(\controller|stage_3_dep~19_combout ),
	.datac(gnd),
	.datad(\controller|stall[6]~8_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~20_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~20 .lut_mask = 16'h00CC;
defparam \controller|stage_3_dep~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N15
dffeas \controller|stage_3_dep[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[6] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \controller|stage_4_dep[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[6] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \controller|stall[6]~7 (
// Equation(s):
// \controller|stall[6]~7_combout  = (\decode|Decoder0~4_combout  & ((\decode|async_dep~11_combout ) # ((\decode|Decoder1~6_combout  & \decode|async_dep~16_combout )))) # (!\decode|Decoder0~4_combout  & (\decode|Decoder1~6_combout  & 
// ((\decode|async_dep~16_combout ))))

	.dataa(\decode|Decoder0~4_combout ),
	.datab(\decode|Decoder1~6_combout ),
	.datac(\decode|async_dep~11_combout ),
	.datad(\decode|async_dep~16_combout ),
	.cin(gnd),
	.combout(\controller|stall[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[6]~7 .lut_mask = 16'hECA0;
defparam \controller|stall[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \controller|stall[6]~8 (
// Equation(s):
// \controller|stall[6]~8_combout  = (\controller|Equal0~0_combout  & (\controller|stall[6]~7_combout  & ((\controller|stage_3_dep [6]) # (\controller|stage_4_dep [6]))))

	.dataa(\controller|Equal0~0_combout ),
	.datab(\controller|stage_3_dep [6]),
	.datac(\controller|stage_4_dep [6]),
	.datad(\controller|stall[6]~7_combout ),
	.cin(gnd),
	.combout(\controller|stall[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[6]~8 .lut_mask = 16'hA800;
defparam \controller|stall[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \decode|Decoder1~4 (
// Equation(s):
// \decode|Decoder1~4_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~4 .lut_mask = 16'h0030;
defparam \decode|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \controller|stage_3_dep~16 (
// Equation(s):
// \controller|stage_3_dep~16_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & \controller|stage_3_dep~3_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\controller|stage_3_dep~3_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~16_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~16 .lut_mask = 16'h0200;
defparam \controller|stage_3_dep~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \controller|stage_3_dep~17 (
// Equation(s):
// \controller|stage_3_dep~17_combout  = (!\controller|stall[4]~5_combout  & ((\controller|stage_3_dep~16_combout ) # ((\controller|stage_3_dep~7_combout  & \decode|Decoder1~4_combout ))))

	.dataa(\controller|stage_3_dep~7_combout ),
	.datab(\controller|stall[4]~5_combout ),
	.datac(\decode|Decoder1~4_combout ),
	.datad(\controller|stage_3_dep~16_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~17_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~17 .lut_mask = 16'h3320;
defparam \controller|stage_3_dep~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \controller|stage_3_dep[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[4] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N9
dffeas \controller|stage_4_dep[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[4] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \decode|Equal26~1 (
// Equation(s):
// \decode|Equal26~1_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.cin(gnd),
	.combout(\decode|Equal26~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal26~1 .lut_mask = 16'h0300;
defparam \decode|Equal26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \decode|async_dep~20 (
// Equation(s):
// \decode|async_dep~20_combout  = (\decode|async_dep~11_combout  & ((\decode|Equal26~1_combout ) # ((\decode|async_dep~16_combout  & \decode|Decoder1~4_combout )))) # (!\decode|async_dep~11_combout  & (\decode|async_dep~16_combout  & 
// (\decode|Decoder1~4_combout )))

	.dataa(\decode|async_dep~11_combout ),
	.datab(\decode|async_dep~16_combout ),
	.datac(\decode|Decoder1~4_combout ),
	.datad(\decode|Equal26~1_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~20_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~20 .lut_mask = 16'hEAC0;
defparam \decode|async_dep~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \controller|stall[4]~5 (
// Equation(s):
// \controller|stall[4]~5_combout  = (\controller|Equal0~0_combout  & (\decode|async_dep~20_combout  & ((\controller|stage_3_dep [4]) # (\controller|stage_4_dep [4]))))

	.dataa(\controller|stage_3_dep [4]),
	.datab(\controller|Equal0~0_combout ),
	.datac(\controller|stage_4_dep [4]),
	.datad(\decode|async_dep~20_combout ),
	.cin(gnd),
	.combout(\controller|stall[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[4]~5 .lut_mask = 16'hC800;
defparam \controller|stall[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \decode|Decoder1~7 (
// Equation(s):
// \decode|Decoder1~7_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~7 .lut_mask = 16'hC000;
defparam \decode|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \decode|Decoder0~5 (
// Equation(s):
// \decode|Decoder0~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~5 .lut_mask = 16'hC000;
defparam \decode|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \decode|async_dep~22 (
// Equation(s):
// \decode|async_dep~22_combout  = (\decode|async_dep~11_combout  & ((\decode|Decoder0~5_combout ) # ((\decode|async_dep~16_combout  & \decode|Decoder1~7_combout )))) # (!\decode|async_dep~11_combout  & (\decode|async_dep~16_combout  & 
// (\decode|Decoder1~7_combout )))

	.dataa(\decode|async_dep~11_combout ),
	.datab(\decode|async_dep~16_combout ),
	.datac(\decode|Decoder1~7_combout ),
	.datad(\decode|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~22_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~22 .lut_mask = 16'hEAC0;
defparam \decode|async_dep~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \controller|stage_3_dep~21 (
// Equation(s):
// \controller|stage_3_dep~21_combout  = (\controller|stage_3_dep~7_combout  & ((\decode|Decoder1~7_combout ) # ((\controller|stage_3_dep~3_combout  & \decode|Decoder0~5_combout )))) # (!\controller|stage_3_dep~7_combout  & 
// (((\controller|stage_3_dep~3_combout  & \decode|Decoder0~5_combout ))))

	.dataa(\controller|stage_3_dep~7_combout ),
	.datab(\decode|Decoder1~7_combout ),
	.datac(\controller|stage_3_dep~3_combout ),
	.datad(\decode|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~21_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~21 .lut_mask = 16'hF888;
defparam \controller|stage_3_dep~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \controller|stage_3_dep~22 (
// Equation(s):
// \controller|stage_3_dep~22_combout  = (\controller|stage_3_dep~21_combout  & !\controller|stall[7]~9_combout )

	.dataa(\controller|stage_3_dep~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|stall[7]~9_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~22_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~22 .lut_mask = 16'h00AA;
defparam \controller|stage_3_dep~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \controller|stage_3_dep[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[7] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N17
dffeas \controller|stage_4_dep[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[7] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \controller|stall[7]~9 (
// Equation(s):
// \controller|stall[7]~9_combout  = (\decode|async_dep~22_combout  & (\controller|Equal0~0_combout  & ((\controller|stage_3_dep [7]) # (\controller|stage_4_dep [7]))))

	.dataa(\decode|async_dep~22_combout ),
	.datab(\controller|stage_3_dep [7]),
	.datac(\controller|stage_4_dep [7]),
	.datad(\controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\controller|stall[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[7]~9 .lut_mask = 16'hA800;
defparam \controller|stall[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \pcounter|WideOr0~1 (
// Equation(s):
// \pcounter|WideOr0~1_combout  = (\controller|stall[5]~6_combout ) # ((\controller|stall[6]~8_combout ) # ((\controller|stall[4]~5_combout ) # (\controller|stall[7]~9_combout )))

	.dataa(\controller|stall[5]~6_combout ),
	.datab(\controller|stall[6]~8_combout ),
	.datac(\controller|stall[4]~5_combout ),
	.datad(\controller|stall[7]~9_combout ),
	.cin(gnd),
	.combout(\pcounter|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \pcounter|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \decode|Decoder0~1 (
// Equation(s):
// \decode|Decoder0~1_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~1 .lut_mask = 16'h0030;
defparam \decode|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \decode|Decoder1~2 (
// Equation(s):
// \decode|Decoder1~2_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~2 .lut_mask = 16'h1100;
defparam \decode|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \controller|stage_3_dep~12 (
// Equation(s):
// \controller|stage_3_dep~12_combout  = (\controller|stage_3_dep~7_combout  & ((\decode|Decoder1~2_combout ) # ((\controller|stage_3_dep~3_combout  & \decode|Decoder0~1_combout )))) # (!\controller|stage_3_dep~7_combout  & (\controller|stage_3_dep~3_combout 
//  & (\decode|Decoder0~1_combout )))

	.dataa(\controller|stage_3_dep~7_combout ),
	.datab(\controller|stage_3_dep~3_combout ),
	.datac(\decode|Decoder0~1_combout ),
	.datad(\decode|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~12_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~12 .lut_mask = 16'hEAC0;
defparam \controller|stage_3_dep~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \controller|stage_3_dep~13 (
// Equation(s):
// \controller|stage_3_dep~13_combout  = (!\controller|stall[2]~3_combout  & \controller|stage_3_dep~12_combout )

	.dataa(\controller|stall[2]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|stage_3_dep~12_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~13_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~13 .lut_mask = 16'h5500;
defparam \controller|stage_3_dep~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N9
dffeas \controller|stage_3_dep[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[2] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N7
dffeas \controller|stage_4_dep[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[2] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \decode|async_dep~18 (
// Equation(s):
// \decode|async_dep~18_combout  = (\decode|async_dep~11_combout  & ((\decode|Decoder0~1_combout ) # ((\decode|async_dep~16_combout  & \decode|Decoder1~2_combout )))) # (!\decode|async_dep~11_combout  & (\decode|async_dep~16_combout  & 
// ((\decode|Decoder1~2_combout ))))

	.dataa(\decode|async_dep~11_combout ),
	.datab(\decode|async_dep~16_combout ),
	.datac(\decode|Decoder0~1_combout ),
	.datad(\decode|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~18 .lut_mask = 16'hECA0;
defparam \decode|async_dep~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \controller|stall[2]~3 (
// Equation(s):
// \controller|stall[2]~3_combout  = (\controller|Equal0~0_combout  & (\decode|async_dep~18_combout  & ((\controller|stage_3_dep [2]) # (\controller|stage_4_dep [2]))))

	.dataa(\controller|Equal0~0_combout ),
	.datab(\controller|stage_3_dep [2]),
	.datac(\controller|stage_4_dep [2]),
	.datad(\decode|async_dep~18_combout ),
	.cin(gnd),
	.combout(\controller|stall[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[2]~3 .lut_mask = 16'hA800;
defparam \controller|stall[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \decode|Decoder0~0 (
// Equation(s):
// \decode|Decoder0~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~0 .lut_mask = 16'h000C;
defparam \decode|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \decode|Decoder1~1 (
// Equation(s):
// \decode|Decoder1~1_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~1 .lut_mask = 16'h0300;
defparam \decode|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \controller|stage_3_dep~10 (
// Equation(s):
// \controller|stage_3_dep~10_combout  = (\controller|stage_3_dep~7_combout  & ((\decode|Decoder1~1_combout ) # ((\decode|Decoder0~0_combout  & \controller|stage_3_dep~3_combout )))) # (!\controller|stage_3_dep~7_combout  & (\decode|Decoder0~0_combout  & 
// (\controller|stage_3_dep~3_combout )))

	.dataa(\controller|stage_3_dep~7_combout ),
	.datab(\decode|Decoder0~0_combout ),
	.datac(\controller|stage_3_dep~3_combout ),
	.datad(\decode|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~10_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~10 .lut_mask = 16'hEAC0;
defparam \controller|stage_3_dep~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \controller|stage_3_dep~11 (
// Equation(s):
// \controller|stage_3_dep~11_combout  = (!\controller|stall[1]~2_combout  & \controller|stage_3_dep~10_combout )

	.dataa(gnd),
	.datab(\controller|stall[1]~2_combout ),
	.datac(gnd),
	.datad(\controller|stage_3_dep~10_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~11_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~11 .lut_mask = 16'h3300;
defparam \controller|stage_3_dep~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N5
dffeas \controller|stage_3_dep[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[1] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \controller|stage_4_dep[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[1] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \controller|stall[1]~1 (
// Equation(s):
// \controller|stall[1]~1_combout  = (\decode|async_dep~11_combout  & ((\decode|Decoder0~0_combout ) # ((\decode|Decoder1~1_combout  & \decode|async_dep~16_combout )))) # (!\decode|async_dep~11_combout  & (((\decode|Decoder1~1_combout  & 
// \decode|async_dep~16_combout ))))

	.dataa(\decode|async_dep~11_combout ),
	.datab(\decode|Decoder0~0_combout ),
	.datac(\decode|Decoder1~1_combout ),
	.datad(\decode|async_dep~16_combout ),
	.cin(gnd),
	.combout(\controller|stall[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[1]~1 .lut_mask = 16'hF888;
defparam \controller|stall[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \controller|stall[1]~2 (
// Equation(s):
// \controller|stall[1]~2_combout  = (\controller|Equal0~0_combout  & (\controller|stall[1]~1_combout  & ((\controller|stage_3_dep [1]) # (\controller|stage_4_dep [1]))))

	.dataa(\controller|Equal0~0_combout ),
	.datab(\controller|stage_3_dep [1]),
	.datac(\controller|stage_4_dep [1]),
	.datad(\controller|stall[1]~1_combout ),
	.cin(gnd),
	.combout(\controller|stall[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[1]~2 .lut_mask = 16'hA800;
defparam \controller|stall[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \decode|Decoder1~3 (
// Equation(s):
// \decode|Decoder1~3_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~3 .lut_mask = 16'h0C00;
defparam \decode|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \decode|Decoder0~2 (
// Equation(s):
// \decode|Decoder0~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.cin(gnd),
	.combout(\decode|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder0~2 .lut_mask = 16'h00C0;
defparam \decode|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \controller|stage_3_dep~14 (
// Equation(s):
// \controller|stage_3_dep~14_combout  = (\decode|Decoder1~3_combout  & ((\controller|stage_3_dep~7_combout ) # ((\controller|stage_3_dep~3_combout  & \decode|Decoder0~2_combout )))) # (!\decode|Decoder1~3_combout  & (\controller|stage_3_dep~3_combout  & 
// ((\decode|Decoder0~2_combout ))))

	.dataa(\decode|Decoder1~3_combout ),
	.datab(\controller|stage_3_dep~3_combout ),
	.datac(\controller|stage_3_dep~7_combout ),
	.datad(\decode|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~14_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~14 .lut_mask = 16'hECA0;
defparam \controller|stage_3_dep~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \controller|stage_3_dep~15 (
// Equation(s):
// \controller|stage_3_dep~15_combout  = (\controller|stage_3_dep~14_combout  & !\controller|stall[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|stage_3_dep~14_combout ),
	.datad(\controller|stall[3]~4_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~15_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~15 .lut_mask = 16'h00F0;
defparam \controller|stage_3_dep~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N7
dffeas \controller|stage_3_dep[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[3] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \controller|stage_4_dep[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[3] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \decode|async_dep~19 (
// Equation(s):
// \decode|async_dep~19_combout  = (\decode|async_dep~11_combout  & ((\decode|Decoder0~2_combout ) # ((\decode|async_dep~16_combout  & \decode|Decoder1~3_combout )))) # (!\decode|async_dep~11_combout  & (\decode|async_dep~16_combout  & 
// (\decode|Decoder1~3_combout )))

	.dataa(\decode|async_dep~11_combout ),
	.datab(\decode|async_dep~16_combout ),
	.datac(\decode|Decoder1~3_combout ),
	.datad(\decode|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~19 .lut_mask = 16'hEAC0;
defparam \decode|async_dep~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \controller|stall[3]~4 (
// Equation(s):
// \controller|stall[3]~4_combout  = (\controller|Equal0~0_combout  & (\decode|async_dep~19_combout  & ((\controller|stage_3_dep [3]) # (\controller|stage_4_dep [3]))))

	.dataa(\controller|Equal0~0_combout ),
	.datab(\controller|stage_3_dep [3]),
	.datac(\controller|stage_4_dep [3]),
	.datad(\decode|async_dep~19_combout ),
	.cin(gnd),
	.combout(\controller|stall[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[3]~4 .lut_mask = 16'hA800;
defparam \controller|stall[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \decode|Decoder1~0 (
// Equation(s):
// \decode|Decoder1~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\decode|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Decoder1~0 .lut_mask = 16'h0003;
defparam \decode|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \controller|stage_3_dep~8 (
// Equation(s):
// \controller|stage_3_dep~8_combout  = (\controller|stage_3_dep~7_combout  & ((\decode|Decoder1~0_combout ) # ((\controller|stage_3_dep~3_combout  & \decode|Equal22~0_combout )))) # (!\controller|stage_3_dep~7_combout  & (\controller|stage_3_dep~3_combout  
// & ((\decode|Equal22~0_combout ))))

	.dataa(\controller|stage_3_dep~7_combout ),
	.datab(\controller|stage_3_dep~3_combout ),
	.datac(\decode|Decoder1~0_combout ),
	.datad(\decode|Equal22~0_combout ),
	.cin(gnd),
	.combout(\controller|stage_3_dep~8_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~8 .lut_mask = 16'hECA0;
defparam \controller|stage_3_dep~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \controller|stage_3_dep~9 (
// Equation(s):
// \controller|stage_3_dep~9_combout  = (!\controller|stall[0]~0_combout  & \controller|stage_3_dep~8_combout )

	.dataa(\controller|stall[0]~0_combout ),
	.datab(gnd),
	.datac(\controller|stage_3_dep~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|stage_3_dep~9_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stage_3_dep~9 .lut_mask = 16'h5050;
defparam \controller|stage_3_dep~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N15
dffeas \controller|stage_3_dep[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\controller|stage_3_dep~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_3_dep [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_3_dep[0] .is_wysiwyg = "true";
defparam \controller|stage_3_dep[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N11
dffeas \controller|stage_4_dep[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|stage_3_dep [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|stage_4_dep [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|stage_4_dep[0] .is_wysiwyg = "true";
defparam \controller|stage_4_dep[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \decode|async_dep~17 (
// Equation(s):
// \decode|async_dep~17_combout  = (\decode|async_dep~11_combout  & ((\decode|Equal22~0_combout ) # ((\decode|async_dep~16_combout  & \decode|Decoder1~0_combout )))) # (!\decode|async_dep~11_combout  & (\decode|async_dep~16_combout  & 
// (\decode|Decoder1~0_combout )))

	.dataa(\decode|async_dep~11_combout ),
	.datab(\decode|async_dep~16_combout ),
	.datac(\decode|Decoder1~0_combout ),
	.datad(\decode|Equal22~0_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~17 .lut_mask = 16'hEAC0;
defparam \decode|async_dep~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \controller|stall[0]~0 (
// Equation(s):
// \controller|stall[0]~0_combout  = (\controller|Equal0~0_combout  & (\decode|async_dep~17_combout  & ((\controller|stage_3_dep [0]) # (\controller|stage_4_dep [0]))))

	.dataa(\controller|Equal0~0_combout ),
	.datab(\controller|stage_3_dep [0]),
	.datac(\controller|stage_4_dep [0]),
	.datad(\decode|async_dep~17_combout ),
	.cin(gnd),
	.combout(\controller|stall[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controller|stall[0]~0 .lut_mask = 16'hA800;
defparam \controller|stall[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \pcounter|WideOr0~0 (
// Equation(s):
// \pcounter|WideOr0~0_combout  = (\controller|stall[2]~3_combout ) # ((\controller|stall[1]~2_combout ) # ((\controller|stall[3]~4_combout ) # (\controller|stall[0]~0_combout )))

	.dataa(\controller|stall[2]~3_combout ),
	.datab(\controller|stall[1]~2_combout ),
	.datac(\controller|stall[3]~4_combout ),
	.datad(\controller|stall[0]~0_combout ),
	.cin(gnd),
	.combout(\pcounter|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \pcounter|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \pipeline|enable_i~8 (
// Equation(s):
// \pipeline|enable_i~8_combout  = (!\branch_inst|branch_fail_o~3_combout  & (!\go_to_LR_inst|link_back_o~8_combout  & ((\pcounter|WideOr0~1_combout ) # (\pcounter|WideOr0~0_combout ))))

	.dataa(\branch_inst|branch_fail_o~3_combout ),
	.datab(\go_to_LR_inst|link_back_o~8_combout ),
	.datac(\pcounter|WideOr0~1_combout ),
	.datad(\pcounter|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~8_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~8 .lut_mask = 16'h1110;
defparam \pipeline|enable_i~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \pipeline|enable_i~15 (
// Equation(s):
// \pipeline|enable_i~15_combout  = (\decode|Equal10~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pipeline|enable_i~8_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout )))

	.dataa(\decode|Equal10~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~15_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~15 .lut_mask = 16'h0800;
defparam \pipeline|enable_i~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N3
dffeas \pipeline|enable_i[0][16] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][16] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \pipeline|enable_i~14 (
// Equation(s):
// \pipeline|enable_i~14_combout  = (\decode|Equal9~1_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pipeline|enable_i~8_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout )))

	.dataa(\decode|Equal9~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~14_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~14 .lut_mask = 16'h0800;
defparam \pipeline|enable_i~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N17
dffeas \pipeline|enable_i[0][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][15] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \pipeline|enable_i~35 (
// Equation(s):
// \pipeline|enable_i~35_combout  = (\decode|Equal10~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pipeline|enable_i~8_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout )))

	.dataa(\decode|Equal10~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~35_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~35 .lut_mask = 16'h0008;
defparam \pipeline|enable_i~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N21
dffeas \pipeline|enable_i[0][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][14] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \pipeline|enable_i~16 (
// Equation(s):
// \pipeline|enable_i~16_combout  = (\decode|Equal10~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pipeline|enable_i~8_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout )))

	.dataa(\decode|Equal10~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~16_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~16 .lut_mask = 16'h0200;
defparam \pipeline|enable_i~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N15
dffeas \pipeline|enable_i[0][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][12] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \pipeline|enable_i~17 (
// Equation(s):
// \pipeline|enable_i~17_combout  = (\decode|Equal9~1_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pipeline|enable_i~8_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout )))

	.dataa(\decode|Equal9~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~17_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~17 .lut_mask = 16'h0008;
defparam \pipeline|enable_i~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N1
dffeas \pipeline|enable_i[0][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][13] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \alu_inst|result~37 (
// Equation(s):
// \alu_inst|result~37_combout  = (!\pipeline|enable_i[0][14]~q  & (!\pipeline|enable_i[0][12]~q  & !\pipeline|enable_i[0][13]~q ))

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][14]~q ),
	.datac(\pipeline|enable_i[0][12]~q ),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~37 .lut_mask = 16'h0003;
defparam \alu_inst|result~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \pipeline|enable_i~21 (
// Equation(s):
// \pipeline|enable_i~21_combout  = (\decode|Equal9~1_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pipeline|enable_i~8_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout )))

	.dataa(\decode|Equal9~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~21_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~21 .lut_mask = 16'h0002;
defparam \pipeline|enable_i~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N27
dffeas \pipeline|enable_i[0][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][9] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \decode|Equal18~0 (
// Equation(s):
// \decode|Equal18~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal18~0 .lut_mask = 16'h4040;
defparam \decode|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \pipeline|enable_i~22 (
// Equation(s):
// \pipeline|enable_i~22_combout  = (\decode|Equal9~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout  & (!\pipeline|enable_i~8_combout  & \decode|Equal18~0_combout )))

	.dataa(\decode|Equal9~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\decode|Equal18~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~22_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~22 .lut_mask = 16'h0800;
defparam \pipeline|enable_i~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N17
dffeas \pipeline|enable_i[0][20] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][20] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \pipeline|enable_i~36 (
// Equation(s):
// \pipeline|enable_i~36_combout  = (\decode|Equal17~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & !\pipeline|enable_i~8_combout ))

	.dataa(\decode|Equal17~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|enable_i~36_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~36 .lut_mask = 16'h0202;
defparam \pipeline|enable_i~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N9
dffeas \pipeline|enable_i[0][17] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][17] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \pipeline|enable_i~25 (
// Equation(s):
// \pipeline|enable_i~25_combout  = (\decode|Equal9~0_combout  & (!\pipeline|enable_i~8_combout  & \decode|Equal18~1_combout ))

	.dataa(\decode|Equal9~0_combout ),
	.datab(gnd),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\decode|Equal18~1_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~25_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~25 .lut_mask = 16'h0A00;
defparam \pipeline|enable_i~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N27
dffeas \pipeline|enable_i[0][19] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][19] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \alu_inst|result~39 (
// Equation(s):
// \alu_inst|result~39_combout  = (!\pipeline|enable_i[0][17]~q  & !\pipeline|enable_i[0][19]~q )

	.dataa(\pipeline|enable_i[0][17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][19]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~39 .lut_mask = 16'h0055;
defparam \alu_inst|result~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \pipeline|enable_i~23 (
// Equation(s):
// \pipeline|enable_i~23_combout  = (\decode|Equal10~0_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pipeline|enable_i~8_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout )))

	.dataa(\decode|Equal10~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~23_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~23 .lut_mask = 16'h0002;
defparam \pipeline|enable_i~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N29
dffeas \pipeline|enable_i[0][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][10] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \pipeline|enable_i~24 (
// Equation(s):
// \pipeline|enable_i~24_combout  = (\decode|Equal9~1_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pipeline|enable_i~8_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout )))

	.dataa(\decode|Equal9~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~24_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~24 .lut_mask = 16'h0200;
defparam \pipeline|enable_i~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N7
dffeas \pipeline|enable_i[0][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][11] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \alu_inst|result[15]~38 (
// Equation(s):
// \alu_inst|result[15]~38_combout  = (!\pipeline|enable_i[0][10]~q  & !\pipeline|enable_i[0][11]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipeline|enable_i[0][10]~q ),
	.datad(\pipeline|enable_i[0][11]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[15]~38 .lut_mask = 16'h000F;
defparam \alu_inst|result[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \update_psw_inst|WideOr0~2 (
// Equation(s):
// \update_psw_inst|WideOr0~2_combout  = (\pipeline|enable_i[0][9]~q ) # ((\pipeline|enable_i[0][20]~q ) # ((!\alu_inst|result[15]~38_combout ) # (!\alu_inst|result~39_combout )))

	.dataa(\pipeline|enable_i[0][9]~q ),
	.datab(\pipeline|enable_i[0][20]~q ),
	.datac(\alu_inst|result~39_combout ),
	.datad(\alu_inst|result[15]~38_combout ),
	.cin(gnd),
	.combout(\update_psw_inst|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \update_psw_inst|WideOr0~2 .lut_mask = 16'hEFFF;
defparam \update_psw_inst|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \update_psw_inst|WideOr0~3 (
// Equation(s):
// \update_psw_inst|WideOr0~3_combout  = (\pipeline|enable_i[0][16]~q ) # ((\pipeline|enable_i[0][15]~q ) # ((\update_psw_inst|WideOr0~2_combout ) # (!\alu_inst|result~37_combout )))

	.dataa(\pipeline|enable_i[0][16]~q ),
	.datab(\pipeline|enable_i[0][15]~q ),
	.datac(\alu_inst|result~37_combout ),
	.datad(\update_psw_inst|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\update_psw_inst|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \update_psw_inst|WideOr0~3 .lut_mask = 16'hFFEF;
defparam \update_psw_inst|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \decode|Equal23~2 (
// Equation(s):
// \decode|Equal23~2_combout  = (\decode|Equal9~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout  & 
// \decode|Equal23~0_combout )))

	.dataa(\decode|Equal9~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.datad(\decode|Equal23~0_combout ),
	.cin(gnd),
	.combout(\decode|Equal23~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~2 .lut_mask = 16'h0800;
defparam \decode|Equal23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \decode|Equal23~3 (
// Equation(s):
// \decode|Equal23~3_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & (\decode|Equal23~2_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\decode|Equal23~2_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.cin(gnd),
	.combout(\decode|Equal23~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal23~3 .lut_mask = 16'h00C0;
defparam \decode|Equal23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \pipeline|enable_i~19 (
// Equation(s):
// \pipeline|enable_i~19_combout  = (!\pipeline|enable_i~8_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & \decode|Equal23~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|enable_i~8_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\decode|Equal23~3_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~19_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~19 .lut_mask = 16'h0300;
defparam \pipeline|enable_i~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N19
dffeas \pipeline|enable_i[0][24] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][24] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \decode|Equal29~0 (
// Equation(s):
// \decode|Equal29~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ),
	.cin(gnd),
	.combout(\decode|Equal29~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal29~0 .lut_mask = 16'h0088;
defparam \decode|Equal29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \pipeline|enable_i~18 (
// Equation(s):
// \pipeline|enable_i~18_combout  = (\decode|Equal23~1_combout  & (!\pipeline|enable_i~8_combout  & \decode|Equal29~0_combout ))

	.dataa(\decode|Equal23~1_combout ),
	.datab(\pipeline|enable_i~8_combout ),
	.datac(gnd),
	.datad(\decode|Equal29~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~18_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~18 .lut_mask = 16'h2200;
defparam \pipeline|enable_i~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \pipeline|enable_i[0][30] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][30] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \pipeline|enable_i~20 (
// Equation(s):
// \pipeline|enable_i~20_combout  = (!\pipeline|enable_i~8_combout  & \decode|Equal22~2_combout )

	.dataa(gnd),
	.datab(\pipeline|enable_i~8_combout ),
	.datac(gnd),
	.datad(\decode|Equal22~2_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~20_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~20 .lut_mask = 16'h3300;
defparam \pipeline|enable_i~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N9
dffeas \pipeline|enable_i[0][23] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][23] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \decode|N~0 (
// Equation(s):
// \decode|N~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  & !\decode|V~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ),
	.datad(\decode|V~1_combout ),
	.cin(gnd),
	.combout(\decode|N~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|N~0 .lut_mask = 16'h00F0;
defparam \decode|N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \pipeline|S_i[0][2]~0 (
// Equation(s):
// \pipeline|S_i[0][2]~0_combout  = (!\branch_inst|branch_fail_o~3_combout  & (!\go_to_LR_inst|link_back_o~8_combout  & (!\pcounter|WideOr0~1_combout  & !\pcounter|WideOr0~0_combout )))

	.dataa(\branch_inst|branch_fail_o~3_combout ),
	.datab(\go_to_LR_inst|link_back_o~8_combout ),
	.datac(\pcounter|WideOr0~1_combout ),
	.datad(\pcounter|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\pipeline|S_i[0][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|S_i[0][2]~0 .lut_mask = 16'h0001;
defparam \pipeline|S_i[0][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N27
dffeas \pipeline|N_i[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|N_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|N_i[0] .is_wysiwyg = "true";
defparam \pipeline|N_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \pipeline|PSW_i[2]~8 (
// Equation(s):
// \pipeline|PSW_i[2]~8_combout  = (!\pipeline|enable_i[0][24]~q  & (\pipeline|enable_i[0][30]~q  & (!\pipeline|enable_i[0][23]~q  & \pipeline|N_i [0])))

	.dataa(\pipeline|enable_i[0][24]~q ),
	.datab(\pipeline|enable_i[0][30]~q ),
	.datac(\pipeline|enable_i[0][23]~q ),
	.datad(\pipeline|N_i [0]),
	.cin(gnd),
	.combout(\pipeline|PSW_i[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[2]~8 .lut_mask = 16'h0400;
defparam \pipeline|PSW_i[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \alu_inst|result~44 (
// Equation(s):
// \alu_inst|result~44_combout  = (!\pipeline|enable_i[0][12]~q  & !\pipeline|enable_i[0][13]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipeline|enable_i[0][12]~q ),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~44 .lut_mask = 16'h000F;
defparam \alu_inst|result~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N14
cycloneive_lcell_comb \pipeline|enable_i~9 (
// Equation(s):
// \pipeline|enable_i~9_combout  = (\decode|Equal32~1_combout  & !\pipeline|enable_i~8_combout )

	.dataa(gnd),
	.datab(\decode|Equal32~1_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|enable_i~9_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~9 .lut_mask = 16'h0C0C;
defparam \pipeline|enable_i~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N15
dffeas \pipeline|enable_i[0][33] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][33] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N21
dffeas \pipeline|enable_i[1][33] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][33]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][33] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N9
dffeas \pipeline|enable_i[2][33] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][33]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][33] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N17
dffeas \pipeline|S_i[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|S_i[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|S_i[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|S_i[1][2] .is_wysiwyg = "true";
defparam \pipeline|S_i[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N1
dffeas \pipeline|S_i[2][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|S_i[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|S_i[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|S_i[2][2] .is_wysiwyg = "true";
defparam \pipeline|S_i[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \decode|S[1]~3 (
// Equation(s):
// \decode|S[1]~3_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & \decode|S[2]~1_combout )

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datac(\decode|S[2]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|S[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|S[1]~3 .lut_mask = 16'hC0C0;
defparam \decode|S[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N29
dffeas \pipeline|S_i[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|S[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|S_i[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|S_i[0][1] .is_wysiwyg = "true";
defparam \pipeline|S_i[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N13
dffeas \pipeline|S_i[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|S_i[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|S_i[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|S_i[1][1] .is_wysiwyg = "true";
defparam \pipeline|S_i[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N3
dffeas \pipeline|S_i[2][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|S_i[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|S_i[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|S_i[2][1] .is_wysiwyg = "true";
defparam \pipeline|S_i[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \decode|S[0]~4 (
// Equation(s):
// \decode|S[0]~4_combout  = (\decode|S[2]~1_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout )

	.dataa(gnd),
	.datab(\decode|S[2]~1_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|S[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|S[0]~4 .lut_mask = 16'hC0C0;
defparam \decode|S[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N7
dffeas \pipeline|S_i[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|S[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|S_i[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|S_i[0][0] .is_wysiwyg = "true";
defparam \pipeline|S_i[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N1
dffeas \pipeline|S_i[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|S_i[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|S_i[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|S_i[1][0] .is_wysiwyg = "true";
defparam \pipeline|S_i[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N17
dffeas \pipeline|S_i[2][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|S_i[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|S_i[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|S_i[2][0] .is_wysiwyg = "true";
defparam \pipeline|S_i[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneive_lcell_comb \pipeline|Decoder0~4 (
// Equation(s):
// \pipeline|Decoder0~4_combout  = (!\pipeline|S_i[2][2]~q  & (\pipeline|S_i[2][1]~q  & !\pipeline|S_i[2][0]~q ))

	.dataa(\pipeline|S_i[2][2]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~4 .lut_mask = 16'h0404;
defparam \pipeline|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N0
cycloneive_lcell_comb \pipeline|enable_i~13 (
// Equation(s):
// \pipeline|enable_i~13_combout  = (!\pipeline|enable_i~8_combout  & \decode|Equal33~0_combout )

	.dataa(gnd),
	.datab(\pipeline|enable_i~8_combout ),
	.datac(\decode|Equal33~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|enable_i~13_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~13 .lut_mask = 16'h3030;
defparam \pipeline|enable_i~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N1
dffeas \pipeline|enable_i[0][34] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][34] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N26
cycloneive_lcell_comb \pipeline|enable_i[1][34]~feeder (
// Equation(s):
// \pipeline|enable_i[1][34]~feeder_combout  = \pipeline|enable_i[0][34]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][34]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][34]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N27
dffeas \pipeline|enable_i[1][34] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][34] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][34] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N19
dffeas \pipeline|enable_i[2][34] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][34]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][34] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \decode|async_dep~24 (
// Equation(s):
// \decode|async_dep~24_combout  = (!\decode|Equal33~0_combout  & (!\decode|D~4_combout  & (\decode|async_dep~4_combout  & \controller|stage_3_dep~2_combout )))

	.dataa(\decode|Equal33~0_combout ),
	.datab(\decode|D~4_combout ),
	.datac(\decode|async_dep~4_combout ),
	.datad(\controller|stage_3_dep~2_combout ),
	.cin(gnd),
	.combout(\decode|async_dep~24_combout ),
	.cout());
// synopsys translate_off
defparam \decode|async_dep~24 .lut_mask = 16'h1000;
defparam \decode|async_dep~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \decode|D[2]~8 (
// Equation(s):
// \decode|D[2]~8_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & ((!\decode|async_dep~24_combout ) # 
// (!\decode|RC~5_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\decode|RC~5_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\decode|async_dep~24_combout ),
	.cin(gnd),
	.combout(\decode|D[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D[2]~8 .lut_mask = 16'hABAF;
defparam \decode|D[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \decode|D[0]~5 (
// Equation(s):
// \decode|D[0]~5_combout  = (\decode|D[2]~8_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout )

	.dataa(\decode|D[2]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\decode|D[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D[0]~5 .lut_mask = 16'hAA00;
defparam \decode|D[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N1
dffeas \pipeline|D_i[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|D[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[0][0] .is_wysiwyg = "true";
defparam \pipeline|D_i[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N17
dffeas \pipeline|D_i[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|D_i[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[1][0] .is_wysiwyg = "true";
defparam \pipeline|D_i[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N19
dffeas \pipeline|D_i[2][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|D_i[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[2][0] .is_wysiwyg = "true";
defparam \pipeline|D_i[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \decode|D[2]~7 (
// Equation(s):
// \decode|D[2]~7_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  & \decode|D[2]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ),
	.datad(\decode|D[2]~8_combout ),
	.cin(gnd),
	.combout(\decode|D[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D[2]~7 .lut_mask = 16'hF000;
defparam \decode|D[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N21
dffeas \pipeline|D_i[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|D[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[0][2] .is_wysiwyg = "true";
defparam \pipeline|D_i[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N21
dffeas \pipeline|D_i[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|D_i[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[1][2] .is_wysiwyg = "true";
defparam \pipeline|D_i[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y46_N5
dffeas \pipeline|D_i[2][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|D_i[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[2][2] .is_wysiwyg = "true";
defparam \pipeline|D_i[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \decode|D[1]~6 (
// Equation(s):
// \decode|D[1]~6_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  & \decode|D[2]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ),
	.datad(\decode|D[2]~8_combout ),
	.cin(gnd),
	.combout(\decode|D[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|D[1]~6 .lut_mask = 16'hF000;
defparam \decode|D[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N11
dffeas \pipeline|D_i[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|D[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[0][1] .is_wysiwyg = "true";
defparam \pipeline|D_i[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N27
dffeas \pipeline|D_i[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|D_i[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[1][1] .is_wysiwyg = "true";
defparam \pipeline|D_i[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N21
dffeas \pipeline|D_i[2][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|D_i[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|D_i[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|D_i[2][1] .is_wysiwyg = "true";
defparam \pipeline|D_i[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \pipeline|Decoder1~4 (
// Equation(s):
// \pipeline|Decoder1~4_combout  = (!\pipeline|D_i[2][0]~q  & (!\pipeline|D_i[2][2]~q  & \pipeline|D_i[2][1]~q ))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(gnd),
	.datac(\pipeline|D_i[2][2]~q ),
	.datad(\pipeline|D_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder1~4 .lut_mask = 16'h0500;
defparam \pipeline|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \pipeline|gprc_i~18 (
// Equation(s):
// \pipeline|gprc_i~18_combout  = (\pipeline|enable_i[2][33]~q  & (\pipeline|Decoder0~4_combout )) # (!\pipeline|enable_i[2][33]~q  & (((\pipeline|enable_i[2][34]~q  & \pipeline|Decoder1~4_combout ))))

	.dataa(\pipeline|enable_i[2][33]~q ),
	.datab(\pipeline|Decoder0~4_combout ),
	.datac(\pipeline|enable_i[2][34]~q ),
	.datad(\pipeline|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~18_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~18 .lut_mask = 16'hD888;
defparam \pipeline|gprc_i~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \decode|INC~0 (
// Equation(s):
// \decode|INC~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & ((\decode|Equal32~1_combout ) # (\decode|Equal33~0_combout )))

	.dataa(\decode|Equal32~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datac(\decode|Equal33~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|INC~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|INC~0 .lut_mask = 16'hC8C8;
defparam \decode|INC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N5
dffeas \pipeline|INC_i[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|INC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|INC_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|INC_i[0] .is_wysiwyg = "true";
defparam \pipeline|INC_i[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \pipeline|INC_i[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|INC_i [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|INC_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|INC_i[1] .is_wysiwyg = "true";
defparam \pipeline|INC_i[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N11
dffeas \pipeline|INC_i[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|INC_i [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|INC_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|INC_i[2] .is_wysiwyg = "true";
defparam \pipeline|INC_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \decode|DEC~0 (
// Equation(s):
// \decode|DEC~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout  & ((\decode|Equal32~1_combout ) # (\decode|Equal33~0_combout )))

	.dataa(\decode|Equal32~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ),
	.datac(\decode|Equal33~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|DEC~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|DEC~0 .lut_mask = 16'hC8C8;
defparam \decode|DEC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N17
dffeas \pipeline|DEC_i[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|DEC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|DEC_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|DEC_i[0] .is_wysiwyg = "true";
defparam \pipeline|DEC_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \pipeline|DEC_i[1]~feeder (
// Equation(s):
// \pipeline|DEC_i[1]~feeder_combout  = \pipeline|DEC_i [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|DEC_i [0]),
	.cin(gnd),
	.combout(\pipeline|DEC_i[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|DEC_i[1]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|DEC_i[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N27
dffeas \pipeline|DEC_i[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|DEC_i[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|DEC_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|DEC_i[1] .is_wysiwyg = "true";
defparam \pipeline|DEC_i[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N1
dffeas \pipeline|DEC_i[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|DEC_i [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|DEC_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|DEC_i[2] .is_wysiwyg = "true";
defparam \pipeline|DEC_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \pipeline|Add1~0 (
// Equation(s):
// \pipeline|Add1~0_combout  = (\pipeline|INC_i [2]) # (!\pipeline|DEC_i [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipeline|INC_i [2]),
	.datad(\pipeline|DEC_i [2]),
	.cin(gnd),
	.combout(\pipeline|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Add1~0 .lut_mask = 16'hF0FF;
defparam \pipeline|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \pipeline|enable_i~37 (
// Equation(s):
// \pipeline|enable_i~37_combout  = (\decode|Equal17~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pipeline|enable_i~8_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout )))

	.dataa(\decode|Equal17~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~37_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~37 .lut_mask = 16'h0800;
defparam \pipeline|enable_i~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N23
dffeas \pipeline|enable_i[0][22] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][22] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N5
dffeas \pipeline|enable_i[1][22] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][22] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N9
dffeas \pipeline|enable_i[2][22] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][22] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \decode|Equal34~0 (
// Equation(s):
// \decode|Equal34~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal34~0 .lut_mask = 16'h0404;
defparam \decode|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \pipeline|enable_i~33 (
// Equation(s):
// \pipeline|enable_i~33_combout  = (!\pipeline|enable_i~8_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout  & 
// \decode|Equal34~0_combout )))

	.dataa(\pipeline|enable_i~8_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.datad(\decode|Equal34~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~33_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~33 .lut_mask = 16'h0400;
defparam \pipeline|enable_i~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N11
dffeas \pipeline|enable_i[0][36] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][36] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \pipeline|enable_i[1][36]~feeder (
// Equation(s):
// \pipeline|enable_i[1][36]~feeder_combout  = \pipeline|enable_i[0][36]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][36]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][36]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N1
dffeas \pipeline|enable_i[1][36] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][36] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \pipeline|enable_i[2][36]~feeder (
// Equation(s):
// \pipeline|enable_i[2][36]~feeder_combout  = \pipeline|enable_i[1][36]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[1][36]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[2][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[2][36]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[2][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N7
dffeas \pipeline|enable_i[2][36] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[2][36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][36] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \pipeline|enable_i~29 (
// Equation(s):
// \pipeline|enable_i~29_combout  = (\decode|Equal23~1_combout  & (!\pipeline|enable_i~8_combout  & \decode|Equal26~0_combout ))

	.dataa(gnd),
	.datab(\decode|Equal23~1_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\decode|Equal26~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~29_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~29 .lut_mask = 16'h0C00;
defparam \pipeline|enable_i~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N31
dffeas \pipeline|enable_i[0][27] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][27] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N29
dffeas \pipeline|enable_i[1][27] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][27]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][27] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \pipeline|enable_i[2][27]~feeder (
// Equation(s):
// \pipeline|enable_i[2][27]~feeder_combout  = \pipeline|enable_i[1][27]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[1][27]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[2][27]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N3
dffeas \pipeline|enable_i[2][27] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][27] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \decode|Equal36~0 (
// Equation(s):
// \decode|Equal36~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.cin(gnd),
	.combout(\decode|Equal36~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal36~0 .lut_mask = 16'h0400;
defparam \decode|Equal36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \pipeline|enable_i~30 (
// Equation(s):
// \pipeline|enable_i~30_combout  = (!\pipeline|enable_i~8_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & \decode|Equal36~0_combout ))

	.dataa(\pipeline|enable_i~8_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datad(\decode|Equal36~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~30_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~30 .lut_mask = 16'h0500;
defparam \pipeline|enable_i~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N5
dffeas \pipeline|enable_i[0][37] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][37] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][37] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N19
dffeas \pipeline|enable_i[1][37] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][37]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][37] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][37] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N25
dffeas \pipeline|enable_i[2][37] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][37]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][37] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \pipeline|enable_i~32 (
// Equation(s):
// \pipeline|enable_i~32_combout  = (!\pipeline|enable_i~8_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout  & 
// \decode|Equal34~0_combout )))

	.dataa(\pipeline|enable_i~8_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.datad(\decode|Equal34~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~32_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~32 .lut_mask = 16'h0100;
defparam \pipeline|enable_i~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N17
dffeas \pipeline|enable_i[0][35] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][35] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \pipeline|enable_i[1][35]~feeder (
// Equation(s):
// \pipeline|enable_i[1][35]~feeder_combout  = \pipeline|enable_i[0][35]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][35]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][35]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N31
dffeas \pipeline|enable_i[1][35] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][35] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][35] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \pipeline|enable_i[2][35] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][35]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][35] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \pipeline|always0~5 (
// Equation(s):
// \pipeline|always0~5_combout  = (\pipeline|enable_i[2][36]~q ) # ((\pipeline|enable_i[2][27]~q ) # ((\pipeline|enable_i[2][37]~q ) # (\pipeline|enable_i[2][35]~q )))

	.dataa(\pipeline|enable_i[2][36]~q ),
	.datab(\pipeline|enable_i[2][27]~q ),
	.datac(\pipeline|enable_i[2][37]~q ),
	.datad(\pipeline|enable_i[2][35]~q ),
	.cin(gnd),
	.combout(\pipeline|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~5 .lut_mask = 16'hFFFE;
defparam \pipeline|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \pipeline|enable_i~31 (
// Equation(s):
// \pipeline|enable_i~31_combout  = (!\pipeline|enable_i~8_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & \decode|Equal36~0_combout ))

	.dataa(\pipeline|enable_i~8_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datad(\decode|Equal36~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~31_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~31 .lut_mask = 16'h5000;
defparam \pipeline|enable_i~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N15
dffeas \pipeline|enable_i[0][38] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][38] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][38] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N27
dffeas \pipeline|enable_i[1][38] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][38]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][38] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][38] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N9
dffeas \pipeline|enable_i[2][38] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][38]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][38] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \decode|Equal24~0 (
// Equation(s):
// \decode|Equal24~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.cin(gnd),
	.combout(\decode|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal24~0 .lut_mask = 16'h00F0;
defparam \decode|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \pipeline|enable_i~28 (
// Equation(s):
// \pipeline|enable_i~28_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & (\decode|Equal23~2_combout  & (!\pipeline|enable_i~8_combout  & \decode|Equal24~0_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datab(\decode|Equal23~2_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\decode|Equal24~0_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~28_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~28 .lut_mask = 16'h0400;
defparam \pipeline|enable_i~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N1
dffeas \pipeline|enable_i[0][25] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][25] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \pipeline|enable_i[1][25]~feeder (
// Equation(s):
// \pipeline|enable_i[1][25]~feeder_combout  = \pipeline|enable_i[0][25]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][25]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][25]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N19
dffeas \pipeline|enable_i[1][25] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][25] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \pipeline|enable_i[2][25]~feeder (
// Equation(s):
// \pipeline|enable_i[2][25]~feeder_combout  = \pipeline|enable_i[1][25]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[1][25]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[2][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[2][25]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[2][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N27
dffeas \pipeline|enable_i[2][25] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][25] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N17
dffeas \pipeline|enable_i[1][24] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][24]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][24] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \pipeline|enable_i[2][24]~feeder (
// Equation(s):
// \pipeline|enable_i[2][24]~feeder_combout  = \pipeline|enable_i[1][24]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[1][24]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[2][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[2][24]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[2][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N1
dffeas \pipeline|enable_i[2][24] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[2][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][24] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \pipeline|enable_i~27 (
// Equation(s):
// \pipeline|enable_i~27_combout  = (!\pipeline|enable_i~8_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & \decode|Equal23~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|enable_i~8_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\decode|Equal23~3_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~27_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~27 .lut_mask = 16'h3000;
defparam \pipeline|enable_i~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N23
dffeas \pipeline|enable_i[0][26] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][26] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N29
dffeas \pipeline|enable_i[1][26] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][26]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][26] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N13
dffeas \pipeline|enable_i[2][26] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][26]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][26] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \pipeline|enable_i[1][23]~feeder (
// Equation(s):
// \pipeline|enable_i[1][23]~feeder_combout  = \pipeline|enable_i[0][23]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][23]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][23]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N31
dffeas \pipeline|enable_i[1][23] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][23] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N7
dffeas \pipeline|enable_i[2][23] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][23]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][23] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \pipeline|always0~3 (
// Equation(s):
// \pipeline|always0~3_combout  = (\pipeline|enable_i[2][25]~q ) # ((\pipeline|enable_i[2][24]~q ) # ((\pipeline|enable_i[2][26]~q ) # (\pipeline|enable_i[2][23]~q )))

	.dataa(\pipeline|enable_i[2][25]~q ),
	.datab(\pipeline|enable_i[2][24]~q ),
	.datac(\pipeline|enable_i[2][26]~q ),
	.datad(\pipeline|enable_i[2][23]~q ),
	.cin(gnd),
	.combout(\pipeline|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~3 .lut_mask = 16'hFFFE;
defparam \pipeline|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \pipeline|enable_i[1][15]~feeder (
// Equation(s):
// \pipeline|enable_i[1][15]~feeder_combout  = \pipeline|enable_i[0][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][15]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][15]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N23
dffeas \pipeline|enable_i[1][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][15] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \pipeline|enable_i[2][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][15] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \pipeline|enable_i[1][16]~feeder (
// Equation(s):
// \pipeline|enable_i[1][16]~feeder_combout  = \pipeline|enable_i[0][16]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][16]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][16]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \pipeline|enable_i[1][16] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][16] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \pipeline|enable_i[2][16]~feeder (
// Equation(s):
// \pipeline|enable_i[2][16]~feeder_combout  = \pipeline|enable_i[1][16]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[1][16]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[2][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[2][16]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[2][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \pipeline|enable_i[2][16] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][16] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N27
dffeas \pipeline|enable_i[1][17] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][17] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \pipeline|enable_i[2][17] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][17] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \pipeline|enable_i[1][13]~feeder (
// Equation(s):
// \pipeline|enable_i[1][13]~feeder_combout  = \pipeline|enable_i[0][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][13]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N21
dffeas \pipeline|enable_i[1][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][13] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \pipeline|enable_i[2][13]~feeder (
// Equation(s):
// \pipeline|enable_i[2][13]~feeder_combout  = \pipeline|enable_i[1][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[1][13]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[2][13]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N1
dffeas \pipeline|enable_i[2][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][13] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \pipeline|always0~1 (
// Equation(s):
// \pipeline|always0~1_combout  = (\pipeline|enable_i[2][15]~q ) # ((\pipeline|enable_i[2][16]~q ) # ((\pipeline|enable_i[2][17]~q ) # (\pipeline|enable_i[2][13]~q )))

	.dataa(\pipeline|enable_i[2][15]~q ),
	.datab(\pipeline|enable_i[2][16]~q ),
	.datac(\pipeline|enable_i[2][17]~q ),
	.datad(\pipeline|enable_i[2][13]~q ),
	.cin(gnd),
	.combout(\pipeline|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~1 .lut_mask = 16'hFFFE;
defparam \pipeline|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N21
dffeas \pipeline|enable_i[1][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][11] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \pipeline|enable_i[2][11]~feeder (
// Equation(s):
// \pipeline|enable_i[2][11]~feeder_combout  = \pipeline|enable_i[1][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[1][11]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[2][11]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N13
dffeas \pipeline|enable_i[2][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][11] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N27
dffeas \pipeline|enable_i[1][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][9] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N25
dffeas \pipeline|enable_i[2][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][9] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \pipeline|enable_i[1][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][12] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N31
dffeas \pipeline|enable_i[2][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][12] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \pipeline|enable_i[1][10]~feeder (
// Equation(s):
// \pipeline|enable_i[1][10]~feeder_combout  = \pipeline|enable_i[0][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][10]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][10]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N15
dffeas \pipeline|enable_i[1][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][10] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \pipeline|enable_i[2][10]~feeder (
// Equation(s):
// \pipeline|enable_i[2][10]~feeder_combout  = \pipeline|enable_i[1][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[1][10]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[2][10]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N11
dffeas \pipeline|enable_i[2][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][10] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \pipeline|always0~0 (
// Equation(s):
// \pipeline|always0~0_combout  = (\pipeline|enable_i[2][11]~q ) # ((\pipeline|enable_i[2][9]~q ) # ((\pipeline|enable_i[2][12]~q ) # (\pipeline|enable_i[2][10]~q )))

	.dataa(\pipeline|enable_i[2][11]~q ),
	.datab(\pipeline|enable_i[2][9]~q ),
	.datac(\pipeline|enable_i[2][12]~q ),
	.datad(\pipeline|enable_i[2][10]~q ),
	.cin(gnd),
	.combout(\pipeline|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~0 .lut_mask = 16'hFFFE;
defparam \pipeline|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \pipeline|enable_i[1][20] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][20] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \pipeline|enable_i[2][20]~feeder (
// Equation(s):
// \pipeline|enable_i[2][20]~feeder_combout  = \pipeline|enable_i[1][20]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[1][20]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[2][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[2][20]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[2][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N11
dffeas \pipeline|enable_i[2][20] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][20] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \pipeline|enable_i~26 (
// Equation(s):
// \pipeline|enable_i~26_combout  = (\decode|Equal17~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pipeline|enable_i~8_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout )))

	.dataa(\decode|Equal17~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~26_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~26 .lut_mask = 16'h0008;
defparam \pipeline|enable_i~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N11
dffeas \pipeline|enable_i[0][21] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][21] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \pipeline|enable_i[1][21]~feeder (
// Equation(s):
// \pipeline|enable_i[1][21]~feeder_combout  = \pipeline|enable_i[0][21]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][21]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][21]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N5
dffeas \pipeline|enable_i[1][21] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][21] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N21
dffeas \pipeline|enable_i[2][21] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][21]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][21] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \pipeline|enable_i[1][19]~feeder (
// Equation(s):
// \pipeline|enable_i[1][19]~feeder_combout  = \pipeline|enable_i[0][19]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][19]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][19]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N9
dffeas \pipeline|enable_i[1][19] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][19] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N25
dffeas \pipeline|enable_i[2][19] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][19]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][19] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \pipeline|always0~2 (
// Equation(s):
// \pipeline|always0~2_combout  = (\pipeline|enable_i[2][20]~q ) # ((\pipeline|enable_i[2][22]~q ) # ((\pipeline|enable_i[2][21]~q ) # (\pipeline|enable_i[2][19]~q )))

	.dataa(\pipeline|enable_i[2][20]~q ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|enable_i[2][21]~q ),
	.datad(\pipeline|enable_i[2][19]~q ),
	.cin(gnd),
	.combout(\pipeline|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~2 .lut_mask = 16'hFFFE;
defparam \pipeline|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \pipeline|always0~4 (
// Equation(s):
// \pipeline|always0~4_combout  = (\pipeline|always0~3_combout ) # ((\pipeline|always0~1_combout ) # ((\pipeline|always0~0_combout ) # (\pipeline|always0~2_combout )))

	.dataa(\pipeline|always0~3_combout ),
	.datab(\pipeline|always0~1_combout ),
	.datac(\pipeline|always0~0_combout ),
	.datad(\pipeline|always0~2_combout ),
	.cin(gnd),
	.combout(\pipeline|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~4 .lut_mask = 16'hFFFE;
defparam \pipeline|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \pipeline|always0~6 (
// Equation(s):
// \pipeline|always0~6_combout  = (\pipeline|always0~5_combout ) # ((\pipeline|enable_i[2][38]~q ) # (\pipeline|always0~4_combout ))

	.dataa(gnd),
	.datab(\pipeline|always0~5_combout ),
	.datac(\pipeline|enable_i[2][38]~q ),
	.datad(\pipeline|always0~4_combout ),
	.cin(gnd),
	.combout(\pipeline|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~6 .lut_mask = 16'hFFFC;
defparam \pipeline|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N0
cycloneive_lcell_comb \pipeline|Decoder0~7 (
// Equation(s):
// \pipeline|Decoder0~7_combout  = (\pipeline|S_i[2][1]~q  & (!\pipeline|S_i[2][2]~q  & \pipeline|S_i[2][0]~q ))

	.dataa(gnd),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|S_i[2][2]~q ),
	.datad(\pipeline|S_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~7 .lut_mask = 16'h0C00;
defparam \pipeline|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N4
cycloneive_lcell_comb \pipeline|gprc_i[0][3][8]~0 (
// Equation(s):
// \pipeline|gprc_i[0][3][8]~0_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Decoder0~7_combout ))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|always0~6_combout ))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(gnd),
	.datac(\pipeline|always0~6_combout ),
	.datad(\pipeline|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][3][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][8]~0 .lut_mask = 16'hFA50;
defparam \pipeline|gprc_i[0][3][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N2
cycloneive_lcell_comb \pipeline|Decoder0~6 (
// Equation(s):
// \pipeline|Decoder0~6_combout  = (!\pipeline|S_i[2][2]~q  & (!\pipeline|S_i[2][1]~q  & !\pipeline|S_i[2][0]~q ))

	.dataa(gnd),
	.datab(\pipeline|S_i[2][2]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|S_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~6 .lut_mask = 16'h0003;
defparam \pipeline|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N22
cycloneive_lcell_comb \pipeline|gprc_i[0][0][2]~0 (
// Equation(s):
// \pipeline|gprc_i[0][0][2]~0_combout  = (\pipeline|enable_i[2][22]~q  & (\pipeline|Decoder0~6_combout )) # (!\pipeline|enable_i[2][22]~q  & ((\pipeline|always0~6_combout )))

	.dataa(\pipeline|Decoder0~6_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|always0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][0][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][2]~0 .lut_mask = 16'hB8B8;
defparam \pipeline|gprc_i[0][0][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout  = (\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0 .lut_mask = 16'hC0C0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2] = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (\dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2] .lut_mask = 16'h8000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \decode|B[6]~7 (
// Equation(s):
// \decode|B[6]~7_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\decode|B[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|B[6]~7 .lut_mask = 16'h1000;
defparam \decode|B[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N19
dffeas \pipeline|B_i[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|B[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|B_i[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|B_i[0][6] .is_wysiwyg = "true";
defparam \pipeline|B_i[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \pipeline|exec_result_i[0][9]~8 (
// Equation(s):
// \pipeline|exec_result_i[0][9]~8_combout  = (!\pipeline|enable_i[0][37]~q  & \pipeline|enable_i[0][38]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipeline|enable_i[0][37]~q ),
	.datad(\pipeline|enable_i[0][38]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[0][9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[0][9]~8 .lut_mask = 16'h0F00;
defparam \pipeline|exec_result_i[0][9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \pipeline|exec_result_i[0][14]~1 (
// Equation(s):
// \pipeline|exec_result_i[0][14]~1_combout  = (\pipeline|exec_result_i[0][9]~8_combout  & (\pipeline|B_i[0][6]~q )) # (!\pipeline|exec_result_i[0][9]~8_combout  & ((\pipeline|enable_i[0][37]~q )))

	.dataa(\pipeline|B_i[0][6]~q ),
	.datab(\pipeline|enable_i[0][37]~q ),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][9]~8_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[0][14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[0][14]~1 .lut_mask = 16'hAACC;
defparam \pipeline|exec_result_i[0][14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \decode|RC~8 (
// Equation(s):
// \decode|RC~8_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & (!\decode|RC~5_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\decode|RC~5_combout ),
	.cin(gnd),
	.combout(\decode|RC~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode|RC~8 .lut_mask = 16'h008C;
defparam \decode|RC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \pipeline|RC_i[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|RC~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|RC_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|RC_i[0] .is_wysiwyg = "true";
defparam \pipeline|RC_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneive_lcell_comb \regnum_inst|src_val[15]~2 (
// Equation(s):
// \regnum_inst|src_val[15]~2_combout  = (\pipeline|S_i[0][2]~q  & (\pipeline|S_i[0][1]~q  & (\pipeline|RC_i [0] & \pipeline|S_i[0][0]~q )))

	.dataa(\pipeline|S_i[0][2]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|RC_i [0]),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[15]~2 .lut_mask = 16'h8000;
defparam \regnum_inst|src_val[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N16
cycloneive_lcell_comb \pipeline|Decoder0~5 (
// Equation(s):
// \pipeline|Decoder0~5_combout  = (!\pipeline|S_i[2][2]~q  & (!\pipeline|S_i[2][1]~q  & \pipeline|S_i[2][0]~q ))

	.dataa(gnd),
	.datab(\pipeline|S_i[2][2]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|S_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~5 .lut_mask = 16'h0300;
defparam \pipeline|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
cycloneive_lcell_comb \pipeline|Decoder1~5 (
// Equation(s):
// \pipeline|Decoder1~5_combout  = (!\pipeline|D_i[2][2]~q  & (!\pipeline|D_i[2][1]~q  & \pipeline|D_i[2][0]~q ))

	.dataa(\pipeline|D_i[2][2]~q ),
	.datab(gnd),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|D_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder1~5 .lut_mask = 16'h0500;
defparam \pipeline|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N16
cycloneive_lcell_comb \pipeline|gprc_i~22 (
// Equation(s):
// \pipeline|gprc_i~22_combout  = (\pipeline|enable_i[2][33]~q  & (\pipeline|Decoder0~5_combout )) # (!\pipeline|enable_i[2][33]~q  & (((\pipeline|enable_i[2][34]~q  & \pipeline|Decoder1~5_combout ))))

	.dataa(\pipeline|enable_i[2][33]~q ),
	.datab(\pipeline|Decoder0~5_combout ),
	.datac(\pipeline|enable_i[2][34]~q ),
	.datad(\pipeline|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~22_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~22 .lut_mask = 16'hD888;
defparam \pipeline|gprc_i~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneive_lcell_comb \pipeline|gprc_i[0][1][3]~0 (
// Equation(s):
// \pipeline|gprc_i[0][1][3]~0_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Decoder0~5_combout ))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|always0~6_combout ))

	.dataa(\pipeline|always0~6_combout ),
	.datab(\pipeline|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][1][3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][3]~0 .lut_mask = 16'hCCAA;
defparam \pipeline|gprc_i[0][1][3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N26
cycloneive_lcell_comb \pipeline|Mux3~2 (
// Equation(s):
// \pipeline|Mux3~2_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|D_i[2][1]~q ) # ((\pipeline|gprc_i[0][1][14]~q )))) # (!\pipeline|D_i[2][0]~q  & (!\pipeline|D_i[2][1]~q  & (\pipeline|gprc_i[0][0][14]~q )))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|D_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][0][14]~q ),
	.datad(\pipeline|gprc_i[0][1][14]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux3~2 .lut_mask = 16'hBA98;
defparam \pipeline|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N28
cycloneive_lcell_comb \pipeline|gprc_i[0][2][13]~0 (
// Equation(s):
// \pipeline|gprc_i[0][2][13]~0_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Decoder0~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|always0~6_combout ))

	.dataa(gnd),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|always0~6_combout ),
	.datad(\pipeline|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][2][13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][13]~0 .lut_mask = 16'hFC30;
defparam \pipeline|gprc_i[0][2][13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N4
cycloneive_lcell_comb \pipeline|gprc_i~367 (
// Equation(s):
// \pipeline|gprc_i~367_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux18~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [14])))))

	.dataa(\pipeline|Mux18~4_combout ),
	.datab(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [14]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~367_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~367 .lut_mask = 16'hE3E0;
defparam \pipeline|gprc_i~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N6
cycloneive_lcell_comb \pipeline|gprc_i~368 (
// Equation(s):
// \pipeline|gprc_i~368_combout  = (\pipeline|gprc_i~367_combout  & (((\pipeline|Mux3~4_combout )) # (!\pipeline|gprc_i[0][2][13]~0_combout ))) # (!\pipeline|gprc_i~367_combout  & (\pipeline|gprc_i[0][2][13]~0_combout  & (\pipeline|exec_result_i[1][14]~q )))

	.dataa(\pipeline|gprc_i~367_combout ),
	.datab(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datac(\pipeline|exec_result_i[1][14]~q ),
	.datad(\pipeline|Mux3~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~368_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~368 .lut_mask = 16'hEA62;
defparam \pipeline|gprc_i~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N26
cycloneive_lcell_comb \pipeline|gprc_i~369 (
// Equation(s):
// \pipeline|gprc_i~369_combout  = (\pipeline|gprc_i~18_combout  & (\pipeline|Add2~26_combout )) # (!\pipeline|gprc_i~18_combout  & ((\pipeline|gprc_i~368_combout )))

	.dataa(\pipeline|gprc_i~18_combout ),
	.datab(\pipeline|Add2~26_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~368_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~369_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~369 .lut_mask = 16'hDD88;
defparam \pipeline|gprc_i~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneive_lcell_comb \pipeline|gprc_i[0][2][13]~1 (
// Equation(s):
// \pipeline|gprc_i[0][2][13]~1_combout  = (!\pipeline|Decoder1~4_combout  & ((!\pipeline|Decoder0~4_combout ) # (!\pipeline|enable_i[2][22]~q )))

	.dataa(\pipeline|Decoder1~4_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(gnd),
	.datad(\pipeline|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][2][13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][13]~1 .lut_mask = 16'h1155;
defparam \pipeline|gprc_i[0][2][13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \pipeline|enable_i~12 (
// Equation(s):
// \pipeline|enable_i~12_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & (!\decode|Equal22~2_combout  & 
// !\pipeline|enable_i~8_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datac(\decode|Equal22~2_combout ),
	.datad(\pipeline|enable_i~8_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~12_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~12 .lut_mask = 16'h0008;
defparam \pipeline|enable_i~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \pipeline|enable_i[0][39] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][39] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N22
cycloneive_lcell_comb \pipeline|enable_i[1][39]~feeder (
// Equation(s):
// \pipeline|enable_i[1][39]~feeder_combout  = \pipeline|enable_i[0][39]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][39]~q ),
	.cin(gnd),
	.combout(\pipeline|enable_i[1][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[1][39]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[1][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N23
dffeas \pipeline|enable_i[1][39] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[1][39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][39] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][39] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N29
dffeas \pipeline|enable_i[2][39] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[1][39]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[2][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[2][39] .is_wysiwyg = "true";
defparam \pipeline|enable_i[2][39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N28
cycloneive_lcell_comb \pipeline|always0~7 (
// Equation(s):
// \pipeline|always0~7_combout  = (\pipeline|enable_i[2][33]~q ) # (\pipeline|enable_i[2][39]~q )

	.dataa(\pipeline|enable_i[2][33]~q ),
	.datab(gnd),
	.datac(\pipeline|enable_i[2][39]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|always0~7 .lut_mask = 16'hFAFA;
defparam \pipeline|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneive_lcell_comb \pipeline|gprc_i[0][2][13]~2 (
// Equation(s):
// \pipeline|gprc_i[0][2][13]~2_combout  = (\pipeline|gprc_i~18_combout ) # ((!\pipeline|gprc_i[0][2][13]~1_combout  & ((\pipeline|always0~6_combout ) # (\pipeline|always0~7_combout ))))

	.dataa(\pipeline|gprc_i[0][2][13]~1_combout ),
	.datab(\pipeline|gprc_i~18_combout ),
	.datac(\pipeline|always0~6_combout ),
	.datad(\pipeline|always0~7_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][2][13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][13]~2 .lut_mask = 16'hDDDC;
defparam \pipeline|gprc_i[0][2][13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N27
dffeas \pipeline|gprc_i[0][2][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~369_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N8
cycloneive_lcell_comb \pipeline|Mux3~3 (
// Equation(s):
// \pipeline|Mux3~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux3~2_combout  & (\pipeline|gprc_i[0][3][14]~q )) # (!\pipeline|Mux3~2_combout  & ((\pipeline|gprc_i[0][2][14]~q ))))) # (!\pipeline|D_i[2][1]~q  & (((\pipeline|Mux3~2_combout ))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|gprc_i[0][3][14]~q ),
	.datac(\pipeline|Mux3~2_combout ),
	.datad(\pipeline|gprc_i[0][2][14]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux3~3 .lut_mask = 16'hDAD0;
defparam \pipeline|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N24
cycloneive_lcell_comb \pipeline|Decoder0~2 (
// Equation(s):
// \pipeline|Decoder0~2_combout  = (!\pipeline|S_i[2][0]~q  & (!\pipeline|S_i[2][1]~q  & \pipeline|S_i[2][2]~q ))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(gnd),
	.datad(\pipeline|S_i[2][2]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~2 .lut_mask = 16'h1100;
defparam \pipeline|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N2
cycloneive_lcell_comb \pipeline|gprc_i[0][4][5]~0 (
// Equation(s):
// \pipeline|gprc_i[0][4][5]~0_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Decoder0~2_combout ))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|always0~6_combout ))

	.dataa(\pipeline|always0~6_combout ),
	.datab(gnd),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][4][5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][5]~0 .lut_mask = 16'hFA0A;
defparam \pipeline|gprc_i[0][4][5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N22
cycloneive_lcell_comb \pipeline|gprc_i~361 (
// Equation(s):
// \pipeline|gprc_i~361_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][4][5]~0_combout ) # (\pipeline|Mux18~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [14] & (!\pipeline|gprc_i[0][4][5]~0_combout )))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|mem_access_result_i [14]),
	.datac(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datad(\pipeline|Mux18~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~361_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~361 .lut_mask = 16'hAEA4;
defparam \pipeline|gprc_i~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N8
cycloneive_lcell_comb \pipeline|gprc_i~362 (
// Equation(s):
// \pipeline|gprc_i~362_combout  = (\pipeline|gprc_i~361_combout  & ((\pipeline|Mux3~4_combout ) # ((!\pipeline|gprc_i[0][4][5]~0_combout )))) # (!\pipeline|gprc_i~361_combout  & (((\pipeline|gprc_i[0][4][5]~0_combout  & \pipeline|exec_result_i[1][14]~q ))))

	.dataa(\pipeline|gprc_i~361_combout ),
	.datab(\pipeline|Mux3~4_combout ),
	.datac(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datad(\pipeline|exec_result_i[1][14]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~362_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~362 .lut_mask = 16'hDA8A;
defparam \pipeline|gprc_i~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \pipeline|Decoder1~2 (
// Equation(s):
// \pipeline|Decoder1~2_combout  = (!\pipeline|D_i[2][0]~q  & (\pipeline|D_i[2][2]~q  & !\pipeline|D_i[2][1]~q ))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(gnd),
	.datac(\pipeline|D_i[2][2]~q ),
	.datad(\pipeline|D_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder1~2 .lut_mask = 16'h0050;
defparam \pipeline|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N20
cycloneive_lcell_comb \pipeline|gprc_i~10 (
// Equation(s):
// \pipeline|gprc_i~10_combout  = (\pipeline|enable_i[2][33]~q  & (((\pipeline|Decoder0~2_combout )))) # (!\pipeline|enable_i[2][33]~q  & (\pipeline|Decoder1~2_combout  & (\pipeline|enable_i[2][34]~q )))

	.dataa(\pipeline|enable_i[2][33]~q ),
	.datab(\pipeline|Decoder1~2_combout ),
	.datac(\pipeline|enable_i[2][34]~q ),
	.datad(\pipeline|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~10_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~10 .lut_mask = 16'hEA40;
defparam \pipeline|gprc_i~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N22
cycloneive_lcell_comb \pipeline|gprc_i~363 (
// Equation(s):
// \pipeline|gprc_i~363_combout  = (\pipeline|gprc_i~10_combout  & (\pipeline|Add2~26_combout )) # (!\pipeline|gprc_i~10_combout  & ((\pipeline|gprc_i~362_combout )))

	.dataa(\pipeline|Add2~26_combout ),
	.datab(\pipeline|gprc_i~362_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~10_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~363_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~363 .lut_mask = 16'hAACC;
defparam \pipeline|gprc_i~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N22
cycloneive_lcell_comb \pipeline|gprc_i[0][4][5]~1 (
// Equation(s):
// \pipeline|gprc_i[0][4][5]~1_combout  = (!\pipeline|Decoder1~2_combout  & ((!\pipeline|Decoder0~2_combout ) # (!\pipeline|enable_i[2][22]~q )))

	.dataa(gnd),
	.datab(\pipeline|Decoder1~2_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][4][5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][5]~1 .lut_mask = 16'h0333;
defparam \pipeline|gprc_i[0][4][5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N20
cycloneive_lcell_comb \pipeline|gprc_i[0][4][5]~2 (
// Equation(s):
// \pipeline|gprc_i[0][4][5]~2_combout  = (\pipeline|gprc_i~10_combout ) # ((!\pipeline|gprc_i[0][4][5]~1_combout  & ((\pipeline|always0~7_combout ) # (\pipeline|always0~6_combout ))))

	.dataa(\pipeline|gprc_i[0][4][5]~1_combout ),
	.datab(\pipeline|gprc_i~10_combout ),
	.datac(\pipeline|always0~7_combout ),
	.datad(\pipeline|always0~6_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][4][5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][5]~2 .lut_mask = 16'hDDDC;
defparam \pipeline|gprc_i[0][4][5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N23
dffeas \pipeline|gprc_i[0][4][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~363_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
cycloneive_lcell_comb \pipeline|Decoder1~1 (
// Equation(s):
// \pipeline|Decoder1~1_combout  = (\pipeline|D_i[2][2]~q  & (\pipeline|D_i[2][1]~q  & !\pipeline|D_i[2][0]~q ))

	.dataa(\pipeline|D_i[2][2]~q ),
	.datab(gnd),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|D_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder1~1 .lut_mask = 16'h00A0;
defparam \pipeline|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N22
cycloneive_lcell_comb \pipeline|Decoder0~1 (
// Equation(s):
// \pipeline|Decoder0~1_combout  = (\pipeline|S_i[2][2]~q  & (\pipeline|S_i[2][1]~q  & !\pipeline|S_i[2][0]~q ))

	.dataa(gnd),
	.datab(\pipeline|S_i[2][2]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|S_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~1 .lut_mask = 16'h00C0;
defparam \pipeline|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneive_lcell_comb \pipeline|gprc_i~6 (
// Equation(s):
// \pipeline|gprc_i~6_combout  = (\pipeline|enable_i[2][33]~q  & (((\pipeline|Decoder0~1_combout )))) # (!\pipeline|enable_i[2][33]~q  & (\pipeline|enable_i[2][34]~q  & (\pipeline|Decoder1~1_combout )))

	.dataa(\pipeline|enable_i[2][33]~q ),
	.datab(\pipeline|enable_i[2][34]~q ),
	.datac(\pipeline|Decoder1~1_combout ),
	.datad(\pipeline|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~6 .lut_mask = 16'hEA40;
defparam \pipeline|gprc_i~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N26
cycloneive_lcell_comb \pipeline|gprc_i[0][6][9]~0 (
// Equation(s):
// \pipeline|gprc_i[0][6][9]~0_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Decoder0~1_combout ))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|always0~6_combout ))

	.dataa(\pipeline|always0~6_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(gnd),
	.datad(\pipeline|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][6][9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][9]~0 .lut_mask = 16'hEE22;
defparam \pipeline|gprc_i[0][6][9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N18
cycloneive_lcell_comb \pipeline|gprc_i~358 (
// Equation(s):
// \pipeline|gprc_i~358_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux18~4_combout ) # ((\pipeline|gprc_i[0][6][9]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (((\pipeline|mem_access_result_i [14] & !\pipeline|gprc_i[0][6][9]~0_combout ))))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|Mux18~4_combout ),
	.datac(\pipeline|mem_access_result_i [14]),
	.datad(\pipeline|gprc_i[0][6][9]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~358_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~358 .lut_mask = 16'hAAD8;
defparam \pipeline|gprc_i~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N28
cycloneive_lcell_comb \pipeline|gprc_i~359 (
// Equation(s):
// \pipeline|gprc_i~359_combout  = (\pipeline|gprc_i~358_combout  & (((\pipeline|Mux3~4_combout ) # (!\pipeline|gprc_i[0][6][9]~0_combout )))) # (!\pipeline|gprc_i~358_combout  & (\pipeline|exec_result_i[1][14]~q  & (\pipeline|gprc_i[0][6][9]~0_combout )))

	.dataa(\pipeline|exec_result_i[1][14]~q ),
	.datab(\pipeline|gprc_i~358_combout ),
	.datac(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datad(\pipeline|Mux3~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~359_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~359 .lut_mask = 16'hEC2C;
defparam \pipeline|gprc_i~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \pipeline|gprc_i~360 (
// Equation(s):
// \pipeline|gprc_i~360_combout  = (\pipeline|gprc_i~6_combout  & ((\pipeline|Add2~26_combout ))) # (!\pipeline|gprc_i~6_combout  & (\pipeline|gprc_i~359_combout ))

	.dataa(\pipeline|gprc_i~6_combout ),
	.datab(\pipeline|gprc_i~359_combout ),
	.datac(gnd),
	.datad(\pipeline|Add2~26_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~360_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~360 .lut_mask = 16'hEE44;
defparam \pipeline|gprc_i~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N6
cycloneive_lcell_comb \pipeline|gprc_i[0][6][9]~1 (
// Equation(s):
// \pipeline|gprc_i[0][6][9]~1_combout  = (!\pipeline|Decoder1~1_combout  & ((!\pipeline|enable_i[2][22]~q ) # (!\pipeline|Decoder0~1_combout )))

	.dataa(\pipeline|Decoder0~1_combout ),
	.datab(\pipeline|Decoder1~1_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][6][9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][9]~1 .lut_mask = 16'h1313;
defparam \pipeline|gprc_i[0][6][9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N0
cycloneive_lcell_comb \pipeline|gprc_i[0][6][9]~2 (
// Equation(s):
// \pipeline|gprc_i[0][6][9]~2_combout  = (\pipeline|gprc_i~6_combout ) # ((!\pipeline|gprc_i[0][6][9]~1_combout  & ((\pipeline|always0~6_combout ) # (\pipeline|always0~7_combout ))))

	.dataa(\pipeline|gprc_i~6_combout ),
	.datab(\pipeline|always0~6_combout ),
	.datac(\pipeline|always0~7_combout ),
	.datad(\pipeline|gprc_i[0][6][9]~1_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][6][9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][9]~2 .lut_mask = 16'hAAFE;
defparam \pipeline|gprc_i[0][6][9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N29
dffeas \pipeline|gprc_i[0][6][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~360_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N28
cycloneive_lcell_comb \pipeline|Mux3~0 (
// Equation(s):
// \pipeline|Mux3~0_combout  = (\pipeline|D_i[2][0]~q  & (((\pipeline|D_i[2][1]~q )))) # (!\pipeline|D_i[2][0]~q  & ((\pipeline|D_i[2][1]~q  & ((\pipeline|gprc_i[0][6][14]~q ))) # (!\pipeline|D_i[2][1]~q  & (\pipeline|gprc_i[0][4][14]~q ))))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][4][14]~q ),
	.datac(\pipeline|gprc_i[0][6][14]~q ),
	.datad(\pipeline|D_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux3~0 .lut_mask = 16'hFA44;
defparam \pipeline|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneive_lcell_comb \pipeline|Decoder0~0 (
// Equation(s):
// \pipeline|Decoder0~0_combout  = (\pipeline|S_i[2][2]~q  & (!\pipeline|S_i[2][1]~q  & \pipeline|S_i[2][0]~q ))

	.dataa(\pipeline|S_i[2][2]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~0 .lut_mask = 16'h2020;
defparam \pipeline|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneive_lcell_comb \pipeline|gprc_i[0][5][11]~0 (
// Equation(s):
// \pipeline|gprc_i[0][5][11]~0_combout  = (\pipeline|enable_i[2][22]~q  & (\pipeline|Decoder0~0_combout )) # (!\pipeline|enable_i[2][22]~q  & ((\pipeline|always0~6_combout )))

	.dataa(\pipeline|Decoder0~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|always0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][5][11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][11]~0 .lut_mask = 16'hB8B8;
defparam \pipeline|gprc_i[0][5][11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N14
cycloneive_lcell_comb \pipeline|gprc_i~355 (
// Equation(s):
// \pipeline|gprc_i~355_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux18~4_combout ) # ((\pipeline|gprc_i[0][5][11]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (((\pipeline|mem_access_result_i [14] & !\pipeline|gprc_i[0][5][11]~0_combout 
// ))))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|Mux18~4_combout ),
	.datac(\pipeline|mem_access_result_i [14]),
	.datad(\pipeline|gprc_i[0][5][11]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~355_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~355 .lut_mask = 16'hAAD8;
defparam \pipeline|gprc_i~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N16
cycloneive_lcell_comb \pipeline|gprc_i~356 (
// Equation(s):
// \pipeline|gprc_i~356_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|gprc_i~355_combout  & (\pipeline|Mux3~4_combout )) # (!\pipeline|gprc_i~355_combout  & ((\pipeline|exec_result_i[1][14]~q ))))) # (!\pipeline|gprc_i[0][5][11]~0_combout  
// & (((\pipeline|gprc_i~355_combout ))))

	.dataa(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datab(\pipeline|Mux3~4_combout ),
	.datac(\pipeline|gprc_i~355_combout ),
	.datad(\pipeline|exec_result_i[1][14]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~356_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~356 .lut_mask = 16'hDAD0;
defparam \pipeline|gprc_i~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N18
cycloneive_lcell_comb \pipeline|Decoder1~0 (
// Equation(s):
// \pipeline|Decoder1~0_combout  = (!\pipeline|D_i[2][1]~q  & (\pipeline|D_i[2][0]~q  & \pipeline|D_i[2][2]~q ))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(gnd),
	.datad(\pipeline|D_i[2][2]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder1~0 .lut_mask = 16'h4400;
defparam \pipeline|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneive_lcell_comb \pipeline|gprc_i~2 (
// Equation(s):
// \pipeline|gprc_i~2_combout  = (\pipeline|enable_i[2][33]~q  & (\pipeline|Decoder0~0_combout )) # (!\pipeline|enable_i[2][33]~q  & (((\pipeline|enable_i[2][34]~q  & \pipeline|Decoder1~0_combout ))))

	.dataa(\pipeline|Decoder0~0_combout ),
	.datab(\pipeline|enable_i[2][34]~q ),
	.datac(\pipeline|Decoder1~0_combout ),
	.datad(\pipeline|enable_i[2][33]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~2 .lut_mask = 16'hAAC0;
defparam \pipeline|gprc_i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N12
cycloneive_lcell_comb \pipeline|gprc_i~357 (
// Equation(s):
// \pipeline|gprc_i~357_combout  = (\pipeline|gprc_i~2_combout  & ((\pipeline|Add2~26_combout ))) # (!\pipeline|gprc_i~2_combout  & (\pipeline|gprc_i~356_combout ))

	.dataa(\pipeline|gprc_i~356_combout ),
	.datab(\pipeline|gprc_i~2_combout ),
	.datac(gnd),
	.datad(\pipeline|Add2~26_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~357_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~357 .lut_mask = 16'hEE22;
defparam \pipeline|gprc_i~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneive_lcell_comb \pipeline|gprc_i[0][5][11]~1 (
// Equation(s):
// \pipeline|gprc_i[0][5][11]~1_combout  = (!\pipeline|Decoder1~0_combout  & ((!\pipeline|Decoder0~0_combout ) # (!\pipeline|enable_i[2][22]~q )))

	.dataa(\pipeline|Decoder1~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][5][11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][11]~1 .lut_mask = 16'h1515;
defparam \pipeline|gprc_i[0][5][11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N16
cycloneive_lcell_comb \pipeline|gprc_i[0][5][11]~2 (
// Equation(s):
// \pipeline|gprc_i[0][5][11]~2_combout  = (\pipeline|gprc_i~2_combout ) # ((!\pipeline|gprc_i[0][5][11]~1_combout  & ((\pipeline|always0~6_combout ) # (\pipeline|always0~7_combout ))))

	.dataa(\pipeline|always0~6_combout ),
	.datab(\pipeline|gprc_i[0][5][11]~1_combout ),
	.datac(\pipeline|always0~7_combout ),
	.datad(\pipeline|gprc_i~2_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][5][11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][11]~2 .lut_mask = 16'hFF32;
defparam \pipeline|gprc_i[0][5][11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N13
dffeas \pipeline|gprc_i[0][5][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~357_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N22
cycloneive_lcell_comb \pipeline|Mux3~1 (
// Equation(s):
// \pipeline|Mux3~1_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|Mux3~0_combout  & (\pipeline|gprc_i[0][7][14]~q )) # (!\pipeline|Mux3~0_combout  & ((\pipeline|gprc_i[0][5][14]~q ))))) # (!\pipeline|D_i[2][0]~q  & (\pipeline|Mux3~0_combout ))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|Mux3~0_combout ),
	.datac(\pipeline|gprc_i[0][7][14]~q ),
	.datad(\pipeline|gprc_i[0][5][14]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux3~1 .lut_mask = 16'hE6C4;
defparam \pipeline|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N18
cycloneive_lcell_comb \pipeline|Mux3~4 (
// Equation(s):
// \pipeline|Mux3~4_combout  = (\pipeline|D_i[2][2]~q  & ((\pipeline|Mux3~1_combout ))) # (!\pipeline|D_i[2][2]~q  & (\pipeline|Mux3~3_combout ))

	.dataa(\pipeline|Mux3~3_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[2][2]~q ),
	.datad(\pipeline|Mux3~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux3~4 .lut_mask = 16'hFA0A;
defparam \pipeline|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N30
cycloneive_lcell_comb \pipeline|gprc_i~370 (
// Equation(s):
// \pipeline|gprc_i~370_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux18~4_combout ) # ((\pipeline|gprc_i[0][1][3]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (((\pipeline|mem_access_result_i [14] & !\pipeline|gprc_i[0][1][3]~0_combout ))))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|Mux18~4_combout ),
	.datac(\pipeline|mem_access_result_i [14]),
	.datad(\pipeline|gprc_i[0][1][3]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~370_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~370 .lut_mask = 16'hAAD8;
defparam \pipeline|gprc_i~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N0
cycloneive_lcell_comb \pipeline|gprc_i~371 (
// Equation(s):
// \pipeline|gprc_i~371_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|gprc_i~370_combout  & (\pipeline|Mux3~4_combout )) # (!\pipeline|gprc_i~370_combout  & ((\pipeline|exec_result_i[1][14]~q ))))) # (!\pipeline|gprc_i[0][1][3]~0_combout  & 
// (((\pipeline|gprc_i~370_combout ))))

	.dataa(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datab(\pipeline|Mux3~4_combout ),
	.datac(\pipeline|gprc_i~370_combout ),
	.datad(\pipeline|exec_result_i[1][14]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~371_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~371 .lut_mask = 16'hDAD0;
defparam \pipeline|gprc_i~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
cycloneive_lcell_comb \pipeline|gprc_i~372 (
// Equation(s):
// \pipeline|gprc_i~372_combout  = (\pipeline|gprc_i~22_combout  & ((\pipeline|Add2~26_combout ))) # (!\pipeline|gprc_i~22_combout  & (\pipeline|gprc_i~371_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~22_combout ),
	.datac(\pipeline|gprc_i~371_combout ),
	.datad(\pipeline|Add2~26_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~372_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~372 .lut_mask = 16'hFC30;
defparam \pipeline|gprc_i~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N18
cycloneive_lcell_comb \pipeline|gprc_i[0][1][3]~1 (
// Equation(s):
// \pipeline|gprc_i[0][1][3]~1_combout  = (!\pipeline|Decoder1~5_combout  & ((!\pipeline|enable_i[2][22]~q ) # (!\pipeline|Decoder0~5_combout )))

	.dataa(gnd),
	.datab(\pipeline|Decoder0~5_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][1][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][3]~1 .lut_mask = 16'h003F;
defparam \pipeline|gprc_i[0][1][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N0
cycloneive_lcell_comb \pipeline|gprc_i[0][1][3]~2 (
// Equation(s):
// \pipeline|gprc_i[0][1][3]~2_combout  = (\pipeline|gprc_i~22_combout ) # ((!\pipeline|gprc_i[0][1][3]~1_combout  & ((\pipeline|always0~7_combout ) # (\pipeline|always0~6_combout ))))

	.dataa(\pipeline|always0~7_combout ),
	.datab(\pipeline|always0~6_combout ),
	.datac(\pipeline|gprc_i~22_combout ),
	.datad(\pipeline|gprc_i[0][1][3]~1_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][1][3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][3]~2 .lut_mask = 16'hF0FE;
defparam \pipeline|gprc_i[0][1][3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N21
dffeas \pipeline|gprc_i[0][1][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~372_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N10
cycloneive_lcell_comb \pipeline|Mux18~2 (
// Equation(s):
// \pipeline|Mux18~2_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q ) # ((\pipeline|gprc_i[0][1][14]~q )))) # (!\pipeline|S_i[2][0]~q  & (!\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][0][14]~q )))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][0][14]~q ),
	.datad(\pipeline|gprc_i[0][1][14]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux18~2 .lut_mask = 16'hBA98;
defparam \pipeline|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N14
cycloneive_lcell_comb \pipeline|Mux18~3 (
// Equation(s):
// \pipeline|Mux18~3_combout  = (\pipeline|Mux18~2_combout  & ((\pipeline|gprc_i[0][3][14]~q ) # ((!\pipeline|S_i[2][1]~q )))) # (!\pipeline|Mux18~2_combout  & (((\pipeline|S_i[2][1]~q  & \pipeline|gprc_i[0][2][14]~q ))))

	.dataa(\pipeline|Mux18~2_combout ),
	.datab(\pipeline|gprc_i[0][3][14]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][2][14]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux18~3 .lut_mask = 16'hDA8A;
defparam \pipeline|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N18
cycloneive_lcell_comb \pipeline|Mux18~0 (
// Equation(s):
// \pipeline|Mux18~0_combout  = (\pipeline|S_i[2][0]~q  & (\pipeline|S_i[2][1]~q )) # (!\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][6][14]~q )) # (!\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][4][14]~q )))))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][6][14]~q ),
	.datad(\pipeline|gprc_i[0][4][14]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux18~0 .lut_mask = 16'hD9C8;
defparam \pipeline|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N24
cycloneive_lcell_comb \pipeline|Mux18~1 (
// Equation(s):
// \pipeline|Mux18~1_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|Mux18~0_combout  & ((\pipeline|gprc_i[0][7][14]~q ))) # (!\pipeline|Mux18~0_combout  & (\pipeline|gprc_i[0][5][14]~q )))) # (!\pipeline|S_i[2][0]~q  & (((\pipeline|Mux18~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][14]~q ),
	.datab(\pipeline|gprc_i[0][7][14]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(\pipeline|Mux18~0_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux18~1 .lut_mask = 16'hCFA0;
defparam \pipeline|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N18
cycloneive_lcell_comb \pipeline|Mux18~4 (
// Equation(s):
// \pipeline|Mux18~4_combout  = (\pipeline|S_i[2][2]~q  & ((\pipeline|Mux18~1_combout ))) # (!\pipeline|S_i[2][2]~q  & (\pipeline|Mux18~3_combout ))

	.dataa(\pipeline|Mux18~3_combout ),
	.datab(gnd),
	.datac(\pipeline|S_i[2][2]~q ),
	.datad(\pipeline|Mux18~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux18~4 .lut_mask = 16'hFA0A;
defparam \pipeline|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \decode|B[2]~3 (
// Equation(s):
// \decode|B[2]~3_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\decode|B[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|B[2]~3 .lut_mask = 16'h1000;
defparam \decode|B[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N1
dffeas \pipeline|B_i[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|B[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|B_i[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|B_i[0][2] .is_wysiwyg = "true";
defparam \pipeline|B_i[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \pipeline|exec_result_i[0][10]~4 (
// Equation(s):
// \pipeline|exec_result_i[0][10]~4_combout  = (\pipeline|exec_result_i[0][9]~8_combout  & ((\pipeline|B_i[0][2]~q ))) # (!\pipeline|exec_result_i[0][9]~8_combout  & (\pipeline|enable_i[0][37]~q ))

	.dataa(\pipeline|enable_i[0][37]~q ),
	.datab(\pipeline|B_i[0][2]~q ),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][9]~8_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[0][10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[0][10]~4 .lut_mask = 16'hCCAA;
defparam \pipeline|exec_result_i[0][10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N31
dffeas \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_control_inst|Add4~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \pipeline|enable_i~34 (
// Equation(s):
// \pipeline|enable_i~34_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & !\pipeline|enable_i~8_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datac(gnd),
	.datad(\pipeline|enable_i~8_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~34_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~34 .lut_mask = 16'h0022;
defparam \pipeline|enable_i~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N31
dffeas \pipeline|enable_i[0][40] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][40] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][40] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N3
dffeas \pipeline|enable_i[1][40] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|enable_i[0][40]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[1][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[1][40] .is_wysiwyg = "true";
defparam \pipeline|enable_i[1][40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N18
cycloneive_lcell_comb \dram_control_inst|write_enable~0 (
// Equation(s):
// \dram_control_inst|write_enable~0_combout  = (!\pipeline|enable_i[1][33]~q  & ((\pipeline|enable_i[1][40]~q ) # (\pipeline|enable_i[1][34]~q )))

	.dataa(\pipeline|enable_i[1][40]~q ),
	.datab(gnd),
	.datac(\pipeline|enable_i[1][34]~q ),
	.datad(\pipeline|enable_i[1][33]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|write_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|write_enable~0 .lut_mask = 16'h00FA;
defparam \dram_control_inst|write_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w[2] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2] = (\dram_control_inst|Add4~64_combout  & (!\dram_control_inst|Add4~58_combout  & \dram_control_inst|write_enable~0_combout ))

	.dataa(\dram_control_inst|Add4~64_combout ),
	.datab(gnd),
	.datac(\dram_control_inst|Add4~58_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w[2] .lut_mask = 16'h0A00;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout  = (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0 .lut_mask = 16'h3030;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2] = (\dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q )))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2] .lut_mask = 16'h8000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N16
cycloneive_lcell_comb \dram_control_inst|Add4~56 (
// Equation(s):
// \dram_control_inst|Add4~56_combout  = (\pipeline|enable_i[1][39]~q  & (!\pipeline|enable_i[1][34]~q  & !\pipeline|enable_i[1][40]~q ))

	.dataa(\pipeline|enable_i[1][39]~q ),
	.datab(gnd),
	.datac(\pipeline|enable_i[1][34]~q ),
	.datad(\pipeline|enable_i[1][40]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~56_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~56 .lut_mask = 16'h000A;
defparam \dram_control_inst|Add4~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N30
cycloneive_lcell_comb \dram_control_inst|always0~0 (
// Equation(s):
// \dram_control_inst|always0~0_combout  = (\pipeline|enable_i[1][40]~q ) # (\pipeline|enable_i[1][34]~q )

	.dataa(\pipeline|enable_i[1][40]~q ),
	.datab(gnd),
	.datac(\pipeline|enable_i[1][34]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram_control_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|always0~0 .lut_mask = 16'hFAFA;
defparam \dram_control_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N6
cycloneive_lcell_comb \dram_control_inst|Add4~65 (
// Equation(s):
// \dram_control_inst|Add4~65_combout  = (\dram_control_inst|Add4~61_combout  & ((\dram_control_inst|Add4~56_combout ) # ((\dram_control_inst|Add4~59_combout  & \dram_control_inst|always0~0_combout )))) # (!\dram_control_inst|Add4~61_combout  & 
// (((\dram_control_inst|Add4~59_combout  & \dram_control_inst|always0~0_combout ))))

	.dataa(\dram_control_inst|Add4~61_combout ),
	.datab(\dram_control_inst|Add4~56_combout ),
	.datac(\dram_control_inst|Add4~59_combout ),
	.datad(\dram_control_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~65_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~65 .lut_mask = 16'hF888;
defparam \dram_control_inst|Add4~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout  = (!\dram_control_inst|Add4~58_combout  & ((\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Mux1~4_combout ))) # (!\pipeline|enable_i[1][33]~q  & 
// (\dram_control_inst|Add4~65_combout ))))

	.dataa(\dram_control_inst|Add4~65_combout ),
	.datab(\dram_control_inst|Mux1~4_combout ),
	.datac(\dram_control_inst|Add4~58_combout ),
	.datad(\pipeline|enable_i[1][33]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1 .lut_mask = 16'h0C0A;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \pipeline|gprc_i~98 (
// Equation(s):
// \pipeline|gprc_i~98_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][0][2]~0_combout ) # (\pipeline|Mux22~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [10] & (!\pipeline|gprc_i[0][0][2]~0_combout )))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|mem_access_result_i [10]),
	.datac(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datad(\pipeline|Mux22~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~98_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~98 .lut_mask = 16'hAEA4;
defparam \pipeline|gprc_i~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \pipeline|gprc_i~99 (
// Equation(s):
// \pipeline|gprc_i~99_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|gprc_i~98_combout  & ((\pipeline|Mux7~4_combout ))) # (!\pipeline|gprc_i~98_combout  & (\pipeline|exec_result_i[1][10]~q )))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & 
// (((\pipeline|gprc_i~98_combout ))))

	.dataa(\pipeline|exec_result_i[1][10]~q ),
	.datab(\pipeline|Mux7~4_combout ),
	.datac(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datad(\pipeline|gprc_i~98_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~99_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~99 .lut_mask = 16'hCFA0;
defparam \pipeline|gprc_i~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N8
cycloneive_lcell_comb \pipeline|Decoder1~6 (
// Equation(s):
// \pipeline|Decoder1~6_combout  = (!\pipeline|D_i[2][0]~q  & (!\pipeline|D_i[2][2]~q  & !\pipeline|D_i[2][1]~q ))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|D_i[2][2]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder1~6 .lut_mask = 16'h0101;
defparam \pipeline|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N12
cycloneive_lcell_comb \pipeline|gprc_i~26 (
// Equation(s):
// \pipeline|gprc_i~26_combout  = (\pipeline|enable_i[2][33]~q  & (\pipeline|Decoder0~6_combout )) # (!\pipeline|enable_i[2][33]~q  & (((\pipeline|enable_i[2][34]~q  & \pipeline|Decoder1~6_combout ))))

	.dataa(\pipeline|enable_i[2][33]~q ),
	.datab(\pipeline|Decoder0~6_combout ),
	.datac(\pipeline|enable_i[2][34]~q ),
	.datad(\pipeline|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~26_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~26 .lut_mask = 16'hD888;
defparam \pipeline|gprc_i~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w[2] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2] = (!\dram_control_inst|Add4~64_combout  & (!\dram_control_inst|Add4~58_combout  & \dram_control_inst|write_enable~0_combout ))

	.dataa(\dram_control_inst|Add4~64_combout ),
	.datab(gnd),
	.datac(\dram_control_inst|Add4~58_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w[2] .lut_mask = 16'h0500;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout  = (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & !\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])

	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0 .lut_mask = 16'h0303;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y45_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2] = (\dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q )))

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2] .lut_mask = 16'h8000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2] = (!\dram_control_inst|Add4~58_combout  & ((\pipeline|enable_i[1][33]~q  & ((!\dram_control_inst|Mux1~4_combout ))) # (!\pipeline|enable_i[1][33]~q  & 
// (!\dram_control_inst|Add4~65_combout ))))

	.dataa(\dram_control_inst|Add4~65_combout ),
	.datab(\dram_control_inst|Mux1~4_combout ),
	.datac(\dram_control_inst|Add4~58_combout ),
	.datad(\pipeline|enable_i[1][33]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2] .lut_mask = 16'h0305;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N10
cycloneive_lcell_comb \pipeline|Decoder0~3 (
// Equation(s):
// \pipeline|Decoder0~3_combout  = (\pipeline|S_i[2][1]~q  & (\pipeline|S_i[2][2]~q  & \pipeline|S_i[2][0]~q ))

	.dataa(\pipeline|S_i[2][1]~q ),
	.datab(gnd),
	.datac(\pipeline|S_i[2][2]~q ),
	.datad(\pipeline|S_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder0~3 .lut_mask = 16'hA000;
defparam \pipeline|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N6
cycloneive_lcell_comb \pipeline|Decoder1~3 (
// Equation(s):
// \pipeline|Decoder1~3_combout  = (\pipeline|D_i[2][0]~q  & (\pipeline|D_i[2][2]~q  & \pipeline|D_i[2][1]~q ))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|D_i[2][2]~q ),
	.datac(gnd),
	.datad(\pipeline|D_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder1~3 .lut_mask = 16'h8800;
defparam \pipeline|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N22
cycloneive_lcell_comb \pipeline|gprc_i~14 (
// Equation(s):
// \pipeline|gprc_i~14_combout  = (\pipeline|enable_i[2][33]~q  & (\pipeline|Decoder0~3_combout )) # (!\pipeline|enable_i[2][33]~q  & (((\pipeline|enable_i[2][34]~q  & \pipeline|Decoder1~3_combout ))))

	.dataa(\pipeline|Decoder0~3_combout ),
	.datab(\pipeline|enable_i[2][34]~q ),
	.datac(\pipeline|enable_i[2][33]~q ),
	.datad(\pipeline|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~14_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~14 .lut_mask = 16'hACA0;
defparam \pipeline|gprc_i~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \pipeline|WideOr1~0 (
// Equation(s):
// \pipeline|WideOr1~0_combout  = (!\pipeline|enable_i[0][36]~q  & (!\pipeline|enable_i[0][37]~q  & (!\pipeline|enable_i[0][38]~q  & !\pipeline|enable_i[0][35]~q )))

	.dataa(\pipeline|enable_i[0][36]~q ),
	.datab(\pipeline|enable_i[0][37]~q ),
	.datac(\pipeline|enable_i[0][38]~q ),
	.datad(\pipeline|enable_i[0][35]~q ),
	.cin(gnd),
	.combout(\pipeline|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|WideOr1~0 .lut_mask = 16'h0001;
defparam \pipeline|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout  = (!\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14] & \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13])

	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0 .lut_mask = 16'h5050;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y46_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2] = (\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout  & (\dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q )))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2] .lut_mask = 16'h8000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout  = (\dram_control_inst|Add4~58_combout  & ((\pipeline|enable_i[1][33]~q  & ((!\dram_control_inst|Mux1~4_combout ))) # (!\pipeline|enable_i[1][33]~q  & 
// (!\dram_control_inst|Add4~65_combout ))))

	.dataa(\dram_control_inst|Add4~65_combout ),
	.datab(\dram_control_inst|Mux1~4_combout ),
	.datac(\dram_control_inst|Add4~58_combout ),
	.datad(\pipeline|enable_i[1][33]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0 .lut_mask = 16'h3050;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneive_lcell_comb \pipeline|gprc_i~215 (
// Equation(s):
// \pipeline|gprc_i~215_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][1][3]~0_combout ) # (\pipeline|Mux27~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [5] & (!\pipeline|gprc_i[0][1][3]~0_combout )))

	.dataa(\pipeline|mem_access_result_i [5]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datad(\pipeline|Mux27~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~215_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~215 .lut_mask = 16'hCEC2;
defparam \pipeline|gprc_i~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneive_lcell_comb \pipeline|gprc_i~221 (
// Equation(s):
// \pipeline|gprc_i~221_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][3][8]~0_combout ) # (\pipeline|Mux27~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [5] & (!\pipeline|gprc_i[0][3][8]~0_combout )))

	.dataa(\pipeline|mem_access_result_i [5]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datad(\pipeline|Mux27~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~221_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~221 .lut_mask = 16'hCEC2;
defparam \pipeline|gprc_i~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \pipeline|gprc_i~203 (
// Equation(s):
// \pipeline|gprc_i~203_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][6][9]~0_combout ) # (\pipeline|Mux27~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [5] & (!\pipeline|gprc_i[0][6][9]~0_combout )))

	.dataa(\pipeline|mem_access_result_i [5]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datad(\pipeline|Mux27~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~203_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~203 .lut_mask = 16'hCEC2;
defparam \pipeline|gprc_i~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneive_lcell_comb \pipeline|gprc_i~204 (
// Equation(s):
// \pipeline|gprc_i~204_combout  = (\pipeline|gprc_i~203_combout  & (((\pipeline|Mux12~4_combout ) # (!\pipeline|gprc_i[0][6][9]~0_combout )))) # (!\pipeline|gprc_i~203_combout  & (\pipeline|exec_result_i[1][5]~q  & (\pipeline|gprc_i[0][6][9]~0_combout )))

	.dataa(\pipeline|gprc_i~203_combout ),
	.datab(\pipeline|exec_result_i[1][5]~q ),
	.datac(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datad(\pipeline|Mux12~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~204_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~204 .lut_mask = 16'hEA4A;
defparam \pipeline|gprc_i~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N9
dffeas \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram_control_inst|Add4~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \pipeline|Add1~1 (
// Equation(s):
// \pipeline|Add1~1_combout  = \pipeline|DEC_i [2] $ (\pipeline|INC_i [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipeline|DEC_i [2]),
	.datad(\pipeline|INC_i [2]),
	.cin(gnd),
	.combout(\pipeline|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Add1~1 .lut_mask = 16'h0FF0;
defparam \pipeline|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N2
cycloneive_lcell_comb \pipeline|Add2~0 (
// Equation(s):
// \pipeline|Add2~0_combout  = (\pipeline|Mux31~4_combout  & (\pipeline|Add1~1_combout  $ (VCC))) # (!\pipeline|Mux31~4_combout  & (\pipeline|Add1~1_combout  & VCC))
// \pipeline|Add2~1  = CARRY((\pipeline|Mux31~4_combout  & \pipeline|Add1~1_combout ))

	.dataa(\pipeline|Mux31~4_combout ),
	.datab(\pipeline|Add1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pipeline|Add2~0_combout ),
	.cout(\pipeline|Add2~1 ));
// synopsys translate_off
defparam \pipeline|Add2~0 .lut_mask = 16'h6688;
defparam \pipeline|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N4
cycloneive_lcell_comb \pipeline|gprc_i[0][7][6]~0 (
// Equation(s):
// \pipeline|gprc_i[0][7][6]~0_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Decoder0~3_combout ))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|always0~6_combout ))

	.dataa(gnd),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|always0~6_combout ),
	.datad(\pipeline|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][7][6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][6]~0 .lut_mask = 16'hFC30;
defparam \pipeline|gprc_i[0][7][6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N14
cycloneive_lcell_comb \pipeline|gprc_i~305 (
// Equation(s):
// \pipeline|gprc_i~305_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux31~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [1])))))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|Mux31~4_combout ),
	.datac(\pipeline|mem_access_result_i [1]),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~305_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~305 .lut_mask = 16'hEE50;
defparam \pipeline|gprc_i~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N10
cycloneive_lcell_comb \pipeline|gprc_i~296 (
// Equation(s):
// \pipeline|gprc_i~296_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|gprc_i[0][5][11]~0_combout ) # ((\pipeline|Mux31~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (!\pipeline|gprc_i[0][5][11]~0_combout  & (\pipeline|mem_access_result_i [1])))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datac(\pipeline|mem_access_result_i [1]),
	.datad(\pipeline|Mux31~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~296_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~296 .lut_mask = 16'hBA98;
defparam \pipeline|gprc_i~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \decode|B[1]~4 (
// Equation(s):
// \decode|B[1]~4_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\decode|B[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|B[1]~4 .lut_mask = 16'h0400;
defparam \decode|B[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \pipeline|B_i[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|B[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|B_i[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|B_i[0][1] .is_wysiwyg = "true";
defparam \pipeline|B_i[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N6
cycloneive_lcell_comb \pipeline|Decoder1~7 (
// Equation(s):
// \pipeline|Decoder1~7_combout  = (\pipeline|D_i[2][1]~q  & (\pipeline|D_i[2][0]~q  & !\pipeline|D_i[2][2]~q ))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(gnd),
	.datad(\pipeline|D_i[2][2]~q ),
	.cin(gnd),
	.combout(\pipeline|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Decoder1~7 .lut_mask = 16'h0088;
defparam \pipeline|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N8
cycloneive_lcell_comb \pipeline|gprc_i~30 (
// Equation(s):
// \pipeline|gprc_i~30_combout  = (\pipeline|enable_i[2][33]~q  & (((\pipeline|Decoder0~7_combout )))) # (!\pipeline|enable_i[2][33]~q  & (\pipeline|enable_i[2][34]~q  & ((\pipeline|Decoder1~7_combout ))))

	.dataa(\pipeline|enable_i[2][34]~q ),
	.datab(\pipeline|Decoder0~7_combout ),
	.datac(\pipeline|enable_i[2][33]~q ),
	.datad(\pipeline|Decoder1~7_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~30_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~30 .lut_mask = 16'hCAC0;
defparam \pipeline|gprc_i~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N6
cycloneive_lcell_comb \pipeline|gprc_i~317 (
// Equation(s):
// \pipeline|gprc_i~317_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux31~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [1])))))

	.dataa(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datab(\pipeline|Mux31~4_combout ),
	.datac(\pipeline|mem_access_result_i [1]),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~317_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~317 .lut_mask = 16'hEE50;
defparam \pipeline|gprc_i~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N16
cycloneive_lcell_comb \pipeline|gprc_i~318 (
// Equation(s):
// \pipeline|gprc_i~318_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|gprc_i~317_combout  & (\pipeline|Mux16~4_combout )) # (!\pipeline|gprc_i~317_combout  & ((\pipeline|exec_result_i[1][1]~q ))))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & 
// (((\pipeline|gprc_i~317_combout ))))

	.dataa(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datab(\pipeline|Mux16~4_combout ),
	.datac(\pipeline|exec_result_i[1][1]~q ),
	.datad(\pipeline|gprc_i~317_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~318_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~318 .lut_mask = 16'hDDA0;
defparam \pipeline|gprc_i~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \pipeline|gprc_i~319 (
// Equation(s):
// \pipeline|gprc_i~319_combout  = (\pipeline|gprc_i~30_combout  & (\pipeline|Add2~0_combout )) # (!\pipeline|gprc_i~30_combout  & ((\pipeline|gprc_i~318_combout )))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~30_combout ),
	.datac(\pipeline|Add2~0_combout ),
	.datad(\pipeline|gprc_i~318_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~319_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~319 .lut_mask = 16'hF3C0;
defparam \pipeline|gprc_i~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N26
cycloneive_lcell_comb \pipeline|gprc_i[0][3][8]~1 (
// Equation(s):
// \pipeline|gprc_i[0][3][8]~1_combout  = (!\pipeline|Decoder1~7_combout  & ((!\pipeline|enable_i[2][22]~q ) # (!\pipeline|Decoder0~7_combout )))

	.dataa(gnd),
	.datab(\pipeline|Decoder0~7_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Decoder1~7_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][3][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][8]~1 .lut_mask = 16'h003F;
defparam \pipeline|gprc_i[0][3][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \pipeline|gprc_i[0][3][8]~2 (
// Equation(s):
// \pipeline|gprc_i[0][3][8]~2_combout  = (\pipeline|gprc_i~30_combout ) # ((!\pipeline|gprc_i[0][3][8]~1_combout  & ((\pipeline|always0~6_combout ) # (\pipeline|always0~7_combout ))))

	.dataa(\pipeline|gprc_i[0][3][8]~1_combout ),
	.datab(\pipeline|gprc_i~30_combout ),
	.datac(\pipeline|always0~6_combout ),
	.datad(\pipeline|always0~7_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][3][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][8]~2 .lut_mask = 16'hDDDC;
defparam \pipeline|gprc_i[0][3][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N17
dffeas \pipeline|gprc_i[0][3][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~319_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N30
cycloneive_lcell_comb \pipeline|gprc_i~311 (
// Equation(s):
// \pipeline|gprc_i~311_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|gprc_i[0][1][3]~0_combout ) # ((\pipeline|Mux31~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (!\pipeline|gprc_i[0][1][3]~0_combout  & (\pipeline|mem_access_result_i [1])))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datac(\pipeline|mem_access_result_i [1]),
	.datad(\pipeline|Mux31~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~311_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~311 .lut_mask = 16'hBA98;
defparam \pipeline|gprc_i~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N0
cycloneive_lcell_comb \pipeline|gprc_i~312 (
// Equation(s):
// \pipeline|gprc_i~312_combout  = (\pipeline|gprc_i~311_combout  & (((\pipeline|Mux16~4_combout )) # (!\pipeline|gprc_i[0][1][3]~0_combout ))) # (!\pipeline|gprc_i~311_combout  & (\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|exec_result_i[1][1]~q ))))

	.dataa(\pipeline|gprc_i~311_combout ),
	.datab(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datac(\pipeline|Mux16~4_combout ),
	.datad(\pipeline|exec_result_i[1][1]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~312_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~312 .lut_mask = 16'hE6A2;
defparam \pipeline|gprc_i~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
cycloneive_lcell_comb \pipeline|gprc_i~313 (
// Equation(s):
// \pipeline|gprc_i~313_combout  = (\pipeline|gprc_i~22_combout  & (\pipeline|Add2~0_combout )) # (!\pipeline|gprc_i~22_combout  & ((\pipeline|gprc_i~312_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~0_combout ),
	.datac(\pipeline|gprc_i~22_combout ),
	.datad(\pipeline|gprc_i~312_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~313_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~313 .lut_mask = 16'hCFC0;
defparam \pipeline|gprc_i~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N25
dffeas \pipeline|gprc_i[0][1][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~313_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N18
cycloneive_lcell_comb \pipeline|gprc_i~314 (
// Equation(s):
// \pipeline|gprc_i~314_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux31~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [1]))))

	.dataa(\pipeline|mem_access_result_i [1]),
	.datab(\pipeline|Mux31~4_combout ),
	.datac(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~314_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~314 .lut_mask = 16'hFC0A;
defparam \pipeline|gprc_i~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N28
cycloneive_lcell_comb \pipeline|gprc_i~315 (
// Equation(s):
// \pipeline|gprc_i~315_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|gprc_i~314_combout  & (\pipeline|Mux16~4_combout )) # (!\pipeline|gprc_i~314_combout  & ((\pipeline|exec_result_i[1][1]~q ))))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & 
// (\pipeline|gprc_i~314_combout ))

	.dataa(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datab(\pipeline|gprc_i~314_combout ),
	.datac(\pipeline|Mux16~4_combout ),
	.datad(\pipeline|exec_result_i[1][1]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~315_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~315 .lut_mask = 16'hE6C4;
defparam \pipeline|gprc_i~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N30
cycloneive_lcell_comb \pipeline|gprc_i~316 (
// Equation(s):
// \pipeline|gprc_i~316_combout  = (\pipeline|gprc_i~26_combout  & (\pipeline|Add2~0_combout )) # (!\pipeline|gprc_i~26_combout  & ((\pipeline|gprc_i~315_combout )))

	.dataa(\pipeline|Add2~0_combout ),
	.datab(\pipeline|gprc_i~26_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~315_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~316_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~316 .lut_mask = 16'hBB88;
defparam \pipeline|gprc_i~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N30
cycloneive_lcell_comb \pipeline|gprc_i[0][0][2]~1 (
// Equation(s):
// \pipeline|gprc_i[0][0][2]~1_combout  = (!\pipeline|Decoder1~6_combout  & ((!\pipeline|enable_i[2][22]~q ) # (!\pipeline|Decoder0~6_combout )))

	.dataa(gnd),
	.datab(\pipeline|Decoder0~6_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][0][2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][2]~1 .lut_mask = 16'h003F;
defparam \pipeline|gprc_i[0][0][2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N12
cycloneive_lcell_comb \pipeline|gprc_i[0][0][2]~2 (
// Equation(s):
// \pipeline|gprc_i[0][0][2]~2_combout  = (\pipeline|gprc_i~26_combout ) # ((!\pipeline|gprc_i[0][0][2]~1_combout  & ((\pipeline|always0~6_combout ) # (\pipeline|always0~7_combout ))))

	.dataa(\pipeline|always0~6_combout ),
	.datab(\pipeline|gprc_i~26_combout ),
	.datac(\pipeline|always0~7_combout ),
	.datad(\pipeline|gprc_i[0][0][2]~1_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][0][2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][2]~2 .lut_mask = 16'hCCFE;
defparam \pipeline|gprc_i[0][0][2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N31
dffeas \pipeline|gprc_i[0][0][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~316_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \regnum_inst|Mux46~2 (
// Equation(s):
// \regnum_inst|Mux46~2_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][1]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][1]~q )))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][1][1]~q ),
	.datac(\pipeline|D_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux46~2 .lut_mask = 16'hE5E0;
defparam \regnum_inst|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \regnum_inst|Mux46~3 (
// Equation(s):
// \regnum_inst|Mux46~3_combout  = (\regnum_inst|Mux46~2_combout  & (((\pipeline|gprc_i[0][3][1]~q ) # (!\pipeline|D_i[0][1]~q )))) # (!\regnum_inst|Mux46~2_combout  & (\pipeline|gprc_i[0][2][1]~q  & ((\pipeline|D_i[0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][2][1]~q ),
	.datab(\pipeline|gprc_i[0][3][1]~q ),
	.datac(\regnum_inst|Mux46~2_combout ),
	.datad(\pipeline|D_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux46~3 .lut_mask = 16'hCAF0;
defparam \regnum_inst|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N22
cycloneive_lcell_comb \pipeline|gprc_i~299 (
// Equation(s):
// \pipeline|gprc_i~299_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux31~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [1])))))

	.dataa(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datab(\pipeline|Mux31~4_combout ),
	.datac(\pipeline|mem_access_result_i [1]),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~299_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~299 .lut_mask = 16'hEE50;
defparam \pipeline|gprc_i~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N8
cycloneive_lcell_comb \pipeline|gprc_i~300 (
// Equation(s):
// \pipeline|gprc_i~300_combout  = (\pipeline|gprc_i~299_combout  & ((\pipeline|Mux16~4_combout ) # ((!\pipeline|gprc_i[0][6][9]~0_combout )))) # (!\pipeline|gprc_i~299_combout  & (((\pipeline|gprc_i[0][6][9]~0_combout  & \pipeline|exec_result_i[1][1]~q ))))

	.dataa(\pipeline|gprc_i~299_combout ),
	.datab(\pipeline|Mux16~4_combout ),
	.datac(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datad(\pipeline|exec_result_i[1][1]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~300_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~300 .lut_mask = 16'hDA8A;
defparam \pipeline|gprc_i~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N0
cycloneive_lcell_comb \pipeline|gprc_i~301 (
// Equation(s):
// \pipeline|gprc_i~301_combout  = (\pipeline|gprc_i~6_combout  & (\pipeline|Add2~0_combout )) # (!\pipeline|gprc_i~6_combout  & ((\pipeline|gprc_i~300_combout )))

	.dataa(\pipeline|gprc_i~6_combout ),
	.datab(\pipeline|Add2~0_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~300_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~301_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~301 .lut_mask = 16'hDD88;
defparam \pipeline|gprc_i~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N1
dffeas \pipeline|gprc_i[0][6][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~301_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N2
cycloneive_lcell_comb \pipeline|gprc_i~302 (
// Equation(s):
// \pipeline|gprc_i~302_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|gprc_i[0][4][5]~0_combout ) # ((\pipeline|Mux31~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (!\pipeline|gprc_i[0][4][5]~0_combout  & (\pipeline|mem_access_result_i [1])))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|mem_access_result_i [1]),
	.datad(\pipeline|Mux31~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~302_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~302 .lut_mask = 16'hBA98;
defparam \pipeline|gprc_i~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N12
cycloneive_lcell_comb \pipeline|gprc_i~303 (
// Equation(s):
// \pipeline|gprc_i~303_combout  = (\pipeline|gprc_i~302_combout  & (((\pipeline|Mux16~4_combout )) # (!\pipeline|gprc_i[0][4][5]~0_combout ))) # (!\pipeline|gprc_i~302_combout  & (\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|exec_result_i[1][1]~q ))))

	.dataa(\pipeline|gprc_i~302_combout ),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|Mux16~4_combout ),
	.datad(\pipeline|exec_result_i[1][1]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~303_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~303 .lut_mask = 16'hE6A2;
defparam \pipeline|gprc_i~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N4
cycloneive_lcell_comb \pipeline|gprc_i~304 (
// Equation(s):
// \pipeline|gprc_i~304_combout  = (\pipeline|gprc_i~10_combout  & ((\pipeline|Add2~0_combout ))) # (!\pipeline|gprc_i~10_combout  & (\pipeline|gprc_i~303_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~303_combout ),
	.datac(\pipeline|Add2~0_combout ),
	.datad(\pipeline|gprc_i~10_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~304_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~304 .lut_mask = 16'hF0CC;
defparam \pipeline|gprc_i~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N5
dffeas \pipeline|gprc_i[0][4][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~304_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \regnum_inst|Mux46~0 (
// Equation(s):
// \regnum_inst|Mux46~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][1]~q ) # ((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & (((!\pipeline|D_i[0][0]~q  & \pipeline|gprc_i[0][4][1]~q ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][6][1]~q ),
	.datac(\pipeline|D_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][4][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux46~0 .lut_mask = 16'hADA8;
defparam \regnum_inst|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \regnum_inst|Mux46~1 (
// Equation(s):
// \regnum_inst|Mux46~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux46~0_combout  & (\pipeline|gprc_i[0][7][1]~q )) # (!\regnum_inst|Mux46~0_combout  & ((\pipeline|gprc_i[0][5][1]~q ))))) # (!\pipeline|D_i[0][0]~q  & (\regnum_inst|Mux46~0_combout 
// ))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\regnum_inst|Mux46~0_combout ),
	.datac(\pipeline|gprc_i[0][7][1]~q ),
	.datad(\pipeline|gprc_i[0][5][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux46~1 .lut_mask = 16'hE6C4;
defparam \regnum_inst|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \regnum_inst|Mux46~4 (
// Equation(s):
// \regnum_inst|Mux46~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux46~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux46~3_combout ))

	.dataa(\regnum_inst|Mux46~3_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[0][2]~q ),
	.datad(\regnum_inst|Mux46~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux46~4 .lut_mask = 16'hFA0A;
defparam \regnum_inst|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \pipeline|exec_result_i~21 (
// Equation(s):
// \pipeline|exec_result_i~21_combout  = (\pipeline|enable_i[0][37]~q  & (((\pipeline|B_i[0][1]~q )))) # (!\pipeline|enable_i[0][37]~q  & (\pipeline|enable_i[0][38]~q  & ((\regnum_inst|Mux46~4_combout ))))

	.dataa(\pipeline|enable_i[0][38]~q ),
	.datab(\pipeline|enable_i[0][37]~q ),
	.datac(\pipeline|B_i[0][1]~q ),
	.datad(\regnum_inst|Mux46~4_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~21_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~21 .lut_mask = 16'hE2C0;
defparam \pipeline|exec_result_i~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \regnum_inst|src_val[1]~20 (
// Equation(s):
// \regnum_inst|src_val[1]~20_combout  = (\pipeline|RC_i [0] & (\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][2]~q  $ (!\pipeline|S_i[0][0]~q ))))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[1]~20 .lut_mask = 16'h8020;
defparam \regnum_inst|src_val[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N24
cycloneive_lcell_comb \go_to_LR_inst|Mux14~2 (
// Equation(s):
// \go_to_LR_inst|Mux14~2_combout  = (\pipeline|S_i[0][0]~q  & (((\pipeline|gprc_i[0][1][1]~q ) # (\pipeline|S_i[0][1]~q )))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][1]~q  & ((!\pipeline|S_i[0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][0][1]~q ),
	.datab(\pipeline|gprc_i[0][1][1]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux14~2 .lut_mask = 16'hF0CA;
defparam \go_to_LR_inst|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N26
cycloneive_lcell_comb \go_to_LR_inst|Mux14~3 (
// Equation(s):
// \go_to_LR_inst|Mux14~3_combout  = (\go_to_LR_inst|Mux14~2_combout  & ((\pipeline|gprc_i[0][3][1]~q ) # ((!\pipeline|S_i[0][1]~q )))) # (!\go_to_LR_inst|Mux14~2_combout  & (((\pipeline|gprc_i[0][2][1]~q  & \pipeline|S_i[0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][3][1]~q ),
	.datab(\go_to_LR_inst|Mux14~2_combout ),
	.datac(\pipeline|gprc_i[0][2][1]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux14~3 .lut_mask = 16'hB8CC;
defparam \go_to_LR_inst|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \go_to_LR_inst|Mux14~0 (
// Equation(s):
// \go_to_LR_inst|Mux14~0_combout  = (\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][6][1]~q ))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][1]~q ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][4][1]~q ),
	.datad(\pipeline|gprc_i[0][6][1]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux14~0 .lut_mask = 16'hDC98;
defparam \go_to_LR_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \go_to_LR_inst|Mux14~1 (
// Equation(s):
// \go_to_LR_inst|Mux14~1_combout  = (\pipeline|S_i[0][0]~q  & ((\go_to_LR_inst|Mux14~0_combout  & (\pipeline|gprc_i[0][7][1]~q )) # (!\go_to_LR_inst|Mux14~0_combout  & ((\pipeline|gprc_i[0][5][1]~q ))))) # (!\pipeline|S_i[0][0]~q  & 
// (((\go_to_LR_inst|Mux14~0_combout ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][7][1]~q ),
	.datac(\go_to_LR_inst|Mux14~0_combout ),
	.datad(\pipeline|gprc_i[0][5][1]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux14~1 .lut_mask = 16'hDAD0;
defparam \go_to_LR_inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \go_to_LR_inst|Mux14~4 (
// Equation(s):
// \go_to_LR_inst|Mux14~4_combout  = (\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux14~1_combout ))) # (!\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux14~3_combout ))

	.dataa(\go_to_LR_inst|Mux14~3_combout ),
	.datab(\go_to_LR_inst|Mux14~1_combout ),
	.datac(gnd),
	.datad(\pipeline|S_i[0][2]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux14~4 .lut_mask = 16'hCCAA;
defparam \go_to_LR_inst|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \regnum_inst|src_val[1]~21 (
// Equation(s):
// \regnum_inst|src_val[1]~21_combout  = (\regnum_inst|src_val[1]~20_combout ) # ((!\pipeline|RC_i [0] & \go_to_LR_inst|Mux14~4_combout ))

	.dataa(gnd),
	.datab(\pipeline|RC_i [0]),
	.datac(\regnum_inst|src_val[1]~20_combout ),
	.datad(\go_to_LR_inst|Mux14~4_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[1]~21 .lut_mask = 16'hF3F0;
defparam \regnum_inst|src_val[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \pipeline|gprc_i~339 (
// Equation(s):
// \pipeline|gprc_i~339_combout  = (\pipeline|Decoder1~4_combout  & ((\pipeline|always0~7_combout  & (\pipeline|mem_access_result_i [0])) # (!\pipeline|always0~7_combout  & ((\pipeline|gprc_i[0][2][0]~q ))))) # (!\pipeline|Decoder1~4_combout  & 
// (((\pipeline|gprc_i[0][2][0]~q ))))

	.dataa(\pipeline|mem_access_result_i [0]),
	.datab(\pipeline|gprc_i[0][2][0]~q ),
	.datac(\pipeline|Decoder1~4_combout ),
	.datad(\pipeline|always0~7_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~339_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~339 .lut_mask = 16'hACCC;
defparam \pipeline|gprc_i~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneive_lcell_comb \pipeline|gprc_i~341 (
// Equation(s):
// \pipeline|gprc_i~341_combout  = (\pipeline|gprc_i[0][2][13]~1_combout  & ((\pipeline|gprc_i[0][2][0]~q ) # ((\pipeline|gprc_i~325_combout  & \pipeline|Decoder0~4_combout )))) # (!\pipeline|gprc_i[0][2][13]~1_combout  & (\pipeline|gprc_i~325_combout  & 
// ((\pipeline|Decoder0~4_combout ))))

	.dataa(\pipeline|gprc_i[0][2][13]~1_combout ),
	.datab(\pipeline|gprc_i~325_combout ),
	.datac(\pipeline|gprc_i[0][2][0]~q ),
	.datad(\pipeline|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~341_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~341 .lut_mask = 16'hECA0;
defparam \pipeline|gprc_i~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N14
cycloneive_lcell_comb \pipeline|gprc_i~347 (
// Equation(s):
// \pipeline|gprc_i~347_combout  = (\pipeline|always0~7_combout  & ((\pipeline|Decoder1~6_combout  & (\pipeline|mem_access_result_i [0])) # (!\pipeline|Decoder1~6_combout  & ((\pipeline|gprc_i[0][0][0]~q ))))) # (!\pipeline|always0~7_combout  & 
// (((\pipeline|gprc_i[0][0][0]~q ))))

	.dataa(\pipeline|mem_access_result_i [0]),
	.datab(\pipeline|gprc_i[0][0][0]~q ),
	.datac(\pipeline|always0~7_combout ),
	.datad(\pipeline|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~347_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~347 .lut_mask = 16'hACCC;
defparam \pipeline|gprc_i~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N6
cycloneive_lcell_comb \pipeline|gprc_i~349 (
// Equation(s):
// \pipeline|gprc_i~349_combout  = (\pipeline|gprc_i[0][0][2]~1_combout  & ((\pipeline|gprc_i[0][0][0]~q ) # ((\pipeline|Decoder0~6_combout  & \pipeline|gprc_i~325_combout )))) # (!\pipeline|gprc_i[0][0][2]~1_combout  & (\pipeline|Decoder0~6_combout  & 
// ((\pipeline|gprc_i~325_combout ))))

	.dataa(\pipeline|gprc_i[0][0][2]~1_combout ),
	.datab(\pipeline|Decoder0~6_combout ),
	.datac(\pipeline|gprc_i[0][0][0]~q ),
	.datad(\pipeline|gprc_i~325_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~349_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~349 .lut_mask = 16'hECA0;
defparam \pipeline|gprc_i~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \pipeline|Mux1~2 (
// Equation(s):
// \pipeline|Mux1~2_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|gprc_i[0][1][0]~q ) # ((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & (((!\pipeline|S_i[2][1]~q  & \pipeline|gprc_i[0][0][0]~q ))))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][1][0]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][0][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux1~2 .lut_mask = 16'hADA8;
defparam \pipeline|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \pipeline|Mux1~3 (
// Equation(s):
// \pipeline|Mux1~3_combout  = (\pipeline|S_i[2][1]~q  & ((\pipeline|Mux1~2_combout  & (\pipeline|gprc_i[0][3][0]~q )) # (!\pipeline|Mux1~2_combout  & ((\pipeline|gprc_i[0][2][0]~q ))))) # (!\pipeline|S_i[2][1]~q  & (((\pipeline|Mux1~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][0]~q ),
	.datab(\pipeline|gprc_i[0][2][0]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|Mux1~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux1~3 .lut_mask = 16'hAFC0;
defparam \pipeline|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneive_lcell_comb \pipeline|gprc_i~324 (
// Equation(s):
// \pipeline|gprc_i~324_combout  = (!\pipeline|Decoder1~0_combout  & (\pipeline|gprc_i[0][5][0]~q  & ((!\pipeline|Decoder0~0_combout ) # (!\pipeline|enable_i[2][22]~q ))))

	.dataa(\pipeline|Decoder1~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Decoder0~0_combout ),
	.datad(\pipeline|gprc_i[0][5][0]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~324_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~324 .lut_mask = 16'h1500;
defparam \pipeline|gprc_i~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneive_lcell_comb \pipeline|gprc_i~323 (
// Equation(s):
// \pipeline|gprc_i~323_combout  = (\pipeline|Decoder1~0_combout  & ((\pipeline|gprc_i~321_combout ) # ((!\pipeline|Decoder0~0_combout  & \pipeline|gprc_i~322_combout ))))

	.dataa(\pipeline|Decoder0~0_combout ),
	.datab(\pipeline|Decoder1~0_combout ),
	.datac(\pipeline|gprc_i~322_combout ),
	.datad(\pipeline|gprc_i~321_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~323_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~323 .lut_mask = 16'hCC40;
defparam \pipeline|gprc_i~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneive_lcell_comb \pipeline|gprc_i~326 (
// Equation(s):
// \pipeline|gprc_i~326_combout  = (\pipeline|gprc_i~324_combout ) # ((\pipeline|gprc_i~323_combout ) # ((\pipeline|gprc_i~325_combout  & \pipeline|Decoder0~0_combout )))

	.dataa(\pipeline|gprc_i~324_combout ),
	.datab(\pipeline|gprc_i~325_combout ),
	.datac(\pipeline|Decoder0~0_combout ),
	.datad(\pipeline|gprc_i~323_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~326_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~326 .lut_mask = 16'hFFEA;
defparam \pipeline|gprc_i~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneive_lcell_comb \pipeline|gprc_i~320 (
// Equation(s):
// \pipeline|gprc_i~320_combout  = (\pipeline|Decoder1~0_combout  & ((\pipeline|always0~7_combout  & (\pipeline|mem_access_result_i [0])) # (!\pipeline|always0~7_combout  & ((\pipeline|gprc_i[0][5][0]~q ))))) # (!\pipeline|Decoder1~0_combout  & 
// (((\pipeline|gprc_i[0][5][0]~q ))))

	.dataa(\pipeline|Decoder1~0_combout ),
	.datab(\pipeline|always0~7_combout ),
	.datac(\pipeline|mem_access_result_i [0]),
	.datad(\pipeline|gprc_i[0][5][0]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~320_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~320 .lut_mask = 16'hF780;
defparam \pipeline|gprc_i~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneive_lcell_comb \pipeline|gprc_i[0][5][0]~0 (
// Equation(s):
// \pipeline|gprc_i[0][5][0]~0_combout  = (\pipeline|always0~6_combout  & (\pipeline|gprc_i~326_combout )) # (!\pipeline|always0~6_combout  & ((\pipeline|gprc_i~320_combout )))

	.dataa(\pipeline|always0~6_combout ),
	.datab(\pipeline|gprc_i~326_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~320_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][0]~0 .lut_mask = 16'hDD88;
defparam \pipeline|gprc_i[0][5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N14
cycloneive_lcell_comb \pipeline|Mux1~4 (
// Equation(s):
// \pipeline|Mux1~4_combout  = (\pipeline|S_i[2][2]~q  & ((\pipeline|Mux1~1_combout ))) # (!\pipeline|S_i[2][2]~q  & (\pipeline|Mux1~3_combout ))

	.dataa(\pipeline|Mux1~3_combout ),
	.datab(gnd),
	.datac(\pipeline|S_i[2][2]~q ),
	.datad(\pipeline|Mux1~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux1~4 .lut_mask = 16'hFA0A;
defparam \pipeline|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N1
dffeas \pipeline|gprc_i[0][5][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i[0][5][0]~0_combout ),
	.asdata(\pipeline|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|gprc_i~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N28
cycloneive_lcell_comb \pipeline|gprc_i~337 (
// Equation(s):
// \pipeline|gprc_i~337_combout  = (\pipeline|gprc_i[0][7][0]~q  & (!\pipeline|Decoder1~3_combout  & ((!\pipeline|enable_i[2][22]~q ) # (!\pipeline|Decoder0~3_combout ))))

	.dataa(\pipeline|Decoder0~3_combout ),
	.datab(\pipeline|gprc_i[0][7][0]~q ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~337_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~337 .lut_mask = 16'h004C;
defparam \pipeline|gprc_i~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N26
cycloneive_lcell_comb \pipeline|gprc_i~336 (
// Equation(s):
// \pipeline|gprc_i~336_combout  = (\pipeline|Decoder1~3_combout  & ((\pipeline|gprc_i~321_combout ) # ((!\pipeline|Decoder0~3_combout  & \pipeline|gprc_i~322_combout ))))

	.dataa(\pipeline|Decoder0~3_combout ),
	.datab(\pipeline|gprc_i~322_combout ),
	.datac(\pipeline|gprc_i~321_combout ),
	.datad(\pipeline|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~336_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~336 .lut_mask = 16'hF400;
defparam \pipeline|gprc_i~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N30
cycloneive_lcell_comb \pipeline|gprc_i~338 (
// Equation(s):
// \pipeline|gprc_i~338_combout  = (\pipeline|gprc_i~337_combout ) # ((\pipeline|gprc_i~336_combout ) # ((\pipeline|gprc_i~325_combout  & \pipeline|Decoder0~3_combout )))

	.dataa(\pipeline|gprc_i~325_combout ),
	.datab(\pipeline|gprc_i~337_combout ),
	.datac(\pipeline|gprc_i~336_combout ),
	.datad(\pipeline|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~338_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~338 .lut_mask = 16'hFEFC;
defparam \pipeline|gprc_i~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N24
cycloneive_lcell_comb \pipeline|gprc_i~335 (
// Equation(s):
// \pipeline|gprc_i~335_combout  = (\pipeline|always0~7_combout  & ((\pipeline|Decoder1~3_combout  & (\pipeline|mem_access_result_i [0])) # (!\pipeline|Decoder1~3_combout  & ((\pipeline|gprc_i[0][7][0]~q ))))) # (!\pipeline|always0~7_combout  & 
// (((\pipeline|gprc_i[0][7][0]~q ))))

	.dataa(\pipeline|mem_access_result_i [0]),
	.datab(\pipeline|gprc_i[0][7][0]~q ),
	.datac(\pipeline|always0~7_combout ),
	.datad(\pipeline|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~335_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~335 .lut_mask = 16'hACCC;
defparam \pipeline|gprc_i~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N16
cycloneive_lcell_comb \pipeline|gprc_i[0][7][0]~0 (
// Equation(s):
// \pipeline|gprc_i[0][7][0]~0_combout  = (\pipeline|always0~6_combout  & (\pipeline|gprc_i~338_combout )) # (!\pipeline|always0~6_combout  & ((\pipeline|gprc_i~335_combout )))

	.dataa(\pipeline|gprc_i~338_combout ),
	.datab(\pipeline|always0~6_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~335_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][0]~0 .lut_mask = 16'hBB88;
defparam \pipeline|gprc_i[0][7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N17
dffeas \pipeline|gprc_i[0][7][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i[0][7][0]~0_combout ),
	.asdata(\pipeline|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|gprc_i~14_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N20
cycloneive_lcell_comb \pipeline|gprc_i~329 (
// Equation(s):
// \pipeline|gprc_i~329_combout  = (\pipeline|S_i[2][1]~q  & (!\pipeline|S_i[2][0]~q  & (\pipeline|S_i[2][2]~q  & \pipeline|gprc_i~325_combout )))

	.dataa(\pipeline|S_i[2][1]~q ),
	.datab(\pipeline|S_i[2][0]~q ),
	.datac(\pipeline|S_i[2][2]~q ),
	.datad(\pipeline|gprc_i~325_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~329_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~329 .lut_mask = 16'h2000;
defparam \pipeline|gprc_i~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N18
cycloneive_lcell_comb \pipeline|gprc_i~328 (
// Equation(s):
// \pipeline|gprc_i~328_combout  = (\pipeline|Decoder1~1_combout  & ((\pipeline|gprc_i~321_combout ) # ((!\pipeline|Decoder0~1_combout  & \pipeline|gprc_i~322_combout ))))

	.dataa(\pipeline|gprc_i~321_combout ),
	.datab(\pipeline|Decoder1~1_combout ),
	.datac(\pipeline|Decoder0~1_combout ),
	.datad(\pipeline|gprc_i~322_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~328_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~328 .lut_mask = 16'h8C88;
defparam \pipeline|gprc_i~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N14
cycloneive_lcell_comb \pipeline|gprc_i~330 (
// Equation(s):
// \pipeline|gprc_i~330_combout  = (\pipeline|gprc_i~329_combout ) # ((\pipeline|gprc_i~328_combout ) # ((\pipeline|gprc_i[0][6][9]~1_combout  & \pipeline|gprc_i[0][6][0]~q )))

	.dataa(\pipeline|gprc_i[0][6][9]~1_combout ),
	.datab(\pipeline|gprc_i~329_combout ),
	.datac(\pipeline|gprc_i[0][6][0]~q ),
	.datad(\pipeline|gprc_i~328_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~330_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~330 .lut_mask = 16'hFFEC;
defparam \pipeline|gprc_i~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \pipeline|gprc_i~327 (
// Equation(s):
// \pipeline|gprc_i~327_combout  = (\pipeline|Decoder1~1_combout  & ((\pipeline|always0~7_combout  & (\pipeline|mem_access_result_i [0])) # (!\pipeline|always0~7_combout  & ((\pipeline|gprc_i[0][6][0]~q ))))) # (!\pipeline|Decoder1~1_combout  & 
// (((\pipeline|gprc_i[0][6][0]~q ))))

	.dataa(\pipeline|mem_access_result_i [0]),
	.datab(\pipeline|gprc_i[0][6][0]~q ),
	.datac(\pipeline|Decoder1~1_combout ),
	.datad(\pipeline|always0~7_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~327_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~327 .lut_mask = 16'hACCC;
defparam \pipeline|gprc_i~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneive_lcell_comb \pipeline|gprc_i[0][6][0]~0 (
// Equation(s):
// \pipeline|gprc_i[0][6][0]~0_combout  = (\pipeline|always0~6_combout  & (\pipeline|gprc_i~330_combout )) # (!\pipeline|always0~6_combout  & ((\pipeline|gprc_i~327_combout )))

	.dataa(\pipeline|gprc_i~330_combout ),
	.datab(\pipeline|always0~6_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~327_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][6][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][0]~0 .lut_mask = 16'hBB88;
defparam \pipeline|gprc_i[0][6][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N17
dffeas \pipeline|gprc_i[0][6][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i[0][6][0]~0_combout ),
	.asdata(\pipeline|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|gprc_i~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N26
cycloneive_lcell_comb \pipeline|gprc_i~333 (
// Equation(s):
// \pipeline|gprc_i~333_combout  = (\pipeline|gprc_i[0][4][0]~q  & ((\pipeline|gprc_i[0][4][5]~1_combout ) # ((\pipeline|gprc_i~325_combout  & \pipeline|Decoder0~2_combout )))) # (!\pipeline|gprc_i[0][4][0]~q  & (\pipeline|gprc_i~325_combout  & 
// ((\pipeline|Decoder0~2_combout ))))

	.dataa(\pipeline|gprc_i[0][4][0]~q ),
	.datab(\pipeline|gprc_i~325_combout ),
	.datac(\pipeline|gprc_i[0][4][5]~1_combout ),
	.datad(\pipeline|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~333_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~333 .lut_mask = 16'hECA0;
defparam \pipeline|gprc_i~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N8
cycloneive_lcell_comb \pipeline|gprc_i~332 (
// Equation(s):
// \pipeline|gprc_i~332_combout  = (\pipeline|Decoder1~2_combout  & ((\pipeline|gprc_i~321_combout ) # ((\pipeline|gprc_i~322_combout  & !\pipeline|Decoder0~2_combout ))))

	.dataa(\pipeline|gprc_i~322_combout ),
	.datab(\pipeline|Decoder1~2_combout ),
	.datac(\pipeline|gprc_i~321_combout ),
	.datad(\pipeline|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~332_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~332 .lut_mask = 16'hC0C8;
defparam \pipeline|gprc_i~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N4
cycloneive_lcell_comb \pipeline|gprc_i~334 (
// Equation(s):
// \pipeline|gprc_i~334_combout  = (\pipeline|gprc_i~333_combout ) # (\pipeline|gprc_i~332_combout )

	.dataa(\pipeline|gprc_i~333_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~332_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~334_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~334 .lut_mask = 16'hFAFA;
defparam \pipeline|gprc_i~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \pipeline|gprc_i~331 (
// Equation(s):
// \pipeline|gprc_i~331_combout  = (\pipeline|always0~7_combout  & ((\pipeline|Decoder1~2_combout  & (\pipeline|mem_access_result_i [0])) # (!\pipeline|Decoder1~2_combout  & ((\pipeline|gprc_i[0][4][0]~q ))))) # (!\pipeline|always0~7_combout  & 
// (((\pipeline|gprc_i[0][4][0]~q ))))

	.dataa(\pipeline|mem_access_result_i [0]),
	.datab(\pipeline|always0~7_combout ),
	.datac(\pipeline|Decoder1~2_combout ),
	.datad(\pipeline|gprc_i[0][4][0]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~331_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~331 .lut_mask = 16'hBF80;
defparam \pipeline|gprc_i~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N0
cycloneive_lcell_comb \pipeline|gprc_i[0][4][0]~0 (
// Equation(s):
// \pipeline|gprc_i[0][4][0]~0_combout  = (\pipeline|always0~6_combout  & (\pipeline|gprc_i~334_combout )) # (!\pipeline|always0~6_combout  & ((\pipeline|gprc_i~331_combout )))

	.dataa(\pipeline|gprc_i~334_combout ),
	.datab(\pipeline|gprc_i~331_combout ),
	.datac(gnd),
	.datad(\pipeline|always0~6_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][0]~0 .lut_mask = 16'hAACC;
defparam \pipeline|gprc_i[0][4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N1
dffeas \pipeline|gprc_i[0][4][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i[0][4][0]~0_combout ),
	.asdata(\pipeline|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|gprc_i~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \pipeline|Mux1~0 (
// Equation(s):
// \pipeline|Mux1~0_combout  = (\pipeline|S_i[2][0]~q  & (((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][6][0]~q )) # (!\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][4][0]~q )))))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][6][0]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][4][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux1~0 .lut_mask = 16'hE5E0;
defparam \pipeline|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \pipeline|Mux1~1 (
// Equation(s):
// \pipeline|Mux1~1_combout  = (\pipeline|Mux1~0_combout  & (((\pipeline|gprc_i[0][7][0]~q ) # (!\pipeline|S_i[2][0]~q )))) # (!\pipeline|Mux1~0_combout  & (\pipeline|gprc_i[0][5][0]~q  & ((\pipeline|S_i[2][0]~q ))))

	.dataa(\pipeline|gprc_i[0][5][0]~q ),
	.datab(\pipeline|gprc_i[0][7][0]~q ),
	.datac(\pipeline|Mux1~0_combout ),
	.datad(\pipeline|S_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux1~1 .lut_mask = 16'hCAF0;
defparam \pipeline|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N20
cycloneive_lcell_comb \pipeline|gprc_i~322 (
// Equation(s):
// \pipeline|gprc_i~322_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|S_i[2][2]~q  & ((\pipeline|Mux1~1_combout ))) # (!\pipeline|S_i[2][2]~q  & (\pipeline|Mux1~3_combout ))))

	.dataa(\pipeline|Mux1~3_combout ),
	.datab(\pipeline|S_i[2][2]~q ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux1~1_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~322_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~322 .lut_mask = 16'hE020;
defparam \pipeline|gprc_i~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N28
cycloneive_lcell_comb \pipeline|gprc_i~348 (
// Equation(s):
// \pipeline|gprc_i~348_combout  = (\pipeline|Decoder1~6_combout  & ((\pipeline|gprc_i~321_combout ) # ((\pipeline|gprc_i~322_combout  & !\pipeline|Decoder0~6_combout ))))

	.dataa(\pipeline|gprc_i~322_combout ),
	.datab(\pipeline|Decoder0~6_combout ),
	.datac(\pipeline|gprc_i~321_combout ),
	.datad(\pipeline|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~348_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~348 .lut_mask = 16'hF200;
defparam \pipeline|gprc_i~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N6
cycloneive_lcell_comb \pipeline|gprc_i~350 (
// Equation(s):
// \pipeline|gprc_i~350_combout  = (\pipeline|gprc_i~349_combout ) # (\pipeline|gprc_i~348_combout )

	.dataa(\pipeline|gprc_i~349_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~348_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~350_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~350 .lut_mask = 16'hFAFA;
defparam \pipeline|gprc_i~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N0
cycloneive_lcell_comb \pipeline|gprc_i[0][0][0]~0 (
// Equation(s):
// \pipeline|gprc_i[0][0][0]~0_combout  = (\pipeline|always0~6_combout  & ((\pipeline|gprc_i~350_combout ))) # (!\pipeline|always0~6_combout  & (\pipeline|gprc_i~347_combout ))

	.dataa(\pipeline|always0~6_combout ),
	.datab(\pipeline|gprc_i~347_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~350_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][0]~0 .lut_mask = 16'hEE44;
defparam \pipeline|gprc_i[0][0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N1
dffeas \pipeline|gprc_i[0][0][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i[0][0][0]~0_combout ),
	.asdata(\pipeline|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|gprc_i~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \go_to_LR_inst|Mux15~2 (
// Equation(s):
// \go_to_LR_inst|Mux15~2_combout  = (\pipeline|S_i[0][0]~q  & (((\pipeline|S_i[0][1]~q ) # (\pipeline|gprc_i[0][1][0]~q )))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][0]~q  & (!\pipeline|S_i[0][1]~q )))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][0][0]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][1][0]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux15~2 .lut_mask = 16'hAEA4;
defparam \go_to_LR_inst|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \go_to_LR_inst|Mux15~3 (
// Equation(s):
// \go_to_LR_inst|Mux15~3_combout  = (\go_to_LR_inst|Mux15~2_combout  & ((\pipeline|gprc_i[0][3][0]~q ) # ((!\pipeline|S_i[0][1]~q )))) # (!\go_to_LR_inst|Mux15~2_combout  & (((\pipeline|S_i[0][1]~q  & \pipeline|gprc_i[0][2][0]~q ))))

	.dataa(\go_to_LR_inst|Mux15~2_combout ),
	.datab(\pipeline|gprc_i[0][3][0]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][2][0]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux15~3 .lut_mask = 16'hDA8A;
defparam \go_to_LR_inst|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \go_to_LR_inst|Mux15~0 (
// Equation(s):
// \go_to_LR_inst|Mux15~0_combout  = (\pipeline|S_i[0][0]~q  & (((\pipeline|S_i[0][1]~q )))) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][6][0]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][4][0]~q )))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][6][0]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][4][0]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux15~0 .lut_mask = 16'hE5E0;
defparam \go_to_LR_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \go_to_LR_inst|Mux15~1 (
// Equation(s):
// \go_to_LR_inst|Mux15~1_combout  = (\pipeline|S_i[0][0]~q  & ((\go_to_LR_inst|Mux15~0_combout  & (\pipeline|gprc_i[0][7][0]~q )) # (!\go_to_LR_inst|Mux15~0_combout  & ((\pipeline|gprc_i[0][5][0]~q ))))) # (!\pipeline|S_i[0][0]~q  & 
// (((\go_to_LR_inst|Mux15~0_combout ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][7][0]~q ),
	.datac(\pipeline|gprc_i[0][5][0]~q ),
	.datad(\go_to_LR_inst|Mux15~0_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux15~1 .lut_mask = 16'hDDA0;
defparam \go_to_LR_inst|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \regnum_inst|src_val[0]~23 (
// Equation(s):
// \regnum_inst|src_val[0]~23_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux15~1_combout ))) # (!\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux15~3_combout ))))

	.dataa(\go_to_LR_inst|Mux15~3_combout ),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\pipeline|RC_i [0]),
	.datad(\go_to_LR_inst|Mux15~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[0]~23 .lut_mask = 16'h0E02;
defparam \regnum_inst|src_val[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \regnum_inst|src_val[0]~22 (
// Equation(s):
// \regnum_inst|src_val[0]~22_combout  = (\pipeline|RC_i [0] & (\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][2]~q  $ (!\pipeline|S_i[0][1]~q ))))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[0]~22 .lut_mask = 16'h8200;
defparam \regnum_inst|src_val[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \regnum_inst|src_val[0]~24 (
// Equation(s):
// \regnum_inst|src_val[0]~24_combout  = (\regnum_inst|src_val[0]~23_combout ) # (\regnum_inst|src_val[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regnum_inst|src_val[0]~23_combout ),
	.datad(\regnum_inst|src_val[0]~22_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[0]~24 .lut_mask = 16'hFFF0;
defparam \regnum_inst|src_val[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \alu_inst|sub_op|result[0]~0 (
// Equation(s):
// \alu_inst|sub_op|result[0]~0_combout  = (\regnum_inst|Mux47~4_combout  & ((GND) # (!\regnum_inst|src_val[0]~24_combout ))) # (!\regnum_inst|Mux47~4_combout  & (\regnum_inst|src_val[0]~24_combout  $ (GND)))
// \alu_inst|sub_op|result[0]~1  = CARRY((\regnum_inst|Mux47~4_combout ) # (!\regnum_inst|src_val[0]~24_combout ))

	.dataa(\regnum_inst|Mux47~4_combout ),
	.datab(\regnum_inst|src_val[0]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_inst|sub_op|result[0]~0_combout ),
	.cout(\alu_inst|sub_op|result[0]~1 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[0]~0 .lut_mask = 16'h66BB;
defparam \alu_inst|sub_op|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \decode|B[7]~6 (
// Equation(s):
// \decode|B[7]~6_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\decode|B[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|B[7]~6 .lut_mask = 16'h0400;
defparam \decode|B[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \pipeline|B_i[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|B[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|B_i[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|B_i[0][7] .is_wysiwyg = "true";
defparam \pipeline|B_i[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \pipeline|exec_result_i[0][15]~7 (
// Equation(s):
// \pipeline|exec_result_i[0][15]~7_combout  = (\pipeline|exec_result_i[0][9]~8_combout  & (\pipeline|B_i[0][7]~q )) # (!\pipeline|exec_result_i[0][9]~8_combout  & ((\pipeline|enable_i[0][37]~q )))

	.dataa(\pipeline|B_i[0][7]~q ),
	.datab(\pipeline|enable_i[0][37]~q ),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][9]~8_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[0][15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[0][15]~7 .lut_mask = 16'hAACC;
defparam \pipeline|exec_result_i[0][15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N15
dffeas \pipeline|exec_result_i[0][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[0][15]~7_combout ),
	.asdata(\alu_inst|result[15]~212_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|WideOr1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][15] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N27
dffeas \pipeline|exec_result_i[1][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][15] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
cycloneive_lcell_comb \pipeline|gprc_i~391 (
// Equation(s):
// \pipeline|gprc_i~391_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux0~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [15]))))

	.dataa(\pipeline|mem_access_result_i [15]),
	.datab(\pipeline|Mux0~4_combout ),
	.datac(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~391_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~391 .lut_mask = 16'hFC0A;
defparam \pipeline|gprc_i~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N22
cycloneive_lcell_comb \pipeline|gprc_i~382 (
// Equation(s):
// \pipeline|gprc_i~382_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|Mux0~4_combout ) # (\pipeline|gprc_i[0][1][3]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [15] & ((!\pipeline|gprc_i[0][1][3]~0_combout ))))

	.dataa(\pipeline|mem_access_result_i [15]),
	.datab(\pipeline|Mux0~4_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|gprc_i[0][1][3]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~382_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~382 .lut_mask = 16'hF0CA;
defparam \pipeline|gprc_i~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N2
cycloneive_lcell_comb \pipeline|gprc_i~383 (
// Equation(s):
// \pipeline|gprc_i~383_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|gprc_i~382_combout  & ((\pipeline|Mux2~4_combout ))) # (!\pipeline|gprc_i~382_combout  & (\pipeline|exec_result_i[1][15]~q )))) # (!\pipeline|gprc_i[0][1][3]~0_combout  & 
// (((\pipeline|gprc_i~382_combout ))))

	.dataa(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datab(\pipeline|exec_result_i[1][15]~q ),
	.datac(\pipeline|gprc_i~382_combout ),
	.datad(\pipeline|Mux2~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~383_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~383 .lut_mask = 16'hF858;
defparam \pipeline|gprc_i~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
cycloneive_lcell_comb \pipeline|gprc_i~384 (
// Equation(s):
// \pipeline|gprc_i~384_combout  = (\pipeline|gprc_i~22_combout  & (\pipeline|Add2~28_combout )) # (!\pipeline|gprc_i~22_combout  & ((\pipeline|gprc_i~383_combout )))

	.dataa(\pipeline|Add2~28_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~22_combout ),
	.datad(\pipeline|gprc_i~383_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~384_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~384 .lut_mask = 16'hAFA0;
defparam \pipeline|gprc_i~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N27
dffeas \pipeline|gprc_i[0][1][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~384_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N6
cycloneive_lcell_comb \pipeline|gprc_i~385 (
// Equation(s):
// \pipeline|gprc_i~385_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux0~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [15]))))

	.dataa(\pipeline|mem_access_result_i [15]),
	.datab(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datac(\pipeline|Mux0~4_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~385_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~385 .lut_mask = 16'hFC22;
defparam \pipeline|gprc_i~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N24
cycloneive_lcell_comb \pipeline|gprc_i~386 (
// Equation(s):
// \pipeline|gprc_i~386_combout  = (\pipeline|gprc_i~385_combout  & (((\pipeline|Mux2~4_combout ) # (!\pipeline|gprc_i[0][0][2]~0_combout )))) # (!\pipeline|gprc_i~385_combout  & (\pipeline|exec_result_i[1][15]~q  & (\pipeline|gprc_i[0][0][2]~0_combout )))

	.dataa(\pipeline|gprc_i~385_combout ),
	.datab(\pipeline|exec_result_i[1][15]~q ),
	.datac(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datad(\pipeline|Mux2~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~386_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~386 .lut_mask = 16'hEA4A;
defparam \pipeline|gprc_i~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N18
cycloneive_lcell_comb \pipeline|gprc_i~387 (
// Equation(s):
// \pipeline|gprc_i~387_combout  = (\pipeline|gprc_i~26_combout  & (\pipeline|Add2~28_combout )) # (!\pipeline|gprc_i~26_combout  & ((\pipeline|gprc_i~386_combout )))

	.dataa(\pipeline|Add2~28_combout ),
	.datab(\pipeline|gprc_i~26_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~386_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~387_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~387 .lut_mask = 16'hBB88;
defparam \pipeline|gprc_i~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N19
dffeas \pipeline|gprc_i[0][0][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~387_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N18
cycloneive_lcell_comb \pipeline|Mux2~2 (
// Equation(s):
// \pipeline|Mux2~2_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][1][15]~q ) # ((\pipeline|D_i[2][1]~q )))) # (!\pipeline|D_i[2][0]~q  & (((\pipeline|gprc_i[0][0][15]~q  & !\pipeline|D_i[2][1]~q ))))

	.dataa(\pipeline|gprc_i[0][1][15]~q ),
	.datab(\pipeline|gprc_i[0][0][15]~q ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|D_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux2~2 .lut_mask = 16'hF0AC;
defparam \pipeline|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N20
cycloneive_lcell_comb \pipeline|Mux2~3 (
// Equation(s):
// \pipeline|Mux2~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux2~2_combout  & ((\pipeline|gprc_i[0][3][15]~q ))) # (!\pipeline|Mux2~2_combout  & (\pipeline|gprc_i[0][2][15]~q )))) # (!\pipeline|D_i[2][1]~q  & (((\pipeline|Mux2~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][15]~q ),
	.datab(\pipeline|gprc_i[0][3][15]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|Mux2~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux2~3 .lut_mask = 16'hCFA0;
defparam \pipeline|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N8
cycloneive_lcell_comb \pipeline|gprc_i~400 (
// Equation(s):
// \pipeline|gprc_i~400_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux0~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [15])))))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|Mux0~4_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [15]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~400_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~400 .lut_mask = 16'hE5E0;
defparam \pipeline|gprc_i~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N26
cycloneive_lcell_comb \pipeline|gprc_i~401 (
// Equation(s):
// \pipeline|gprc_i~401_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|gprc_i~400_combout  & ((\pipeline|Mux2~4_combout ))) # (!\pipeline|gprc_i~400_combout  & (\pipeline|exec_result_i[1][15]~q )))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & 
// (\pipeline|gprc_i~400_combout ))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|gprc_i~400_combout ),
	.datac(\pipeline|exec_result_i[1][15]~q ),
	.datad(\pipeline|Mux2~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~401_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~401 .lut_mask = 16'hEC64;
defparam \pipeline|gprc_i~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N30
cycloneive_lcell_comb \pipeline|gprc_i~402 (
// Equation(s):
// \pipeline|gprc_i~402_combout  = (\pipeline|gprc_i~14_combout  & ((\pipeline|Add2~28_combout ))) # (!\pipeline|gprc_i~14_combout  & (\pipeline|gprc_i~401_combout ))

	.dataa(\pipeline|gprc_i~401_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~14_combout ),
	.datad(\pipeline|Add2~28_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~402_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~402 .lut_mask = 16'hFA0A;
defparam \pipeline|gprc_i~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N8
cycloneive_lcell_comb \pipeline|gprc_i[0][7][6]~1 (
// Equation(s):
// \pipeline|gprc_i[0][7][6]~1_combout  = (!\pipeline|Decoder1~3_combout  & ((!\pipeline|Decoder0~3_combout ) # (!\pipeline|enable_i[2][22]~q )))

	.dataa(gnd),
	.datab(\pipeline|Decoder1~3_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][7][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][6]~1 .lut_mask = 16'h0333;
defparam \pipeline|gprc_i[0][7][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N10
cycloneive_lcell_comb \pipeline|gprc_i[0][7][6]~2 (
// Equation(s):
// \pipeline|gprc_i[0][7][6]~2_combout  = (\pipeline|gprc_i~14_combout ) # ((!\pipeline|gprc_i[0][7][6]~1_combout  & ((\pipeline|always0~7_combout ) # (\pipeline|always0~6_combout ))))

	.dataa(\pipeline|gprc_i[0][7][6]~1_combout ),
	.datab(\pipeline|gprc_i~14_combout ),
	.datac(\pipeline|always0~7_combout ),
	.datad(\pipeline|always0~6_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][7][6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][6]~2 .lut_mask = 16'hDDDC;
defparam \pipeline|gprc_i[0][7][6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N31
dffeas \pipeline|gprc_i[0][7][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~402_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N18
cycloneive_lcell_comb \pipeline|gprc_i~394 (
// Equation(s):
// \pipeline|gprc_i~394_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|Mux0~4_combout ) # (\pipeline|gprc_i[0][6][9]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [15] & ((!\pipeline|gprc_i[0][6][9]~0_combout ))))

	.dataa(\pipeline|mem_access_result_i [15]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Mux0~4_combout ),
	.datad(\pipeline|gprc_i[0][6][9]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~394_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~394 .lut_mask = 16'hCCE2;
defparam \pipeline|gprc_i~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N14
cycloneive_lcell_comb \pipeline|gprc_i~395 (
// Equation(s):
// \pipeline|gprc_i~395_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|gprc_i~394_combout  & ((\pipeline|Mux2~4_combout ))) # (!\pipeline|gprc_i~394_combout  & (\pipeline|exec_result_i[1][15]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & 
// (((\pipeline|gprc_i~394_combout ))))

	.dataa(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datab(\pipeline|exec_result_i[1][15]~q ),
	.datac(\pipeline|gprc_i~394_combout ),
	.datad(\pipeline|Mux2~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~395_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~395 .lut_mask = 16'hF858;
defparam \pipeline|gprc_i~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N10
cycloneive_lcell_comb \pipeline|gprc_i~396 (
// Equation(s):
// \pipeline|gprc_i~396_combout  = (\pipeline|gprc_i~6_combout  & (\pipeline|Add2~28_combout )) # (!\pipeline|gprc_i~6_combout  & ((\pipeline|gprc_i~395_combout )))

	.dataa(\pipeline|Add2~28_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~6_combout ),
	.datad(\pipeline|gprc_i~395_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~396_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~396 .lut_mask = 16'hAFA0;
defparam \pipeline|gprc_i~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N11
dffeas \pipeline|gprc_i[0][6][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~396_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N10
cycloneive_lcell_comb \pipeline|gprc_i~397 (
// Equation(s):
// \pipeline|gprc_i~397_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux0~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [15]))))

	.dataa(\pipeline|mem_access_result_i [15]),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|Mux0~4_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~397_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~397 .lut_mask = 16'hFC22;
defparam \pipeline|gprc_i~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N30
cycloneive_lcell_comb \pipeline|gprc_i~398 (
// Equation(s):
// \pipeline|gprc_i~398_combout  = (\pipeline|gprc_i~397_combout  & (((\pipeline|Mux2~4_combout ) # (!\pipeline|gprc_i[0][4][5]~0_combout )))) # (!\pipeline|gprc_i~397_combout  & (\pipeline|exec_result_i[1][15]~q  & (\pipeline|gprc_i[0][4][5]~0_combout )))

	.dataa(\pipeline|gprc_i~397_combout ),
	.datab(\pipeline|exec_result_i[1][15]~q ),
	.datac(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datad(\pipeline|Mux2~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~398_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~398 .lut_mask = 16'hEA4A;
defparam \pipeline|gprc_i~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N20
cycloneive_lcell_comb \pipeline|gprc_i~399 (
// Equation(s):
// \pipeline|gprc_i~399_combout  = (\pipeline|gprc_i~10_combout  & (\pipeline|Add2~28_combout )) # (!\pipeline|gprc_i~10_combout  & ((\pipeline|gprc_i~398_combout )))

	.dataa(\pipeline|Add2~28_combout ),
	.datab(\pipeline|gprc_i~10_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~398_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~399_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~399 .lut_mask = 16'hBB88;
defparam \pipeline|gprc_i~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N21
dffeas \pipeline|gprc_i[0][4][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~399_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N22
cycloneive_lcell_comb \pipeline|Mux2~0 (
// Equation(s):
// \pipeline|Mux2~0_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|gprc_i[0][6][15]~q ) # ((\pipeline|D_i[2][0]~q )))) # (!\pipeline|D_i[2][1]~q  & (((!\pipeline|D_i[2][0]~q  & \pipeline|gprc_i[0][4][15]~q ))))

	.dataa(\pipeline|gprc_i[0][6][15]~q ),
	.datab(\pipeline|D_i[2][1]~q ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][4][15]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux2~0 .lut_mask = 16'hCBC8;
defparam \pipeline|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N16
cycloneive_lcell_comb \pipeline|Mux2~1 (
// Equation(s):
// \pipeline|Mux2~1_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|Mux2~0_combout  & ((\pipeline|gprc_i[0][7][15]~q ))) # (!\pipeline|Mux2~0_combout  & (\pipeline|gprc_i[0][5][15]~q )))) # (!\pipeline|D_i[2][0]~q  & (((\pipeline|Mux2~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][15]~q ),
	.datab(\pipeline|gprc_i[0][7][15]~q ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|Mux2~0_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux2~1 .lut_mask = 16'hCFA0;
defparam \pipeline|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N16
cycloneive_lcell_comb \pipeline|Mux2~4 (
// Equation(s):
// \pipeline|Mux2~4_combout  = (\pipeline|D_i[2][2]~q  & ((\pipeline|Mux2~1_combout ))) # (!\pipeline|D_i[2][2]~q  & (\pipeline|Mux2~3_combout ))

	.dataa(\pipeline|Mux2~3_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[2][2]~q ),
	.datad(\pipeline|Mux2~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux2~4 .lut_mask = 16'hFA0A;
defparam \pipeline|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N0
cycloneive_lcell_comb \pipeline|gprc_i~392 (
// Equation(s):
// \pipeline|gprc_i~392_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|gprc_i~391_combout  & ((\pipeline|Mux2~4_combout ))) # (!\pipeline|gprc_i~391_combout  & (\pipeline|exec_result_i[1][15]~q )))) # (!\pipeline|gprc_i[0][5][11]~0_combout  
// & (((\pipeline|gprc_i~391_combout ))))

	.dataa(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datab(\pipeline|exec_result_i[1][15]~q ),
	.datac(\pipeline|gprc_i~391_combout ),
	.datad(\pipeline|Mux2~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~392_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~392 .lut_mask = 16'hF858;
defparam \pipeline|gprc_i~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N28
cycloneive_lcell_comb \pipeline|gprc_i~393 (
// Equation(s):
// \pipeline|gprc_i~393_combout  = (\pipeline|gprc_i~2_combout  & (\pipeline|Add2~28_combout )) # (!\pipeline|gprc_i~2_combout  & ((\pipeline|gprc_i~392_combout )))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(\pipeline|Add2~28_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~392_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~393_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~393 .lut_mask = 16'hDD88;
defparam \pipeline|gprc_i~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N29
dffeas \pipeline|gprc_i[0][5][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~393_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N6
cycloneive_lcell_comb \go_to_LR_inst|Mux0~2 (
// Equation(s):
// \go_to_LR_inst|Mux0~2_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|S_i[0][0]~q ) # (\pipeline|gprc_i[0][6][15]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][15]~q  & (!\pipeline|S_i[0][0]~q )))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][4][15]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][6][15]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux0~2 .lut_mask = 16'hAEA4;
defparam \go_to_LR_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N0
cycloneive_lcell_comb \go_to_LR_inst|Mux0~3 (
// Equation(s):
// \go_to_LR_inst|Mux0~3_combout  = (\pipeline|S_i[0][0]~q  & ((\go_to_LR_inst|Mux0~2_combout  & ((\pipeline|gprc_i[0][7][15]~q ))) # (!\go_to_LR_inst|Mux0~2_combout  & (\pipeline|gprc_i[0][5][15]~q )))) # (!\pipeline|S_i[0][0]~q  & 
// (((\go_to_LR_inst|Mux0~2_combout ))))

	.dataa(\pipeline|gprc_i[0][5][15]~q ),
	.datab(\pipeline|gprc_i[0][7][15]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\go_to_LR_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux0~3 .lut_mask = 16'hCFA0;
defparam \go_to_LR_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N30
cycloneive_lcell_comb \go_to_LR_inst|Mux0~0 (
// Equation(s):
// \go_to_LR_inst|Mux0~0_combout  = (\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][0]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][1][15]~q ))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][15]~q ))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][0][15]~q ),
	.datad(\pipeline|gprc_i[0][1][15]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux0~0 .lut_mask = 16'hDC98;
defparam \go_to_LR_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N6
cycloneive_lcell_comb \go_to_LR_inst|Mux0~1 (
// Equation(s):
// \go_to_LR_inst|Mux0~1_combout  = (\go_to_LR_inst|Mux0~0_combout  & ((\pipeline|gprc_i[0][3][15]~q ) # ((!\pipeline|S_i[0][1]~q )))) # (!\go_to_LR_inst|Mux0~0_combout  & (((\pipeline|gprc_i[0][2][15]~q  & \pipeline|S_i[0][1]~q ))))

	.dataa(\go_to_LR_inst|Mux0~0_combout ),
	.datab(\pipeline|gprc_i[0][3][15]~q ),
	.datac(\pipeline|gprc_i[0][2][15]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux0~1 .lut_mask = 16'hD8AA;
defparam \go_to_LR_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \regnum_inst|src_val[15]~26 (
// Equation(s):
// \regnum_inst|src_val[15]~26_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux0~3_combout )) # (!\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux0~1_combout )))))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\go_to_LR_inst|Mux0~3_combout ),
	.datad(\go_to_LR_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[15]~26 .lut_mask = 16'h5140;
defparam \regnum_inst|src_val[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneive_lcell_comb \regnum_inst|src_val[15]~30 (
// Equation(s):
// \regnum_inst|src_val[15]~30_combout  = (\regnum_inst|src_val[15]~2_combout ) # (\regnum_inst|src_val[15]~26_combout )

	.dataa(\regnum_inst|src_val[15]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regnum_inst|src_val[15]~26_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[15]~30 .lut_mask = 16'hFFAA;
defparam \regnum_inst|src_val[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \pipeline|PSW_i[0]~13 (
// Equation(s):
// \pipeline|PSW_i[0]~13_combout  = (\update_psw_inst|WideOr0~3_combout  & ((\alu_inst|result[15]~212_combout  & (\regnum_inst|src_val[15]~30_combout  & \regnum_inst|Mux32~4_combout )) # (!\alu_inst|result[15]~212_combout  & 
// ((\regnum_inst|src_val[15]~30_combout ) # (\regnum_inst|Mux32~4_combout )))))

	.dataa(\update_psw_inst|WideOr0~3_combout ),
	.datab(\alu_inst|result[15]~212_combout ),
	.datac(\regnum_inst|src_val[15]~30_combout ),
	.datad(\regnum_inst|Mux32~4_combout ),
	.cin(gnd),
	.combout(\pipeline|PSW_i[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[0]~13 .lut_mask = 16'hA220;
defparam \pipeline|PSW_i[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \update_psw_inst|WideOr2~0 (
// Equation(s):
// \update_psw_inst|WideOr2~0_combout  = (!\pipeline|enable_i[0][23]~q  & !\pipeline|enable_i[0][24]~q )

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][23]~q ),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][24]~q ),
	.cin(gnd),
	.combout(\update_psw_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \update_psw_inst|WideOr2~0 .lut_mask = 16'h0033;
defparam \update_psw_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \decode|C~0 (
// Equation(s):
// \decode|C~0_combout  = (\decode|V~1_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout  & ((\decode|Equal31~1_combout )))) # (!\decode|V~1_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ) # ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout  & \decode|Equal31~1_combout ))))

	.dataa(\decode|V~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ),
	.datad(\decode|Equal31~1_combout ),
	.cin(gnd),
	.combout(\decode|C~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|C~0 .lut_mask = 16'hDC50;
defparam \decode|C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N15
dffeas \pipeline|C_i[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|C~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|C_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|C_i[0] .is_wysiwyg = "true";
defparam \pipeline|C_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \update_psw_inst|psw_msk[0]~1 (
// Equation(s):
// \update_psw_inst|psw_msk[0]~1_combout  = ((\update_psw_inst|WideOr0~3_combout ) # ((\pipeline|enable_i[0][30]~q  & \pipeline|C_i [0]))) # (!\update_psw_inst|WideOr2~0_combout )

	.dataa(\update_psw_inst|WideOr2~0_combout ),
	.datab(\pipeline|enable_i[0][30]~q ),
	.datac(\update_psw_inst|WideOr0~3_combout ),
	.datad(\pipeline|C_i [0]),
	.cin(gnd),
	.combout(\update_psw_inst|psw_msk[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \update_psw_inst|psw_msk[0]~1 .lut_mask = 16'hFDF5;
defparam \update_psw_inst|psw_msk[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \pipeline|PSW_i[0]~12 (
// Equation(s):
// \pipeline|PSW_i[0]~12_combout  = (!\update_psw_inst|WideOr0~3_combout  & ((\update_psw_inst|WideOr2~0_combout  & (\pipeline|enable_i[0][30]~q )) # (!\update_psw_inst|WideOr2~0_combout  & ((\regnum_inst|Mux47~4_combout )))))

	.dataa(\update_psw_inst|WideOr0~3_combout ),
	.datab(\pipeline|enable_i[0][30]~q ),
	.datac(\regnum_inst|Mux47~4_combout ),
	.datad(\update_psw_inst|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\pipeline|PSW_i[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[0]~12 .lut_mask = 16'h4450;
defparam \pipeline|PSW_i[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \pipeline|PSW_i[0]~14 (
// Equation(s):
// \pipeline|PSW_i[0]~14_combout  = (\update_psw_inst|psw_msk[0]~1_combout  & ((\pipeline|PSW_i[0]~13_combout ) # ((\pipeline|PSW_i[0]~12_combout )))) # (!\update_psw_inst|psw_msk[0]~1_combout  & (((\pipeline|PSW_i [0]))))

	.dataa(\pipeline|PSW_i[0]~13_combout ),
	.datab(\update_psw_inst|psw_msk[0]~1_combout ),
	.datac(\pipeline|PSW_i [0]),
	.datad(\pipeline|PSW_i[0]~12_combout ),
	.cin(gnd),
	.combout(\pipeline|PSW_i[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[0]~14 .lut_mask = 16'hFCB8;
defparam \pipeline|PSW_i[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N27
dffeas \pipeline|PSW_i[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|PSW_i[0]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|PSW_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|PSW_i[0] .is_wysiwyg = "true";
defparam \pipeline|PSW_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \alu_inst|addc_op|Add0~1 (
// Equation(s):
// \alu_inst|addc_op|Add0~1_cout  = CARRY(\pipeline|PSW_i [0])

	.dataa(gnd),
	.datab(\pipeline|PSW_i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_inst|addc_op|Add0~1_cout ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~1 .lut_mask = 16'h00CC;
defparam \alu_inst|addc_op|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \alu_inst|addc_op|Add0~2 (
// Equation(s):
// \alu_inst|addc_op|Add0~2_combout  = (\regnum_inst|src_val[0]~24_combout  & ((\regnum_inst|Mux47~4_combout  & (\alu_inst|addc_op|Add0~1_cout  & VCC)) # (!\regnum_inst|Mux47~4_combout  & (!\alu_inst|addc_op|Add0~1_cout )))) # 
// (!\regnum_inst|src_val[0]~24_combout  & ((\regnum_inst|Mux47~4_combout  & (!\alu_inst|addc_op|Add0~1_cout )) # (!\regnum_inst|Mux47~4_combout  & ((\alu_inst|addc_op|Add0~1_cout ) # (GND)))))
// \alu_inst|addc_op|Add0~3  = CARRY((\regnum_inst|src_val[0]~24_combout  & (!\regnum_inst|Mux47~4_combout  & !\alu_inst|addc_op|Add0~1_cout )) # (!\regnum_inst|src_val[0]~24_combout  & ((!\alu_inst|addc_op|Add0~1_cout ) # (!\regnum_inst|Mux47~4_combout ))))

	.dataa(\regnum_inst|src_val[0]~24_combout ),
	.datab(\regnum_inst|Mux47~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~1_cout ),
	.combout(\alu_inst|addc_op|Add0~2_combout ),
	.cout(\alu_inst|addc_op|Add0~3 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~2 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \alu_inst|result[0]~233 (
// Equation(s):
// \alu_inst|result[0]~233_combout  = (\pipeline|enable_i[0][10]~q  & (((\alu_inst|addc_op|Add0~2_combout )))) # (!\pipeline|enable_i[0][10]~q  & (\pipeline|enable_i[0][11]~q  & (\alu_inst|sub_op|result[0]~0_combout )))

	.dataa(\pipeline|enable_i[0][10]~q ),
	.datab(\pipeline|enable_i[0][11]~q ),
	.datac(\alu_inst|sub_op|result[0]~0_combout ),
	.datad(\alu_inst|addc_op|Add0~2_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[0]~233_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[0]~233 .lut_mask = 16'hEA40;
defparam \alu_inst|result[0]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \alu_inst|add_op|result[0]~0 (
// Equation(s):
// \alu_inst|add_op|result[0]~0_combout  = (\regnum_inst|src_val[0]~24_combout  & (\regnum_inst|Mux47~4_combout  $ (VCC))) # (!\regnum_inst|src_val[0]~24_combout  & (\regnum_inst|Mux47~4_combout  & VCC))
// \alu_inst|add_op|result[0]~1  = CARRY((\regnum_inst|src_val[0]~24_combout  & \regnum_inst|Mux47~4_combout ))

	.dataa(\regnum_inst|src_val[0]~24_combout ),
	.datab(\regnum_inst|Mux47~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_inst|add_op|result[0]~0_combout ),
	.cout(\alu_inst|add_op|result[0]~1 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[0]~0 .lut_mask = 16'h6688;
defparam \alu_inst|add_op|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
cycloneive_lcell_comb \pipeline|gprc_i~248 (
// Equation(s):
// \pipeline|gprc_i~248_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|gprc_i[0][5][11]~0_combout ) # ((\pipeline|Mux29~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (!\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|mem_access_result_i 
// [3]))))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datac(\pipeline|Mux29~4_combout ),
	.datad(\pipeline|mem_access_result_i [3]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~248_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~248 .lut_mask = 16'hB9A8;
defparam \pipeline|gprc_i~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N16
cycloneive_lcell_comb \pipeline|gprc_i~257 (
// Equation(s):
// \pipeline|gprc_i~257_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & (\pipeline|enable_i[2][22]~q )) # (!\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux29~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [3])))))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Mux29~4_combout ),
	.datad(\pipeline|mem_access_result_i [3]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~257_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~257 .lut_mask = 16'hD9C8;
defparam \pipeline|gprc_i~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N10
cycloneive_lcell_comb \pipeline|gprc_i~258 (
// Equation(s):
// \pipeline|gprc_i~258_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|gprc_i~257_combout  & (\pipeline|Mux14~4_combout )) # (!\pipeline|gprc_i~257_combout  & ((\pipeline|exec_result_i[1][3]~q ))))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & 
// (\pipeline|gprc_i~257_combout ))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|gprc_i~257_combout ),
	.datac(\pipeline|Mux14~4_combout ),
	.datad(\pipeline|exec_result_i[1][3]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~258_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~258 .lut_mask = 16'hE6C4;
defparam \pipeline|gprc_i~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N24
cycloneive_lcell_comb \pipeline|gprc_i~259 (
// Equation(s):
// \pipeline|gprc_i~259_combout  = (\pipeline|gprc_i~14_combout  & (\pipeline|Add2~4_combout )) # (!\pipeline|gprc_i~14_combout  & ((\pipeline|gprc_i~258_combout )))

	.dataa(\pipeline|Add2~4_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~14_combout ),
	.datad(\pipeline|gprc_i~258_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~259_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~259 .lut_mask = 16'hAFA0;
defparam \pipeline|gprc_i~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N25
dffeas \pipeline|gprc_i[0][7][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~259_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N4
cycloneive_lcell_comb \regnum_inst|Mux44~0 (
// Equation(s):
// \regnum_inst|Mux44~0_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|gprc_i[0][6][3]~q ) # (\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][4][3]~q  & ((!\pipeline|D_i[0][0]~q ))))

	.dataa(\pipeline|gprc_i[0][4][3]~q ),
	.datab(\pipeline|gprc_i[0][6][3]~q ),
	.datac(\pipeline|D_i[0][1]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux44~0 .lut_mask = 16'hF0CA;
defparam \regnum_inst|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N14
cycloneive_lcell_comb \regnum_inst|Mux44~1 (
// Equation(s):
// \regnum_inst|Mux44~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux44~0_combout  & (\pipeline|gprc_i[0][7][3]~q )) # (!\regnum_inst|Mux44~0_combout  & ((\pipeline|gprc_i[0][5][3]~q ))))) # (!\pipeline|D_i[0][0]~q  & 
// (((\regnum_inst|Mux44~0_combout ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][7][3]~q ),
	.datac(\regnum_inst|Mux44~0_combout ),
	.datad(\pipeline|gprc_i[0][5][3]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux44~1 .lut_mask = 16'hDAD0;
defparam \regnum_inst|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneive_lcell_comb \pipeline|gprc_i~263 (
// Equation(s):
// \pipeline|gprc_i~263_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|gprc_i[0][1][3]~0_combout ) # ((\pipeline|Mux29~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (!\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|mem_access_result_i [3]))))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datac(\pipeline|Mux29~4_combout ),
	.datad(\pipeline|mem_access_result_i [3]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~263_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~263 .lut_mask = 16'hB9A8;
defparam \pipeline|gprc_i~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneive_lcell_comb \pipeline|gprc_i~264 (
// Equation(s):
// \pipeline|gprc_i~264_combout  = (\pipeline|gprc_i~263_combout  & (((\pipeline|Mux14~4_combout )) # (!\pipeline|gprc_i[0][1][3]~0_combout ))) # (!\pipeline|gprc_i~263_combout  & (\pipeline|gprc_i[0][1][3]~0_combout  & (\pipeline|exec_result_i[1][3]~q )))

	.dataa(\pipeline|gprc_i~263_combout ),
	.datab(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datac(\pipeline|exec_result_i[1][3]~q ),
	.datad(\pipeline|Mux14~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~264_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~264 .lut_mask = 16'hEA62;
defparam \pipeline|gprc_i~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N14
cycloneive_lcell_comb \pipeline|gprc_i~265 (
// Equation(s):
// \pipeline|gprc_i~265_combout  = (\pipeline|gprc_i~22_combout  & (\pipeline|Add2~4_combout )) # (!\pipeline|gprc_i~22_combout  & ((\pipeline|gprc_i~264_combout )))

	.dataa(\pipeline|gprc_i~22_combout ),
	.datab(gnd),
	.datac(\pipeline|Add2~4_combout ),
	.datad(\pipeline|gprc_i~264_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~265_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~265 .lut_mask = 16'hF5A0;
defparam \pipeline|gprc_i~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N15
dffeas \pipeline|gprc_i[0][1][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~265_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
cycloneive_lcell_comb \pipeline|gprc_i~266 (
// Equation(s):
// \pipeline|gprc_i~266_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|gprc_i[0][0][2]~0_combout ) # ((\pipeline|Mux29~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (!\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|mem_access_result_i [3]))))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datac(\pipeline|Mux29~4_combout ),
	.datad(\pipeline|mem_access_result_i [3]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~266_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~266 .lut_mask = 16'hB9A8;
defparam \pipeline|gprc_i~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneive_lcell_comb \pipeline|gprc_i~267 (
// Equation(s):
// \pipeline|gprc_i~267_combout  = (\pipeline|gprc_i~266_combout  & (((\pipeline|Mux14~4_combout )) # (!\pipeline|gprc_i[0][0][2]~0_combout ))) # (!\pipeline|gprc_i~266_combout  & (\pipeline|gprc_i[0][0][2]~0_combout  & (\pipeline|exec_result_i[1][3]~q )))

	.dataa(\pipeline|gprc_i~266_combout ),
	.datab(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datac(\pipeline|exec_result_i[1][3]~q ),
	.datad(\pipeline|Mux14~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~267_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~267 .lut_mask = 16'hEA62;
defparam \pipeline|gprc_i~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N10
cycloneive_lcell_comb \pipeline|gprc_i~268 (
// Equation(s):
// \pipeline|gprc_i~268_combout  = (\pipeline|gprc_i~26_combout  & (\pipeline|Add2~4_combout )) # (!\pipeline|gprc_i~26_combout  & ((\pipeline|gprc_i~267_combout )))

	.dataa(\pipeline|Add2~4_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~267_combout ),
	.datad(\pipeline|gprc_i~26_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~268_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~268 .lut_mask = 16'hAAF0;
defparam \pipeline|gprc_i~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N11
dffeas \pipeline|gprc_i[0][0][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~268_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneive_lcell_comb \regnum_inst|Mux44~2 (
// Equation(s):
// \regnum_inst|Mux44~2_combout  = (\pipeline|D_i[0][1]~q  & (\pipeline|D_i[0][0]~q )) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][3]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][3]~q )))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][1][3]~q ),
	.datad(\pipeline|gprc_i[0][0][3]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux44~2 .lut_mask = 16'hD9C8;
defparam \regnum_inst|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneive_lcell_comb \pipeline|gprc_i~269 (
// Equation(s):
// \pipeline|gprc_i~269_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|gprc_i[0][3][8]~0_combout ) # ((\pipeline|Mux29~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (!\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|mem_access_result_i [3]))))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datac(\pipeline|Mux29~4_combout ),
	.datad(\pipeline|mem_access_result_i [3]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~269_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~269 .lut_mask = 16'hB9A8;
defparam \pipeline|gprc_i~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneive_lcell_comb \pipeline|gprc_i~270 (
// Equation(s):
// \pipeline|gprc_i~270_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|gprc_i~269_combout  & (\pipeline|Mux14~4_combout )) # (!\pipeline|gprc_i~269_combout  & ((\pipeline|exec_result_i[1][3]~q ))))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & 
// (((\pipeline|gprc_i~269_combout ))))

	.dataa(\pipeline|Mux14~4_combout ),
	.datab(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datac(\pipeline|exec_result_i[1][3]~q ),
	.datad(\pipeline|gprc_i~269_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~270_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~270 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \pipeline|gprc_i~271 (
// Equation(s):
// \pipeline|gprc_i~271_combout  = (\pipeline|gprc_i~30_combout  & ((\pipeline|Add2~4_combout ))) # (!\pipeline|gprc_i~30_combout  & (\pipeline|gprc_i~270_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~270_combout ),
	.datac(\pipeline|gprc_i~30_combout ),
	.datad(\pipeline|Add2~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~271_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~271 .lut_mask = 16'hFC0C;
defparam \pipeline|gprc_i~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N5
dffeas \pipeline|gprc_i[0][3][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~271_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneive_lcell_comb \regnum_inst|Mux44~3 (
// Equation(s):
// \regnum_inst|Mux44~3_combout  = (\regnum_inst|Mux44~2_combout  & (((\pipeline|gprc_i[0][3][3]~q )) # (!\pipeline|D_i[0][1]~q ))) # (!\regnum_inst|Mux44~2_combout  & (\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][2][3]~q )))

	.dataa(\regnum_inst|Mux44~2_combout ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][2][3]~q ),
	.datad(\pipeline|gprc_i[0][3][3]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux44~3 .lut_mask = 16'hEA62;
defparam \regnum_inst|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N14
cycloneive_lcell_comb \regnum_inst|Mux44~4 (
// Equation(s):
// \regnum_inst|Mux44~4_combout  = (\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux44~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux44~3_combout )))

	.dataa(\regnum_inst|Mux44~1_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[0][2]~q ),
	.datad(\regnum_inst|Mux44~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux44~4 .lut_mask = 16'hAFA0;
defparam \regnum_inst|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \alu_inst|result~40 (
// Equation(s):
// \alu_inst|result~40_combout  = (\pipeline|enable_i[0][14]~q  & (!\pipeline|enable_i[0][12]~q  & !\pipeline|enable_i[0][13]~q ))

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][14]~q ),
	.datac(\pipeline|enable_i[0][12]~q ),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~40 .lut_mask = 16'h000C;
defparam \alu_inst|result~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \alu_inst|result[11]~41 (
// Equation(s):
// \alu_inst|result[11]~41_combout  = (\pipeline|enable_i[0][9]~q ) # ((!\pipeline|enable_i[0][10]~q  & ((\alu_inst|result~40_combout ) # (\pipeline|enable_i[0][11]~q ))))

	.dataa(\pipeline|enable_i[0][9]~q ),
	.datab(\alu_inst|result~40_combout ),
	.datac(\pipeline|enable_i[0][10]~q ),
	.datad(\pipeline|enable_i[0][11]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~41 .lut_mask = 16'hAFAE;
defparam \alu_inst|result[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N22
cycloneive_lcell_comb \pipeline|gprc_i~290 (
// Equation(s):
// \pipeline|gprc_i~290_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & (\pipeline|enable_i[2][22]~q )) # (!\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux30~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [2]))))

	.dataa(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|mem_access_result_i [2]),
	.datad(\pipeline|Mux30~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~290_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~290 .lut_mask = 16'hDC98;
defparam \pipeline|gprc_i~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N30
cycloneive_lcell_comb \pipeline|gprc_i~291 (
// Equation(s):
// \pipeline|gprc_i~291_combout  = (\pipeline|gprc_i~290_combout  & ((\pipeline|Mux15~4_combout ) # ((!\pipeline|gprc_i[0][0][2]~0_combout )))) # (!\pipeline|gprc_i~290_combout  & (((\pipeline|gprc_i[0][0][2]~0_combout  & \pipeline|exec_result_i[1][2]~q ))))

	.dataa(\pipeline|gprc_i~290_combout ),
	.datab(\pipeline|Mux15~4_combout ),
	.datac(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datad(\pipeline|exec_result_i[1][2]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~291_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~291 .lut_mask = 16'hDA8A;
defparam \pipeline|gprc_i~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N4
cycloneive_lcell_comb \pipeline|gprc_i~292 (
// Equation(s):
// \pipeline|gprc_i~292_combout  = (\pipeline|gprc_i~26_combout  & ((\pipeline|Add2~2_combout ))) # (!\pipeline|gprc_i~26_combout  & (\pipeline|gprc_i~291_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~26_combout ),
	.datac(\pipeline|gprc_i~291_combout ),
	.datad(\pipeline|Add2~2_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~292_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~292 .lut_mask = 16'hFC30;
defparam \pipeline|gprc_i~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N5
dffeas \pipeline|gprc_i[0][0][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~292_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N12
cycloneive_lcell_comb \go_to_LR_inst|Mux13~2 (
// Equation(s):
// \go_to_LR_inst|Mux13~2_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][1][2]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][0][2]~q )))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][1][2]~q ),
	.datac(\pipeline|gprc_i[0][0][2]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux13~2 .lut_mask = 16'hEE50;
defparam \go_to_LR_inst|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N22
cycloneive_lcell_comb \go_to_LR_inst|Mux13~3 (
// Equation(s):
// \go_to_LR_inst|Mux13~3_combout  = (\pipeline|S_i[0][1]~q  & ((\go_to_LR_inst|Mux13~2_combout  & ((\pipeline|gprc_i[0][3][2]~q ))) # (!\go_to_LR_inst|Mux13~2_combout  & (\pipeline|gprc_i[0][2][2]~q )))) # (!\pipeline|S_i[0][1]~q  & 
// (((\go_to_LR_inst|Mux13~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][2]~q ),
	.datab(\pipeline|gprc_i[0][3][2]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\go_to_LR_inst|Mux13~2_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux13~3 .lut_mask = 16'hCFA0;
defparam \go_to_LR_inst|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N18
cycloneive_lcell_comb \pipeline|gprc_i~281 (
// Equation(s):
// \pipeline|gprc_i~281_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux30~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [2]))))

	.dataa(\pipeline|mem_access_result_i [2]),
	.datab(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux30~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~281_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~281 .lut_mask = 16'hF2C2;
defparam \pipeline|gprc_i~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N20
cycloneive_lcell_comb \pipeline|gprc_i~282 (
// Equation(s):
// \pipeline|gprc_i~282_combout  = (\pipeline|gprc_i~281_combout  & ((\pipeline|Mux15~4_combout ) # ((!\pipeline|gprc_i[0][7][6]~0_combout )))) # (!\pipeline|gprc_i~281_combout  & (((\pipeline|gprc_i[0][7][6]~0_combout  & \pipeline|exec_result_i[1][2]~q ))))

	.dataa(\pipeline|Mux15~4_combout ),
	.datab(\pipeline|gprc_i~281_combout ),
	.datac(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datad(\pipeline|exec_result_i[1][2]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~282_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~282 .lut_mask = 16'hBC8C;
defparam \pipeline|gprc_i~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N2
cycloneive_lcell_comb \pipeline|gprc_i~283 (
// Equation(s):
// \pipeline|gprc_i~283_combout  = (\pipeline|gprc_i~14_combout  & ((\pipeline|Add2~2_combout ))) # (!\pipeline|gprc_i~14_combout  & (\pipeline|gprc_i~282_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~282_combout ),
	.datac(\pipeline|gprc_i~14_combout ),
	.datad(\pipeline|Add2~2_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~283_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~283 .lut_mask = 16'hFC0C;
defparam \pipeline|gprc_i~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N3
dffeas \pipeline|gprc_i[0][7][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~283_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N14
cycloneive_lcell_comb \pipeline|gprc_i~278 (
// Equation(s):
// \pipeline|gprc_i~278_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux30~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [2])))))

	.dataa(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datab(\pipeline|Mux30~4_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [2]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~278_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~278 .lut_mask = 16'hE5E0;
defparam \pipeline|gprc_i~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N0
cycloneive_lcell_comb \pipeline|gprc_i~279 (
// Equation(s):
// \pipeline|gprc_i~279_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|gprc_i~278_combout  & (\pipeline|Mux15~4_combout )) # (!\pipeline|gprc_i~278_combout  & ((\pipeline|exec_result_i[1][2]~q ))))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & 
// (((\pipeline|gprc_i~278_combout ))))

	.dataa(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datab(\pipeline|Mux15~4_combout ),
	.datac(\pipeline|gprc_i~278_combout ),
	.datad(\pipeline|exec_result_i[1][2]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~279_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~279 .lut_mask = 16'hDAD0;
defparam \pipeline|gprc_i~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N10
cycloneive_lcell_comb \pipeline|gprc_i~280 (
// Equation(s):
// \pipeline|gprc_i~280_combout  = (\pipeline|gprc_i~10_combout  & (\pipeline|Add2~2_combout )) # (!\pipeline|gprc_i~10_combout  & ((\pipeline|gprc_i~279_combout )))

	.dataa(\pipeline|Add2~2_combout ),
	.datab(\pipeline|gprc_i~279_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~10_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~280_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~280 .lut_mask = 16'hAACC;
defparam \pipeline|gprc_i~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N11
dffeas \pipeline|gprc_i[0][4][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~280_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N10
cycloneive_lcell_comb \pipeline|gprc_i~275 (
// Equation(s):
// \pipeline|gprc_i~275_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux30~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [2]))))

	.dataa(\pipeline|mem_access_result_i [2]),
	.datab(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux30~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~275_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~275 .lut_mask = 16'hF2C2;
defparam \pipeline|gprc_i~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N12
cycloneive_lcell_comb \pipeline|gprc_i~276 (
// Equation(s):
// \pipeline|gprc_i~276_combout  = (\pipeline|gprc_i~275_combout  & (((\pipeline|Mux15~4_combout ) # (!\pipeline|gprc_i[0][6][9]~0_combout )))) # (!\pipeline|gprc_i~275_combout  & (\pipeline|exec_result_i[1][2]~q  & ((\pipeline|gprc_i[0][6][9]~0_combout ))))

	.dataa(\pipeline|gprc_i~275_combout ),
	.datab(\pipeline|exec_result_i[1][2]~q ),
	.datac(\pipeline|Mux15~4_combout ),
	.datad(\pipeline|gprc_i[0][6][9]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~276_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~276 .lut_mask = 16'hE4AA;
defparam \pipeline|gprc_i~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneive_lcell_comb \pipeline|gprc_i~277 (
// Equation(s):
// \pipeline|gprc_i~277_combout  = (\pipeline|gprc_i~6_combout  & ((\pipeline|Add2~2_combout ))) # (!\pipeline|gprc_i~6_combout  & (\pipeline|gprc_i~276_combout ))

	.dataa(\pipeline|gprc_i~6_combout ),
	.datab(\pipeline|gprc_i~276_combout ),
	.datac(\pipeline|Add2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~277_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~277 .lut_mask = 16'hE4E4;
defparam \pipeline|gprc_i~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N11
dffeas \pipeline|gprc_i[0][6][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~277_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N16
cycloneive_lcell_comb \go_to_LR_inst|Mux13~0 (
// Equation(s):
// \go_to_LR_inst|Mux13~0_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|gprc_i[0][6][2]~q ) # (\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][2]~q  & ((!\pipeline|S_i[0][0]~q ))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][4][2]~q ),
	.datac(\pipeline|gprc_i[0][6][2]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux13~0 .lut_mask = 16'hAAE4;
defparam \go_to_LR_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N10
cycloneive_lcell_comb \go_to_LR_inst|Mux13~1 (
// Equation(s):
// \go_to_LR_inst|Mux13~1_combout  = (\pipeline|S_i[0][0]~q  & ((\go_to_LR_inst|Mux13~0_combout  & ((\pipeline|gprc_i[0][7][2]~q ))) # (!\go_to_LR_inst|Mux13~0_combout  & (\pipeline|gprc_i[0][5][2]~q )))) # (!\pipeline|S_i[0][0]~q  & 
// (((\go_to_LR_inst|Mux13~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][2]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][7][2]~q ),
	.datad(\go_to_LR_inst|Mux13~0_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux13~1 .lut_mask = 16'hF388;
defparam \go_to_LR_inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N30
cycloneive_lcell_comb \go_to_LR_inst|Mux13~4 (
// Equation(s):
// \go_to_LR_inst|Mux13~4_combout  = (\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux13~1_combout ))) # (!\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux13~3_combout ))

	.dataa(\pipeline|S_i[0][2]~q ),
	.datab(\go_to_LR_inst|Mux13~3_combout ),
	.datac(gnd),
	.datad(\go_to_LR_inst|Mux13~1_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux13~4 .lut_mask = 16'hEE44;
defparam \go_to_LR_inst|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \regnum_inst|src_val[2]~19 (
// Equation(s):
// \regnum_inst|src_val[2]~19_combout  = (\pipeline|RC_i [0] & (((\pipeline|S_i[0][1]~q  & \pipeline|S_i[0][0]~q )))) # (!\pipeline|RC_i [0] & (\go_to_LR_inst|Mux13~4_combout ))

	.dataa(\go_to_LR_inst|Mux13~4_combout ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|RC_i [0]),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[2]~19 .lut_mask = 16'hCA0A;
defparam \regnum_inst|src_val[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \alu_inst|sub_op|result[1]~2 (
// Equation(s):
// \alu_inst|sub_op|result[1]~2_combout  = (\regnum_inst|Mux46~4_combout  & ((\regnum_inst|src_val[1]~21_combout  & (!\alu_inst|sub_op|result[0]~1 )) # (!\regnum_inst|src_val[1]~21_combout  & (\alu_inst|sub_op|result[0]~1  & VCC)))) # 
// (!\regnum_inst|Mux46~4_combout  & ((\regnum_inst|src_val[1]~21_combout  & ((\alu_inst|sub_op|result[0]~1 ) # (GND))) # (!\regnum_inst|src_val[1]~21_combout  & (!\alu_inst|sub_op|result[0]~1 ))))
// \alu_inst|sub_op|result[1]~3  = CARRY((\regnum_inst|Mux46~4_combout  & (\regnum_inst|src_val[1]~21_combout  & !\alu_inst|sub_op|result[0]~1 )) # (!\regnum_inst|Mux46~4_combout  & ((\regnum_inst|src_val[1]~21_combout ) # (!\alu_inst|sub_op|result[0]~1 ))))

	.dataa(\regnum_inst|Mux46~4_combout ),
	.datab(\regnum_inst|src_val[1]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[0]~1 ),
	.combout(\alu_inst|sub_op|result[1]~2_combout ),
	.cout(\alu_inst|sub_op|result[1]~3 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[1]~2 .lut_mask = 16'h694D;
defparam \alu_inst|sub_op|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \alu_inst|sub_op|result[2]~4 (
// Equation(s):
// \alu_inst|sub_op|result[2]~4_combout  = ((\regnum_inst|src_val[2]~19_combout  $ (\regnum_inst|Mux45~4_combout  $ (\alu_inst|sub_op|result[1]~3 )))) # (GND)
// \alu_inst|sub_op|result[2]~5  = CARRY((\regnum_inst|src_val[2]~19_combout  & (\regnum_inst|Mux45~4_combout  & !\alu_inst|sub_op|result[1]~3 )) # (!\regnum_inst|src_val[2]~19_combout  & ((\regnum_inst|Mux45~4_combout ) # (!\alu_inst|sub_op|result[1]~3 ))))

	.dataa(\regnum_inst|src_val[2]~19_combout ),
	.datab(\regnum_inst|Mux45~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[1]~3 ),
	.combout(\alu_inst|sub_op|result[2]~4_combout ),
	.cout(\alu_inst|sub_op|result[2]~5 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[2]~4 .lut_mask = 16'h964D;
defparam \alu_inst|sub_op|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \alu_inst|dadd_op|Add0~1 (
// Equation(s):
// \alu_inst|dadd_op|Add0~1_cout  = CARRY(\pipeline|PSW_i [0])

	.dataa(gnd),
	.datab(\pipeline|PSW_i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_inst|dadd_op|Add0~1_cout ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add0~1 .lut_mask = 16'h00CC;
defparam \alu_inst|dadd_op|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \alu_inst|dadd_op|Add0~2 (
// Equation(s):
// \alu_inst|dadd_op|Add0~2_combout  = (\regnum_inst|Mux47~4_combout  & ((\regnum_inst|src_val[0]~24_combout  & (\alu_inst|dadd_op|Add0~1_cout  & VCC)) # (!\regnum_inst|src_val[0]~24_combout  & (!\alu_inst|dadd_op|Add0~1_cout )))) # 
// (!\regnum_inst|Mux47~4_combout  & ((\regnum_inst|src_val[0]~24_combout  & (!\alu_inst|dadd_op|Add0~1_cout )) # (!\regnum_inst|src_val[0]~24_combout  & ((\alu_inst|dadd_op|Add0~1_cout ) # (GND)))))
// \alu_inst|dadd_op|Add0~3  = CARRY((\regnum_inst|Mux47~4_combout  & (!\regnum_inst|src_val[0]~24_combout  & !\alu_inst|dadd_op|Add0~1_cout )) # (!\regnum_inst|Mux47~4_combout  & ((!\alu_inst|dadd_op|Add0~1_cout ) # (!\regnum_inst|src_val[0]~24_combout ))))

	.dataa(\regnum_inst|Mux47~4_combout ),
	.datab(\regnum_inst|src_val[0]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add0~1_cout ),
	.combout(\alu_inst|dadd_op|Add0~2_combout ),
	.cout(\alu_inst|dadd_op|Add0~3 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add0~2 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \alu_inst|dadd_op|Add0~4 (
// Equation(s):
// \alu_inst|dadd_op|Add0~4_combout  = ((\regnum_inst|Mux46~4_combout  $ (\regnum_inst|src_val[1]~21_combout  $ (!\alu_inst|dadd_op|Add0~3 )))) # (GND)
// \alu_inst|dadd_op|Add0~5  = CARRY((\regnum_inst|Mux46~4_combout  & ((\regnum_inst|src_val[1]~21_combout ) # (!\alu_inst|dadd_op|Add0~3 ))) # (!\regnum_inst|Mux46~4_combout  & (\regnum_inst|src_val[1]~21_combout  & !\alu_inst|dadd_op|Add0~3 )))

	.dataa(\regnum_inst|Mux46~4_combout ),
	.datab(\regnum_inst|src_val[1]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add0~3 ),
	.combout(\alu_inst|dadd_op|Add0~4_combout ),
	.cout(\alu_inst|dadd_op|Add0~5 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add0~4 .lut_mask = 16'h698E;
defparam \alu_inst|dadd_op|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \alu_inst|dadd_op|Add0~6 (
// Equation(s):
// \alu_inst|dadd_op|Add0~6_combout  = (\regnum_inst|Mux45~4_combout  & ((\regnum_inst|src_val[2]~19_combout  & (\alu_inst|dadd_op|Add0~5  & VCC)) # (!\regnum_inst|src_val[2]~19_combout  & (!\alu_inst|dadd_op|Add0~5 )))) # (!\regnum_inst|Mux45~4_combout  & 
// ((\regnum_inst|src_val[2]~19_combout  & (!\alu_inst|dadd_op|Add0~5 )) # (!\regnum_inst|src_val[2]~19_combout  & ((\alu_inst|dadd_op|Add0~5 ) # (GND)))))
// \alu_inst|dadd_op|Add0~7  = CARRY((\regnum_inst|Mux45~4_combout  & (!\regnum_inst|src_val[2]~19_combout  & !\alu_inst|dadd_op|Add0~5 )) # (!\regnum_inst|Mux45~4_combout  & ((!\alu_inst|dadd_op|Add0~5 ) # (!\regnum_inst|src_val[2]~19_combout ))))

	.dataa(\regnum_inst|Mux45~4_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add0~5 ),
	.combout(\alu_inst|dadd_op|Add0~6_combout ),
	.cout(\alu_inst|dadd_op|Add0~7 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add0~6 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \alu_inst|result[11]~63 (
// Equation(s):
// \alu_inst|result[11]~63_combout  = (\pipeline|enable_i[0][15]~q ) # ((\pipeline|enable_i[0][17]~q  & !\pipeline|enable_i[0][16]~q ))

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][15]~q ),
	.datac(\pipeline|enable_i[0][17]~q ),
	.datad(\pipeline|enable_i[0][16]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~63 .lut_mask = 16'hCCFC;
defparam \alu_inst|result[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \alu_inst|result~36 (
// Equation(s):
// \alu_inst|result~36_combout  = (!\pipeline|enable_i[0][15]~q  & !\pipeline|enable_i[0][16]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipeline|enable_i[0][15]~q ),
	.datad(\pipeline|enable_i[0][16]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~36 .lut_mask = 16'h000F;
defparam \alu_inst|result~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N0
cycloneive_lcell_comb \regnum_inst|Mux45~0 (
// Equation(s):
// \regnum_inst|Mux45~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][2]~q ) # ((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & (((\pipeline|gprc_i[0][4][2]~q  & !\pipeline|D_i[0][0]~q ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][6][2]~q ),
	.datac(\pipeline|gprc_i[0][4][2]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux45~0 .lut_mask = 16'hAAD8;
defparam \regnum_inst|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N18
cycloneive_lcell_comb \regnum_inst|Mux45~1 (
// Equation(s):
// \regnum_inst|Mux45~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux45~0_combout  & ((\pipeline|gprc_i[0][7][2]~q ))) # (!\regnum_inst|Mux45~0_combout  & (\pipeline|gprc_i[0][5][2]~q )))) # (!\pipeline|D_i[0][0]~q  & 
// (((\regnum_inst|Mux45~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][2]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][7][2]~q ),
	.datad(\regnum_inst|Mux45~0_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux45~1 .lut_mask = 16'hF388;
defparam \regnum_inst|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \alu_inst|and_op|result[2] (
// Equation(s):
// \alu_inst|and_op|result [2] = (\regnum_inst|src_val[2]~19_combout  & ((\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux45~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux45~3_combout ))))

	.dataa(\pipeline|D_i[0][2]~q ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(\regnum_inst|Mux45~3_combout ),
	.datad(\regnum_inst|Mux45~1_combout ),
	.cin(gnd),
	.combout(\alu_inst|and_op|result [2]),
	.cout());
// synopsys translate_off
defparam \alu_inst|and_op|result[2] .lut_mask = 16'hC840;
defparam \alu_inst|and_op|result[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \alu_inst|result[11]~50 (
// Equation(s):
// \alu_inst|result[11]~50_combout  = (\pipeline|enable_i[0][19]~q ) # (\pipeline|enable_i[0][20]~q )

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][19]~q ),
	.datac(gnd),
	.datad(\pipeline|enable_i[0][20]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~50 .lut_mask = 16'hFFCC;
defparam \alu_inst|result[11]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \pipeline|exec_result_i[0][9]~3 (
// Equation(s):
// \pipeline|exec_result_i[0][9]~3_combout  = (\pipeline|exec_result_i[0][9]~8_combout  & (\pipeline|B_i[0][1]~q )) # (!\pipeline|exec_result_i[0][9]~8_combout  & ((\pipeline|enable_i[0][37]~q )))

	.dataa(\pipeline|B_i[0][1]~q ),
	.datab(\pipeline|enable_i[0][37]~q ),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][9]~8_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[0][9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[0][9]~3 .lut_mask = 16'hAACC;
defparam \pipeline|exec_result_i[0][9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N4
cycloneive_lcell_comb \pipeline|gprc_i~119 (
// Equation(s):
// \pipeline|gprc_i~119_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux23~4_combout ) # ((\pipeline|gprc_i[0][1][3]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (((\pipeline|mem_access_result_i [9] & !\pipeline|gprc_i[0][1][3]~0_combout ))))

	.dataa(\pipeline|Mux23~4_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|mem_access_result_i [9]),
	.datad(\pipeline|gprc_i[0][1][3]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~119_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~119 .lut_mask = 16'hCCB8;
defparam \pipeline|gprc_i~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N14
cycloneive_lcell_comb \pipeline|gprc_i~120 (
// Equation(s):
// \pipeline|gprc_i~120_combout  = (\pipeline|gprc_i~119_combout  & ((\pipeline|Mux8~4_combout ) # ((!\pipeline|gprc_i[0][1][3]~0_combout )))) # (!\pipeline|gprc_i~119_combout  & (((\pipeline|exec_result_i[1][9]~q  & \pipeline|gprc_i[0][1][3]~0_combout ))))

	.dataa(\pipeline|Mux8~4_combout ),
	.datab(\pipeline|exec_result_i[1][9]~q ),
	.datac(\pipeline|gprc_i~119_combout ),
	.datad(\pipeline|gprc_i[0][1][3]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~120_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~120 .lut_mask = 16'hACF0;
defparam \pipeline|gprc_i~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N22
cycloneive_lcell_comb \pipeline|gprc_i~121 (
// Equation(s):
// \pipeline|gprc_i~121_combout  = (\pipeline|gprc_i~22_combout  & (\pipeline|Add2~16_combout )) # (!\pipeline|gprc_i~22_combout  & ((\pipeline|gprc_i~120_combout )))

	.dataa(\pipeline|Add2~16_combout ),
	.datab(\pipeline|gprc_i~120_combout ),
	.datac(\pipeline|gprc_i~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~121_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~121 .lut_mask = 16'hACAC;
defparam \pipeline|gprc_i~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N23
dffeas \pipeline|gprc_i[0][1][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneive_lcell_comb \dram_control_inst|Mux6~2 (
// Equation(s):
// \dram_control_inst|Mux6~2_combout  = (\pipeline|S_i[1][1]~q  & (((\pipeline|S_i[1][0]~q )))) # (!\pipeline|S_i[1][1]~q  & ((\pipeline|S_i[1][0]~q  & (\pipeline|gprc_i[0][1][9]~q )) # (!\pipeline|S_i[1][0]~q  & ((\pipeline|gprc_i[0][0][9]~q )))))

	.dataa(\pipeline|gprc_i[0][1][9]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][0][9]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux6~2 .lut_mask = 16'hE3E0;
defparam \dram_control_inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneive_lcell_comb \dram_control_inst|Mux6~3 (
// Equation(s):
// \dram_control_inst|Mux6~3_combout  = (\pipeline|S_i[1][1]~q  & ((\dram_control_inst|Mux6~2_combout  & ((\pipeline|gprc_i[0][3][9]~q ))) # (!\dram_control_inst|Mux6~2_combout  & (\pipeline|gprc_i[0][2][9]~q )))) # (!\pipeline|S_i[1][1]~q  & 
// (((\dram_control_inst|Mux6~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][9]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][3][9]~q ),
	.datad(\dram_control_inst|Mux6~2_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux6~3 .lut_mask = 16'hF388;
defparam \dram_control_inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N28
cycloneive_lcell_comb \pipeline|gprc_i~113 (
// Equation(s):
// \pipeline|gprc_i~113_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux23~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [9]))))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|mem_access_result_i [9]),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux23~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~113_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~113 .lut_mask = 16'hF4A4;
defparam \pipeline|gprc_i~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N6
cycloneive_lcell_comb \pipeline|gprc_i~114 (
// Equation(s):
// \pipeline|gprc_i~114_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|gprc_i~113_combout  & (\pipeline|Mux8~4_combout )) # (!\pipeline|gprc_i~113_combout  & ((\pipeline|exec_result_i[1][9]~q ))))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & 
// (((\pipeline|gprc_i~113_combout ))))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|Mux8~4_combout ),
	.datac(\pipeline|exec_result_i[1][9]~q ),
	.datad(\pipeline|gprc_i~113_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~114_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~114 .lut_mask = 16'hDDA0;
defparam \pipeline|gprc_i~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N18
cycloneive_lcell_comb \pipeline|gprc_i~115 (
// Equation(s):
// \pipeline|gprc_i~115_combout  = (\pipeline|gprc_i~14_combout  & ((\pipeline|Add2~16_combout ))) # (!\pipeline|gprc_i~14_combout  & (\pipeline|gprc_i~114_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~114_combout ),
	.datac(\pipeline|gprc_i~14_combout ),
	.datad(\pipeline|Add2~16_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~115_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~115 .lut_mask = 16'hFC0C;
defparam \pipeline|gprc_i~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N19
dffeas \pipeline|gprc_i[0][7][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N16
cycloneive_lcell_comb \pipeline|gprc_i~110 (
// Equation(s):
// \pipeline|gprc_i~110_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux23~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [9]))))

	.dataa(\pipeline|mem_access_result_i [9]),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux23~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~110_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~110 .lut_mask = 16'hF2C2;
defparam \pipeline|gprc_i~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N26
cycloneive_lcell_comb \pipeline|gprc_i~111 (
// Equation(s):
// \pipeline|gprc_i~111_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|gprc_i~110_combout  & ((\pipeline|Mux8~4_combout ))) # (!\pipeline|gprc_i~110_combout  & (\pipeline|exec_result_i[1][9]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & 
// (((\pipeline|gprc_i~110_combout ))))

	.dataa(\pipeline|exec_result_i[1][9]~q ),
	.datab(\pipeline|Mux8~4_combout ),
	.datac(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datad(\pipeline|gprc_i~110_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~111_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~111 .lut_mask = 16'hCFA0;
defparam \pipeline|gprc_i~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N16
cycloneive_lcell_comb \pipeline|gprc_i~112 (
// Equation(s):
// \pipeline|gprc_i~112_combout  = (\pipeline|gprc_i~10_combout  & (\pipeline|Add2~16_combout )) # (!\pipeline|gprc_i~10_combout  & ((\pipeline|gprc_i~111_combout )))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~10_combout ),
	.datac(\pipeline|Add2~16_combout ),
	.datad(\pipeline|gprc_i~111_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~112_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~112 .lut_mask = 16'hF3C0;
defparam \pipeline|gprc_i~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N17
dffeas \pipeline|gprc_i[0][4][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N20
cycloneive_lcell_comb \pipeline|gprc_i~107 (
// Equation(s):
// \pipeline|gprc_i~107_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux23~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [9]))))

	.dataa(\pipeline|mem_access_result_i [9]),
	.datab(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux23~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~107_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~107 .lut_mask = 16'hF2C2;
defparam \pipeline|gprc_i~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N22
cycloneive_lcell_comb \pipeline|gprc_i~108 (
// Equation(s):
// \pipeline|gprc_i~108_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|gprc_i~107_combout  & ((\pipeline|Mux8~4_combout ))) # (!\pipeline|gprc_i~107_combout  & (\pipeline|exec_result_i[1][9]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & 
// (((\pipeline|gprc_i~107_combout ))))

	.dataa(\pipeline|exec_result_i[1][9]~q ),
	.datab(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datac(\pipeline|Mux8~4_combout ),
	.datad(\pipeline|gprc_i~107_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~108_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~108 .lut_mask = 16'hF388;
defparam \pipeline|gprc_i~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N16
cycloneive_lcell_comb \pipeline|gprc_i~109 (
// Equation(s):
// \pipeline|gprc_i~109_combout  = (\pipeline|gprc_i~6_combout  & (\pipeline|Add2~16_combout )) # (!\pipeline|gprc_i~6_combout  & ((\pipeline|gprc_i~108_combout )))

	.dataa(\pipeline|Add2~16_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~6_combout ),
	.datad(\pipeline|gprc_i~108_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~109_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~109 .lut_mask = 16'hAFA0;
defparam \pipeline|gprc_i~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N17
dffeas \pipeline|gprc_i[0][6][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneive_lcell_comb \dram_control_inst|Mux6~0 (
// Equation(s):
// \dram_control_inst|Mux6~0_combout  = (\pipeline|S_i[1][1]~q  & (((\pipeline|S_i[1][0]~q ) # (\pipeline|gprc_i[0][6][9]~q )))) # (!\pipeline|S_i[1][1]~q  & (\pipeline|gprc_i[0][4][9]~q  & (!\pipeline|S_i[1][0]~q )))

	.dataa(\pipeline|gprc_i[0][4][9]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][6][9]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux6~0 .lut_mask = 16'hCEC2;
defparam \dram_control_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneive_lcell_comb \dram_control_inst|Mux6~1 (
// Equation(s):
// \dram_control_inst|Mux6~1_combout  = (\dram_control_inst|Mux6~0_combout  & ((\pipeline|gprc_i[0][7][9]~q ) # ((!\pipeline|S_i[1][0]~q )))) # (!\dram_control_inst|Mux6~0_combout  & (((\pipeline|gprc_i[0][5][9]~q  & \pipeline|S_i[1][0]~q ))))

	.dataa(\pipeline|gprc_i[0][7][9]~q ),
	.datab(\pipeline|gprc_i[0][5][9]~q ),
	.datac(\dram_control_inst|Mux6~0_combout ),
	.datad(\pipeline|S_i[1][0]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux6~1 .lut_mask = 16'hACF0;
defparam \dram_control_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N4
cycloneive_lcell_comb \dram_control_inst|output_data[9]~7 (
// Equation(s):
// \dram_control_inst|output_data[9]~7_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux6~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux6~3_combout ))))

	.dataa(\pipeline|S_i[1][2]~q ),
	.datab(\dram_control_inst|Mux6~3_combout ),
	.datac(\dram_control_inst|Mux6~1_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[9]~7 .lut_mask = 16'hE400;
defparam \dram_control_inst|output_data[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \dram_control_inst|Mux31~2 (
// Equation(s):
// \dram_control_inst|Mux31~2_combout  = (\pipeline|D_i[1][0]~q  & (((\pipeline|gprc_i[0][1][0]~q ) # (\pipeline|D_i[1][1]~q )))) # (!\pipeline|D_i[1][0]~q  & (\pipeline|gprc_i[0][0][0]~q  & ((!\pipeline|D_i[1][1]~q ))))

	.dataa(\pipeline|gprc_i[0][0][0]~q ),
	.datab(\pipeline|gprc_i[0][1][0]~q ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\pipeline|D_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux31~2 .lut_mask = 16'hF0CA;
defparam \dram_control_inst|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \dram_control_inst|Mux31~3 (
// Equation(s):
// \dram_control_inst|Mux31~3_combout  = (\dram_control_inst|Mux31~2_combout  & (((\pipeline|gprc_i[0][3][0]~q )) # (!\pipeline|D_i[1][1]~q ))) # (!\dram_control_inst|Mux31~2_combout  & (\pipeline|D_i[1][1]~q  & (\pipeline|gprc_i[0][2][0]~q )))

	.dataa(\dram_control_inst|Mux31~2_combout ),
	.datab(\pipeline|D_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][2][0]~q ),
	.datad(\pipeline|gprc_i[0][3][0]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux31~3 .lut_mask = 16'hEA62;
defparam \dram_control_inst|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \dram_control_inst|Mux31~0 (
// Equation(s):
// \dram_control_inst|Mux31~0_combout  = (\pipeline|D_i[1][0]~q  & (((\pipeline|D_i[1][1]~q )))) # (!\pipeline|D_i[1][0]~q  & ((\pipeline|D_i[1][1]~q  & ((\pipeline|gprc_i[0][6][0]~q ))) # (!\pipeline|D_i[1][1]~q  & (\pipeline|gprc_i[0][4][0]~q ))))

	.dataa(\pipeline|D_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][4][0]~q ),
	.datac(\pipeline|gprc_i[0][6][0]~q ),
	.datad(\pipeline|D_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux31~0 .lut_mask = 16'hFA44;
defparam \dram_control_inst|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \dram_control_inst|Mux31~1 (
// Equation(s):
// \dram_control_inst|Mux31~1_combout  = (\pipeline|D_i[1][0]~q  & ((\dram_control_inst|Mux31~0_combout  & ((\pipeline|gprc_i[0][7][0]~q ))) # (!\dram_control_inst|Mux31~0_combout  & (\pipeline|gprc_i[0][5][0]~q )))) # (!\pipeline|D_i[1][0]~q  & 
// (((\dram_control_inst|Mux31~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][0]~q ),
	.datab(\pipeline|D_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][7][0]~q ),
	.datad(\dram_control_inst|Mux31~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux31~1 .lut_mask = 16'hF388;
defparam \dram_control_inst|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \dram_control_inst|Add4~26 (
// Equation(s):
// \dram_control_inst|Add4~26_combout  = (\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux31~1_combout ))) # (!\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux31~3_combout ))

	.dataa(\pipeline|D_i[1][2]~q ),
	.datab(\dram_control_inst|Mux31~3_combout ),
	.datac(gnd),
	.datad(\dram_control_inst|Mux31~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~26_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~26 .lut_mask = 16'hEE44;
defparam \dram_control_inst|Add4~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \dram_control_inst|Mux15~0 (
// Equation(s):
// \dram_control_inst|Mux15~0_combout  = (\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][6][0]~q ) # ((\pipeline|S_i[1][0]~q )))) # (!\pipeline|S_i[1][1]~q  & (((!\pipeline|S_i[1][0]~q  & \pipeline|gprc_i[0][4][0]~q ))))

	.dataa(\pipeline|S_i[1][1]~q ),
	.datab(\pipeline|gprc_i[0][6][0]~q ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][4][0]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux15~0 .lut_mask = 16'hADA8;
defparam \dram_control_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \dram_control_inst|Mux15~1 (
// Equation(s):
// \dram_control_inst|Mux15~1_combout  = (\pipeline|S_i[1][0]~q  & ((\dram_control_inst|Mux15~0_combout  & ((\pipeline|gprc_i[0][7][0]~q ))) # (!\dram_control_inst|Mux15~0_combout  & (\pipeline|gprc_i[0][5][0]~q )))) # (!\pipeline|S_i[1][0]~q  & 
// (((\dram_control_inst|Mux15~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][0]~q ),
	.datab(\pipeline|gprc_i[0][7][0]~q ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\dram_control_inst|Mux15~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux15~1 .lut_mask = 16'hCFA0;
defparam \dram_control_inst|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N8
cycloneive_lcell_comb \dram_control_inst|Mux15~4 (
// Equation(s):
// \dram_control_inst|Mux15~4_combout  = (\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux15~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux15~3_combout ))

	.dataa(\dram_control_inst|Mux15~3_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(gnd),
	.datad(\dram_control_inst|Mux15~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux15~4 .lut_mask = 16'hEE22;
defparam \dram_control_inst|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N10
cycloneive_lcell_comb \dram_control_inst|Add4~27 (
// Equation(s):
// \dram_control_inst|Add4~27_combout  = (\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Mux15~4_combout ))) # (!\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Add4~26_combout ))

	.dataa(gnd),
	.datab(\pipeline|enable_i[1][39]~q ),
	.datac(\dram_control_inst|Add4~26_combout ),
	.datad(\dram_control_inst|Mux15~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~27_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~27 .lut_mask = 16'hFC30;
defparam \dram_control_inst|Add4~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \decode|OFF[0]~7 (
// Equation(s):
// \decode|OFF[0]~7_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\decode|OFF[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode|OFF[0]~7 .lut_mask = 16'hB888;
defparam \decode|OFF[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N31
dffeas \pipeline|OFF_i[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|OFF[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[0][0] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N1
dffeas \pipeline|OFF_i[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|OFF_i[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[1][0] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N0
cycloneive_lcell_comb \dram_control_inst|Add4~28 (
// Equation(s):
// \dram_control_inst|Add4~28_combout  = (\dram_control_inst|Add4~27_combout  & (\pipeline|OFF_i[1][0]~q  $ (VCC))) # (!\dram_control_inst|Add4~27_combout  & (\pipeline|OFF_i[1][0]~q  & VCC))
// \dram_control_inst|Add4~29  = CARRY((\dram_control_inst|Add4~27_combout  & \pipeline|OFF_i[1][0]~q ))

	.dataa(\dram_control_inst|Add4~27_combout ),
	.datab(\pipeline|OFF_i[1][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~28_combout ),
	.cout(\dram_control_inst|Add4~29 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~28 .lut_mask = 16'h6688;
defparam \dram_control_inst|Add4~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N0
cycloneive_lcell_comb \dram_control_inst|Add4~66 (
// Equation(s):
// \dram_control_inst|Add4~66_combout  = (\dram_control_inst|Add4~28_combout  & ((\dram_control_inst|Add4~56_combout ) # ((\dram_control_inst|Add4~26_combout  & \dram_control_inst|always0~0_combout )))) # (!\dram_control_inst|Add4~28_combout  & 
// (\dram_control_inst|Add4~26_combout  & (\dram_control_inst|always0~0_combout )))

	.dataa(\dram_control_inst|Add4~28_combout ),
	.datab(\dram_control_inst|Add4~26_combout ),
	.datac(\dram_control_inst|always0~0_combout ),
	.datad(\dram_control_inst|Add4~56_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~66_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~66 .lut_mask = 16'hEAC0;
defparam \dram_control_inst|Add4~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N2
cycloneive_lcell_comb \dram_control_inst|Add4~67 (
// Equation(s):
// \dram_control_inst|Add4~67_combout  = (\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Mux15~4_combout ))) # (!\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Add4~66_combout ))

	.dataa(\pipeline|enable_i[1][33]~q ),
	.datab(\dram_control_inst|Add4~66_combout ),
	.datac(\dram_control_inst|Mux15~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~67_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~67 .lut_mask = 16'hE4E4;
defparam \dram_control_inst|Add4~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \dram_control_inst|Mux14~2 (
// Equation(s):
// \dram_control_inst|Mux14~2_combout  = (\pipeline|S_i[1][1]~q  & (((\pipeline|S_i[1][0]~q )))) # (!\pipeline|S_i[1][1]~q  & ((\pipeline|S_i[1][0]~q  & ((\pipeline|gprc_i[0][1][1]~q ))) # (!\pipeline|S_i[1][0]~q  & (\pipeline|gprc_i[0][0][1]~q ))))

	.dataa(\pipeline|S_i[1][1]~q ),
	.datab(\pipeline|gprc_i[0][0][1]~q ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux14~2 .lut_mask = 16'hF4A4;
defparam \dram_control_inst|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \dram_control_inst|Mux14~3 (
// Equation(s):
// \dram_control_inst|Mux14~3_combout  = (\pipeline|S_i[1][1]~q  & ((\dram_control_inst|Mux14~2_combout  & (\pipeline|gprc_i[0][3][1]~q )) # (!\dram_control_inst|Mux14~2_combout  & ((\pipeline|gprc_i[0][2][1]~q ))))) # (!\pipeline|S_i[1][1]~q  & 
// (((\dram_control_inst|Mux14~2_combout ))))

	.dataa(\pipeline|S_i[1][1]~q ),
	.datab(\pipeline|gprc_i[0][3][1]~q ),
	.datac(\dram_control_inst|Mux14~2_combout ),
	.datad(\pipeline|gprc_i[0][2][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux14~3 .lut_mask = 16'hDAD0;
defparam \dram_control_inst|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N12
cycloneive_lcell_comb \dram_control_inst|Mux14~4 (
// Equation(s):
// \dram_control_inst|Mux14~4_combout  = (\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux14~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux14~3_combout ))

	.dataa(\pipeline|S_i[1][2]~q ),
	.datab(gnd),
	.datac(\dram_control_inst|Mux14~3_combout ),
	.datad(\dram_control_inst|Mux14~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux14~4 .lut_mask = 16'hFA50;
defparam \dram_control_inst|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \dram_control_inst|Mux30~2 (
// Equation(s):
// \dram_control_inst|Mux30~2_combout  = (\pipeline|D_i[1][1]~q  & (((\pipeline|D_i[1][0]~q )))) # (!\pipeline|D_i[1][1]~q  & ((\pipeline|D_i[1][0]~q  & (\pipeline|gprc_i[0][1][1]~q )) # (!\pipeline|D_i[1][0]~q  & ((\pipeline|gprc_i[0][0][1]~q )))))

	.dataa(\pipeline|D_i[1][1]~q ),
	.datab(\pipeline|gprc_i[0][1][1]~q ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][0][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux30~2 .lut_mask = 16'hE5E0;
defparam \dram_control_inst|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \dram_control_inst|Mux30~3 (
// Equation(s):
// \dram_control_inst|Mux30~3_combout  = (\pipeline|D_i[1][1]~q  & ((\dram_control_inst|Mux30~2_combout  & ((\pipeline|gprc_i[0][3][1]~q ))) # (!\dram_control_inst|Mux30~2_combout  & (\pipeline|gprc_i[0][2][1]~q )))) # (!\pipeline|D_i[1][1]~q  & 
// (((\dram_control_inst|Mux30~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][1]~q ),
	.datab(\pipeline|gprc_i[0][3][1]~q ),
	.datac(\pipeline|D_i[1][1]~q ),
	.datad(\dram_control_inst|Mux30~2_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux30~3 .lut_mask = 16'hCFA0;
defparam \dram_control_inst|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \dram_control_inst|Mux30~0 (
// Equation(s):
// \dram_control_inst|Mux30~0_combout  = (\pipeline|D_i[1][1]~q  & ((\pipeline|gprc_i[0][6][1]~q ) # ((\pipeline|D_i[1][0]~q )))) # (!\pipeline|D_i[1][1]~q  & (((!\pipeline|D_i[1][0]~q  & \pipeline|gprc_i[0][4][1]~q ))))

	.dataa(\pipeline|gprc_i[0][6][1]~q ),
	.datab(\pipeline|D_i[1][1]~q ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][4][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux30~0 .lut_mask = 16'hCBC8;
defparam \dram_control_inst|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneive_lcell_comb \dram_control_inst|Mux30~1 (
// Equation(s):
// \dram_control_inst|Mux30~1_combout  = (\dram_control_inst|Mux30~0_combout  & ((\pipeline|gprc_i[0][7][1]~q ) # ((!\pipeline|D_i[1][0]~q )))) # (!\dram_control_inst|Mux30~0_combout  & (((\pipeline|D_i[1][0]~q  & \pipeline|gprc_i[0][5][1]~q ))))

	.dataa(\pipeline|gprc_i[0][7][1]~q ),
	.datab(\dram_control_inst|Mux30~0_combout ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][5][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux30~1 .lut_mask = 16'hBC8C;
defparam \dram_control_inst|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N24
cycloneive_lcell_comb \dram_control_inst|Add4~24 (
// Equation(s):
// \dram_control_inst|Add4~24_combout  = (\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux30~1_combout ))) # (!\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux30~3_combout ))

	.dataa(gnd),
	.datab(\dram_control_inst|Mux30~3_combout ),
	.datac(\pipeline|D_i[1][2]~q ),
	.datad(\dram_control_inst|Mux30~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~24_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~24 .lut_mask = 16'hFC0C;
defparam \dram_control_inst|Add4~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N2
cycloneive_lcell_comb \dram_control_inst|Add4~25 (
// Equation(s):
// \dram_control_inst|Add4~25_combout  = (\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Mux14~4_combout )) # (!\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Add4~24_combout )))

	.dataa(\dram_control_inst|Mux14~4_combout ),
	.datab(gnd),
	.datac(\pipeline|enable_i[1][39]~q ),
	.datad(\dram_control_inst|Add4~24_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~25_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~25 .lut_mask = 16'hAFA0;
defparam \dram_control_inst|Add4~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \decode|OFF[1]~6 (
// Equation(s):
// \decode|OFF[1]~6_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ),
	.cin(gnd),
	.combout(\decode|OFF[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode|OFF[1]~6 .lut_mask = 16'hB888;
defparam \decode|OFF[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N31
dffeas \pipeline|OFF_i[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|OFF[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[0][1] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N3
dffeas \pipeline|OFF_i[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|OFF_i[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[1][1] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N2
cycloneive_lcell_comb \dram_control_inst|Add4~30 (
// Equation(s):
// \dram_control_inst|Add4~30_combout  = (\dram_control_inst|Add4~25_combout  & ((\pipeline|OFF_i[1][1]~q  & (\dram_control_inst|Add4~29  & VCC)) # (!\pipeline|OFF_i[1][1]~q  & (!\dram_control_inst|Add4~29 )))) # (!\dram_control_inst|Add4~25_combout  & 
// ((\pipeline|OFF_i[1][1]~q  & (!\dram_control_inst|Add4~29 )) # (!\pipeline|OFF_i[1][1]~q  & ((\dram_control_inst|Add4~29 ) # (GND)))))
// \dram_control_inst|Add4~31  = CARRY((\dram_control_inst|Add4~25_combout  & (!\pipeline|OFF_i[1][1]~q  & !\dram_control_inst|Add4~29 )) # (!\dram_control_inst|Add4~25_combout  & ((!\dram_control_inst|Add4~29 ) # (!\pipeline|OFF_i[1][1]~q ))))

	.dataa(\dram_control_inst|Add4~25_combout ),
	.datab(\pipeline|OFF_i[1][1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram_control_inst|Add4~29 ),
	.combout(\dram_control_inst|Add4~30_combout ),
	.cout(\dram_control_inst|Add4~31 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~30 .lut_mask = 16'h9617;
defparam \dram_control_inst|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N28
cycloneive_lcell_comb \dram_control_inst|Add4~68 (
// Equation(s):
// \dram_control_inst|Add4~68_combout  = (\dram_control_inst|Add4~30_combout  & ((\dram_control_inst|Add4~56_combout ) # ((\dram_control_inst|always0~0_combout  & \dram_control_inst|Add4~24_combout )))) # (!\dram_control_inst|Add4~30_combout  & 
// (\dram_control_inst|always0~0_combout  & ((\dram_control_inst|Add4~24_combout ))))

	.dataa(\dram_control_inst|Add4~30_combout ),
	.datab(\dram_control_inst|always0~0_combout ),
	.datac(\dram_control_inst|Add4~56_combout ),
	.datad(\dram_control_inst|Add4~24_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~68_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~68 .lut_mask = 16'hECA0;
defparam \dram_control_inst|Add4~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N30
cycloneive_lcell_comb \dram_control_inst|Add4~69 (
// Equation(s):
// \dram_control_inst|Add4~69_combout  = (\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Mux14~4_combout )) # (!\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Add4~68_combout )))

	.dataa(\dram_control_inst|Mux14~4_combout ),
	.datab(gnd),
	.datac(\pipeline|enable_i[1][33]~q ),
	.datad(\dram_control_inst|Add4~68_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~69_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~69 .lut_mask = 16'hAFA0;
defparam \dram_control_inst|Add4~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N20
cycloneive_lcell_comb \dram_control_inst|Mux29~2 (
// Equation(s):
// \dram_control_inst|Mux29~2_combout  = (\pipeline|D_i[1][0]~q  & ((\pipeline|gprc_i[0][1][2]~q ) # ((\pipeline|D_i[1][1]~q )))) # (!\pipeline|D_i[1][0]~q  & (((\pipeline|gprc_i[0][0][2]~q  & !\pipeline|D_i[1][1]~q ))))

	.dataa(\pipeline|D_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][1][2]~q ),
	.datac(\pipeline|gprc_i[0][0][2]~q ),
	.datad(\pipeline|D_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux29~2 .lut_mask = 16'hAAD8;
defparam \dram_control_inst|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N30
cycloneive_lcell_comb \dram_control_inst|Mux29~3 (
// Equation(s):
// \dram_control_inst|Mux29~3_combout  = (\pipeline|D_i[1][1]~q  & ((\dram_control_inst|Mux29~2_combout  & ((\pipeline|gprc_i[0][3][2]~q ))) # (!\dram_control_inst|Mux29~2_combout  & (\pipeline|gprc_i[0][2][2]~q )))) # (!\pipeline|D_i[1][1]~q  & 
// (((\dram_control_inst|Mux29~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][2]~q ),
	.datab(\pipeline|gprc_i[0][3][2]~q ),
	.datac(\pipeline|D_i[1][1]~q ),
	.datad(\dram_control_inst|Mux29~2_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux29~3 .lut_mask = 16'hCFA0;
defparam \dram_control_inst|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N8
cycloneive_lcell_comb \dram_control_inst|Mux29~0 (
// Equation(s):
// \dram_control_inst|Mux29~0_combout  = (\pipeline|D_i[1][0]~q  & (((\pipeline|D_i[1][1]~q )))) # (!\pipeline|D_i[1][0]~q  & ((\pipeline|D_i[1][1]~q  & ((\pipeline|gprc_i[0][6][2]~q ))) # (!\pipeline|D_i[1][1]~q  & (\pipeline|gprc_i[0][4][2]~q ))))

	.dataa(\pipeline|D_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][4][2]~q ),
	.datac(\pipeline|gprc_i[0][6][2]~q ),
	.datad(\pipeline|D_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux29~0 .lut_mask = 16'hFA44;
defparam \dram_control_inst|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N2
cycloneive_lcell_comb \dram_control_inst|Mux29~1 (
// Equation(s):
// \dram_control_inst|Mux29~1_combout  = (\pipeline|D_i[1][0]~q  & ((\dram_control_inst|Mux29~0_combout  & (\pipeline|gprc_i[0][7][2]~q )) # (!\dram_control_inst|Mux29~0_combout  & ((\pipeline|gprc_i[0][5][2]~q ))))) # (!\pipeline|D_i[1][0]~q  & 
// (((\dram_control_inst|Mux29~0_combout ))))

	.dataa(\pipeline|D_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][7][2]~q ),
	.datac(\dram_control_inst|Mux29~0_combout ),
	.datad(\pipeline|gprc_i[0][5][2]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux29~1 .lut_mask = 16'hDAD0;
defparam \dram_control_inst|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N10
cycloneive_lcell_comb \dram_control_inst|Add4~22 (
// Equation(s):
// \dram_control_inst|Add4~22_combout  = (\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux29~1_combout ))) # (!\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux29~3_combout ))

	.dataa(\dram_control_inst|Mux29~3_combout ),
	.datab(gnd),
	.datac(\dram_control_inst|Mux29~1_combout ),
	.datad(\pipeline|D_i[1][2]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~22_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~22 .lut_mask = 16'hF0AA;
defparam \dram_control_inst|Add4~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N4
cycloneive_lcell_comb \dram_control_inst|Mux13~2 (
// Equation(s):
// \dram_control_inst|Mux13~2_combout  = (\pipeline|S_i[1][0]~q  & ((\pipeline|gprc_i[0][1][2]~q ) # ((\pipeline|S_i[1][1]~q )))) # (!\pipeline|S_i[1][0]~q  & (((\pipeline|gprc_i[0][0][2]~q  & !\pipeline|S_i[1][1]~q ))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][1][2]~q ),
	.datac(\pipeline|gprc_i[0][0][2]~q ),
	.datad(\pipeline|S_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux13~2 .lut_mask = 16'hAAD8;
defparam \dram_control_inst|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N14
cycloneive_lcell_comb \dram_control_inst|Mux13~3 (
// Equation(s):
// \dram_control_inst|Mux13~3_combout  = (\pipeline|S_i[1][1]~q  & ((\dram_control_inst|Mux13~2_combout  & ((\pipeline|gprc_i[0][3][2]~q ))) # (!\dram_control_inst|Mux13~2_combout  & (\pipeline|gprc_i[0][2][2]~q )))) # (!\pipeline|S_i[1][1]~q  & 
// (\dram_control_inst|Mux13~2_combout ))

	.dataa(\pipeline|S_i[1][1]~q ),
	.datab(\dram_control_inst|Mux13~2_combout ),
	.datac(\pipeline|gprc_i[0][2][2]~q ),
	.datad(\pipeline|gprc_i[0][3][2]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux13~3 .lut_mask = 16'hEC64;
defparam \dram_control_inst|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N10
cycloneive_lcell_comb \dram_control_inst|Mux13~4 (
// Equation(s):
// \dram_control_inst|Mux13~4_combout  = (\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux13~1_combout )) # (!\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux13~3_combout )))

	.dataa(\pipeline|S_i[1][2]~q ),
	.datab(gnd),
	.datac(\dram_control_inst|Mux13~1_combout ),
	.datad(\dram_control_inst|Mux13~3_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux13~4 .lut_mask = 16'hF5A0;
defparam \dram_control_inst|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N12
cycloneive_lcell_comb \dram_control_inst|Add4~23 (
// Equation(s):
// \dram_control_inst|Add4~23_combout  = (\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Mux13~4_combout ))) # (!\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Add4~22_combout ))

	.dataa(\dram_control_inst|Add4~22_combout ),
	.datab(\pipeline|enable_i[1][39]~q ),
	.datac(gnd),
	.datad(\dram_control_inst|Mux13~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~23_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~23 .lut_mask = 16'hEE22;
defparam \dram_control_inst|Add4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \decode|OFF[2]~5 (
// Equation(s):
// \decode|OFF[2]~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  & (((\decode|S~0_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout )) # 
// (!\controller|Equal0~0_combout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout  & (((\decode|S~0_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~3_combout ),
	.datab(\controller|Equal0~0_combout ),
	.datac(\decode|S~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.cin(gnd),
	.combout(\decode|OFF[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|OFF[2]~5 .lut_mask = 16'hF222;
defparam \decode|OFF[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N15
dffeas \pipeline|OFF_i[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|OFF[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[0][2] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N5
dffeas \pipeline|OFF_i[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|OFF_i[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[1][2] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N4
cycloneive_lcell_comb \dram_control_inst|Add4~32 (
// Equation(s):
// \dram_control_inst|Add4~32_combout  = ((\dram_control_inst|Add4~23_combout  $ (\pipeline|OFF_i[1][2]~q  $ (!\dram_control_inst|Add4~31 )))) # (GND)
// \dram_control_inst|Add4~33  = CARRY((\dram_control_inst|Add4~23_combout  & ((\pipeline|OFF_i[1][2]~q ) # (!\dram_control_inst|Add4~31 ))) # (!\dram_control_inst|Add4~23_combout  & (\pipeline|OFF_i[1][2]~q  & !\dram_control_inst|Add4~31 )))

	.dataa(\dram_control_inst|Add4~23_combout ),
	.datab(\pipeline|OFF_i[1][2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram_control_inst|Add4~31 ),
	.combout(\dram_control_inst|Add4~32_combout ),
	.cout(\dram_control_inst|Add4~33 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~32 .lut_mask = 16'h698E;
defparam \dram_control_inst|Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N22
cycloneive_lcell_comb \dram_control_inst|Add4~70 (
// Equation(s):
// \dram_control_inst|Add4~70_combout  = (\dram_control_inst|Add4~22_combout  & ((\dram_control_inst|always0~0_combout ) # ((\dram_control_inst|Add4~56_combout  & \dram_control_inst|Add4~32_combout )))) # (!\dram_control_inst|Add4~22_combout  & 
// (\dram_control_inst|Add4~56_combout  & (\dram_control_inst|Add4~32_combout )))

	.dataa(\dram_control_inst|Add4~22_combout ),
	.datab(\dram_control_inst|Add4~56_combout ),
	.datac(\dram_control_inst|Add4~32_combout ),
	.datad(\dram_control_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~70_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~70 .lut_mask = 16'hEAC0;
defparam \dram_control_inst|Add4~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N0
cycloneive_lcell_comb \dram_control_inst|Add4~71 (
// Equation(s):
// \dram_control_inst|Add4~71_combout  = (\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Mux13~4_combout ))) # (!\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Add4~70_combout ))

	.dataa(\dram_control_inst|Add4~70_combout ),
	.datab(gnd),
	.datac(\pipeline|enable_i[1][33]~q ),
	.datad(\dram_control_inst|Mux13~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~71_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~71 .lut_mask = 16'hFA0A;
defparam \dram_control_inst|Add4~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
cycloneive_lcell_comb \dram_control_inst|Mux28~2 (
// Equation(s):
// \dram_control_inst|Mux28~2_combout  = (\pipeline|D_i[1][1]~q  & (\pipeline|D_i[1][0]~q )) # (!\pipeline|D_i[1][1]~q  & ((\pipeline|D_i[1][0]~q  & (\pipeline|gprc_i[0][1][3]~q )) # (!\pipeline|D_i[1][0]~q  & ((\pipeline|gprc_i[0][0][3]~q )))))

	.dataa(\pipeline|D_i[1][1]~q ),
	.datab(\pipeline|D_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][1][3]~q ),
	.datad(\pipeline|gprc_i[0][0][3]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux28~2 .lut_mask = 16'hD9C8;
defparam \dram_control_inst|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
cycloneive_lcell_comb \dram_control_inst|Mux28~3 (
// Equation(s):
// \dram_control_inst|Mux28~3_combout  = (\dram_control_inst|Mux28~2_combout  & (((\pipeline|gprc_i[0][3][3]~q )) # (!\pipeline|D_i[1][1]~q ))) # (!\dram_control_inst|Mux28~2_combout  & (\pipeline|D_i[1][1]~q  & (\pipeline|gprc_i[0][2][3]~q )))

	.dataa(\dram_control_inst|Mux28~2_combout ),
	.datab(\pipeline|D_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][2][3]~q ),
	.datad(\pipeline|gprc_i[0][3][3]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux28~3 .lut_mask = 16'hEA62;
defparam \dram_control_inst|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneive_lcell_comb \dram_control_inst|Mux28~0 (
// Equation(s):
// \dram_control_inst|Mux28~0_combout  = (\pipeline|D_i[1][1]~q  & (((\pipeline|D_i[1][0]~q ) # (\pipeline|gprc_i[0][6][3]~q )))) # (!\pipeline|D_i[1][1]~q  & (\pipeline|gprc_i[0][4][3]~q  & (!\pipeline|D_i[1][0]~q )))

	.dataa(\pipeline|gprc_i[0][4][3]~q ),
	.datab(\pipeline|D_i[1][1]~q ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][6][3]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux28~0 .lut_mask = 16'hCEC2;
defparam \dram_control_inst|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N10
cycloneive_lcell_comb \dram_control_inst|Mux28~1 (
// Equation(s):
// \dram_control_inst|Mux28~1_combout  = (\dram_control_inst|Mux28~0_combout  & (((\pipeline|gprc_i[0][7][3]~q ) # (!\pipeline|D_i[1][0]~q )))) # (!\dram_control_inst|Mux28~0_combout  & (\pipeline|gprc_i[0][5][3]~q  & (\pipeline|D_i[1][0]~q )))

	.dataa(\pipeline|gprc_i[0][5][3]~q ),
	.datab(\dram_control_inst|Mux28~0_combout ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][7][3]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux28~1 .lut_mask = 16'hEC2C;
defparam \dram_control_inst|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N6
cycloneive_lcell_comb \dram_control_inst|Add4~20 (
// Equation(s):
// \dram_control_inst|Add4~20_combout  = (\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux28~1_combout ))) # (!\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux28~3_combout ))

	.dataa(\dram_control_inst|Mux28~3_combout ),
	.datab(gnd),
	.datac(\dram_control_inst|Mux28~1_combout ),
	.datad(\pipeline|D_i[1][2]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~20 .lut_mask = 16'hF0AA;
defparam \dram_control_inst|Add4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \decode|OFF[3]~4 (
// Equation(s):
// \decode|OFF[3]~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.cin(gnd),
	.combout(\decode|OFF[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|OFF[3]~4 .lut_mask = 16'hB888;
defparam \decode|OFF[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \pipeline|OFF_i[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|OFF[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[0][3] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N7
dffeas \pipeline|OFF_i[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|OFF_i[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[1][3] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N6
cycloneive_lcell_comb \dram_control_inst|Mux12~0 (
// Equation(s):
// \dram_control_inst|Mux12~0_combout  = (\pipeline|S_i[1][0]~q  & (\pipeline|S_i[1][1]~q )) # (!\pipeline|S_i[1][0]~q  & ((\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][6][3]~q ))) # (!\pipeline|S_i[1][1]~q  & (\pipeline|gprc_i[0][4][3]~q ))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][4][3]~q ),
	.datad(\pipeline|gprc_i[0][6][3]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux12~0 .lut_mask = 16'hDC98;
defparam \dram_control_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N2
cycloneive_lcell_comb \dram_control_inst|Mux12~1 (
// Equation(s):
// \dram_control_inst|Mux12~1_combout  = (\dram_control_inst|Mux12~0_combout  & ((\pipeline|gprc_i[0][7][3]~q ) # ((!\pipeline|S_i[1][0]~q )))) # (!\dram_control_inst|Mux12~0_combout  & (((\pipeline|S_i[1][0]~q  & \pipeline|gprc_i[0][5][3]~q ))))

	.dataa(\dram_control_inst|Mux12~0_combout ),
	.datab(\pipeline|gprc_i[0][7][3]~q ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][5][3]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux12~1 .lut_mask = 16'hDA8A;
defparam \dram_control_inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N6
cycloneive_lcell_comb \dram_control_inst|Mux12~4 (
// Equation(s):
// \dram_control_inst|Mux12~4_combout  = (\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux12~1_combout )) # (!\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux12~3_combout )))

	.dataa(gnd),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(\dram_control_inst|Mux12~1_combout ),
	.datad(\dram_control_inst|Mux12~3_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux12~4 .lut_mask = 16'hF3C0;
defparam \dram_control_inst|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N16
cycloneive_lcell_comb \dram_control_inst|Add4~21 (
// Equation(s):
// \dram_control_inst|Add4~21_combout  = (\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Mux12~4_combout ))) # (!\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Add4~20_combout ))

	.dataa(\dram_control_inst|Add4~20_combout ),
	.datab(\pipeline|enable_i[1][39]~q ),
	.datac(gnd),
	.datad(\dram_control_inst|Mux12~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~21_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~21 .lut_mask = 16'hEE22;
defparam \dram_control_inst|Add4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N6
cycloneive_lcell_comb \dram_control_inst|Add4~34 (
// Equation(s):
// \dram_control_inst|Add4~34_combout  = (\pipeline|OFF_i[1][3]~q  & ((\dram_control_inst|Add4~21_combout  & (\dram_control_inst|Add4~33  & VCC)) # (!\dram_control_inst|Add4~21_combout  & (!\dram_control_inst|Add4~33 )))) # (!\pipeline|OFF_i[1][3]~q  & 
// ((\dram_control_inst|Add4~21_combout  & (!\dram_control_inst|Add4~33 )) # (!\dram_control_inst|Add4~21_combout  & ((\dram_control_inst|Add4~33 ) # (GND)))))
// \dram_control_inst|Add4~35  = CARRY((\pipeline|OFF_i[1][3]~q  & (!\dram_control_inst|Add4~21_combout  & !\dram_control_inst|Add4~33 )) # (!\pipeline|OFF_i[1][3]~q  & ((!\dram_control_inst|Add4~33 ) # (!\dram_control_inst|Add4~21_combout ))))

	.dataa(\pipeline|OFF_i[1][3]~q ),
	.datab(\dram_control_inst|Add4~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram_control_inst|Add4~33 ),
	.combout(\dram_control_inst|Add4~34_combout ),
	.cout(\dram_control_inst|Add4~35 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~34 .lut_mask = 16'h9617;
defparam \dram_control_inst|Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N18
cycloneive_lcell_comb \dram_control_inst|Add4~72 (
// Equation(s):
// \dram_control_inst|Add4~72_combout  = (\dram_control_inst|Add4~20_combout  & ((\dram_control_inst|always0~0_combout ) # ((\dram_control_inst|Add4~56_combout  & \dram_control_inst|Add4~34_combout )))) # (!\dram_control_inst|Add4~20_combout  & 
// (\dram_control_inst|Add4~56_combout  & (\dram_control_inst|Add4~34_combout )))

	.dataa(\dram_control_inst|Add4~20_combout ),
	.datab(\dram_control_inst|Add4~56_combout ),
	.datac(\dram_control_inst|Add4~34_combout ),
	.datad(\dram_control_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~72_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~72 .lut_mask = 16'hEAC0;
defparam \dram_control_inst|Add4~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N28
cycloneive_lcell_comb \dram_control_inst|Add4~73 (
// Equation(s):
// \dram_control_inst|Add4~73_combout  = (\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Mux12~4_combout ))) # (!\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Add4~72_combout ))

	.dataa(gnd),
	.datab(\dram_control_inst|Add4~72_combout ),
	.datac(\pipeline|enable_i[1][33]~q ),
	.datad(\dram_control_inst|Mux12~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~73_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~73 .lut_mask = 16'hFC0C;
defparam \dram_control_inst|Add4~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N24
cycloneive_lcell_comb \pipeline|gprc_i~224 (
// Equation(s):
// \pipeline|gprc_i~224_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux28~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [4])))))

	.dataa(\pipeline|Mux28~4_combout ),
	.datab(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [4]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~224_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~224 .lut_mask = 16'hE3E0;
defparam \pipeline|gprc_i~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N26
cycloneive_lcell_comb \pipeline|gprc_i~225 (
// Equation(s):
// \pipeline|gprc_i~225_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|gprc_i~224_combout  & (\pipeline|Mux13~4_combout )) # (!\pipeline|gprc_i~224_combout  & ((\pipeline|exec_result_i[1][4]~q ))))) # (!\pipeline|gprc_i[0][5][11]~0_combout  
// & (((\pipeline|gprc_i~224_combout ))))

	.dataa(\pipeline|Mux13~4_combout ),
	.datab(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datac(\pipeline|exec_result_i[1][4]~q ),
	.datad(\pipeline|gprc_i~224_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~225_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~225 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N12
cycloneive_lcell_comb \pipeline|gprc_i~226 (
// Equation(s):
// \pipeline|gprc_i~226_combout  = (\pipeline|gprc_i~2_combout  & ((\pipeline|Add2~6_combout ))) # (!\pipeline|gprc_i~2_combout  & (\pipeline|gprc_i~225_combout ))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~225_combout ),
	.datad(\pipeline|Add2~6_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~226_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~226 .lut_mask = 16'hFA50;
defparam \pipeline|gprc_i~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N13
dffeas \pipeline|gprc_i[0][5][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~226_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N8
cycloneive_lcell_comb \pipeline|gprc_i~230 (
// Equation(s):
// \pipeline|gprc_i~230_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux28~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [4])))))

	.dataa(\pipeline|Mux28~4_combout ),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [4]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~230_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~230 .lut_mask = 16'hE3E0;
defparam \pipeline|gprc_i~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N18
cycloneive_lcell_comb \pipeline|gprc_i~231 (
// Equation(s):
// \pipeline|gprc_i~231_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|gprc_i~230_combout  & (\pipeline|Mux13~4_combout )) # (!\pipeline|gprc_i~230_combout  & ((\pipeline|exec_result_i[1][4]~q ))))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & 
// (((\pipeline|gprc_i~230_combout ))))

	.dataa(\pipeline|Mux13~4_combout ),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|gprc_i~230_combout ),
	.datad(\pipeline|exec_result_i[1][4]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~231_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~231 .lut_mask = 16'hBCB0;
defparam \pipeline|gprc_i~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N30
cycloneive_lcell_comb \pipeline|gprc_i~232 (
// Equation(s):
// \pipeline|gprc_i~232_combout  = (\pipeline|gprc_i~10_combout  & (\pipeline|Add2~6_combout )) # (!\pipeline|gprc_i~10_combout  & ((\pipeline|gprc_i~231_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~6_combout ),
	.datac(\pipeline|gprc_i~231_combout ),
	.datad(\pipeline|gprc_i~10_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~232_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~232 .lut_mask = 16'hCCF0;
defparam \pipeline|gprc_i~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N31
dffeas \pipeline|gprc_i[0][4][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~232_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N12
cycloneive_lcell_comb \pipeline|gprc_i~227 (
// Equation(s):
// \pipeline|gprc_i~227_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux28~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [4])))))

	.dataa(\pipeline|Mux28~4_combout ),
	.datab(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [4]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~227_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~227 .lut_mask = 16'hE3E0;
defparam \pipeline|gprc_i~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N6
cycloneive_lcell_comb \pipeline|gprc_i~228 (
// Equation(s):
// \pipeline|gprc_i~228_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|gprc_i~227_combout  & (\pipeline|Mux13~4_combout )) # (!\pipeline|gprc_i~227_combout  & ((\pipeline|exec_result_i[1][4]~q ))))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & 
// (((\pipeline|gprc_i~227_combout ))))

	.dataa(\pipeline|Mux13~4_combout ),
	.datab(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datac(\pipeline|exec_result_i[1][4]~q ),
	.datad(\pipeline|gprc_i~227_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~228_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~228 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \pipeline|gprc_i~229 (
// Equation(s):
// \pipeline|gprc_i~229_combout  = (\pipeline|gprc_i~6_combout  & (\pipeline|Add2~6_combout )) # (!\pipeline|gprc_i~6_combout  & ((\pipeline|gprc_i~228_combout )))

	.dataa(\pipeline|gprc_i~6_combout ),
	.datab(\pipeline|Add2~6_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~228_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~229_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~229 .lut_mask = 16'hDD88;
defparam \pipeline|gprc_i~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N31
dffeas \pipeline|gprc_i[0][6][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~229_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
cycloneive_lcell_comb \dram_control_inst|Mux11~0 (
// Equation(s):
// \dram_control_inst|Mux11~0_combout  = (\pipeline|S_i[1][0]~q  & (\pipeline|S_i[1][1]~q )) # (!\pipeline|S_i[1][0]~q  & ((\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][6][4]~q ))) # (!\pipeline|S_i[1][1]~q  & (\pipeline|gprc_i[0][4][4]~q ))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][4][4]~q ),
	.datad(\pipeline|gprc_i[0][6][4]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux11~0 .lut_mask = 16'hDC98;
defparam \dram_control_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
cycloneive_lcell_comb \dram_control_inst|Mux11~1 (
// Equation(s):
// \dram_control_inst|Mux11~1_combout  = (\pipeline|S_i[1][0]~q  & ((\dram_control_inst|Mux11~0_combout  & (\pipeline|gprc_i[0][7][4]~q )) # (!\dram_control_inst|Mux11~0_combout  & ((\pipeline|gprc_i[0][5][4]~q ))))) # (!\pipeline|S_i[1][0]~q  & 
// (((\dram_control_inst|Mux11~0_combout ))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][7][4]~q ),
	.datac(\pipeline|gprc_i[0][5][4]~q ),
	.datad(\dram_control_inst|Mux11~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux11~1 .lut_mask = 16'hDDA0;
defparam \dram_control_inst|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N16
cycloneive_lcell_comb \pipeline|gprc_i~242 (
// Equation(s):
// \pipeline|gprc_i~242_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & (\pipeline|enable_i[2][22]~q )) # (!\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux28~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [4])))))

	.dataa(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Mux28~4_combout ),
	.datad(\pipeline|mem_access_result_i [4]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~242_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~242 .lut_mask = 16'hD9C8;
defparam \pipeline|gprc_i~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N2
cycloneive_lcell_comb \pipeline|gprc_i~243 (
// Equation(s):
// \pipeline|gprc_i~243_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|gprc_i~242_combout  & ((\pipeline|Mux13~4_combout ))) # (!\pipeline|gprc_i~242_combout  & (\pipeline|exec_result_i[1][4]~q )))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & 
// (((\pipeline|gprc_i~242_combout ))))

	.dataa(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datab(\pipeline|exec_result_i[1][4]~q ),
	.datac(\pipeline|Mux13~4_combout ),
	.datad(\pipeline|gprc_i~242_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~243_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~243 .lut_mask = 16'hF588;
defparam \pipeline|gprc_i~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N16
cycloneive_lcell_comb \pipeline|gprc_i~244 (
// Equation(s):
// \pipeline|gprc_i~244_combout  = (\pipeline|gprc_i~26_combout  & ((\pipeline|Add2~6_combout ))) # (!\pipeline|gprc_i~26_combout  & (\pipeline|gprc_i~243_combout ))

	.dataa(\pipeline|gprc_i~243_combout ),
	.datab(\pipeline|Add2~6_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~26_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~244_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~244 .lut_mask = 16'hCCAA;
defparam \pipeline|gprc_i~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N17
dffeas \pipeline|gprc_i[0][0][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~244_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneive_lcell_comb \dram_control_inst|Mux11~2 (
// Equation(s):
// \dram_control_inst|Mux11~2_combout  = (\pipeline|S_i[1][0]~q  & ((\pipeline|S_i[1][1]~q ) # ((\pipeline|gprc_i[0][1][4]~q )))) # (!\pipeline|S_i[1][0]~q  & (!\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][0][4]~q ))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][1][4]~q ),
	.datad(\pipeline|gprc_i[0][0][4]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux11~2 .lut_mask = 16'hB9A8;
defparam \dram_control_inst|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
cycloneive_lcell_comb \dram_control_inst|Mux11~3 (
// Equation(s):
// \dram_control_inst|Mux11~3_combout  = (\dram_control_inst|Mux11~2_combout  & (((\pipeline|gprc_i[0][3][4]~q )) # (!\pipeline|S_i[1][1]~q ))) # (!\dram_control_inst|Mux11~2_combout  & (\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][2][4]~q ))))

	.dataa(\dram_control_inst|Mux11~2_combout ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][3][4]~q ),
	.datad(\pipeline|gprc_i[0][2][4]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux11~3 .lut_mask = 16'hE6A2;
defparam \dram_control_inst|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N26
cycloneive_lcell_comb \dram_control_inst|output_data[4]~12 (
// Equation(s):
// \dram_control_inst|output_data[4]~12_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux11~1_combout )) # (!\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux11~3_combout )))))

	.dataa(\dram_control_inst|Mux11~1_combout ),
	.datab(\dram_control_inst|write_enable~0_combout ),
	.datac(\pipeline|S_i[1][2]~q ),
	.datad(\dram_control_inst|Mux11~3_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[4]~12 .lut_mask = 16'h8C80;
defparam \dram_control_inst|output_data[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N8
cycloneive_lcell_comb \dram_control_inst|Mux10~0 (
// Equation(s):
// \dram_control_inst|Mux10~0_combout  = (\pipeline|S_i[1][0]~q  & (\pipeline|S_i[1][1]~q )) # (!\pipeline|S_i[1][0]~q  & ((\pipeline|S_i[1][1]~q  & (\pipeline|gprc_i[0][6][5]~q )) # (!\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][4][5]~q )))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][6][5]~q ),
	.datad(\pipeline|gprc_i[0][4][5]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux10~0 .lut_mask = 16'hD9C8;
defparam \dram_control_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \pipeline|gprc_i~200 (
// Equation(s):
// \pipeline|gprc_i~200_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][5][11]~0_combout ) # (\pipeline|Mux27~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [5] & (!\pipeline|gprc_i[0][5][11]~0_combout )))

	.dataa(\pipeline|mem_access_result_i [5]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datad(\pipeline|Mux27~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~200_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~200 .lut_mask = 16'hCEC2;
defparam \pipeline|gprc_i~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneive_lcell_comb \pipeline|gprc_i~201 (
// Equation(s):
// \pipeline|gprc_i~201_combout  = (\pipeline|gprc_i~200_combout  & (((\pipeline|Mux12~4_combout ) # (!\pipeline|gprc_i[0][5][11]~0_combout )))) # (!\pipeline|gprc_i~200_combout  & (\pipeline|exec_result_i[1][5]~q  & (\pipeline|gprc_i[0][5][11]~0_combout )))

	.dataa(\pipeline|gprc_i~200_combout ),
	.datab(\pipeline|exec_result_i[1][5]~q ),
	.datac(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datad(\pipeline|Mux12~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~201_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~201 .lut_mask = 16'hEA4A;
defparam \pipeline|gprc_i~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N26
cycloneive_lcell_comb \pipeline|gprc_i~202 (
// Equation(s):
// \pipeline|gprc_i~202_combout  = (\pipeline|gprc_i~2_combout  & ((\pipeline|Add2~8_combout ))) # (!\pipeline|gprc_i~2_combout  & (\pipeline|gprc_i~201_combout ))

	.dataa(\pipeline|gprc_i~201_combout ),
	.datab(\pipeline|gprc_i~2_combout ),
	.datac(gnd),
	.datad(\pipeline|Add2~8_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~202_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~202 .lut_mask = 16'hEE22;
defparam \pipeline|gprc_i~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N27
dffeas \pipeline|gprc_i[0][5][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N6
cycloneive_lcell_comb \pipeline|gprc_i~209 (
// Equation(s):
// \pipeline|gprc_i~209_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & (\pipeline|enable_i[2][22]~q )) # (!\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux27~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [5]))))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|mem_access_result_i [5]),
	.datad(\pipeline|Mux27~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~209_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~209 .lut_mask = 16'hDC98;
defparam \pipeline|gprc_i~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \pipeline|gprc_i~210 (
// Equation(s):
// \pipeline|gprc_i~210_combout  = (\pipeline|gprc_i~209_combout  & ((\pipeline|Mux12~4_combout ) # ((!\pipeline|gprc_i[0][7][6]~0_combout )))) # (!\pipeline|gprc_i~209_combout  & (((\pipeline|exec_result_i[1][5]~q  & \pipeline|gprc_i[0][7][6]~0_combout ))))

	.dataa(\pipeline|gprc_i~209_combout ),
	.datab(\pipeline|Mux12~4_combout ),
	.datac(\pipeline|exec_result_i[1][5]~q ),
	.datad(\pipeline|gprc_i[0][7][6]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~210_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~210 .lut_mask = 16'hD8AA;
defparam \pipeline|gprc_i~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N24
cycloneive_lcell_comb \pipeline|gprc_i~211 (
// Equation(s):
// \pipeline|gprc_i~211_combout  = (\pipeline|gprc_i~14_combout  & (\pipeline|Add2~8_combout )) # (!\pipeline|gprc_i~14_combout  & ((\pipeline|gprc_i~210_combout )))

	.dataa(\pipeline|Add2~8_combout ),
	.datab(\pipeline|gprc_i~210_combout ),
	.datac(\pipeline|gprc_i~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~211_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~211 .lut_mask = 16'hACAC;
defparam \pipeline|gprc_i~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N25
dffeas \pipeline|gprc_i[0][7][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~211_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N2
cycloneive_lcell_comb \dram_control_inst|Mux10~1 (
// Equation(s):
// \dram_control_inst|Mux10~1_combout  = (\pipeline|S_i[1][0]~q  & ((\dram_control_inst|Mux10~0_combout  & ((\pipeline|gprc_i[0][7][5]~q ))) # (!\dram_control_inst|Mux10~0_combout  & (\pipeline|gprc_i[0][5][5]~q )))) # (!\pipeline|S_i[1][0]~q  & 
// (\dram_control_inst|Mux10~0_combout ))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\dram_control_inst|Mux10~0_combout ),
	.datac(\pipeline|gprc_i[0][5][5]~q ),
	.datad(\pipeline|gprc_i[0][7][5]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux10~1 .lut_mask = 16'hEC64;
defparam \dram_control_inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N10
cycloneive_lcell_comb \dram_control_inst|Mux10~4 (
// Equation(s):
// \dram_control_inst|Mux10~4_combout  = (\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux10~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux10~3_combout ))

	.dataa(\dram_control_inst|Mux10~3_combout ),
	.datab(gnd),
	.datac(\dram_control_inst|Mux10~1_combout ),
	.datad(\pipeline|S_i[1][2]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux10~4 .lut_mask = 16'hF0AA;
defparam \dram_control_inst|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N28
cycloneive_lcell_comb \dram_control_inst|Mux26~0 (
// Equation(s):
// \dram_control_inst|Mux26~0_combout  = (\pipeline|D_i[1][1]~q  & ((\pipeline|D_i[1][0]~q ) # ((\pipeline|gprc_i[0][6][5]~q )))) # (!\pipeline|D_i[1][1]~q  & (!\pipeline|D_i[1][0]~q  & ((\pipeline|gprc_i[0][4][5]~q ))))

	.dataa(\pipeline|D_i[1][1]~q ),
	.datab(\pipeline|D_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][6][5]~q ),
	.datad(\pipeline|gprc_i[0][4][5]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux26~0 .lut_mask = 16'hB9A8;
defparam \dram_control_inst|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N6
cycloneive_lcell_comb \dram_control_inst|Mux26~1 (
// Equation(s):
// \dram_control_inst|Mux26~1_combout  = (\pipeline|D_i[1][0]~q  & ((\dram_control_inst|Mux26~0_combout  & ((\pipeline|gprc_i[0][7][5]~q ))) # (!\dram_control_inst|Mux26~0_combout  & (\pipeline|gprc_i[0][5][5]~q )))) # (!\pipeline|D_i[1][0]~q  & 
// (\dram_control_inst|Mux26~0_combout ))

	.dataa(\pipeline|D_i[1][0]~q ),
	.datab(\dram_control_inst|Mux26~0_combout ),
	.datac(\pipeline|gprc_i[0][5][5]~q ),
	.datad(\pipeline|gprc_i[0][7][5]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux26~1 .lut_mask = 16'hEC64;
defparam \dram_control_inst|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \pipeline|gprc_i~218 (
// Equation(s):
// \pipeline|gprc_i~218_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & (\pipeline|enable_i[2][22]~q )) # (!\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux27~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [5]))))

	.dataa(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|mem_access_result_i [5]),
	.datad(\pipeline|Mux27~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~218_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~218 .lut_mask = 16'hDC98;
defparam \pipeline|gprc_i~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \pipeline|gprc_i~219 (
// Equation(s):
// \pipeline|gprc_i~219_combout  = (\pipeline|gprc_i~218_combout  & (((\pipeline|Mux12~4_combout )) # (!\pipeline|gprc_i[0][0][2]~0_combout ))) # (!\pipeline|gprc_i~218_combout  & (\pipeline|gprc_i[0][0][2]~0_combout  & (\pipeline|exec_result_i[1][5]~q )))

	.dataa(\pipeline|gprc_i~218_combout ),
	.datab(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datac(\pipeline|exec_result_i[1][5]~q ),
	.datad(\pipeline|Mux12~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~219_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~219 .lut_mask = 16'hEA62;
defparam \pipeline|gprc_i~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N22
cycloneive_lcell_comb \pipeline|gprc_i~220 (
// Equation(s):
// \pipeline|gprc_i~220_combout  = (\pipeline|gprc_i~26_combout  & (\pipeline|Add2~8_combout )) # (!\pipeline|gprc_i~26_combout  & ((\pipeline|gprc_i~219_combout )))

	.dataa(\pipeline|Add2~8_combout ),
	.datab(\pipeline|gprc_i~219_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~26_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~220_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~220 .lut_mask = 16'hAACC;
defparam \pipeline|gprc_i~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N23
dffeas \pipeline|gprc_i[0][0][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~220_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N0
cycloneive_lcell_comb \dram_control_inst|Mux26~2 (
// Equation(s):
// \dram_control_inst|Mux26~2_combout  = (\pipeline|D_i[1][0]~q  & (((\pipeline|D_i[1][1]~q ) # (\pipeline|gprc_i[0][1][5]~q )))) # (!\pipeline|D_i[1][0]~q  & (\pipeline|gprc_i[0][0][5]~q  & (!\pipeline|D_i[1][1]~q )))

	.dataa(\pipeline|D_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][0][5]~q ),
	.datac(\pipeline|D_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][1][5]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux26~2 .lut_mask = 16'hAEA4;
defparam \dram_control_inst|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneive_lcell_comb \pipeline|gprc_i~212 (
// Equation(s):
// \pipeline|gprc_i~212_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & (\pipeline|enable_i[2][22]~q )) # (!\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux27~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [5]))))

	.dataa(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|mem_access_result_i [5]),
	.datad(\pipeline|Mux27~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~212_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~212 .lut_mask = 16'hDC98;
defparam \pipeline|gprc_i~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneive_lcell_comb \pipeline|gprc_i~213 (
// Equation(s):
// \pipeline|gprc_i~213_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|gprc_i~212_combout  & ((\pipeline|Mux12~4_combout ))) # (!\pipeline|gprc_i~212_combout  & (\pipeline|exec_result_i[1][5]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  
// & (\pipeline|gprc_i~212_combout ))

	.dataa(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datab(\pipeline|gprc_i~212_combout ),
	.datac(\pipeline|exec_result_i[1][5]~q ),
	.datad(\pipeline|Mux12~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~213_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~213 .lut_mask = 16'hEC64;
defparam \pipeline|gprc_i~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N24
cycloneive_lcell_comb \pipeline|gprc_i~214 (
// Equation(s):
// \pipeline|gprc_i~214_combout  = (\pipeline|gprc_i~18_combout  & ((\pipeline|Add2~8_combout ))) # (!\pipeline|gprc_i~18_combout  & (\pipeline|gprc_i~213_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~213_combout ),
	.datac(\pipeline|gprc_i~18_combout ),
	.datad(\pipeline|Add2~8_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~214_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~214 .lut_mask = 16'hFC0C;
defparam \pipeline|gprc_i~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N25
dffeas \pipeline|gprc_i[0][2][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~214_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N18
cycloneive_lcell_comb \dram_control_inst|Mux26~3 (
// Equation(s):
// \dram_control_inst|Mux26~3_combout  = (\dram_control_inst|Mux26~2_combout  & ((\pipeline|gprc_i[0][3][5]~q ) # ((!\pipeline|D_i[1][1]~q )))) # (!\dram_control_inst|Mux26~2_combout  & (((\pipeline|D_i[1][1]~q  & \pipeline|gprc_i[0][2][5]~q ))))

	.dataa(\pipeline|gprc_i[0][3][5]~q ),
	.datab(\dram_control_inst|Mux26~2_combout ),
	.datac(\pipeline|D_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][2][5]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux26~3 .lut_mask = 16'hBC8C;
defparam \dram_control_inst|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N24
cycloneive_lcell_comb \dram_control_inst|Add4~16 (
// Equation(s):
// \dram_control_inst|Add4~16_combout  = (\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux26~1_combout )) # (!\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux26~3_combout )))

	.dataa(\dram_control_inst|Mux26~1_combout ),
	.datab(\pipeline|D_i[1][2]~q ),
	.datac(gnd),
	.datad(\dram_control_inst|Mux26~3_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~16 .lut_mask = 16'hBB88;
defparam \dram_control_inst|Add4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \decode|OFF[5]~2 (
// Equation(s):
// \decode|OFF[5]~2_combout  = (\decode|S~0_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ) # ((!\controller|Equal0~0_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout )))) # (!\decode|S~0_combout  & (!\controller|Equal0~0_combout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ))))

	.dataa(\decode|S~0_combout ),
	.datab(\controller|Equal0~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.cin(gnd),
	.combout(\decode|OFF[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|OFF[5]~2 .lut_mask = 16'hB3A0;
defparam \decode|OFF[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \pipeline|OFF_i[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|OFF[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[0][5] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N11
dffeas \pipeline|OFF_i[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|OFF_i[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[1][5] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N22
cycloneive_lcell_comb \dram_control_inst|Add4~17 (
// Equation(s):
// \dram_control_inst|Add4~17_combout  = (\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Mux10~4_combout ))) # (!\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Add4~16_combout ))

	.dataa(\pipeline|enable_i[1][39]~q ),
	.datab(\dram_control_inst|Add4~16_combout ),
	.datac(\dram_control_inst|Mux10~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~17_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~17 .lut_mask = 16'hE4E4;
defparam \dram_control_inst|Add4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N20
cycloneive_lcell_comb \dram_control_inst|Mux11~4 (
// Equation(s):
// \dram_control_inst|Mux11~4_combout  = (\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux11~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux11~3_combout ))

	.dataa(\dram_control_inst|Mux11~3_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(gnd),
	.datad(\dram_control_inst|Mux11~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux11~4 .lut_mask = 16'hEE22;
defparam \dram_control_inst|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N4
cycloneive_lcell_comb \dram_control_inst|Add4~19 (
// Equation(s):
// \dram_control_inst|Add4~19_combout  = (\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Mux11~4_combout ))) # (!\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Add4~18_combout ))

	.dataa(gnd),
	.datab(\pipeline|enable_i[1][39]~q ),
	.datac(\dram_control_inst|Add4~18_combout ),
	.datad(\dram_control_inst|Mux11~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~19_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~19 .lut_mask = 16'hFC30;
defparam \dram_control_inst|Add4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \decode|OFF[4]~3 (
// Equation(s):
// \decode|OFF[4]~3_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & (((\decode|S~0_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout )) # 
// (!\controller|Equal0~0_combout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & (((\decode|S~0_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datab(\controller|Equal0~0_combout ),
	.datac(\decode|S~0_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.cin(gnd),
	.combout(\decode|OFF[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|OFF[4]~3 .lut_mask = 16'hF222;
defparam \decode|OFF[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \pipeline|OFF_i[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|OFF[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[0][4] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N9
dffeas \pipeline|OFF_i[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|OFF_i[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[1][4] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N8
cycloneive_lcell_comb \dram_control_inst|Add4~36 (
// Equation(s):
// \dram_control_inst|Add4~36_combout  = ((\dram_control_inst|Add4~19_combout  $ (\pipeline|OFF_i[1][4]~q  $ (!\dram_control_inst|Add4~35 )))) # (GND)
// \dram_control_inst|Add4~37  = CARRY((\dram_control_inst|Add4~19_combout  & ((\pipeline|OFF_i[1][4]~q ) # (!\dram_control_inst|Add4~35 ))) # (!\dram_control_inst|Add4~19_combout  & (\pipeline|OFF_i[1][4]~q  & !\dram_control_inst|Add4~35 )))

	.dataa(\dram_control_inst|Add4~19_combout ),
	.datab(\pipeline|OFF_i[1][4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram_control_inst|Add4~35 ),
	.combout(\dram_control_inst|Add4~36_combout ),
	.cout(\dram_control_inst|Add4~37 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~36 .lut_mask = 16'h698E;
defparam \dram_control_inst|Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N10
cycloneive_lcell_comb \dram_control_inst|Add4~38 (
// Equation(s):
// \dram_control_inst|Add4~38_combout  = (\pipeline|OFF_i[1][5]~q  & ((\dram_control_inst|Add4~17_combout  & (\dram_control_inst|Add4~37  & VCC)) # (!\dram_control_inst|Add4~17_combout  & (!\dram_control_inst|Add4~37 )))) # (!\pipeline|OFF_i[1][5]~q  & 
// ((\dram_control_inst|Add4~17_combout  & (!\dram_control_inst|Add4~37 )) # (!\dram_control_inst|Add4~17_combout  & ((\dram_control_inst|Add4~37 ) # (GND)))))
// \dram_control_inst|Add4~39  = CARRY((\pipeline|OFF_i[1][5]~q  & (!\dram_control_inst|Add4~17_combout  & !\dram_control_inst|Add4~37 )) # (!\pipeline|OFF_i[1][5]~q  & ((!\dram_control_inst|Add4~37 ) # (!\dram_control_inst|Add4~17_combout ))))

	.dataa(\pipeline|OFF_i[1][5]~q ),
	.datab(\dram_control_inst|Add4~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram_control_inst|Add4~37 ),
	.combout(\dram_control_inst|Add4~38_combout ),
	.cout(\dram_control_inst|Add4~39 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~38 .lut_mask = 16'h9617;
defparam \dram_control_inst|Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N0
cycloneive_lcell_comb \dram_control_inst|Add4~76 (
// Equation(s):
// \dram_control_inst|Add4~76_combout  = (\dram_control_inst|Add4~56_combout  & ((\dram_control_inst|Add4~38_combout ) # ((\dram_control_inst|always0~0_combout  & \dram_control_inst|Add4~16_combout )))) # (!\dram_control_inst|Add4~56_combout  & 
// (\dram_control_inst|always0~0_combout  & (\dram_control_inst|Add4~16_combout )))

	.dataa(\dram_control_inst|Add4~56_combout ),
	.datab(\dram_control_inst|always0~0_combout ),
	.datac(\dram_control_inst|Add4~16_combout ),
	.datad(\dram_control_inst|Add4~38_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~76_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~76 .lut_mask = 16'hEAC0;
defparam \dram_control_inst|Add4~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N26
cycloneive_lcell_comb \dram_control_inst|Add4~77 (
// Equation(s):
// \dram_control_inst|Add4~77_combout  = (\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Mux10~4_combout )) # (!\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Add4~76_combout )))

	.dataa(gnd),
	.datab(\dram_control_inst|Mux10~4_combout ),
	.datac(\pipeline|enable_i[1][33]~q ),
	.datad(\dram_control_inst|Add4~76_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~77_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~77 .lut_mask = 16'hCFC0;
defparam \dram_control_inst|Add4~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneive_lcell_comb \pipeline|gprc_i~191 (
// Equation(s):
// \pipeline|gprc_i~191_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|Mux26~4_combout ) # (\pipeline|gprc_i[0][1][3]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [6] & ((!\pipeline|gprc_i[0][1][3]~0_combout ))))

	.dataa(\pipeline|mem_access_result_i [6]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Mux26~4_combout ),
	.datad(\pipeline|gprc_i[0][1][3]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~191_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~191 .lut_mask = 16'hCCE2;
defparam \pipeline|gprc_i~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \pipeline|gprc_i~192 (
// Equation(s):
// \pipeline|gprc_i~192_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|gprc_i~191_combout  & (\pipeline|Mux11~4_combout )) # (!\pipeline|gprc_i~191_combout  & ((\pipeline|exec_result_i[1][6]~q ))))) # (!\pipeline|gprc_i[0][1][3]~0_combout  & 
// (((\pipeline|gprc_i~191_combout ))))

	.dataa(\pipeline|Mux11~4_combout ),
	.datab(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datac(\pipeline|exec_result_i[1][6]~q ),
	.datad(\pipeline|gprc_i~191_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~192_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~192 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N18
cycloneive_lcell_comb \pipeline|gprc_i~193 (
// Equation(s):
// \pipeline|gprc_i~193_combout  = (\pipeline|gprc_i~22_combout  & ((\pipeline|Add2~10_combout ))) # (!\pipeline|gprc_i~22_combout  & (\pipeline|gprc_i~192_combout ))

	.dataa(\pipeline|gprc_i~192_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~22_combout ),
	.datad(\pipeline|Add2~10_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~193_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~193 .lut_mask = 16'hFA0A;
defparam \pipeline|gprc_i~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N19
dffeas \pipeline|gprc_i[0][1][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N12
cycloneive_lcell_comb \pipeline|gprc_i~194 (
// Equation(s):
// \pipeline|gprc_i~194_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & (\pipeline|enable_i[2][22]~q )) # (!\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux26~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [6])))))

	.dataa(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Mux26~4_combout ),
	.datad(\pipeline|mem_access_result_i [6]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~194_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~194 .lut_mask = 16'hD9C8;
defparam \pipeline|gprc_i~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N14
cycloneive_lcell_comb \pipeline|gprc_i~195 (
// Equation(s):
// \pipeline|gprc_i~195_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|gprc_i~194_combout  & (\pipeline|Mux11~4_combout )) # (!\pipeline|gprc_i~194_combout  & ((\pipeline|exec_result_i[1][6]~q ))))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & 
// (((\pipeline|gprc_i~194_combout ))))

	.dataa(\pipeline|Mux11~4_combout ),
	.datab(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datac(\pipeline|exec_result_i[1][6]~q ),
	.datad(\pipeline|gprc_i~194_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~195_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~195 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N28
cycloneive_lcell_comb \pipeline|gprc_i~196 (
// Equation(s):
// \pipeline|gprc_i~196_combout  = (\pipeline|gprc_i~26_combout  & ((\pipeline|Add2~10_combout ))) # (!\pipeline|gprc_i~26_combout  & (\pipeline|gprc_i~195_combout ))

	.dataa(\pipeline|gprc_i~195_combout ),
	.datab(\pipeline|gprc_i~26_combout ),
	.datac(gnd),
	.datad(\pipeline|Add2~10_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~196_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~196 .lut_mask = 16'hEE22;
defparam \pipeline|gprc_i~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N29
dffeas \pipeline|gprc_i[0][0][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N18
cycloneive_lcell_comb \dram_control_inst|Mux9~2 (
// Equation(s):
// \dram_control_inst|Mux9~2_combout  = (\pipeline|S_i[1][0]~q  & ((\pipeline|gprc_i[0][1][6]~q ) # ((\pipeline|S_i[1][1]~q )))) # (!\pipeline|S_i[1][0]~q  & (((\pipeline|gprc_i[0][0][6]~q  & !\pipeline|S_i[1][1]~q ))))

	.dataa(\pipeline|gprc_i[0][1][6]~q ),
	.datab(\pipeline|S_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][0][6]~q ),
	.datad(\pipeline|S_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux9~2 .lut_mask = 16'hCCB8;
defparam \dram_control_inst|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N0
cycloneive_lcell_comb \pipeline|gprc_i~188 (
// Equation(s):
// \pipeline|gprc_i~188_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|Mux26~4_combout ) # (\pipeline|gprc_i[0][2][13]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [6] & ((!\pipeline|gprc_i[0][2][13]~0_combout 
// ))))

	.dataa(\pipeline|mem_access_result_i [6]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Mux26~4_combout ),
	.datad(\pipeline|gprc_i[0][2][13]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~188_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~188 .lut_mask = 16'hCCE2;
defparam \pipeline|gprc_i~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N2
cycloneive_lcell_comb \pipeline|gprc_i~189 (
// Equation(s):
// \pipeline|gprc_i~189_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|gprc_i~188_combout  & (\pipeline|Mux11~4_combout )) # (!\pipeline|gprc_i~188_combout  & ((\pipeline|exec_result_i[1][6]~q ))))) # (!\pipeline|gprc_i[0][2][13]~0_combout  
// & (((\pipeline|gprc_i~188_combout ))))

	.dataa(\pipeline|Mux11~4_combout ),
	.datab(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datac(\pipeline|exec_result_i[1][6]~q ),
	.datad(\pipeline|gprc_i~188_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~189_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~189 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N8
cycloneive_lcell_comb \pipeline|gprc_i~190 (
// Equation(s):
// \pipeline|gprc_i~190_combout  = (\pipeline|gprc_i~18_combout  & ((\pipeline|Add2~10_combout ))) # (!\pipeline|gprc_i~18_combout  & (\pipeline|gprc_i~189_combout ))

	.dataa(\pipeline|gprc_i~18_combout ),
	.datab(\pipeline|gprc_i~189_combout ),
	.datac(\pipeline|Add2~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~190_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~190 .lut_mask = 16'hE4E4;
defparam \pipeline|gprc_i~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N9
dffeas \pipeline|gprc_i[0][2][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
cycloneive_lcell_comb \dram_control_inst|Mux9~3 (
// Equation(s):
// \dram_control_inst|Mux9~3_combout  = (\dram_control_inst|Mux9~2_combout  & ((\pipeline|gprc_i[0][3][6]~q ) # ((!\pipeline|S_i[1][1]~q )))) # (!\dram_control_inst|Mux9~2_combout  & (((\pipeline|S_i[1][1]~q  & \pipeline|gprc_i[0][2][6]~q ))))

	.dataa(\pipeline|gprc_i[0][3][6]~q ),
	.datab(\dram_control_inst|Mux9~2_combout ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][2][6]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux9~3 .lut_mask = 16'hBC8C;
defparam \dram_control_inst|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N30
cycloneive_lcell_comb \dram_control_inst|output_data[6]~10 (
// Equation(s):
// \dram_control_inst|output_data[6]~10_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux9~1_combout )) # (!\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux9~3_combout )))))

	.dataa(\dram_control_inst|Mux9~1_combout ),
	.datab(\dram_control_inst|write_enable~0_combout ),
	.datac(\pipeline|S_i[1][2]~q ),
	.datad(\dram_control_inst|Mux9~3_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[6]~10 .lut_mask = 16'h8C80;
defparam \dram_control_inst|output_data[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \decode|OFF[7]~0 (
// Equation(s):
// \decode|OFF[7]~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.cin(gnd),
	.combout(\decode|OFF[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|OFF[7]~0 .lut_mask = 16'h5000;
defparam \decode|OFF[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \pipeline|OFF_i[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|OFF[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[0][7] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N30
cycloneive_lcell_comb \pipeline|OFF_i[1][7]~feeder (
// Equation(s):
// \pipeline|OFF_i[1][7]~feeder_combout  = \pipeline|OFF_i[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|OFF_i[0][7]~q ),
	.cin(gnd),
	.combout(\pipeline|OFF_i[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|OFF_i[1][7]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|OFF_i[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N31
dffeas \pipeline|OFF_i[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|OFF_i[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[1][7] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N26
cycloneive_lcell_comb \pipeline|gprc_i~161 (
// Equation(s):
// \pipeline|gprc_i~161_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux25~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [7]))))

	.dataa(\pipeline|mem_access_result_i [7]),
	.datab(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datac(\pipeline|Mux25~4_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~161_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~161 .lut_mask = 16'hFC22;
defparam \pipeline|gprc_i~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N28
cycloneive_lcell_comb \pipeline|gprc_i~162 (
// Equation(s):
// \pipeline|gprc_i~162_combout  = (\pipeline|gprc_i~161_combout  & (((\pipeline|Mux10~4_combout ) # (!\pipeline|gprc_i[0][7][6]~0_combout )))) # (!\pipeline|gprc_i~161_combout  & (\pipeline|exec_result_i[1][7]~q  & (\pipeline|gprc_i[0][7][6]~0_combout )))

	.dataa(\pipeline|gprc_i~161_combout ),
	.datab(\pipeline|exec_result_i[1][7]~q ),
	.datac(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datad(\pipeline|Mux10~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~162_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~162 .lut_mask = 16'hEA4A;
defparam \pipeline|gprc_i~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N22
cycloneive_lcell_comb \pipeline|gprc_i~163 (
// Equation(s):
// \pipeline|gprc_i~163_combout  = (\pipeline|gprc_i~14_combout  & ((\pipeline|Add2~12_combout ))) # (!\pipeline|gprc_i~14_combout  & (\pipeline|gprc_i~162_combout ))

	.dataa(\pipeline|gprc_i~14_combout ),
	.datab(\pipeline|gprc_i~162_combout ),
	.datac(gnd),
	.datad(\pipeline|Add2~12_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~163_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~163 .lut_mask = 16'hEE44;
defparam \pipeline|gprc_i~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N23
dffeas \pipeline|gprc_i[0][7][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \pipeline|gprc_i~155 (
// Equation(s):
// \pipeline|gprc_i~155_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux25~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [7]))))

	.dataa(\pipeline|mem_access_result_i [7]),
	.datab(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datac(\pipeline|Mux25~4_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~155_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~155 .lut_mask = 16'hFC22;
defparam \pipeline|gprc_i~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \pipeline|gprc_i~156 (
// Equation(s):
// \pipeline|gprc_i~156_combout  = (\pipeline|gprc_i~155_combout  & ((\pipeline|Mux10~4_combout ) # ((!\pipeline|gprc_i[0][6][9]~0_combout )))) # (!\pipeline|gprc_i~155_combout  & (((\pipeline|exec_result_i[1][7]~q  & \pipeline|gprc_i[0][6][9]~0_combout ))))

	.dataa(\pipeline|Mux10~4_combout ),
	.datab(\pipeline|gprc_i~155_combout ),
	.datac(\pipeline|exec_result_i[1][7]~q ),
	.datad(\pipeline|gprc_i[0][6][9]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~156_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~156 .lut_mask = 16'hB8CC;
defparam \pipeline|gprc_i~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N18
cycloneive_lcell_comb \pipeline|gprc_i~157 (
// Equation(s):
// \pipeline|gprc_i~157_combout  = (\pipeline|gprc_i~6_combout  & ((\pipeline|Add2~12_combout ))) # (!\pipeline|gprc_i~6_combout  & (\pipeline|gprc_i~156_combout ))

	.dataa(\pipeline|gprc_i~156_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~6_combout ),
	.datad(\pipeline|Add2~12_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~157_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~157 .lut_mask = 16'hFA0A;
defparam \pipeline|gprc_i~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N19
dffeas \pipeline|gprc_i[0][6][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N6
cycloneive_lcell_comb \pipeline|gprc_i~158 (
// Equation(s):
// \pipeline|gprc_i~158_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux25~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [7]))))

	.dataa(\pipeline|mem_access_result_i [7]),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|Mux25~4_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~158_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~158 .lut_mask = 16'hFC22;
defparam \pipeline|gprc_i~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N0
cycloneive_lcell_comb \pipeline|gprc_i~159 (
// Equation(s):
// \pipeline|gprc_i~159_combout  = (\pipeline|gprc_i~158_combout  & (((\pipeline|Mux10~4_combout ) # (!\pipeline|gprc_i[0][4][5]~0_combout )))) # (!\pipeline|gprc_i~158_combout  & (\pipeline|exec_result_i[1][7]~q  & (\pipeline|gprc_i[0][4][5]~0_combout )))

	.dataa(\pipeline|gprc_i~158_combout ),
	.datab(\pipeline|exec_result_i[1][7]~q ),
	.datac(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datad(\pipeline|Mux10~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~159_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~159 .lut_mask = 16'hEA4A;
defparam \pipeline|gprc_i~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N2
cycloneive_lcell_comb \pipeline|gprc_i~160 (
// Equation(s):
// \pipeline|gprc_i~160_combout  = (\pipeline|gprc_i~10_combout  & (\pipeline|Add2~12_combout )) # (!\pipeline|gprc_i~10_combout  & ((\pipeline|gprc_i~159_combout )))

	.dataa(\pipeline|Add2~12_combout ),
	.datab(\pipeline|gprc_i~10_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~159_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~160_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~160 .lut_mask = 16'hBB88;
defparam \pipeline|gprc_i~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N3
dffeas \pipeline|gprc_i[0][4][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N12
cycloneive_lcell_comb \dram_control_inst|Mux8~0 (
// Equation(s):
// \dram_control_inst|Mux8~0_combout  = (\pipeline|S_i[1][0]~q  & (((\pipeline|S_i[1][1]~q )))) # (!\pipeline|S_i[1][0]~q  & ((\pipeline|S_i[1][1]~q  & (\pipeline|gprc_i[0][6][7]~q )) # (!\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][4][7]~q )))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][6][7]~q ),
	.datac(\pipeline|gprc_i[0][4][7]~q ),
	.datad(\pipeline|S_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux8~0 .lut_mask = 16'hEE50;
defparam \dram_control_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N8
cycloneive_lcell_comb \dram_control_inst|Mux8~1 (
// Equation(s):
// \dram_control_inst|Mux8~1_combout  = (\pipeline|S_i[1][0]~q  & ((\dram_control_inst|Mux8~0_combout  & (\pipeline|gprc_i[0][7][7]~q )) # (!\dram_control_inst|Mux8~0_combout  & ((\pipeline|gprc_i[0][5][7]~q ))))) # (!\pipeline|S_i[1][0]~q  & 
// (((\dram_control_inst|Mux8~0_combout ))))

	.dataa(\pipeline|gprc_i[0][7][7]~q ),
	.datab(\pipeline|gprc_i[0][5][7]~q ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\dram_control_inst|Mux8~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux8~1 .lut_mask = 16'hAFC0;
defparam \dram_control_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N0
cycloneive_lcell_comb \pipeline|gprc_i~167 (
// Equation(s):
// \pipeline|gprc_i~167_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux25~4_combout ) # ((\pipeline|gprc_i[0][1][3]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (((\pipeline|mem_access_result_i [7] & !\pipeline|gprc_i[0][1][3]~0_combout ))))

	.dataa(\pipeline|Mux25~4_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|mem_access_result_i [7]),
	.datad(\pipeline|gprc_i[0][1][3]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~167_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~167 .lut_mask = 16'hCCB8;
defparam \pipeline|gprc_i~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N2
cycloneive_lcell_comb \pipeline|gprc_i~168 (
// Equation(s):
// \pipeline|gprc_i~168_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|gprc_i~167_combout  & ((\pipeline|Mux10~4_combout ))) # (!\pipeline|gprc_i~167_combout  & (\pipeline|exec_result_i[1][7]~q )))) # (!\pipeline|gprc_i[0][1][3]~0_combout  & 
// (((\pipeline|gprc_i~167_combout ))))

	.dataa(\pipeline|exec_result_i[1][7]~q ),
	.datab(\pipeline|Mux10~4_combout ),
	.datac(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datad(\pipeline|gprc_i~167_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~168_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~168 .lut_mask = 16'hCFA0;
defparam \pipeline|gprc_i~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N10
cycloneive_lcell_comb \pipeline|gprc_i~169 (
// Equation(s):
// \pipeline|gprc_i~169_combout  = (\pipeline|gprc_i~22_combout  & (\pipeline|Add2~12_combout )) # (!\pipeline|gprc_i~22_combout  & ((\pipeline|gprc_i~168_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~12_combout ),
	.datac(\pipeline|gprc_i~22_combout ),
	.datad(\pipeline|gprc_i~168_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~169_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~169 .lut_mask = 16'hCFC0;
defparam \pipeline|gprc_i~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N11
dffeas \pipeline|gprc_i[0][1][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N28
cycloneive_lcell_comb \dram_control_inst|Mux8~2 (
// Equation(s):
// \dram_control_inst|Mux8~2_combout  = (\pipeline|S_i[1][0]~q  & (((\pipeline|S_i[1][1]~q ) # (\pipeline|gprc_i[0][1][7]~q )))) # (!\pipeline|S_i[1][0]~q  & (\pipeline|gprc_i[0][0][7]~q  & (!\pipeline|S_i[1][1]~q )))

	.dataa(\pipeline|gprc_i[0][0][7]~q ),
	.datab(\pipeline|S_i[1][0]~q ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][1][7]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux8~2 .lut_mask = 16'hCEC2;
defparam \dram_control_inst|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N22
cycloneive_lcell_comb \dram_control_inst|Mux8~3 (
// Equation(s):
// \dram_control_inst|Mux8~3_combout  = (\dram_control_inst|Mux8~2_combout  & ((\pipeline|gprc_i[0][3][7]~q ) # ((!\pipeline|S_i[1][1]~q )))) # (!\dram_control_inst|Mux8~2_combout  & (((\pipeline|S_i[1][1]~q  & \pipeline|gprc_i[0][2][7]~q ))))

	.dataa(\pipeline|gprc_i[0][3][7]~q ),
	.datab(\dram_control_inst|Mux8~2_combout ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][2][7]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux8~3 .lut_mask = 16'hBC8C;
defparam \dram_control_inst|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N12
cycloneive_lcell_comb \dram_control_inst|output_data[7]~9 (
// Equation(s):
// \dram_control_inst|output_data[7]~9_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux8~1_combout )) # (!\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux8~3_combout )))))

	.dataa(\dram_control_inst|Mux8~1_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(\dram_control_inst|Mux8~3_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[7]~9 .lut_mask = 16'hB800;
defparam \dram_control_inst|output_data[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \pipeline|gprc_i~137 (
// Equation(s):
// \pipeline|gprc_i~137_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux24~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [8]))))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|mem_access_result_i [8]),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux24~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~137_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~137 .lut_mask = 16'hF4A4;
defparam \pipeline|gprc_i~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \decode|B[0]~5 (
// Equation(s):
// \decode|B[0]~5_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\decode|B[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode|B[0]~5 .lut_mask = 16'h0400;
defparam \decode|B[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N13
dffeas \pipeline|B_i[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|B[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|B_i[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|B_i[0][0] .is_wysiwyg = "true";
defparam \pipeline|B_i[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \pipeline|exec_result_i[0][8]~2 (
// Equation(s):
// \pipeline|exec_result_i[0][8]~2_combout  = (\pipeline|exec_result_i[0][9]~8_combout  & (\pipeline|B_i[0][0]~q )) # (!\pipeline|exec_result_i[0][9]~8_combout  & ((\pipeline|enable_i[0][37]~q )))

	.dataa(\pipeline|B_i[0][0]~q ),
	.datab(\pipeline|enable_i[0][37]~q ),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][9]~8_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[0][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[0][8]~2 .lut_mask = 16'hAACC;
defparam \pipeline|exec_result_i[0][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
cycloneive_lcell_comb \pipeline|gprc_i~140 (
// Equation(s):
// \pipeline|gprc_i~140_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux24~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [8]))))

	.dataa(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datab(\pipeline|mem_access_result_i [8]),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux24~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~140_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~140 .lut_mask = 16'hF4A4;
defparam \pipeline|gprc_i~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \pipeline|Mux9~0 (
// Equation(s):
// \pipeline|Mux9~0_combout  = (\pipeline|D_i[2][0]~q  & (((\pipeline|D_i[2][1]~q )))) # (!\pipeline|D_i[2][0]~q  & ((\pipeline|D_i[2][1]~q  & ((\pipeline|gprc_i[0][6][8]~q ))) # (!\pipeline|D_i[2][1]~q  & (\pipeline|gprc_i[0][4][8]~q ))))

	.dataa(\pipeline|gprc_i[0][4][8]~q ),
	.datab(\pipeline|gprc_i[0][6][8]~q ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|D_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux9~0 .lut_mask = 16'hFC0A;
defparam \pipeline|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneive_lcell_comb \pipeline|gprc_i~128 (
// Equation(s):
// \pipeline|gprc_i~128_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux24~4_combout ) # ((\pipeline|gprc_i[0][5][11]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (((\pipeline|mem_access_result_i [8] & !\pipeline|gprc_i[0][5][11]~0_combout 
// ))))

	.dataa(\pipeline|Mux24~4_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|mem_access_result_i [8]),
	.datad(\pipeline|gprc_i[0][5][11]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~128_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~128 .lut_mask = 16'hCCB8;
defparam \pipeline|gprc_i~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \pipeline|gprc_i~129 (
// Equation(s):
// \pipeline|gprc_i~129_combout  = (\pipeline|gprc_i~128_combout  & (((\pipeline|Mux9~4_combout ) # (!\pipeline|gprc_i[0][5][11]~0_combout )))) # (!\pipeline|gprc_i~128_combout  & (\pipeline|exec_result_i[1][8]~q  & (\pipeline|gprc_i[0][5][11]~0_combout )))

	.dataa(\pipeline|exec_result_i[1][8]~q ),
	.datab(\pipeline|gprc_i~128_combout ),
	.datac(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datad(\pipeline|Mux9~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~129_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~129 .lut_mask = 16'hEC2C;
defparam \pipeline|gprc_i~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \pipeline|gprc_i~130 (
// Equation(s):
// \pipeline|gprc_i~130_combout  = (\pipeline|gprc_i~2_combout  & ((\pipeline|Add2~14_combout ))) # (!\pipeline|gprc_i~2_combout  & (\pipeline|gprc_i~129_combout ))

	.dataa(\pipeline|gprc_i~129_combout ),
	.datab(\pipeline|gprc_i~2_combout ),
	.datac(\pipeline|Add2~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~130_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~130 .lut_mask = 16'hE2E2;
defparam \pipeline|gprc_i~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N1
dffeas \pipeline|gprc_i[0][5][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneive_lcell_comb \pipeline|Mux9~1 (
// Equation(s):
// \pipeline|Mux9~1_combout  = (\pipeline|Mux9~0_combout  & ((\pipeline|gprc_i[0][7][8]~q ) # ((!\pipeline|D_i[2][0]~q )))) # (!\pipeline|Mux9~0_combout  & (((\pipeline|D_i[2][0]~q  & \pipeline|gprc_i[0][5][8]~q ))))

	.dataa(\pipeline|gprc_i[0][7][8]~q ),
	.datab(\pipeline|Mux9~0_combout ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][5][8]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux9~1 .lut_mask = 16'hBC8C;
defparam \pipeline|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N14
cycloneive_lcell_comb \pipeline|gprc_i~149 (
// Equation(s):
// \pipeline|gprc_i~149_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux24~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [8]))))

	.dataa(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datab(\pipeline|mem_access_result_i [8]),
	.datac(\pipeline|Mux24~4_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~149_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~149 .lut_mask = 16'hFA44;
defparam \pipeline|gprc_i~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
cycloneive_lcell_comb \pipeline|gprc_i~150 (
// Equation(s):
// \pipeline|gprc_i~150_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|gprc_i~149_combout  & (\pipeline|Mux9~4_combout )) # (!\pipeline|gprc_i~149_combout  & ((\pipeline|exec_result_i[1][8]~q ))))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & 
// (((\pipeline|gprc_i~149_combout ))))

	.dataa(\pipeline|Mux9~4_combout ),
	.datab(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datac(\pipeline|exec_result_i[1][8]~q ),
	.datad(\pipeline|gprc_i~149_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~150_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~150 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \pipeline|gprc_i~151 (
// Equation(s):
// \pipeline|gprc_i~151_combout  = (\pipeline|gprc_i~30_combout  & (\pipeline|Add2~14_combout )) # (!\pipeline|gprc_i~30_combout  & ((\pipeline|gprc_i~150_combout )))

	.dataa(\pipeline|Add2~14_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~30_combout ),
	.datad(\pipeline|gprc_i~150_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~151_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~151 .lut_mask = 16'hAFA0;
defparam \pipeline|gprc_i~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N3
dffeas \pipeline|gprc_i[0][3][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \pipeline|gprc_i~143 (
// Equation(s):
// \pipeline|gprc_i~143_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|gprc_i[0][1][3]~0_combout ) # ((\pipeline|Mux24~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (!\pipeline|gprc_i[0][1][3]~0_combout  & (\pipeline|mem_access_result_i [8])))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datac(\pipeline|mem_access_result_i [8]),
	.datad(\pipeline|Mux24~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~143_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~143 .lut_mask = 16'hBA98;
defparam \pipeline|gprc_i~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \pipeline|gprc_i~144 (
// Equation(s):
// \pipeline|gprc_i~144_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|gprc_i~143_combout  & (\pipeline|Mux9~4_combout )) # (!\pipeline|gprc_i~143_combout  & ((\pipeline|exec_result_i[1][8]~q ))))) # (!\pipeline|gprc_i[0][1][3]~0_combout  & 
// (((\pipeline|gprc_i~143_combout ))))

	.dataa(\pipeline|Mux9~4_combout ),
	.datab(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datac(\pipeline|exec_result_i[1][8]~q ),
	.datad(\pipeline|gprc_i~143_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~144_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~144 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N8
cycloneive_lcell_comb \pipeline|gprc_i~145 (
// Equation(s):
// \pipeline|gprc_i~145_combout  = (\pipeline|gprc_i~22_combout  & ((\pipeline|Add2~14_combout ))) # (!\pipeline|gprc_i~22_combout  & (\pipeline|gprc_i~144_combout ))

	.dataa(\pipeline|gprc_i~22_combout ),
	.datab(\pipeline|gprc_i~144_combout ),
	.datac(\pipeline|Add2~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~145_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~145 .lut_mask = 16'hE4E4;
defparam \pipeline|gprc_i~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N9
dffeas \pipeline|gprc_i[0][1][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \pipeline|gprc_i~146 (
// Equation(s):
// \pipeline|gprc_i~146_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|gprc_i[0][0][2]~0_combout ) # ((\pipeline|Mux24~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (!\pipeline|gprc_i[0][0][2]~0_combout  & (\pipeline|mem_access_result_i [8])))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datac(\pipeline|mem_access_result_i [8]),
	.datad(\pipeline|Mux24~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~146_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~146 .lut_mask = 16'hBA98;
defparam \pipeline|gprc_i~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \pipeline|gprc_i~147 (
// Equation(s):
// \pipeline|gprc_i~147_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|gprc_i~146_combout  & ((\pipeline|Mux9~4_combout ))) # (!\pipeline|gprc_i~146_combout  & (\pipeline|exec_result_i[1][8]~q )))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & 
// (((\pipeline|gprc_i~146_combout ))))

	.dataa(\pipeline|exec_result_i[1][8]~q ),
	.datab(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datac(\pipeline|gprc_i~146_combout ),
	.datad(\pipeline|Mux9~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~147_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~147 .lut_mask = 16'hF838;
defparam \pipeline|gprc_i~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \pipeline|gprc_i~148 (
// Equation(s):
// \pipeline|gprc_i~148_combout  = (\pipeline|gprc_i~26_combout  & (\pipeline|Add2~14_combout )) # (!\pipeline|gprc_i~26_combout  & ((\pipeline|gprc_i~147_combout )))

	.dataa(\pipeline|Add2~14_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~26_combout ),
	.datad(\pipeline|gprc_i~147_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~148_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~148 .lut_mask = 16'hAFA0;
defparam \pipeline|gprc_i~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N29
dffeas \pipeline|gprc_i[0][0][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \pipeline|Mux9~2 (
// Equation(s):
// \pipeline|Mux9~2_combout  = (\pipeline|D_i[2][1]~q  & (((\pipeline|D_i[2][0]~q )))) # (!\pipeline|D_i[2][1]~q  & ((\pipeline|D_i[2][0]~q  & (\pipeline|gprc_i[0][1][8]~q )) # (!\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][0][8]~q )))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|gprc_i[0][1][8]~q ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][0][8]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux9~2 .lut_mask = 16'hE5E0;
defparam \pipeline|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \pipeline|Mux9~3 (
// Equation(s):
// \pipeline|Mux9~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux9~2_combout  & (\pipeline|gprc_i[0][3][8]~q )) # (!\pipeline|Mux9~2_combout  & ((\pipeline|gprc_i[0][2][8]~q ))))) # (!\pipeline|D_i[2][1]~q  & (((\pipeline|Mux9~2_combout ))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|gprc_i[0][3][8]~q ),
	.datac(\pipeline|Mux9~2_combout ),
	.datad(\pipeline|gprc_i[0][2][8]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux9~3 .lut_mask = 16'hDAD0;
defparam \pipeline|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneive_lcell_comb \pipeline|Mux9~4 (
// Equation(s):
// \pipeline|Mux9~4_combout  = (\pipeline|D_i[2][2]~q  & (\pipeline|Mux9~1_combout )) # (!\pipeline|D_i[2][2]~q  & ((\pipeline|Mux9~3_combout )))

	.dataa(\pipeline|D_i[2][2]~q ),
	.datab(gnd),
	.datac(\pipeline|Mux9~1_combout ),
	.datad(\pipeline|Mux9~3_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux9~4 .lut_mask = 16'hF5A0;
defparam \pipeline|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \pipeline|gprc_i~141 (
// Equation(s):
// \pipeline|gprc_i~141_combout  = (\pipeline|gprc_i~140_combout  & (((\pipeline|Mux9~4_combout ) # (!\pipeline|gprc_i[0][2][13]~0_combout )))) # (!\pipeline|gprc_i~140_combout  & (\pipeline|exec_result_i[1][8]~q  & (\pipeline|gprc_i[0][2][13]~0_combout )))

	.dataa(\pipeline|exec_result_i[1][8]~q ),
	.datab(\pipeline|gprc_i~140_combout ),
	.datac(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datad(\pipeline|Mux9~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~141_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~141 .lut_mask = 16'hEC2C;
defparam \pipeline|gprc_i~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \pipeline|gprc_i~142 (
// Equation(s):
// \pipeline|gprc_i~142_combout  = (\pipeline|gprc_i~18_combout  & (\pipeline|Add2~14_combout )) # (!\pipeline|gprc_i~18_combout  & ((\pipeline|gprc_i~141_combout )))

	.dataa(\pipeline|Add2~14_combout ),
	.datab(\pipeline|gprc_i~18_combout ),
	.datac(\pipeline|gprc_i~141_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~142_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~142 .lut_mask = 16'hB8B8;
defparam \pipeline|gprc_i~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N11
dffeas \pipeline|gprc_i[0][2][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \go_to_LR_inst|Mux7~2 (
// Equation(s):
// \go_to_LR_inst|Mux7~2_combout  = (\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][1][8]~q ) # ((\pipeline|S_i[0][1]~q )))) # (!\pipeline|S_i[0][0]~q  & (((!\pipeline|S_i[0][1]~q  & \pipeline|gprc_i[0][0][8]~q ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][1][8]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][0][8]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux7~2 .lut_mask = 16'hADA8;
defparam \go_to_LR_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \go_to_LR_inst|Mux7~3 (
// Equation(s):
// \go_to_LR_inst|Mux7~3_combout  = (\pipeline|S_i[0][1]~q  & ((\go_to_LR_inst|Mux7~2_combout  & ((\pipeline|gprc_i[0][3][8]~q ))) # (!\go_to_LR_inst|Mux7~2_combout  & (\pipeline|gprc_i[0][2][8]~q )))) # (!\pipeline|S_i[0][1]~q  & 
// (((\go_to_LR_inst|Mux7~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][8]~q ),
	.datab(\pipeline|gprc_i[0][3][8]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\go_to_LR_inst|Mux7~2_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux7~3 .lut_mask = 16'hCFA0;
defparam \go_to_LR_inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \go_to_LR_inst|Mux7~0 (
// Equation(s):
// \go_to_LR_inst|Mux7~0_combout  = (\pipeline|S_i[0][0]~q  & (((\pipeline|S_i[0][1]~q )))) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][6][8]~q ))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][8]~q ))))

	.dataa(\pipeline|gprc_i[0][4][8]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][6][8]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux7~0 .lut_mask = 16'hF2C2;
defparam \go_to_LR_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \go_to_LR_inst|Mux7~1 (
// Equation(s):
// \go_to_LR_inst|Mux7~1_combout  = (\go_to_LR_inst|Mux7~0_combout  & (((\pipeline|gprc_i[0][7][8]~q )) # (!\pipeline|S_i[0][0]~q ))) # (!\go_to_LR_inst|Mux7~0_combout  & (\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][5][8]~q ))))

	.dataa(\go_to_LR_inst|Mux7~0_combout ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][7][8]~q ),
	.datad(\pipeline|gprc_i[0][5][8]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux7~1 .lut_mask = 16'hE6A2;
defparam \go_to_LR_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \regnum_inst|src_val[8]~8 (
// Equation(s):
// \regnum_inst|src_val[8]~8_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux7~1_combout ))) # (!\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux7~3_combout ))))

	.dataa(\go_to_LR_inst|Mux7~3_combout ),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\pipeline|RC_i [0]),
	.datad(\go_to_LR_inst|Mux7~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[8]~8 .lut_mask = 16'h0E02;
defparam \regnum_inst|src_val[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \regnum_inst|src_val[8]~9 (
// Equation(s):
// \regnum_inst|src_val[8]~9_combout  = (\regnum_inst|src_val[15]~2_combout ) # (\regnum_inst|src_val[8]~8_combout )

	.dataa(gnd),
	.datab(\regnum_inst|src_val[15]~2_combout ),
	.datac(\regnum_inst|src_val[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regnum_inst|src_val[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[8]~9 .lut_mask = 16'hFCFC;
defparam \regnum_inst|src_val[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \regnum_inst|Mux39~0 (
// Equation(s):
// \regnum_inst|Mux39~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][8]~q )))) # (!\pipeline|D_i[0][1]~q  & (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][4][8]~q )))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][4][8]~q ),
	.datad(\pipeline|gprc_i[0][6][8]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux39~0 .lut_mask = 16'hBA98;
defparam \regnum_inst|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \regnum_inst|Mux39~1 (
// Equation(s):
// \regnum_inst|Mux39~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux39~0_combout  & (\pipeline|gprc_i[0][7][8]~q )) # (!\regnum_inst|Mux39~0_combout  & ((\pipeline|gprc_i[0][5][8]~q ))))) # (!\pipeline|D_i[0][0]~q  & 
// (((\regnum_inst|Mux39~0_combout ))))

	.dataa(\pipeline|gprc_i[0][7][8]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\regnum_inst|Mux39~0_combout ),
	.datad(\pipeline|gprc_i[0][5][8]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux39~1 .lut_mask = 16'hBCB0;
defparam \regnum_inst|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \regnum_inst|Mux39~2 (
// Equation(s):
// \regnum_inst|Mux39~2_combout  = (\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q ) # ((\pipeline|gprc_i[0][1][8]~q )))) # (!\pipeline|D_i[0][0]~q  & (!\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][0][8]~q ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][1][8]~q ),
	.datad(\pipeline|gprc_i[0][0][8]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux39~2 .lut_mask = 16'hB9A8;
defparam \regnum_inst|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \regnum_inst|Mux39~3 (
// Equation(s):
// \regnum_inst|Mux39~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux39~2_combout  & ((\pipeline|gprc_i[0][3][8]~q ))) # (!\regnum_inst|Mux39~2_combout  & (\pipeline|gprc_i[0][2][8]~q )))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux39~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][8]~q ),
	.datab(\pipeline|gprc_i[0][3][8]~q ),
	.datac(\pipeline|D_i[0][1]~q ),
	.datad(\regnum_inst|Mux39~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux39~3 .lut_mask = 16'hCFA0;
defparam \regnum_inst|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \regnum_inst|Mux39~4 (
// Equation(s):
// \regnum_inst|Mux39~4_combout  = (\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux39~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux39~3_combout )))

	.dataa(gnd),
	.datab(\regnum_inst|Mux39~1_combout ),
	.datac(\pipeline|D_i[0][2]~q ),
	.datad(\regnum_inst|Mux39~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux39~4 .lut_mask = 16'hCFC0;
defparam \regnum_inst|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N14
cycloneive_lcell_comb \regnum_inst|Mux40~0 (
// Equation(s):
// \regnum_inst|Mux40~0_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|gprc_i[0][6][7]~q ) # (\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][4][7]~q  & ((!\pipeline|D_i[0][0]~q ))))

	.dataa(\pipeline|gprc_i[0][4][7]~q ),
	.datab(\pipeline|gprc_i[0][6][7]~q ),
	.datac(\pipeline|D_i[0][1]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux40~0 .lut_mask = 16'hF0CA;
defparam \regnum_inst|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N22
cycloneive_lcell_comb \regnum_inst|Mux40~1 (
// Equation(s):
// \regnum_inst|Mux40~1_combout  = (\regnum_inst|Mux40~0_combout  & (((\pipeline|gprc_i[0][7][7]~q ) # (!\pipeline|D_i[0][0]~q )))) # (!\regnum_inst|Mux40~0_combout  & (\pipeline|gprc_i[0][5][7]~q  & ((\pipeline|D_i[0][0]~q ))))

	.dataa(\regnum_inst|Mux40~0_combout ),
	.datab(\pipeline|gprc_i[0][5][7]~q ),
	.datac(\pipeline|gprc_i[0][7][7]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux40~1 .lut_mask = 16'hE4AA;
defparam \regnum_inst|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N18
cycloneive_lcell_comb \regnum_inst|Mux40~2 (
// Equation(s):
// \regnum_inst|Mux40~2_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][1][7]~q ))) # (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][0][7]~q ))))

	.dataa(\pipeline|gprc_i[0][0][7]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|D_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][1][7]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux40~2 .lut_mask = 16'hF2C2;
defparam \regnum_inst|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N4
cycloneive_lcell_comb \regnum_inst|Mux40~3 (
// Equation(s):
// \regnum_inst|Mux40~3_combout  = (\regnum_inst|Mux40~2_combout  & ((\pipeline|gprc_i[0][3][7]~q ) # ((!\pipeline|D_i[0][1]~q )))) # (!\regnum_inst|Mux40~2_combout  & (((\pipeline|gprc_i[0][2][7]~q  & \pipeline|D_i[0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][3][7]~q ),
	.datab(\pipeline|gprc_i[0][2][7]~q ),
	.datac(\regnum_inst|Mux40~2_combout ),
	.datad(\pipeline|D_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux40~3 .lut_mask = 16'hACF0;
defparam \regnum_inst|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \regnum_inst|Mux40~4 (
// Equation(s):
// \regnum_inst|Mux40~4_combout  = (\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux40~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux40~3_combout )))

	.dataa(gnd),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|Mux40~1_combout ),
	.datad(\regnum_inst|Mux40~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux40~4 .lut_mask = 16'hF3C0;
defparam \regnum_inst|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N12
cycloneive_lcell_comb \go_to_LR_inst|Mux9~0 (
// Equation(s):
// \go_to_LR_inst|Mux9~0_combout  = (\pipeline|S_i[0][0]~q  & (((\pipeline|S_i[0][1]~q ) # (\pipeline|gprc_i[0][1][6]~q )))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][6]~q  & (!\pipeline|S_i[0][1]~q )))

	.dataa(\pipeline|gprc_i[0][0][6]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][1][6]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux9~0 .lut_mask = 16'hCEC2;
defparam \go_to_LR_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N22
cycloneive_lcell_comb \go_to_LR_inst|Mux9~1 (
// Equation(s):
// \go_to_LR_inst|Mux9~1_combout  = (\go_to_LR_inst|Mux9~0_combout  & (((\pipeline|gprc_i[0][3][6]~q ) # (!\pipeline|S_i[0][1]~q )))) # (!\go_to_LR_inst|Mux9~0_combout  & (\pipeline|gprc_i[0][2][6]~q  & (\pipeline|S_i[0][1]~q )))

	.dataa(\go_to_LR_inst|Mux9~0_combout ),
	.datab(\pipeline|gprc_i[0][2][6]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][3][6]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux9~1 .lut_mask = 16'hEA4A;
defparam \go_to_LR_inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
cycloneive_lcell_comb \pipeline|gprc_i~179 (
// Equation(s):
// \pipeline|gprc_i~179_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][6][9]~0_combout ) # (\pipeline|Mux26~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [6] & (!\pipeline|gprc_i[0][6][9]~0_combout )))

	.dataa(\pipeline|mem_access_result_i [6]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datad(\pipeline|Mux26~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~179_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~179 .lut_mask = 16'hCEC2;
defparam \pipeline|gprc_i~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \pipeline|gprc_i~180 (
// Equation(s):
// \pipeline|gprc_i~180_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|gprc_i~179_combout  & (\pipeline|Mux11~4_combout )) # (!\pipeline|gprc_i~179_combout  & ((\pipeline|exec_result_i[1][6]~q ))))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & 
// (((\pipeline|gprc_i~179_combout ))))

	.dataa(\pipeline|Mux11~4_combout ),
	.datab(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datac(\pipeline|gprc_i~179_combout ),
	.datad(\pipeline|exec_result_i[1][6]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~180_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~180 .lut_mask = 16'hBCB0;
defparam \pipeline|gprc_i~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneive_lcell_comb \pipeline|gprc_i~181 (
// Equation(s):
// \pipeline|gprc_i~181_combout  = (\pipeline|gprc_i~6_combout  & ((\pipeline|Add2~10_combout ))) # (!\pipeline|gprc_i~6_combout  & (\pipeline|gprc_i~180_combout ))

	.dataa(\pipeline|gprc_i~6_combout ),
	.datab(\pipeline|gprc_i~180_combout ),
	.datac(\pipeline|Add2~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~181_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~181 .lut_mask = 16'hE4E4;
defparam \pipeline|gprc_i~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N13
dffeas \pipeline|gprc_i[0][6][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \go_to_LR_inst|Mux9~2 (
// Equation(s):
// \go_to_LR_inst|Mux9~2_combout  = (\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][6][6]~q ))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][6]~q ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][4][6]~q ),
	.datad(\pipeline|gprc_i[0][6][6]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux9~2 .lut_mask = 16'hDC98;
defparam \go_to_LR_inst|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \go_to_LR_inst|Mux9~3 (
// Equation(s):
// \go_to_LR_inst|Mux9~3_combout  = (\pipeline|S_i[0][0]~q  & ((\go_to_LR_inst|Mux9~2_combout  & ((\pipeline|gprc_i[0][7][6]~q ))) # (!\go_to_LR_inst|Mux9~2_combout  & (\pipeline|gprc_i[0][5][6]~q )))) # (!\pipeline|S_i[0][0]~q  & 
// (((\go_to_LR_inst|Mux9~2_combout ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][5][6]~q ),
	.datac(\pipeline|gprc_i[0][7][6]~q ),
	.datad(\go_to_LR_inst|Mux9~2_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux9~3 .lut_mask = 16'hF588;
defparam \go_to_LR_inst|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneive_lcell_comb \regnum_inst|src_val[6]~12 (
// Equation(s):
// \regnum_inst|src_val[6]~12_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux9~3_combout ))) # (!\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux9~1_combout ))))

	.dataa(\go_to_LR_inst|Mux9~1_combout ),
	.datab(\go_to_LR_inst|Mux9~3_combout ),
	.datac(\pipeline|S_i[0][2]~q ),
	.datad(\pipeline|RC_i [0]),
	.cin(gnd),
	.combout(\regnum_inst|src_val[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[6]~12 .lut_mask = 16'h00CA;
defparam \regnum_inst|src_val[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \regnum_inst|src_val[6]~13 (
// Equation(s):
// \regnum_inst|src_val[6]~13_combout  = (\regnum_inst|src_val[15]~2_combout ) # (\regnum_inst|src_val[6]~12_combout )

	.dataa(gnd),
	.datab(\regnum_inst|src_val[15]~2_combout ),
	.datac(\regnum_inst|src_val[6]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regnum_inst|src_val[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[6]~13 .lut_mask = 16'hFCFC;
defparam \regnum_inst|src_val[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N18
cycloneive_lcell_comb \regnum_inst|Mux42~0 (
// Equation(s):
// \regnum_inst|Mux42~0_combout  = (\pipeline|D_i[0][0]~q  & (\pipeline|D_i[0][1]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][6][5]~q )) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][4][5]~q )))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][5]~q ),
	.datad(\pipeline|gprc_i[0][4][5]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux42~0 .lut_mask = 16'hD9C8;
defparam \regnum_inst|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N20
cycloneive_lcell_comb \regnum_inst|Mux42~1 (
// Equation(s):
// \regnum_inst|Mux42~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux42~0_combout  & ((\pipeline|gprc_i[0][7][5]~q ))) # (!\regnum_inst|Mux42~0_combout  & (\pipeline|gprc_i[0][5][5]~q )))) # (!\pipeline|D_i[0][0]~q  & (\regnum_inst|Mux42~0_combout 
// ))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\regnum_inst|Mux42~0_combout ),
	.datac(\pipeline|gprc_i[0][5][5]~q ),
	.datad(\pipeline|gprc_i[0][7][5]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux42~1 .lut_mask = 16'hEC64;
defparam \regnum_inst|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N20
cycloneive_lcell_comb \regnum_inst|Mux42~2 (
// Equation(s):
// \regnum_inst|Mux42~2_combout  = (\pipeline|D_i[0][0]~q  & (((\pipeline|D_i[0][1]~q ) # (\pipeline|gprc_i[0][1][5]~q )))) # (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][0][5]~q  & (!\pipeline|D_i[0][1]~q )))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][0][5]~q ),
	.datac(\pipeline|D_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][1][5]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux42~2 .lut_mask = 16'hAEA4;
defparam \regnum_inst|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N14
cycloneive_lcell_comb \regnum_inst|Mux42~3 (
// Equation(s):
// \regnum_inst|Mux42~3_combout  = (\regnum_inst|Mux42~2_combout  & ((\pipeline|gprc_i[0][3][5]~q ) # ((!\pipeline|D_i[0][1]~q )))) # (!\regnum_inst|Mux42~2_combout  & (((\pipeline|D_i[0][1]~q  & \pipeline|gprc_i[0][2][5]~q ))))

	.dataa(\pipeline|gprc_i[0][3][5]~q ),
	.datab(\regnum_inst|Mux42~2_combout ),
	.datac(\pipeline|D_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][2][5]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux42~3 .lut_mask = 16'hBC8C;
defparam \regnum_inst|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \regnum_inst|Mux42~4 (
// Equation(s):
// \regnum_inst|Mux42~4_combout  = (\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux42~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux42~3_combout )))

	.dataa(gnd),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|Mux42~1_combout ),
	.datad(\regnum_inst|Mux42~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux42~4 .lut_mask = 16'hF3C0;
defparam \regnum_inst|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
cycloneive_lcell_comb \regnum_inst|Mux43~2 (
// Equation(s):
// \regnum_inst|Mux43~2_combout  = (\pipeline|D_i[0][1]~q  & (\pipeline|D_i[0][0]~q )) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][4]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][4]~q )))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][1][4]~q ),
	.datad(\pipeline|gprc_i[0][0][4]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux43~2 .lut_mask = 16'hD9C8;
defparam \regnum_inst|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
cycloneive_lcell_comb \regnum_inst|Mux43~3 (
// Equation(s):
// \regnum_inst|Mux43~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux43~2_combout  & ((\pipeline|gprc_i[0][3][4]~q ))) # (!\regnum_inst|Mux43~2_combout  & (\pipeline|gprc_i[0][2][4]~q )))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux43~2_combout ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][2][4]~q ),
	.datac(\pipeline|gprc_i[0][3][4]~q ),
	.datad(\regnum_inst|Mux43~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux43~3 .lut_mask = 16'hF588;
defparam \regnum_inst|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
cycloneive_lcell_comb \regnum_inst|Mux43~0 (
// Equation(s):
// \regnum_inst|Mux43~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][4]~q )))) # (!\pipeline|D_i[0][1]~q  & (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][4][4]~q )))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][4][4]~q ),
	.datad(\pipeline|gprc_i[0][6][4]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux43~0 .lut_mask = 16'hBA98;
defparam \regnum_inst|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
cycloneive_lcell_comb \regnum_inst|Mux43~1 (
// Equation(s):
// \regnum_inst|Mux43~1_combout  = (\regnum_inst|Mux43~0_combout  & ((\pipeline|gprc_i[0][7][4]~q ) # ((!\pipeline|D_i[0][0]~q )))) # (!\regnum_inst|Mux43~0_combout  & (((\pipeline|gprc_i[0][5][4]~q  & \pipeline|D_i[0][0]~q ))))

	.dataa(\regnum_inst|Mux43~0_combout ),
	.datab(\pipeline|gprc_i[0][7][4]~q ),
	.datac(\pipeline|gprc_i[0][5][4]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux43~1 .lut_mask = 16'hD8AA;
defparam \regnum_inst|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
cycloneive_lcell_comb \regnum_inst|Mux43~4 (
// Equation(s):
// \regnum_inst|Mux43~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux43~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux43~3_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|Mux43~3_combout ),
	.datac(\pipeline|D_i[0][2]~q ),
	.datad(\regnum_inst|Mux43~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux43~4 .lut_mask = 16'hFC0C;
defparam \regnum_inst|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \alu_inst|addc_op|Add0~8 (
// Equation(s):
// \alu_inst|addc_op|Add0~8_combout  = ((\regnum_inst|src_val[3]~18_combout  $ (\regnum_inst|Mux44~4_combout  $ (\alu_inst|addc_op|Add0~7 )))) # (GND)
// \alu_inst|addc_op|Add0~9  = CARRY((\regnum_inst|src_val[3]~18_combout  & (\regnum_inst|Mux44~4_combout  & !\alu_inst|addc_op|Add0~7 )) # (!\regnum_inst|src_val[3]~18_combout  & ((\regnum_inst|Mux44~4_combout ) # (!\alu_inst|addc_op|Add0~7 ))))

	.dataa(\regnum_inst|src_val[3]~18_combout ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~7 ),
	.combout(\alu_inst|addc_op|Add0~8_combout ),
	.cout(\alu_inst|addc_op|Add0~9 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~8 .lut_mask = 16'h964D;
defparam \alu_inst|addc_op|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \alu_inst|addc_op|Add0~10 (
// Equation(s):
// \alu_inst|addc_op|Add0~10_combout  = (\regnum_inst|Mux43~4_combout  & ((\regnum_inst|src_val[4]~31_combout  & (\alu_inst|addc_op|Add0~9  & VCC)) # (!\regnum_inst|src_val[4]~31_combout  & (!\alu_inst|addc_op|Add0~9 )))) # (!\regnum_inst|Mux43~4_combout  & 
// ((\regnum_inst|src_val[4]~31_combout  & (!\alu_inst|addc_op|Add0~9 )) # (!\regnum_inst|src_val[4]~31_combout  & ((\alu_inst|addc_op|Add0~9 ) # (GND)))))
// \alu_inst|addc_op|Add0~11  = CARRY((\regnum_inst|Mux43~4_combout  & (!\regnum_inst|src_val[4]~31_combout  & !\alu_inst|addc_op|Add0~9 )) # (!\regnum_inst|Mux43~4_combout  & ((!\alu_inst|addc_op|Add0~9 ) # (!\regnum_inst|src_val[4]~31_combout ))))

	.dataa(\regnum_inst|Mux43~4_combout ),
	.datab(\regnum_inst|src_val[4]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~9 ),
	.combout(\alu_inst|addc_op|Add0~10_combout ),
	.cout(\alu_inst|addc_op|Add0~11 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~10 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \alu_inst|addc_op|Add0~12 (
// Equation(s):
// \alu_inst|addc_op|Add0~12_combout  = ((\regnum_inst|src_val[5]~14_combout  $ (\regnum_inst|Mux42~4_combout  $ (!\alu_inst|addc_op|Add0~11 )))) # (GND)
// \alu_inst|addc_op|Add0~13  = CARRY((\regnum_inst|src_val[5]~14_combout  & ((\regnum_inst|Mux42~4_combout ) # (!\alu_inst|addc_op|Add0~11 ))) # (!\regnum_inst|src_val[5]~14_combout  & (\regnum_inst|Mux42~4_combout  & !\alu_inst|addc_op|Add0~11 )))

	.dataa(\regnum_inst|src_val[5]~14_combout ),
	.datab(\regnum_inst|Mux42~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~11 ),
	.combout(\alu_inst|addc_op|Add0~12_combout ),
	.cout(\alu_inst|addc_op|Add0~13 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~12 .lut_mask = 16'h698E;
defparam \alu_inst|addc_op|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \alu_inst|addc_op|Add0~14 (
// Equation(s):
// \alu_inst|addc_op|Add0~14_combout  = (\regnum_inst|Mux41~4_combout  & ((\regnum_inst|src_val[6]~13_combout  & (\alu_inst|addc_op|Add0~13  & VCC)) # (!\regnum_inst|src_val[6]~13_combout  & (!\alu_inst|addc_op|Add0~13 )))) # (!\regnum_inst|Mux41~4_combout  
// & ((\regnum_inst|src_val[6]~13_combout  & (!\alu_inst|addc_op|Add0~13 )) # (!\regnum_inst|src_val[6]~13_combout  & ((\alu_inst|addc_op|Add0~13 ) # (GND)))))
// \alu_inst|addc_op|Add0~15  = CARRY((\regnum_inst|Mux41~4_combout  & (!\regnum_inst|src_val[6]~13_combout  & !\alu_inst|addc_op|Add0~13 )) # (!\regnum_inst|Mux41~4_combout  & ((!\alu_inst|addc_op|Add0~13 ) # (!\regnum_inst|src_val[6]~13_combout ))))

	.dataa(\regnum_inst|Mux41~4_combout ),
	.datab(\regnum_inst|src_val[6]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~13 ),
	.combout(\alu_inst|addc_op|Add0~14_combout ),
	.cout(\alu_inst|addc_op|Add0~15 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~14 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \alu_inst|addc_op|Add0~16 (
// Equation(s):
// \alu_inst|addc_op|Add0~16_combout  = ((\regnum_inst|src_val[7]~11_combout  $ (\regnum_inst|Mux40~4_combout  $ (!\alu_inst|addc_op|Add0~15 )))) # (GND)
// \alu_inst|addc_op|Add0~17  = CARRY((\regnum_inst|src_val[7]~11_combout  & ((\regnum_inst|Mux40~4_combout ) # (!\alu_inst|addc_op|Add0~15 ))) # (!\regnum_inst|src_val[7]~11_combout  & (\regnum_inst|Mux40~4_combout  & !\alu_inst|addc_op|Add0~15 )))

	.dataa(\regnum_inst|src_val[7]~11_combout ),
	.datab(\regnum_inst|Mux40~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~15 ),
	.combout(\alu_inst|addc_op|Add0~16_combout ),
	.cout(\alu_inst|addc_op|Add0~17 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~16 .lut_mask = 16'h698E;
defparam \alu_inst|addc_op|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \alu_inst|addc_op|Add0~18 (
// Equation(s):
// \alu_inst|addc_op|Add0~18_combout  = (\regnum_inst|src_val[8]~9_combout  & ((\regnum_inst|Mux39~4_combout  & (\alu_inst|addc_op|Add0~17  & VCC)) # (!\regnum_inst|Mux39~4_combout  & (!\alu_inst|addc_op|Add0~17 )))) # (!\regnum_inst|src_val[8]~9_combout  & 
// ((\regnum_inst|Mux39~4_combout  & (!\alu_inst|addc_op|Add0~17 )) # (!\regnum_inst|Mux39~4_combout  & ((\alu_inst|addc_op|Add0~17 ) # (GND)))))
// \alu_inst|addc_op|Add0~19  = CARRY((\regnum_inst|src_val[8]~9_combout  & (!\regnum_inst|Mux39~4_combout  & !\alu_inst|addc_op|Add0~17 )) # (!\regnum_inst|src_val[8]~9_combout  & ((!\alu_inst|addc_op|Add0~17 ) # (!\regnum_inst|Mux39~4_combout ))))

	.dataa(\regnum_inst|src_val[8]~9_combout ),
	.datab(\regnum_inst|Mux39~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~17 ),
	.combout(\alu_inst|addc_op|Add0~18_combout ),
	.cout(\alu_inst|addc_op|Add0~19 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~18 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \alu_inst|sub_op|result[3]~6 (
// Equation(s):
// \alu_inst|sub_op|result[3]~6_combout  = (\regnum_inst|src_val[3]~18_combout  & ((\regnum_inst|Mux44~4_combout  & (\alu_inst|sub_op|result[2]~5  & VCC)) # (!\regnum_inst|Mux44~4_combout  & (!\alu_inst|sub_op|result[2]~5 )))) # 
// (!\regnum_inst|src_val[3]~18_combout  & ((\regnum_inst|Mux44~4_combout  & (!\alu_inst|sub_op|result[2]~5 )) # (!\regnum_inst|Mux44~4_combout  & ((\alu_inst|sub_op|result[2]~5 ) # (GND)))))
// \alu_inst|sub_op|result[3]~7  = CARRY((\regnum_inst|src_val[3]~18_combout  & (!\regnum_inst|Mux44~4_combout  & !\alu_inst|sub_op|result[2]~5 )) # (!\regnum_inst|src_val[3]~18_combout  & ((!\alu_inst|sub_op|result[2]~5 ) # (!\regnum_inst|Mux44~4_combout 
// ))))

	.dataa(\regnum_inst|src_val[3]~18_combout ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[2]~5 ),
	.combout(\alu_inst|sub_op|result[3]~6_combout ),
	.cout(\alu_inst|sub_op|result[3]~7 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[3]~6 .lut_mask = 16'h9617;
defparam \alu_inst|sub_op|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \alu_inst|sub_op|result[4]~8 (
// Equation(s):
// \alu_inst|sub_op|result[4]~8_combout  = ((\regnum_inst|Mux43~4_combout  $ (\regnum_inst|src_val[4]~31_combout  $ (\alu_inst|sub_op|result[3]~7 )))) # (GND)
// \alu_inst|sub_op|result[4]~9  = CARRY((\regnum_inst|Mux43~4_combout  & ((!\alu_inst|sub_op|result[3]~7 ) # (!\regnum_inst|src_val[4]~31_combout ))) # (!\regnum_inst|Mux43~4_combout  & (!\regnum_inst|src_val[4]~31_combout  & !\alu_inst|sub_op|result[3]~7 
// )))

	.dataa(\regnum_inst|Mux43~4_combout ),
	.datab(\regnum_inst|src_val[4]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[3]~7 ),
	.combout(\alu_inst|sub_op|result[4]~8_combout ),
	.cout(\alu_inst|sub_op|result[4]~9 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[4]~8 .lut_mask = 16'h962B;
defparam \alu_inst|sub_op|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \alu_inst|sub_op|result[5]~10 (
// Equation(s):
// \alu_inst|sub_op|result[5]~10_combout  = (\regnum_inst|src_val[5]~14_combout  & ((\regnum_inst|Mux42~4_combout  & (!\alu_inst|sub_op|result[4]~9 )) # (!\regnum_inst|Mux42~4_combout  & ((\alu_inst|sub_op|result[4]~9 ) # (GND))))) # 
// (!\regnum_inst|src_val[5]~14_combout  & ((\regnum_inst|Mux42~4_combout  & (\alu_inst|sub_op|result[4]~9  & VCC)) # (!\regnum_inst|Mux42~4_combout  & (!\alu_inst|sub_op|result[4]~9 ))))
// \alu_inst|sub_op|result[5]~11  = CARRY((\regnum_inst|src_val[5]~14_combout  & ((!\alu_inst|sub_op|result[4]~9 ) # (!\regnum_inst|Mux42~4_combout ))) # (!\regnum_inst|src_val[5]~14_combout  & (!\regnum_inst|Mux42~4_combout  & !\alu_inst|sub_op|result[4]~9 
// )))

	.dataa(\regnum_inst|src_val[5]~14_combout ),
	.datab(\regnum_inst|Mux42~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[4]~9 ),
	.combout(\alu_inst|sub_op|result[5]~10_combout ),
	.cout(\alu_inst|sub_op|result[5]~11 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[5]~10 .lut_mask = 16'h692B;
defparam \alu_inst|sub_op|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \alu_inst|sub_op|result[6]~12 (
// Equation(s):
// \alu_inst|sub_op|result[6]~12_combout  = ((\regnum_inst|src_val[6]~13_combout  $ (\regnum_inst|Mux41~4_combout  $ (\alu_inst|sub_op|result[5]~11 )))) # (GND)
// \alu_inst|sub_op|result[6]~13  = CARRY((\regnum_inst|src_val[6]~13_combout  & (\regnum_inst|Mux41~4_combout  & !\alu_inst|sub_op|result[5]~11 )) # (!\regnum_inst|src_val[6]~13_combout  & ((\regnum_inst|Mux41~4_combout ) # (!\alu_inst|sub_op|result[5]~11 
// ))))

	.dataa(\regnum_inst|src_val[6]~13_combout ),
	.datab(\regnum_inst|Mux41~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[5]~11 ),
	.combout(\alu_inst|sub_op|result[6]~12_combout ),
	.cout(\alu_inst|sub_op|result[6]~13 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[6]~12 .lut_mask = 16'h964D;
defparam \alu_inst|sub_op|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \alu_inst|sub_op|result[7]~14 (
// Equation(s):
// \alu_inst|sub_op|result[7]~14_combout  = (\regnum_inst|src_val[7]~11_combout  & ((\regnum_inst|Mux40~4_combout  & (!\alu_inst|sub_op|result[6]~13 )) # (!\regnum_inst|Mux40~4_combout  & ((\alu_inst|sub_op|result[6]~13 ) # (GND))))) # 
// (!\regnum_inst|src_val[7]~11_combout  & ((\regnum_inst|Mux40~4_combout  & (\alu_inst|sub_op|result[6]~13  & VCC)) # (!\regnum_inst|Mux40~4_combout  & (!\alu_inst|sub_op|result[6]~13 ))))
// \alu_inst|sub_op|result[7]~15  = CARRY((\regnum_inst|src_val[7]~11_combout  & ((!\alu_inst|sub_op|result[6]~13 ) # (!\regnum_inst|Mux40~4_combout ))) # (!\regnum_inst|src_val[7]~11_combout  & (!\regnum_inst|Mux40~4_combout  & 
// !\alu_inst|sub_op|result[6]~13 )))

	.dataa(\regnum_inst|src_val[7]~11_combout ),
	.datab(\regnum_inst|Mux40~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[6]~13 ),
	.combout(\alu_inst|sub_op|result[7]~14_combout ),
	.cout(\alu_inst|sub_op|result[7]~15 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[7]~14 .lut_mask = 16'h692B;
defparam \alu_inst|sub_op|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \alu_inst|sub_op|result[8]~16 (
// Equation(s):
// \alu_inst|sub_op|result[8]~16_combout  = ((\regnum_inst|src_val[8]~9_combout  $ (\regnum_inst|Mux39~4_combout  $ (\alu_inst|sub_op|result[7]~15 )))) # (GND)
// \alu_inst|sub_op|result[8]~17  = CARRY((\regnum_inst|src_val[8]~9_combout  & (\regnum_inst|Mux39~4_combout  & !\alu_inst|sub_op|result[7]~15 )) # (!\regnum_inst|src_val[8]~9_combout  & ((\regnum_inst|Mux39~4_combout ) # (!\alu_inst|sub_op|result[7]~15 
// ))))

	.dataa(\regnum_inst|src_val[8]~9_combout ),
	.datab(\regnum_inst|Mux39~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[7]~15 ),
	.combout(\alu_inst|sub_op|result[8]~16_combout ),
	.cout(\alu_inst|sub_op|result[8]~17 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[8]~16 .lut_mask = 16'h964D;
defparam \alu_inst|sub_op|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \alu_inst|result[11]~42 (
// Equation(s):
// \alu_inst|result[11]~42_combout  = (\pipeline|enable_i[0][9]~q ) # (\pipeline|enable_i[0][10]~q )

	.dataa(\pipeline|enable_i[0][9]~q ),
	.datab(gnd),
	.datac(\pipeline|enable_i[0][10]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_inst|result[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~42 .lut_mask = 16'hFAFA;
defparam \alu_inst|result[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \alu_inst|result[12]~45 (
// Equation(s):
// \alu_inst|result[12]~45_combout  = (\pipeline|enable_i[0][12]~q ) # ((\pipeline|enable_i[0][15]~q  & !\pipeline|enable_i[0][13]~q ))

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][12]~q ),
	.datac(\pipeline|enable_i[0][15]~q ),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~45 .lut_mask = 16'hCCFC;
defparam \alu_inst|result[12]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \alu_inst|result[8]~142 (
// Equation(s):
// \alu_inst|result[8]~142_combout  = (\alu_inst|result[12]~45_combout  & ((\regnum_inst|Mux39~4_combout  $ (\regnum_inst|src_val[8]~9_combout )) # (!\alu_inst|result~44_combout ))) # (!\alu_inst|result[12]~45_combout  & (\alu_inst|result~44_combout  & 
// (\regnum_inst|Mux39~4_combout  & \regnum_inst|src_val[8]~9_combout )))

	.dataa(\alu_inst|result[12]~45_combout ),
	.datab(\alu_inst|result~44_combout ),
	.datac(\regnum_inst|Mux39~4_combout ),
	.datad(\regnum_inst|src_val[8]~9_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~142_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~142 .lut_mask = 16'h6AA2;
defparam \alu_inst|result[8]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \alu_inst|subc_op|Add0~1 (
// Equation(s):
// \alu_inst|subc_op|Add0~1_cout  = CARRY(!\pipeline|PSW_i [0])

	.dataa(gnd),
	.datab(\pipeline|PSW_i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_inst|subc_op|Add0~1_cout ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~1 .lut_mask = 16'h0033;
defparam \alu_inst|subc_op|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \alu_inst|subc_op|Add0~2 (
// Equation(s):
// \alu_inst|subc_op|Add0~2_combout  = (\regnum_inst|Mux47~4_combout  & ((\regnum_inst|src_val[0]~24_combout  & (!\alu_inst|subc_op|Add0~1_cout )) # (!\regnum_inst|src_val[0]~24_combout  & (\alu_inst|subc_op|Add0~1_cout  & VCC)))) # 
// (!\regnum_inst|Mux47~4_combout  & ((\regnum_inst|src_val[0]~24_combout  & ((\alu_inst|subc_op|Add0~1_cout ) # (GND))) # (!\regnum_inst|src_val[0]~24_combout  & (!\alu_inst|subc_op|Add0~1_cout ))))
// \alu_inst|subc_op|Add0~3  = CARRY((\regnum_inst|Mux47~4_combout  & (\regnum_inst|src_val[0]~24_combout  & !\alu_inst|subc_op|Add0~1_cout )) # (!\regnum_inst|Mux47~4_combout  & ((\regnum_inst|src_val[0]~24_combout ) # (!\alu_inst|subc_op|Add0~1_cout ))))

	.dataa(\regnum_inst|Mux47~4_combout ),
	.datab(\regnum_inst|src_val[0]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~1_cout ),
	.combout(\alu_inst|subc_op|Add0~2_combout ),
	.cout(\alu_inst|subc_op|Add0~3 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~2 .lut_mask = 16'h694D;
defparam \alu_inst|subc_op|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \alu_inst|subc_op|Add0~4 (
// Equation(s):
// \alu_inst|subc_op|Add0~4_combout  = ((\regnum_inst|src_val[1]~21_combout  $ (\regnum_inst|Mux46~4_combout  $ (\alu_inst|subc_op|Add0~3 )))) # (GND)
// \alu_inst|subc_op|Add0~5  = CARRY((\regnum_inst|src_val[1]~21_combout  & (\regnum_inst|Mux46~4_combout  & !\alu_inst|subc_op|Add0~3 )) # (!\regnum_inst|src_val[1]~21_combout  & ((\regnum_inst|Mux46~4_combout ) # (!\alu_inst|subc_op|Add0~3 ))))

	.dataa(\regnum_inst|src_val[1]~21_combout ),
	.datab(\regnum_inst|Mux46~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~3 ),
	.combout(\alu_inst|subc_op|Add0~4_combout ),
	.cout(\alu_inst|subc_op|Add0~5 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~4 .lut_mask = 16'h964D;
defparam \alu_inst|subc_op|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \alu_inst|subc_op|Add0~6 (
// Equation(s):
// \alu_inst|subc_op|Add0~6_combout  = (\regnum_inst|src_val[2]~19_combout  & ((\regnum_inst|Mux45~4_combout  & (!\alu_inst|subc_op|Add0~5 )) # (!\regnum_inst|Mux45~4_combout  & ((\alu_inst|subc_op|Add0~5 ) # (GND))))) # (!\regnum_inst|src_val[2]~19_combout  
// & ((\regnum_inst|Mux45~4_combout  & (\alu_inst|subc_op|Add0~5  & VCC)) # (!\regnum_inst|Mux45~4_combout  & (!\alu_inst|subc_op|Add0~5 ))))
// \alu_inst|subc_op|Add0~7  = CARRY((\regnum_inst|src_val[2]~19_combout  & ((!\alu_inst|subc_op|Add0~5 ) # (!\regnum_inst|Mux45~4_combout ))) # (!\regnum_inst|src_val[2]~19_combout  & (!\regnum_inst|Mux45~4_combout  & !\alu_inst|subc_op|Add0~5 )))

	.dataa(\regnum_inst|src_val[2]~19_combout ),
	.datab(\regnum_inst|Mux45~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~5 ),
	.combout(\alu_inst|subc_op|Add0~6_combout ),
	.cout(\alu_inst|subc_op|Add0~7 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~6 .lut_mask = 16'h692B;
defparam \alu_inst|subc_op|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \alu_inst|subc_op|Add0~8 (
// Equation(s):
// \alu_inst|subc_op|Add0~8_combout  = ((\regnum_inst|src_val[3]~18_combout  $ (\regnum_inst|Mux44~4_combout  $ (!\alu_inst|subc_op|Add0~7 )))) # (GND)
// \alu_inst|subc_op|Add0~9  = CARRY((\regnum_inst|src_val[3]~18_combout  & ((\regnum_inst|Mux44~4_combout ) # (!\alu_inst|subc_op|Add0~7 ))) # (!\regnum_inst|src_val[3]~18_combout  & (\regnum_inst|Mux44~4_combout  & !\alu_inst|subc_op|Add0~7 )))

	.dataa(\regnum_inst|src_val[3]~18_combout ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~7 ),
	.combout(\alu_inst|subc_op|Add0~8_combout ),
	.cout(\alu_inst|subc_op|Add0~9 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~8 .lut_mask = 16'h698E;
defparam \alu_inst|subc_op|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \alu_inst|subc_op|Add0~10 (
// Equation(s):
// \alu_inst|subc_op|Add0~10_combout  = (\regnum_inst|src_val[4]~31_combout  & ((\regnum_inst|Mux43~4_combout  & (!\alu_inst|subc_op|Add0~9 )) # (!\regnum_inst|Mux43~4_combout  & ((\alu_inst|subc_op|Add0~9 ) # (GND))))) # (!\regnum_inst|src_val[4]~31_combout 
//  & ((\regnum_inst|Mux43~4_combout  & (\alu_inst|subc_op|Add0~9  & VCC)) # (!\regnum_inst|Mux43~4_combout  & (!\alu_inst|subc_op|Add0~9 ))))
// \alu_inst|subc_op|Add0~11  = CARRY((\regnum_inst|src_val[4]~31_combout  & ((!\alu_inst|subc_op|Add0~9 ) # (!\regnum_inst|Mux43~4_combout ))) # (!\regnum_inst|src_val[4]~31_combout  & (!\regnum_inst|Mux43~4_combout  & !\alu_inst|subc_op|Add0~9 )))

	.dataa(\regnum_inst|src_val[4]~31_combout ),
	.datab(\regnum_inst|Mux43~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~9 ),
	.combout(\alu_inst|subc_op|Add0~10_combout ),
	.cout(\alu_inst|subc_op|Add0~11 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~10 .lut_mask = 16'h692B;
defparam \alu_inst|subc_op|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \alu_inst|subc_op|Add0~12 (
// Equation(s):
// \alu_inst|subc_op|Add0~12_combout  = ((\regnum_inst|Mux42~4_combout  $ (\regnum_inst|src_val[5]~14_combout  $ (\alu_inst|subc_op|Add0~11 )))) # (GND)
// \alu_inst|subc_op|Add0~13  = CARRY((\regnum_inst|Mux42~4_combout  & ((!\alu_inst|subc_op|Add0~11 ) # (!\regnum_inst|src_val[5]~14_combout ))) # (!\regnum_inst|Mux42~4_combout  & (!\regnum_inst|src_val[5]~14_combout  & !\alu_inst|subc_op|Add0~11 )))

	.dataa(\regnum_inst|Mux42~4_combout ),
	.datab(\regnum_inst|src_val[5]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~11 ),
	.combout(\alu_inst|subc_op|Add0~12_combout ),
	.cout(\alu_inst|subc_op|Add0~13 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~12 .lut_mask = 16'h962B;
defparam \alu_inst|subc_op|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \alu_inst|subc_op|Add0~14 (
// Equation(s):
// \alu_inst|subc_op|Add0~14_combout  = (\regnum_inst|Mux41~4_combout  & ((\regnum_inst|src_val[6]~13_combout  & (!\alu_inst|subc_op|Add0~13 )) # (!\regnum_inst|src_val[6]~13_combout  & (\alu_inst|subc_op|Add0~13  & VCC)))) # (!\regnum_inst|Mux41~4_combout  
// & ((\regnum_inst|src_val[6]~13_combout  & ((\alu_inst|subc_op|Add0~13 ) # (GND))) # (!\regnum_inst|src_val[6]~13_combout  & (!\alu_inst|subc_op|Add0~13 ))))
// \alu_inst|subc_op|Add0~15  = CARRY((\regnum_inst|Mux41~4_combout  & (\regnum_inst|src_val[6]~13_combout  & !\alu_inst|subc_op|Add0~13 )) # (!\regnum_inst|Mux41~4_combout  & ((\regnum_inst|src_val[6]~13_combout ) # (!\alu_inst|subc_op|Add0~13 ))))

	.dataa(\regnum_inst|Mux41~4_combout ),
	.datab(\regnum_inst|src_val[6]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~13 ),
	.combout(\alu_inst|subc_op|Add0~14_combout ),
	.cout(\alu_inst|subc_op|Add0~15 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~14 .lut_mask = 16'h694D;
defparam \alu_inst|subc_op|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \alu_inst|subc_op|Add0~16 (
// Equation(s):
// \alu_inst|subc_op|Add0~16_combout  = ((\regnum_inst|Mux40~4_combout  $ (\regnum_inst|src_val[7]~11_combout  $ (\alu_inst|subc_op|Add0~15 )))) # (GND)
// \alu_inst|subc_op|Add0~17  = CARRY((\regnum_inst|Mux40~4_combout  & ((!\alu_inst|subc_op|Add0~15 ) # (!\regnum_inst|src_val[7]~11_combout ))) # (!\regnum_inst|Mux40~4_combout  & (!\regnum_inst|src_val[7]~11_combout  & !\alu_inst|subc_op|Add0~15 )))

	.dataa(\regnum_inst|Mux40~4_combout ),
	.datab(\regnum_inst|src_val[7]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~15 ),
	.combout(\alu_inst|subc_op|Add0~16_combout ),
	.cout(\alu_inst|subc_op|Add0~17 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~16 .lut_mask = 16'h962B;
defparam \alu_inst|subc_op|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \alu_inst|subc_op|Add0~18 (
// Equation(s):
// \alu_inst|subc_op|Add0~18_combout  = (\regnum_inst|src_val[8]~9_combout  & ((\regnum_inst|Mux39~4_combout  & (!\alu_inst|subc_op|Add0~17 )) # (!\regnum_inst|Mux39~4_combout  & ((\alu_inst|subc_op|Add0~17 ) # (GND))))) # (!\regnum_inst|src_val[8]~9_combout 
//  & ((\regnum_inst|Mux39~4_combout  & (\alu_inst|subc_op|Add0~17  & VCC)) # (!\regnum_inst|Mux39~4_combout  & (!\alu_inst|subc_op|Add0~17 ))))
// \alu_inst|subc_op|Add0~19  = CARRY((\regnum_inst|src_val[8]~9_combout  & ((!\alu_inst|subc_op|Add0~17 ) # (!\regnum_inst|Mux39~4_combout ))) # (!\regnum_inst|src_val[8]~9_combout  & (!\regnum_inst|Mux39~4_combout  & !\alu_inst|subc_op|Add0~17 )))

	.dataa(\regnum_inst|src_val[8]~9_combout ),
	.datab(\regnum_inst|Mux39~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~17 ),
	.combout(\alu_inst|subc_op|Add0~18_combout ),
	.cout(\alu_inst|subc_op|Add0~19 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~18 .lut_mask = 16'h692B;
defparam \alu_inst|subc_op|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \alu_inst|dadd_op|Add0~8 (
// Equation(s):
// \alu_inst|dadd_op|Add0~8_combout  = \regnum_inst|src_val[3]~18_combout  $ (\regnum_inst|Mux44~4_combout  $ (\alu_inst|dadd_op|Add0~7 ))

	.dataa(\regnum_inst|src_val[3]~18_combout ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu_inst|dadd_op|Add0~7 ),
	.combout(\alu_inst|dadd_op|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|Add0~8 .lut_mask = 16'h9696;
defparam \alu_inst|dadd_op|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \alu_inst|dadd_op|LessThan0~0 (
// Equation(s):
// \alu_inst|dadd_op|LessThan0~0_combout  = (\alu_inst|dadd_op|Add0~6_combout ) # (\alu_inst|dadd_op|Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_inst|dadd_op|Add0~6_combout ),
	.datad(\alu_inst|dadd_op|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|dadd_op|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|LessThan0~0 .lut_mask = 16'hFFF0;
defparam \alu_inst|dadd_op|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \alu_inst|dadd_op|Add3~1 (
// Equation(s):
// \alu_inst|dadd_op|Add3~1_cout  = CARRY((\alu_inst|dadd_op|Add0~8_combout  & \alu_inst|dadd_op|LessThan0~0_combout ))

	.dataa(\alu_inst|dadd_op|Add0~8_combout ),
	.datab(\alu_inst|dadd_op|LessThan0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_inst|dadd_op|Add3~1_cout ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add3~1 .lut_mask = 16'h0088;
defparam \alu_inst|dadd_op|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \alu_inst|dadd_op|Add3~2 (
// Equation(s):
// \alu_inst|dadd_op|Add3~2_combout  = (\regnum_inst|src_val[4]~31_combout  & ((\regnum_inst|Mux43~4_combout  & (\alu_inst|dadd_op|Add3~1_cout  & VCC)) # (!\regnum_inst|Mux43~4_combout  & (!\alu_inst|dadd_op|Add3~1_cout )))) # 
// (!\regnum_inst|src_val[4]~31_combout  & ((\regnum_inst|Mux43~4_combout  & (!\alu_inst|dadd_op|Add3~1_cout )) # (!\regnum_inst|Mux43~4_combout  & ((\alu_inst|dadd_op|Add3~1_cout ) # (GND)))))
// \alu_inst|dadd_op|Add3~3  = CARRY((\regnum_inst|src_val[4]~31_combout  & (!\regnum_inst|Mux43~4_combout  & !\alu_inst|dadd_op|Add3~1_cout )) # (!\regnum_inst|src_val[4]~31_combout  & ((!\alu_inst|dadd_op|Add3~1_cout ) # (!\regnum_inst|Mux43~4_combout ))))

	.dataa(\regnum_inst|src_val[4]~31_combout ),
	.datab(\regnum_inst|Mux43~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add3~1_cout ),
	.combout(\alu_inst|dadd_op|Add3~2_combout ),
	.cout(\alu_inst|dadd_op|Add3~3 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add3~2 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \alu_inst|dadd_op|Add3~4 (
// Equation(s):
// \alu_inst|dadd_op|Add3~4_combout  = ((\regnum_inst|Mux42~4_combout  $ (\regnum_inst|src_val[5]~14_combout  $ (!\alu_inst|dadd_op|Add3~3 )))) # (GND)
// \alu_inst|dadd_op|Add3~5  = CARRY((\regnum_inst|Mux42~4_combout  & ((\regnum_inst|src_val[5]~14_combout ) # (!\alu_inst|dadd_op|Add3~3 ))) # (!\regnum_inst|Mux42~4_combout  & (\regnum_inst|src_val[5]~14_combout  & !\alu_inst|dadd_op|Add3~3 )))

	.dataa(\regnum_inst|Mux42~4_combout ),
	.datab(\regnum_inst|src_val[5]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add3~3 ),
	.combout(\alu_inst|dadd_op|Add3~4_combout ),
	.cout(\alu_inst|dadd_op|Add3~5 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add3~4 .lut_mask = 16'h698E;
defparam \alu_inst|dadd_op|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \alu_inst|dadd_op|Add3~6 (
// Equation(s):
// \alu_inst|dadd_op|Add3~6_combout  = (\regnum_inst|Mux41~4_combout  & ((\regnum_inst|src_val[6]~13_combout  & (\alu_inst|dadd_op|Add3~5  & VCC)) # (!\regnum_inst|src_val[6]~13_combout  & (!\alu_inst|dadd_op|Add3~5 )))) # (!\regnum_inst|Mux41~4_combout  & 
// ((\regnum_inst|src_val[6]~13_combout  & (!\alu_inst|dadd_op|Add3~5 )) # (!\regnum_inst|src_val[6]~13_combout  & ((\alu_inst|dadd_op|Add3~5 ) # (GND)))))
// \alu_inst|dadd_op|Add3~7  = CARRY((\regnum_inst|Mux41~4_combout  & (!\regnum_inst|src_val[6]~13_combout  & !\alu_inst|dadd_op|Add3~5 )) # (!\regnum_inst|Mux41~4_combout  & ((!\alu_inst|dadd_op|Add3~5 ) # (!\regnum_inst|src_val[6]~13_combout ))))

	.dataa(\regnum_inst|Mux41~4_combout ),
	.datab(\regnum_inst|src_val[6]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add3~5 ),
	.combout(\alu_inst|dadd_op|Add3~6_combout ),
	.cout(\alu_inst|dadd_op|Add3~7 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add3~6 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \alu_inst|result~43 (
// Equation(s):
// \alu_inst|result~43_combout  = (\alu_inst|dadd_op|Add3~6_combout ) # (\alu_inst|dadd_op|Add3~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_inst|dadd_op|Add3~6_combout ),
	.datad(\alu_inst|dadd_op|Add3~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~43 .lut_mask = 16'hFFF0;
defparam \alu_inst|result~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \alu_inst|dadd_op|Add6~1 (
// Equation(s):
// \alu_inst|dadd_op|Add6~1_cout  = CARRY((\alu_inst|dadd_op|Add3~8_combout  & \alu_inst|result~43_combout ))

	.dataa(\alu_inst|dadd_op|Add3~8_combout ),
	.datab(\alu_inst|result~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_inst|dadd_op|Add6~1_cout ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add6~1 .lut_mask = 16'h0088;
defparam \alu_inst|dadd_op|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \alu_inst|dadd_op|Add6~2 (
// Equation(s):
// \alu_inst|dadd_op|Add6~2_combout  = (\regnum_inst|src_val[8]~9_combout  & ((\regnum_inst|Mux39~4_combout  & (\alu_inst|dadd_op|Add6~1_cout  & VCC)) # (!\regnum_inst|Mux39~4_combout  & (!\alu_inst|dadd_op|Add6~1_cout )))) # 
// (!\regnum_inst|src_val[8]~9_combout  & ((\regnum_inst|Mux39~4_combout  & (!\alu_inst|dadd_op|Add6~1_cout )) # (!\regnum_inst|Mux39~4_combout  & ((\alu_inst|dadd_op|Add6~1_cout ) # (GND)))))
// \alu_inst|dadd_op|Add6~3  = CARRY((\regnum_inst|src_val[8]~9_combout  & (!\regnum_inst|Mux39~4_combout  & !\alu_inst|dadd_op|Add6~1_cout )) # (!\regnum_inst|src_val[8]~9_combout  & ((!\alu_inst|dadd_op|Add6~1_cout ) # (!\regnum_inst|Mux39~4_combout ))))

	.dataa(\regnum_inst|src_val[8]~9_combout ),
	.datab(\regnum_inst|Mux39~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add6~1_cout ),
	.combout(\alu_inst|dadd_op|Add6~2_combout ),
	.cout(\alu_inst|dadd_op|Add6~3 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add6~2 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \alu_inst|result[8]~143 (
// Equation(s):
// \alu_inst|result[8]~143_combout  = (\alu_inst|result[8]~142_combout  & ((\alu_inst|subc_op|Add0~18_combout ) # ((\alu_inst|result~44_combout )))) # (!\alu_inst|result[8]~142_combout  & (((\alu_inst|dadd_op|Add6~2_combout  & !\alu_inst|result~44_combout 
// ))))

	.dataa(\alu_inst|result[8]~142_combout ),
	.datab(\alu_inst|subc_op|Add0~18_combout ),
	.datac(\alu_inst|dadd_op|Add6~2_combout ),
	.datad(\alu_inst|result~44_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~143_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~143 .lut_mask = 16'hAAD8;
defparam \alu_inst|result[8]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \alu_inst|result[8]~144 (
// Equation(s):
// \alu_inst|result[8]~144_combout  = (\alu_inst|result[11]~42_combout  & (((\alu_inst|result[11]~41_combout )))) # (!\alu_inst|result[11]~42_combout  & ((\alu_inst|result[11]~41_combout  & (\alu_inst|sub_op|result[8]~16_combout )) # 
// (!\alu_inst|result[11]~41_combout  & ((\alu_inst|result[8]~143_combout )))))

	.dataa(\alu_inst|sub_op|result[8]~16_combout ),
	.datab(\alu_inst|result[11]~42_combout ),
	.datac(\alu_inst|result[8]~143_combout ),
	.datad(\alu_inst|result[11]~41_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~144_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~144 .lut_mask = 16'hEE30;
defparam \alu_inst|result[8]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \alu_inst|add_op|result[1]~2 (
// Equation(s):
// \alu_inst|add_op|result[1]~2_combout  = (\regnum_inst|src_val[1]~21_combout  & ((\regnum_inst|Mux46~4_combout  & (\alu_inst|add_op|result[0]~1  & VCC)) # (!\regnum_inst|Mux46~4_combout  & (!\alu_inst|add_op|result[0]~1 )))) # 
// (!\regnum_inst|src_val[1]~21_combout  & ((\regnum_inst|Mux46~4_combout  & (!\alu_inst|add_op|result[0]~1 )) # (!\regnum_inst|Mux46~4_combout  & ((\alu_inst|add_op|result[0]~1 ) # (GND)))))
// \alu_inst|add_op|result[1]~3  = CARRY((\regnum_inst|src_val[1]~21_combout  & (!\regnum_inst|Mux46~4_combout  & !\alu_inst|add_op|result[0]~1 )) # (!\regnum_inst|src_val[1]~21_combout  & ((!\alu_inst|add_op|result[0]~1 ) # (!\regnum_inst|Mux46~4_combout 
// ))))

	.dataa(\regnum_inst|src_val[1]~21_combout ),
	.datab(\regnum_inst|Mux46~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[0]~1 ),
	.combout(\alu_inst|add_op|result[1]~2_combout ),
	.cout(\alu_inst|add_op|result[1]~3 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[1]~2 .lut_mask = 16'h9617;
defparam \alu_inst|add_op|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \alu_inst|add_op|result[2]~4 (
// Equation(s):
// \alu_inst|add_op|result[2]~4_combout  = ((\regnum_inst|Mux45~4_combout  $ (\regnum_inst|src_val[2]~19_combout  $ (!\alu_inst|add_op|result[1]~3 )))) # (GND)
// \alu_inst|add_op|result[2]~5  = CARRY((\regnum_inst|Mux45~4_combout  & ((\regnum_inst|src_val[2]~19_combout ) # (!\alu_inst|add_op|result[1]~3 ))) # (!\regnum_inst|Mux45~4_combout  & (\regnum_inst|src_val[2]~19_combout  & !\alu_inst|add_op|result[1]~3 )))

	.dataa(\regnum_inst|Mux45~4_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[1]~3 ),
	.combout(\alu_inst|add_op|result[2]~4_combout ),
	.cout(\alu_inst|add_op|result[2]~5 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[2]~4 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \alu_inst|add_op|result[3]~6 (
// Equation(s):
// \alu_inst|add_op|result[3]~6_combout  = (\regnum_inst|src_val[3]~18_combout  & ((\regnum_inst|Mux44~4_combout  & (!\alu_inst|add_op|result[2]~5 )) # (!\regnum_inst|Mux44~4_combout  & ((\alu_inst|add_op|result[2]~5 ) # (GND))))) # 
// (!\regnum_inst|src_val[3]~18_combout  & ((\regnum_inst|Mux44~4_combout  & (\alu_inst|add_op|result[2]~5  & VCC)) # (!\regnum_inst|Mux44~4_combout  & (!\alu_inst|add_op|result[2]~5 ))))
// \alu_inst|add_op|result[3]~7  = CARRY((\regnum_inst|src_val[3]~18_combout  & ((!\alu_inst|add_op|result[2]~5 ) # (!\regnum_inst|Mux44~4_combout ))) # (!\regnum_inst|src_val[3]~18_combout  & (!\regnum_inst|Mux44~4_combout  & !\alu_inst|add_op|result[2]~5 
// )))

	.dataa(\regnum_inst|src_val[3]~18_combout ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[2]~5 ),
	.combout(\alu_inst|add_op|result[3]~6_combout ),
	.cout(\alu_inst|add_op|result[3]~7 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[3]~6 .lut_mask = 16'h692B;
defparam \alu_inst|add_op|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \alu_inst|add_op|result[4]~8 (
// Equation(s):
// \alu_inst|add_op|result[4]~8_combout  = ((\regnum_inst|Mux43~4_combout  $ (\regnum_inst|src_val[4]~31_combout  $ (!\alu_inst|add_op|result[3]~7 )))) # (GND)
// \alu_inst|add_op|result[4]~9  = CARRY((\regnum_inst|Mux43~4_combout  & ((\regnum_inst|src_val[4]~31_combout ) # (!\alu_inst|add_op|result[3]~7 ))) # (!\regnum_inst|Mux43~4_combout  & (\regnum_inst|src_val[4]~31_combout  & !\alu_inst|add_op|result[3]~7 )))

	.dataa(\regnum_inst|Mux43~4_combout ),
	.datab(\regnum_inst|src_val[4]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[3]~7 ),
	.combout(\alu_inst|add_op|result[4]~8_combout ),
	.cout(\alu_inst|add_op|result[4]~9 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[4]~8 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \alu_inst|add_op|result[5]~10 (
// Equation(s):
// \alu_inst|add_op|result[5]~10_combout  = (\regnum_inst|src_val[5]~14_combout  & ((\regnum_inst|Mux42~4_combout  & (\alu_inst|add_op|result[4]~9  & VCC)) # (!\regnum_inst|Mux42~4_combout  & (!\alu_inst|add_op|result[4]~9 )))) # 
// (!\regnum_inst|src_val[5]~14_combout  & ((\regnum_inst|Mux42~4_combout  & (!\alu_inst|add_op|result[4]~9 )) # (!\regnum_inst|Mux42~4_combout  & ((\alu_inst|add_op|result[4]~9 ) # (GND)))))
// \alu_inst|add_op|result[5]~11  = CARRY((\regnum_inst|src_val[5]~14_combout  & (!\regnum_inst|Mux42~4_combout  & !\alu_inst|add_op|result[4]~9 )) # (!\regnum_inst|src_val[5]~14_combout  & ((!\alu_inst|add_op|result[4]~9 ) # (!\regnum_inst|Mux42~4_combout 
// ))))

	.dataa(\regnum_inst|src_val[5]~14_combout ),
	.datab(\regnum_inst|Mux42~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[4]~9 ),
	.combout(\alu_inst|add_op|result[5]~10_combout ),
	.cout(\alu_inst|add_op|result[5]~11 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[5]~10 .lut_mask = 16'h9617;
defparam \alu_inst|add_op|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \alu_inst|add_op|result[6]~12 (
// Equation(s):
// \alu_inst|add_op|result[6]~12_combout  = ((\regnum_inst|Mux41~4_combout  $ (\regnum_inst|src_val[6]~13_combout  $ (!\alu_inst|add_op|result[5]~11 )))) # (GND)
// \alu_inst|add_op|result[6]~13  = CARRY((\regnum_inst|Mux41~4_combout  & ((\regnum_inst|src_val[6]~13_combout ) # (!\alu_inst|add_op|result[5]~11 ))) # (!\regnum_inst|Mux41~4_combout  & (\regnum_inst|src_val[6]~13_combout  & !\alu_inst|add_op|result[5]~11 
// )))

	.dataa(\regnum_inst|Mux41~4_combout ),
	.datab(\regnum_inst|src_val[6]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[5]~11 ),
	.combout(\alu_inst|add_op|result[6]~12_combout ),
	.cout(\alu_inst|add_op|result[6]~13 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[6]~12 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \alu_inst|add_op|result[7]~14 (
// Equation(s):
// \alu_inst|add_op|result[7]~14_combout  = (\regnum_inst|src_val[7]~11_combout  & ((\regnum_inst|Mux40~4_combout  & (\alu_inst|add_op|result[6]~13  & VCC)) # (!\regnum_inst|Mux40~4_combout  & (!\alu_inst|add_op|result[6]~13 )))) # 
// (!\regnum_inst|src_val[7]~11_combout  & ((\regnum_inst|Mux40~4_combout  & (!\alu_inst|add_op|result[6]~13 )) # (!\regnum_inst|Mux40~4_combout  & ((\alu_inst|add_op|result[6]~13 ) # (GND)))))
// \alu_inst|add_op|result[7]~15  = CARRY((\regnum_inst|src_val[7]~11_combout  & (!\regnum_inst|Mux40~4_combout  & !\alu_inst|add_op|result[6]~13 )) # (!\regnum_inst|src_val[7]~11_combout  & ((!\alu_inst|add_op|result[6]~13 ) # (!\regnum_inst|Mux40~4_combout 
// ))))

	.dataa(\regnum_inst|src_val[7]~11_combout ),
	.datab(\regnum_inst|Mux40~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[6]~13 ),
	.combout(\alu_inst|add_op|result[7]~14_combout ),
	.cout(\alu_inst|add_op|result[7]~15 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[7]~14 .lut_mask = 16'h9617;
defparam \alu_inst|add_op|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \alu_inst|add_op|result[8]~16 (
// Equation(s):
// \alu_inst|add_op|result[8]~16_combout  = ((\regnum_inst|src_val[8]~9_combout  $ (\regnum_inst|Mux39~4_combout  $ (!\alu_inst|add_op|result[7]~15 )))) # (GND)
// \alu_inst|add_op|result[8]~17  = CARRY((\regnum_inst|src_val[8]~9_combout  & ((\regnum_inst|Mux39~4_combout ) # (!\alu_inst|add_op|result[7]~15 ))) # (!\regnum_inst|src_val[8]~9_combout  & (\regnum_inst|Mux39~4_combout  & !\alu_inst|add_op|result[7]~15 
// )))

	.dataa(\regnum_inst|src_val[8]~9_combout ),
	.datab(\regnum_inst|Mux39~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[7]~15 ),
	.combout(\alu_inst|add_op|result[8]~16_combout ),
	.cout(\alu_inst|add_op|result[8]~17 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[8]~16 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \alu_inst|result[8]~145 (
// Equation(s):
// \alu_inst|result[8]~145_combout  = (\alu_inst|result[8]~144_combout  & (((\alu_inst|add_op|result[8]~16_combout ) # (!\alu_inst|result[11]~42_combout )))) # (!\alu_inst|result[8]~144_combout  & (\alu_inst|addc_op|Add0~18_combout  & 
// (\alu_inst|result[11]~42_combout )))

	.dataa(\alu_inst|addc_op|Add0~18_combout ),
	.datab(\alu_inst|result[8]~144_combout ),
	.datac(\alu_inst|result[11]~42_combout ),
	.datad(\alu_inst|add_op|result[8]~16_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~145_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~145 .lut_mask = 16'hEC2C;
defparam \alu_inst|result[8]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \alu_inst|result[12]~60 (
// Equation(s):
// \alu_inst|result[12]~60_combout  = ((\pipeline|enable_i[0][11]~q ) # ((\alu_inst|result[11]~42_combout ) # (!\alu_inst|result~37_combout ))) # (!\alu_inst|result~36_combout )

	.dataa(\alu_inst|result~36_combout ),
	.datab(\pipeline|enable_i[0][11]~q ),
	.datac(\alu_inst|result[11]~42_combout ),
	.datad(\alu_inst|result~37_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~60 .lut_mask = 16'hFDFF;
defparam \alu_inst|result[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \alu_inst|result[11]~53 (
// Equation(s):
// \alu_inst|result[11]~53_combout  = (\pipeline|enable_i[0][25]~q ) # ((\pipeline|enable_i[0][23]~q ) # (\pipeline|enable_i[0][24]~q ))

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][25]~q ),
	.datac(\pipeline|enable_i[0][23]~q ),
	.datad(\pipeline|enable_i[0][24]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~53 .lut_mask = 16'hFFFC;
defparam \alu_inst|result[11]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \alu_inst|result[11]~52 (
// Equation(s):
// \alu_inst|result[11]~52_combout  = (\pipeline|enable_i[0][23]~q ) # ((\pipeline|enable_i[0][24]~q ) # ((\pipeline|enable_i[0][26]~q  & !\pipeline|enable_i[0][25]~q )))

	.dataa(\pipeline|enable_i[0][26]~q ),
	.datab(\pipeline|enable_i[0][25]~q ),
	.datac(\pipeline|enable_i[0][23]~q ),
	.datad(\pipeline|enable_i[0][24]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~52 .lut_mask = 16'hFFF2;
defparam \alu_inst|result[11]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \alu_inst|result~54 (
// Equation(s):
// \alu_inst|result~54_combout  = (\pipeline|enable_i[0][27]~q  & ((\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux40~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux40~3_combout )))))

	.dataa(\regnum_inst|Mux40~1_combout ),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\pipeline|enable_i[0][27]~q ),
	.datad(\regnum_inst|Mux40~3_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~54 .lut_mask = 16'hB080;
defparam \alu_inst|result~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \alu_inst|result[8]~146 (
// Equation(s):
// \alu_inst|result[8]~146_combout  = (\alu_inst|result[11]~53_combout  & (\alu_inst|result[11]~52_combout )) # (!\alu_inst|result[11]~53_combout  & ((\alu_inst|result[11]~52_combout  & ((\regnum_inst|Mux47~4_combout ))) # (!\alu_inst|result[11]~52_combout  
// & (\alu_inst|result~54_combout ))))

	.dataa(\alu_inst|result[11]~53_combout ),
	.datab(\alu_inst|result[11]~52_combout ),
	.datac(\alu_inst|result~54_combout ),
	.datad(\regnum_inst|Mux47~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~146_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~146 .lut_mask = 16'hDC98;
defparam \alu_inst|result[8]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \alu_inst|result[8]~147 (
// Equation(s):
// \alu_inst|result[8]~147_combout  = (\alu_inst|result[8]~146_combout  & ((\regnum_inst|Mux38~4_combout ) # ((!\alu_inst|result[11]~53_combout )))) # (!\alu_inst|result[8]~146_combout  & (((\alu_inst|result[11]~53_combout  & !\regnum_inst|Mux39~4_combout 
// ))))

	.dataa(\alu_inst|result[8]~146_combout ),
	.datab(\regnum_inst|Mux38~4_combout ),
	.datac(\alu_inst|result[11]~53_combout ),
	.datad(\regnum_inst|Mux39~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~147_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~147 .lut_mask = 16'h8ADA;
defparam \alu_inst|result[8]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \alu_inst|result[11]~51 (
// Equation(s):
// \alu_inst|result[11]~51_combout  = (\pipeline|enable_i[0][19]~q ) # ((\pipeline|enable_i[0][21]~q  & !\pipeline|enable_i[0][20]~q ))

	.dataa(\pipeline|enable_i[0][21]~q ),
	.datab(\pipeline|enable_i[0][19]~q ),
	.datac(\pipeline|enable_i[0][20]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_inst|result[11]~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~51 .lut_mask = 16'hCECE;
defparam \alu_inst|result[11]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \alu_inst|result[8]~148 (
// Equation(s):
// \alu_inst|result[8]~148_combout  = (\alu_inst|result[11]~50_combout  & (((\alu_inst|result[11]~51_combout )))) # (!\alu_inst|result[11]~50_combout  & ((\alu_inst|result[11]~51_combout  & ((\regnum_inst|src_val[8]~9_combout ))) # 
// (!\alu_inst|result[11]~51_combout  & (\alu_inst|result[8]~147_combout ))))

	.dataa(\alu_inst|result[11]~50_combout ),
	.datab(\alu_inst|result[8]~147_combout ),
	.datac(\alu_inst|result[11]~51_combout ),
	.datad(\regnum_inst|src_val[8]~9_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~148_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~148 .lut_mask = 16'hF4A4;
defparam \alu_inst|result[8]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~24 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~24_combout  = (!\regnum_inst|src_val[3]~18_combout  & (!\regnum_inst|src_val[0]~24_combout  & (!\regnum_inst|src_val[1]~21_combout  & !\alu_inst|bis_op|ShiftLeft0~15_combout )))

	.dataa(\regnum_inst|src_val[3]~18_combout ),
	.datab(\regnum_inst|src_val[0]~24_combout ),
	.datac(\regnum_inst|src_val[1]~21_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~24 .lut_mask = 16'h0001;
defparam \alu_inst|bis_op|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \alu_inst|result[8]~149 (
// Equation(s):
// \alu_inst|result[8]~149_combout  = (!\regnum_inst|src_val[2]~19_combout  & \alu_inst|bis_op|ShiftLeft0~24_combout )

	.dataa(gnd),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(gnd),
	.datad(\alu_inst|bis_op|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~149_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~149 .lut_mask = 16'h3300;
defparam \alu_inst|result[8]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \alu_inst|result[8]~150 (
// Equation(s):
// \alu_inst|result[8]~150_combout  = (\alu_inst|result[11]~50_combout  & ((\alu_inst|result[8]~149_combout  & ((!\alu_inst|result[8]~148_combout ))) # (!\alu_inst|result[8]~149_combout  & (\regnum_inst|Mux39~4_combout )))) # 
// (!\alu_inst|result[11]~50_combout  & (((\alu_inst|result[8]~148_combout ))))

	.dataa(\alu_inst|result[11]~50_combout ),
	.datab(\regnum_inst|Mux39~4_combout ),
	.datac(\alu_inst|result[8]~148_combout ),
	.datad(\alu_inst|result[8]~149_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~150_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~150 .lut_mask = 16'h5AD8;
defparam \alu_inst|result[8]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \alu_inst|result[8]~151 (
// Equation(s):
// \alu_inst|result[8]~151_combout  = (\pipeline|enable_i[0][17]~q  & ((\regnum_inst|Mux39~4_combout ) # ((\regnum_inst|src_val[8]~9_combout )))) # (!\pipeline|enable_i[0][17]~q  & (((\alu_inst|result[8]~150_combout ))))

	.dataa(\regnum_inst|Mux39~4_combout ),
	.datab(\alu_inst|result[8]~150_combout ),
	.datac(\pipeline|enable_i[0][17]~q ),
	.datad(\regnum_inst|src_val[8]~9_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~151_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~151 .lut_mask = 16'hFCAC;
defparam \alu_inst|result[8]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \alu_inst|result[8]~152 (
// Equation(s):
// \alu_inst|result[8]~152_combout  = (\alu_inst|result[12]~60_combout  & (\alu_inst|result[8]~145_combout )) # (!\alu_inst|result[12]~60_combout  & ((\alu_inst|result[8]~151_combout )))

	.dataa(gnd),
	.datab(\alu_inst|result[8]~145_combout ),
	.datac(\alu_inst|result[12]~60_combout ),
	.datad(\alu_inst|result[8]~151_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[8]~152_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[8]~152 .lut_mask = 16'hCFC0;
defparam \alu_inst|result[8]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N3
dffeas \pipeline|exec_result_i[0][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[0][8]~2_combout ),
	.asdata(\alu_inst|result[8]~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|WideOr1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][8] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneive_lcell_comb \pipeline|exec_result_i[1][8]~feeder (
// Equation(s):
// \pipeline|exec_result_i[1][8]~feeder_combout  = \pipeline|exec_result_i[0][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][8]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[1][8]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|exec_result_i[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N27
dffeas \pipeline|exec_result_i[1][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][8] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \pipeline|gprc_i~138 (
// Equation(s):
// \pipeline|gprc_i~138_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|gprc_i~137_combout  & ((\pipeline|Mux9~4_combout ))) # (!\pipeline|gprc_i~137_combout  & (\pipeline|exec_result_i[1][8]~q )))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & 
// (\pipeline|gprc_i~137_combout ))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|gprc_i~137_combout ),
	.datac(\pipeline|exec_result_i[1][8]~q ),
	.datad(\pipeline|Mux9~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~138_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~138 .lut_mask = 16'hEC64;
defparam \pipeline|gprc_i~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \pipeline|gprc_i~139 (
// Equation(s):
// \pipeline|gprc_i~139_combout  = (\pipeline|gprc_i~14_combout  & ((\pipeline|Add2~14_combout ))) # (!\pipeline|gprc_i~14_combout  & (\pipeline|gprc_i~138_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~138_combout ),
	.datac(\pipeline|Add2~14_combout ),
	.datad(\pipeline|gprc_i~14_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~139_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~139 .lut_mask = 16'hF0CC;
defparam \pipeline|gprc_i~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N13
dffeas \pipeline|gprc_i[0][7][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
cycloneive_lcell_comb \dram_control_inst|Mux23~0 (
// Equation(s):
// \dram_control_inst|Mux23~0_combout  = (\pipeline|D_i[1][0]~q  & (((\pipeline|D_i[1][1]~q )))) # (!\pipeline|D_i[1][0]~q  & ((\pipeline|D_i[1][1]~q  & (\pipeline|gprc_i[0][6][8]~q )) # (!\pipeline|D_i[1][1]~q  & ((\pipeline|gprc_i[0][4][8]~q )))))

	.dataa(\pipeline|D_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][6][8]~q ),
	.datac(\pipeline|gprc_i[0][4][8]~q ),
	.datad(\pipeline|D_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux23~0 .lut_mask = 16'hEE50;
defparam \dram_control_inst|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \dram_control_inst|Mux23~1 (
// Equation(s):
// \dram_control_inst|Mux23~1_combout  = (\dram_control_inst|Mux23~0_combout  & ((\pipeline|gprc_i[0][7][8]~q ) # ((!\pipeline|D_i[1][0]~q )))) # (!\dram_control_inst|Mux23~0_combout  & (((\pipeline|D_i[1][0]~q  & \pipeline|gprc_i[0][5][8]~q ))))

	.dataa(\pipeline|gprc_i[0][7][8]~q ),
	.datab(\dram_control_inst|Mux23~0_combout ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][5][8]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux23~1 .lut_mask = 16'hBC8C;
defparam \dram_control_inst|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \dram_control_inst|Mux23~2 (
// Equation(s):
// \dram_control_inst|Mux23~2_combout  = (\pipeline|D_i[1][1]~q  & (\pipeline|D_i[1][0]~q )) # (!\pipeline|D_i[1][1]~q  & ((\pipeline|D_i[1][0]~q  & (\pipeline|gprc_i[0][1][8]~q )) # (!\pipeline|D_i[1][0]~q  & ((\pipeline|gprc_i[0][0][8]~q )))))

	.dataa(\pipeline|D_i[1][1]~q ),
	.datab(\pipeline|D_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][1][8]~q ),
	.datad(\pipeline|gprc_i[0][0][8]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux23~2 .lut_mask = 16'hD9C8;
defparam \dram_control_inst|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \dram_control_inst|Mux23~3 (
// Equation(s):
// \dram_control_inst|Mux23~3_combout  = (\pipeline|D_i[1][1]~q  & ((\dram_control_inst|Mux23~2_combout  & (\pipeline|gprc_i[0][3][8]~q )) # (!\dram_control_inst|Mux23~2_combout  & ((\pipeline|gprc_i[0][2][8]~q ))))) # (!\pipeline|D_i[1][1]~q  & 
// (((\dram_control_inst|Mux23~2_combout ))))

	.dataa(\pipeline|D_i[1][1]~q ),
	.datab(\pipeline|gprc_i[0][3][8]~q ),
	.datac(\dram_control_inst|Mux23~2_combout ),
	.datad(\pipeline|gprc_i[0][2][8]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux23~3 .lut_mask = 16'hDAD0;
defparam \dram_control_inst|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \dram_control_inst|Add4~10 (
// Equation(s):
// \dram_control_inst|Add4~10_combout  = (\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux23~1_combout )) # (!\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux23~3_combout )))

	.dataa(\dram_control_inst|Mux23~1_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[1][2]~q ),
	.datad(\dram_control_inst|Mux23~3_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~10 .lut_mask = 16'hAFA0;
defparam \dram_control_inst|Add4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \dram_control_inst|Mux7~2 (
// Equation(s):
// \dram_control_inst|Mux7~2_combout  = (\pipeline|S_i[1][1]~q  & (\pipeline|S_i[1][0]~q )) # (!\pipeline|S_i[1][1]~q  & ((\pipeline|S_i[1][0]~q  & (\pipeline|gprc_i[0][1][8]~q )) # (!\pipeline|S_i[1][0]~q  & ((\pipeline|gprc_i[0][0][8]~q )))))

	.dataa(\pipeline|S_i[1][1]~q ),
	.datab(\pipeline|S_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][1][8]~q ),
	.datad(\pipeline|gprc_i[0][0][8]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux7~2 .lut_mask = 16'hD9C8;
defparam \dram_control_inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \dram_control_inst|Mux7~3 (
// Equation(s):
// \dram_control_inst|Mux7~3_combout  = (\dram_control_inst|Mux7~2_combout  & ((\pipeline|gprc_i[0][3][8]~q ) # ((!\pipeline|S_i[1][1]~q )))) # (!\dram_control_inst|Mux7~2_combout  & (((\pipeline|S_i[1][1]~q  & \pipeline|gprc_i[0][2][8]~q ))))

	.dataa(\dram_control_inst|Mux7~2_combout ),
	.datab(\pipeline|gprc_i[0][3][8]~q ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][2][8]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux7~3 .lut_mask = 16'hDA8A;
defparam \dram_control_inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N4
cycloneive_lcell_comb \dram_control_inst|Mux7~4 (
// Equation(s):
// \dram_control_inst|Mux7~4_combout  = (\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux7~1_combout )) # (!\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux7~3_combout )))

	.dataa(\dram_control_inst|Mux7~1_combout ),
	.datab(gnd),
	.datac(\dram_control_inst|Mux7~3_combout ),
	.datad(\pipeline|S_i[1][2]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux7~4 .lut_mask = 16'hAAF0;
defparam \dram_control_inst|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N24
cycloneive_lcell_comb \dram_control_inst|Add4~11 (
// Equation(s):
// \dram_control_inst|Add4~11_combout  = (\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Mux7~4_combout ))) # (!\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Add4~10_combout ))

	.dataa(\dram_control_inst|Add4~10_combout ),
	.datab(\pipeline|enable_i[1][39]~q ),
	.datac(gnd),
	.datad(\dram_control_inst|Mux7~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~11_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~11 .lut_mask = 16'hEE22;
defparam \dram_control_inst|Add4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \decode|OFF[6]~1 (
// Equation(s):
// \decode|OFF[6]~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ),
	.cin(gnd),
	.combout(\decode|OFF[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|OFF[6]~1 .lut_mask = 16'hD888;
defparam \decode|OFF[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N21
dffeas \pipeline|OFF_i[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|OFF[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[0][6] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N13
dffeas \pipeline|OFF_i[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|OFF_i[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|OFF_i[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|OFF_i[1][6] .is_wysiwyg = "true";
defparam \pipeline|OFF_i[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
cycloneive_lcell_comb \dram_control_inst|Mux25~2 (
// Equation(s):
// \dram_control_inst|Mux25~2_combout  = (\pipeline|D_i[1][0]~q  & ((\pipeline|gprc_i[0][1][6]~q ) # ((\pipeline|D_i[1][1]~q )))) # (!\pipeline|D_i[1][0]~q  & (((\pipeline|gprc_i[0][0][6]~q  & !\pipeline|D_i[1][1]~q ))))

	.dataa(\pipeline|gprc_i[0][1][6]~q ),
	.datab(\pipeline|D_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][0][6]~q ),
	.datad(\pipeline|D_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux25~2 .lut_mask = 16'hCCB8;
defparam \dram_control_inst|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
cycloneive_lcell_comb \dram_control_inst|Mux25~3 (
// Equation(s):
// \dram_control_inst|Mux25~3_combout  = (\pipeline|D_i[1][1]~q  & ((\dram_control_inst|Mux25~2_combout  & (\pipeline|gprc_i[0][3][6]~q )) # (!\dram_control_inst|Mux25~2_combout  & ((\pipeline|gprc_i[0][2][6]~q ))))) # (!\pipeline|D_i[1][1]~q  & 
// (((\dram_control_inst|Mux25~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][6]~q ),
	.datab(\pipeline|gprc_i[0][2][6]~q ),
	.datac(\pipeline|D_i[1][1]~q ),
	.datad(\dram_control_inst|Mux25~2_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux25~3 .lut_mask = 16'hAFC0;
defparam \dram_control_inst|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N14
cycloneive_lcell_comb \dram_control_inst|Mux25~0 (
// Equation(s):
// \dram_control_inst|Mux25~0_combout  = (\pipeline|D_i[1][0]~q  & (((\pipeline|D_i[1][1]~q )))) # (!\pipeline|D_i[1][0]~q  & ((\pipeline|D_i[1][1]~q  & ((\pipeline|gprc_i[0][6][6]~q ))) # (!\pipeline|D_i[1][1]~q  & (\pipeline|gprc_i[0][4][6]~q ))))

	.dataa(\pipeline|gprc_i[0][4][6]~q ),
	.datab(\pipeline|D_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][6][6]~q ),
	.datad(\pipeline|D_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux25~0 .lut_mask = 16'hFC22;
defparam \dram_control_inst|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
cycloneive_lcell_comb \dram_control_inst|Mux25~1 (
// Equation(s):
// \dram_control_inst|Mux25~1_combout  = (\dram_control_inst|Mux25~0_combout  & (((\pipeline|gprc_i[0][7][6]~q ) # (!\pipeline|D_i[1][0]~q )))) # (!\dram_control_inst|Mux25~0_combout  & (\pipeline|gprc_i[0][5][6]~q  & ((\pipeline|D_i[1][0]~q ))))

	.dataa(\pipeline|gprc_i[0][5][6]~q ),
	.datab(\pipeline|gprc_i[0][7][6]~q ),
	.datac(\dram_control_inst|Mux25~0_combout ),
	.datad(\pipeline|D_i[1][0]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux25~1 .lut_mask = 16'hCAF0;
defparam \dram_control_inst|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
cycloneive_lcell_comb \dram_control_inst|Add4~14 (
// Equation(s):
// \dram_control_inst|Add4~14_combout  = (\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux25~1_combout ))) # (!\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux25~3_combout ))

	.dataa(\dram_control_inst|Mux25~3_combout ),
	.datab(\dram_control_inst|Mux25~1_combout ),
	.datac(\pipeline|D_i[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~14 .lut_mask = 16'hCACA;
defparam \dram_control_inst|Add4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N20
cycloneive_lcell_comb \dram_control_inst|Add4~15 (
// Equation(s):
// \dram_control_inst|Add4~15_combout  = (\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Mux9~4_combout ))) # (!\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Add4~14_combout ))

	.dataa(gnd),
	.datab(\dram_control_inst|Add4~14_combout ),
	.datac(\pipeline|enable_i[1][39]~q ),
	.datad(\dram_control_inst|Mux9~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~15_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~15 .lut_mask = 16'hFC0C;
defparam \dram_control_inst|Add4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N12
cycloneive_lcell_comb \dram_control_inst|Add4~40 (
// Equation(s):
// \dram_control_inst|Add4~40_combout  = ((\pipeline|OFF_i[1][6]~q  $ (\dram_control_inst|Add4~15_combout  $ (!\dram_control_inst|Add4~39 )))) # (GND)
// \dram_control_inst|Add4~41  = CARRY((\pipeline|OFF_i[1][6]~q  & ((\dram_control_inst|Add4~15_combout ) # (!\dram_control_inst|Add4~39 ))) # (!\pipeline|OFF_i[1][6]~q  & (\dram_control_inst|Add4~15_combout  & !\dram_control_inst|Add4~39 )))

	.dataa(\pipeline|OFF_i[1][6]~q ),
	.datab(\dram_control_inst|Add4~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram_control_inst|Add4~39 ),
	.combout(\dram_control_inst|Add4~40_combout ),
	.cout(\dram_control_inst|Add4~41 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~40 .lut_mask = 16'h698E;
defparam \dram_control_inst|Add4~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N14
cycloneive_lcell_comb \dram_control_inst|Add4~42 (
// Equation(s):
// \dram_control_inst|Add4~42_combout  = (\pipeline|OFF_i[1][7]~q  & ((\dram_control_inst|Add4~13_combout  & (\dram_control_inst|Add4~41  & VCC)) # (!\dram_control_inst|Add4~13_combout  & (!\dram_control_inst|Add4~41 )))) # (!\pipeline|OFF_i[1][7]~q  & 
// ((\dram_control_inst|Add4~13_combout  & (!\dram_control_inst|Add4~41 )) # (!\dram_control_inst|Add4~13_combout  & ((\dram_control_inst|Add4~41 ) # (GND)))))
// \dram_control_inst|Add4~43  = CARRY((\pipeline|OFF_i[1][7]~q  & (!\dram_control_inst|Add4~13_combout  & !\dram_control_inst|Add4~41 )) # (!\pipeline|OFF_i[1][7]~q  & ((!\dram_control_inst|Add4~41 ) # (!\dram_control_inst|Add4~13_combout ))))

	.dataa(\pipeline|OFF_i[1][7]~q ),
	.datab(\dram_control_inst|Add4~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram_control_inst|Add4~41 ),
	.combout(\dram_control_inst|Add4~42_combout ),
	.cout(\dram_control_inst|Add4~43 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~42 .lut_mask = 16'h9617;
defparam \dram_control_inst|Add4~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N16
cycloneive_lcell_comb \dram_control_inst|Add4~44 (
// Equation(s):
// \dram_control_inst|Add4~44_combout  = ((\pipeline|OFF_i[1][7]~q  $ (\dram_control_inst|Add4~11_combout  $ (!\dram_control_inst|Add4~43 )))) # (GND)
// \dram_control_inst|Add4~45  = CARRY((\pipeline|OFF_i[1][7]~q  & ((\dram_control_inst|Add4~11_combout ) # (!\dram_control_inst|Add4~43 ))) # (!\pipeline|OFF_i[1][7]~q  & (\dram_control_inst|Add4~11_combout  & !\dram_control_inst|Add4~43 )))

	.dataa(\pipeline|OFF_i[1][7]~q ),
	.datab(\dram_control_inst|Add4~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram_control_inst|Add4~43 ),
	.combout(\dram_control_inst|Add4~44_combout ),
	.cout(\dram_control_inst|Add4~45 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~44 .lut_mask = 16'h698E;
defparam \dram_control_inst|Add4~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N2
cycloneive_lcell_comb \dram_control_inst|Add4~82 (
// Equation(s):
// \dram_control_inst|Add4~82_combout  = (\dram_control_inst|always0~0_combout  & ((\dram_control_inst|Add4~10_combout ) # ((\dram_control_inst|Add4~56_combout  & \dram_control_inst|Add4~44_combout )))) # (!\dram_control_inst|always0~0_combout  & 
// (\dram_control_inst|Add4~56_combout  & (\dram_control_inst|Add4~44_combout )))

	.dataa(\dram_control_inst|always0~0_combout ),
	.datab(\dram_control_inst|Add4~56_combout ),
	.datac(\dram_control_inst|Add4~44_combout ),
	.datad(\dram_control_inst|Add4~10_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~82_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~82 .lut_mask = 16'hEAC0;
defparam \dram_control_inst|Add4~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N20
cycloneive_lcell_comb \dram_control_inst|Add4~83 (
// Equation(s):
// \dram_control_inst|Add4~83_combout  = (\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Mux7~4_combout ))) # (!\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Add4~82_combout ))

	.dataa(gnd),
	.datab(\dram_control_inst|Add4~82_combout ),
	.datac(\pipeline|enable_i[1][33]~q ),
	.datad(\dram_control_inst|Mux7~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~83_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~83 .lut_mask = 16'hFC0C;
defparam \dram_control_inst|Add4~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N16
cycloneive_lcell_comb \dram_control_inst|Mux6~4 (
// Equation(s):
// \dram_control_inst|Mux6~4_combout  = (\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux6~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux6~3_combout ))

	.dataa(\pipeline|S_i[1][2]~q ),
	.datab(\dram_control_inst|Mux6~3_combout ),
	.datac(\dram_control_inst|Mux6~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram_control_inst|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux6~4 .lut_mask = 16'hE4E4;
defparam \dram_control_inst|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
cycloneive_lcell_comb \dram_control_inst|Mux22~2 (
// Equation(s):
// \dram_control_inst|Mux22~2_combout  = (\pipeline|D_i[1][0]~q  & ((\pipeline|D_i[1][1]~q ) # ((\pipeline|gprc_i[0][1][9]~q )))) # (!\pipeline|D_i[1][0]~q  & (!\pipeline|D_i[1][1]~q  & ((\pipeline|gprc_i[0][0][9]~q ))))

	.dataa(\pipeline|D_i[1][0]~q ),
	.datab(\pipeline|D_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][1][9]~q ),
	.datad(\pipeline|gprc_i[0][0][9]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux22~2 .lut_mask = 16'hB9A8;
defparam \dram_control_inst|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
cycloneive_lcell_comb \dram_control_inst|Mux22~3 (
// Equation(s):
// \dram_control_inst|Mux22~3_combout  = (\dram_control_inst|Mux22~2_combout  & (((\pipeline|gprc_i[0][3][9]~q ) # (!\pipeline|D_i[1][1]~q )))) # (!\dram_control_inst|Mux22~2_combout  & (\pipeline|gprc_i[0][2][9]~q  & ((\pipeline|D_i[1][1]~q ))))

	.dataa(\pipeline|gprc_i[0][2][9]~q ),
	.datab(\pipeline|gprc_i[0][3][9]~q ),
	.datac(\dram_control_inst|Mux22~2_combout ),
	.datad(\pipeline|D_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux22~3 .lut_mask = 16'hCAF0;
defparam \dram_control_inst|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneive_lcell_comb \dram_control_inst|Mux22~0 (
// Equation(s):
// \dram_control_inst|Mux22~0_combout  = (\pipeline|D_i[1][0]~q  & (((\pipeline|D_i[1][1]~q )))) # (!\pipeline|D_i[1][0]~q  & ((\pipeline|D_i[1][1]~q  & ((\pipeline|gprc_i[0][6][9]~q ))) # (!\pipeline|D_i[1][1]~q  & (\pipeline|gprc_i[0][4][9]~q ))))

	.dataa(\pipeline|gprc_i[0][4][9]~q ),
	.datab(\pipeline|D_i[1][0]~q ),
	.datac(\pipeline|D_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][6][9]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux22~0 .lut_mask = 16'hF2C2;
defparam \dram_control_inst|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
cycloneive_lcell_comb \dram_control_inst|Mux22~1 (
// Equation(s):
// \dram_control_inst|Mux22~1_combout  = (\pipeline|D_i[1][0]~q  & ((\dram_control_inst|Mux22~0_combout  & ((\pipeline|gprc_i[0][7][9]~q ))) # (!\dram_control_inst|Mux22~0_combout  & (\pipeline|gprc_i[0][5][9]~q )))) # (!\pipeline|D_i[1][0]~q  & 
// (((\dram_control_inst|Mux22~0_combout ))))

	.dataa(\pipeline|D_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][5][9]~q ),
	.datac(\dram_control_inst|Mux22~0_combout ),
	.datad(\pipeline|gprc_i[0][7][9]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux22~1 .lut_mask = 16'hF858;
defparam \dram_control_inst|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N8
cycloneive_lcell_comb \dram_control_inst|Add4~8 (
// Equation(s):
// \dram_control_inst|Add4~8_combout  = (\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux22~1_combout ))) # (!\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux22~3_combout ))

	.dataa(gnd),
	.datab(\dram_control_inst|Mux22~3_combout ),
	.datac(\pipeline|D_i[1][2]~q ),
	.datad(\dram_control_inst|Mux22~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~8 .lut_mask = 16'hFC0C;
defparam \dram_control_inst|Add4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N10
cycloneive_lcell_comb \dram_control_inst|Add4~9 (
// Equation(s):
// \dram_control_inst|Add4~9_combout  = (\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Mux6~4_combout )) # (!\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Add4~8_combout )))

	.dataa(\pipeline|enable_i[1][39]~q ),
	.datab(\dram_control_inst|Mux6~4_combout ),
	.datac(\dram_control_inst|Add4~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~9_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~9 .lut_mask = 16'hD8D8;
defparam \dram_control_inst|Add4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N18
cycloneive_lcell_comb \dram_control_inst|Add4~46 (
// Equation(s):
// \dram_control_inst|Add4~46_combout  = (\pipeline|OFF_i[1][7]~q  & ((\dram_control_inst|Add4~9_combout  & (\dram_control_inst|Add4~45  & VCC)) # (!\dram_control_inst|Add4~9_combout  & (!\dram_control_inst|Add4~45 )))) # (!\pipeline|OFF_i[1][7]~q  & 
// ((\dram_control_inst|Add4~9_combout  & (!\dram_control_inst|Add4~45 )) # (!\dram_control_inst|Add4~9_combout  & ((\dram_control_inst|Add4~45 ) # (GND)))))
// \dram_control_inst|Add4~47  = CARRY((\pipeline|OFF_i[1][7]~q  & (!\dram_control_inst|Add4~9_combout  & !\dram_control_inst|Add4~45 )) # (!\pipeline|OFF_i[1][7]~q  & ((!\dram_control_inst|Add4~45 ) # (!\dram_control_inst|Add4~9_combout ))))

	.dataa(\pipeline|OFF_i[1][7]~q ),
	.datab(\dram_control_inst|Add4~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram_control_inst|Add4~45 ),
	.combout(\dram_control_inst|Add4~46_combout ),
	.cout(\dram_control_inst|Add4~47 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~46 .lut_mask = 16'h9617;
defparam \dram_control_inst|Add4~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N16
cycloneive_lcell_comb \dram_control_inst|Add4~84 (
// Equation(s):
// \dram_control_inst|Add4~84_combout  = (\dram_control_inst|Add4~56_combout  & ((\dram_control_inst|Add4~46_combout ) # ((\dram_control_inst|Add4~8_combout  & \dram_control_inst|always0~0_combout )))) # (!\dram_control_inst|Add4~56_combout  & 
// (\dram_control_inst|Add4~8_combout  & (\dram_control_inst|always0~0_combout )))

	.dataa(\dram_control_inst|Add4~56_combout ),
	.datab(\dram_control_inst|Add4~8_combout ),
	.datac(\dram_control_inst|always0~0_combout ),
	.datad(\dram_control_inst|Add4~46_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~84_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~84 .lut_mask = 16'hEAC0;
defparam \dram_control_inst|Add4~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N18
cycloneive_lcell_comb \dram_control_inst|Add4~85 (
// Equation(s):
// \dram_control_inst|Add4~85_combout  = (\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Mux6~4_combout )) # (!\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Add4~84_combout )))

	.dataa(gnd),
	.datab(\dram_control_inst|Mux6~4_combout ),
	.datac(\pipeline|enable_i[1][33]~q ),
	.datad(\dram_control_inst|Add4~84_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~85_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~85 .lut_mask = 16'hCFC0;
defparam \dram_control_inst|Add4~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \pipeline|gprc_i~89 (
// Equation(s):
// \pipeline|gprc_i~89_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux22~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [10]))))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|mem_access_result_i [10]),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux22~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~89_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~89 .lut_mask = 16'hF4A4;
defparam \pipeline|gprc_i~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \pipeline|gprc_i~90 (
// Equation(s):
// \pipeline|gprc_i~90_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|gprc_i~89_combout  & (\pipeline|Mux7~4_combout )) # (!\pipeline|gprc_i~89_combout  & ((\pipeline|exec_result_i[1][10]~q ))))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & 
// (((\pipeline|gprc_i~89_combout ))))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|Mux7~4_combout ),
	.datac(\pipeline|gprc_i~89_combout ),
	.datad(\pipeline|exec_result_i[1][10]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~90_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~90 .lut_mask = 16'hDAD0;
defparam \pipeline|gprc_i~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \pipeline|gprc_i~91 (
// Equation(s):
// \pipeline|gprc_i~91_combout  = (\pipeline|gprc_i~14_combout  & (\pipeline|Add2~18_combout )) # (!\pipeline|gprc_i~14_combout  & ((\pipeline|gprc_i~90_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~18_combout ),
	.datac(\pipeline|gprc_i~90_combout ),
	.datad(\pipeline|gprc_i~14_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~91_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~91 .lut_mask = 16'hCCF0;
defparam \pipeline|gprc_i~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N29
dffeas \pipeline|gprc_i[0][7][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \pipeline|gprc_i~86 (
// Equation(s):
// \pipeline|gprc_i~86_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][4][5]~0_combout ) # (\pipeline|Mux22~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [10] & (!\pipeline|gprc_i[0][4][5]~0_combout )))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|mem_access_result_i [10]),
	.datac(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datad(\pipeline|Mux22~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~86_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~86 .lut_mask = 16'hAEA4;
defparam \pipeline|gprc_i~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \pipeline|gprc_i~87 (
// Equation(s):
// \pipeline|gprc_i~87_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|gprc_i~86_combout  & ((\pipeline|Mux7~4_combout ))) # (!\pipeline|gprc_i~86_combout  & (\pipeline|exec_result_i[1][10]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & 
// (((\pipeline|gprc_i~86_combout ))))

	.dataa(\pipeline|exec_result_i[1][10]~q ),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|gprc_i~86_combout ),
	.datad(\pipeline|Mux7~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~87_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~87 .lut_mask = 16'hF838;
defparam \pipeline|gprc_i~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N14
cycloneive_lcell_comb \pipeline|gprc_i~88 (
// Equation(s):
// \pipeline|gprc_i~88_combout  = (\pipeline|gprc_i~10_combout  & ((\pipeline|Add2~18_combout ))) # (!\pipeline|gprc_i~10_combout  & (\pipeline|gprc_i~87_combout ))

	.dataa(\pipeline|gprc_i~87_combout ),
	.datab(\pipeline|gprc_i~10_combout ),
	.datac(gnd),
	.datad(\pipeline|Add2~18_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~88_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~88 .lut_mask = 16'hEE22;
defparam \pipeline|gprc_i~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N15
dffeas \pipeline|gprc_i[0][4][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \dram_control_inst|Mux21~0 (
// Equation(s):
// \dram_control_inst|Mux21~0_combout  = (\pipeline|D_i[1][1]~q  & ((\pipeline|gprc_i[0][6][10]~q ) # ((\pipeline|D_i[1][0]~q )))) # (!\pipeline|D_i[1][1]~q  & (((!\pipeline|D_i[1][0]~q  & \pipeline|gprc_i[0][4][10]~q ))))

	.dataa(\pipeline|gprc_i[0][6][10]~q ),
	.datab(\pipeline|D_i[1][1]~q ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][4][10]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux21~0 .lut_mask = 16'hCBC8;
defparam \dram_control_inst|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \pipeline|gprc_i~80 (
// Equation(s):
// \pipeline|gprc_i~80_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux22~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [10])))))

	.dataa(\pipeline|Mux22~4_combout ),
	.datab(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [10]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~80_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~80 .lut_mask = 16'hE3E0;
defparam \pipeline|gprc_i~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \pipeline|gprc_i~81 (
// Equation(s):
// \pipeline|gprc_i~81_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|gprc_i~80_combout  & ((\pipeline|Mux7~4_combout ))) # (!\pipeline|gprc_i~80_combout  & (\pipeline|exec_result_i[1][10]~q )))) # (!\pipeline|gprc_i[0][5][11]~0_combout  & 
// (((\pipeline|gprc_i~80_combout ))))

	.dataa(\pipeline|exec_result_i[1][10]~q ),
	.datab(\pipeline|Mux7~4_combout ),
	.datac(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datad(\pipeline|gprc_i~80_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~81_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~81 .lut_mask = 16'hCFA0;
defparam \pipeline|gprc_i~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \pipeline|gprc_i~82 (
// Equation(s):
// \pipeline|gprc_i~82_combout  = (\pipeline|gprc_i~2_combout  & ((\pipeline|Add2~18_combout ))) # (!\pipeline|gprc_i~2_combout  & (\pipeline|gprc_i~81_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~81_combout ),
	.datac(\pipeline|gprc_i~2_combout ),
	.datad(\pipeline|Add2~18_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~82_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~82 .lut_mask = 16'hFC0C;
defparam \pipeline|gprc_i~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N25
dffeas \pipeline|gprc_i[0][5][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \dram_control_inst|Mux21~1 (
// Equation(s):
// \dram_control_inst|Mux21~1_combout  = (\dram_control_inst|Mux21~0_combout  & ((\pipeline|gprc_i[0][7][10]~q ) # ((!\pipeline|D_i[1][0]~q )))) # (!\dram_control_inst|Mux21~0_combout  & (((\pipeline|D_i[1][0]~q  & \pipeline|gprc_i[0][5][10]~q ))))

	.dataa(\pipeline|gprc_i[0][7][10]~q ),
	.datab(\dram_control_inst|Mux21~0_combout ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][5][10]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux21~1 .lut_mask = 16'hBC8C;
defparam \dram_control_inst|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneive_lcell_comb \dram_control_inst|Mux21~2 (
// Equation(s):
// \dram_control_inst|Mux21~2_combout  = (\pipeline|D_i[1][1]~q  & (((\pipeline|D_i[1][0]~q )))) # (!\pipeline|D_i[1][1]~q  & ((\pipeline|D_i[1][0]~q  & ((\pipeline|gprc_i[0][1][10]~q ))) # (!\pipeline|D_i[1][0]~q  & (\pipeline|gprc_i[0][0][10]~q ))))

	.dataa(\pipeline|gprc_i[0][0][10]~q ),
	.datab(\pipeline|D_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][1][10]~q ),
	.datad(\pipeline|D_i[1][0]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux21~2 .lut_mask = 16'hFC22;
defparam \dram_control_inst|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \pipeline|gprc_i~101 (
// Equation(s):
// \pipeline|gprc_i~101_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux22~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [10]))))

	.dataa(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datab(\pipeline|mem_access_result_i [10]),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux22~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~101_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~101 .lut_mask = 16'hF4A4;
defparam \pipeline|gprc_i~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \pipeline|gprc_i~102 (
// Equation(s):
// \pipeline|gprc_i~102_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|gprc_i~101_combout  & ((\pipeline|Mux7~4_combout ))) # (!\pipeline|gprc_i~101_combout  & (\pipeline|exec_result_i[1][10]~q )))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & 
// (((\pipeline|gprc_i~101_combout ))))

	.dataa(\pipeline|exec_result_i[1][10]~q ),
	.datab(\pipeline|Mux7~4_combout ),
	.datac(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datad(\pipeline|gprc_i~101_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~102_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~102 .lut_mask = 16'hCFA0;
defparam \pipeline|gprc_i~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \pipeline|gprc_i~103 (
// Equation(s):
// \pipeline|gprc_i~103_combout  = (\pipeline|gprc_i~30_combout  & ((\pipeline|Add2~18_combout ))) # (!\pipeline|gprc_i~30_combout  & (\pipeline|gprc_i~102_combout ))

	.dataa(\pipeline|gprc_i~102_combout ),
	.datab(\pipeline|gprc_i~30_combout ),
	.datac(\pipeline|Add2~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~103_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~103 .lut_mask = 16'hE2E2;
defparam \pipeline|gprc_i~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N15
dffeas \pipeline|gprc_i[0][3][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneive_lcell_comb \dram_control_inst|Mux21~3 (
// Equation(s):
// \dram_control_inst|Mux21~3_combout  = (\dram_control_inst|Mux21~2_combout  & ((\pipeline|gprc_i[0][3][10]~q ) # ((!\pipeline|D_i[1][1]~q )))) # (!\dram_control_inst|Mux21~2_combout  & (((\pipeline|D_i[1][1]~q  & \pipeline|gprc_i[0][2][10]~q ))))

	.dataa(\dram_control_inst|Mux21~2_combout ),
	.datab(\pipeline|gprc_i[0][3][10]~q ),
	.datac(\pipeline|D_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][2][10]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux21~3 .lut_mask = 16'hDA8A;
defparam \dram_control_inst|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \dram_control_inst|Add4~6 (
// Equation(s):
// \dram_control_inst|Add4~6_combout  = (\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux21~1_combout )) # (!\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux21~3_combout )))

	.dataa(\dram_control_inst|Mux21~1_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[1][2]~q ),
	.datad(\dram_control_inst|Mux21~3_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~6_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~6 .lut_mask = 16'hAFA0;
defparam \dram_control_inst|Add4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \dram_control_inst|Mux5~0 (
// Equation(s):
// \dram_control_inst|Mux5~0_combout  = (\pipeline|S_i[1][0]~q  & (((\pipeline|S_i[1][1]~q )))) # (!\pipeline|S_i[1][0]~q  & ((\pipeline|S_i[1][1]~q  & (\pipeline|gprc_i[0][6][10]~q )) # (!\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][4][10]~q )))))

	.dataa(\pipeline|gprc_i[0][6][10]~q ),
	.datab(\pipeline|S_i[1][0]~q ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][4][10]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux5~0 .lut_mask = 16'hE3E0;
defparam \dram_control_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \dram_control_inst|Mux5~1 (
// Equation(s):
// \dram_control_inst|Mux5~1_combout  = (\pipeline|S_i[1][0]~q  & ((\dram_control_inst|Mux5~0_combout  & (\pipeline|gprc_i[0][7][10]~q )) # (!\dram_control_inst|Mux5~0_combout  & ((\pipeline|gprc_i[0][5][10]~q ))))) # (!\pipeline|S_i[1][0]~q  & 
// (((\dram_control_inst|Mux5~0_combout ))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][7][10]~q ),
	.datac(\dram_control_inst|Mux5~0_combout ),
	.datad(\pipeline|gprc_i[0][5][10]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux5~1 .lut_mask = 16'hDAD0;
defparam \dram_control_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N12
cycloneive_lcell_comb \dram_control_inst|Mux5~4 (
// Equation(s):
// \dram_control_inst|Mux5~4_combout  = (\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux5~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux5~3_combout ))

	.dataa(\dram_control_inst|Mux5~3_combout ),
	.datab(gnd),
	.datac(\dram_control_inst|Mux5~1_combout ),
	.datad(\pipeline|S_i[1][2]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux5~4 .lut_mask = 16'hF0AA;
defparam \dram_control_inst|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N22
cycloneive_lcell_comb \dram_control_inst|Add4~7 (
// Equation(s):
// \dram_control_inst|Add4~7_combout  = (\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Mux5~4_combout ))) # (!\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Add4~6_combout ))

	.dataa(\dram_control_inst|Add4~6_combout ),
	.datab(gnd),
	.datac(\pipeline|enable_i[1][39]~q ),
	.datad(\dram_control_inst|Mux5~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~7_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~7 .lut_mask = 16'hFA0A;
defparam \dram_control_inst|Add4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N20
cycloneive_lcell_comb \dram_control_inst|Add4~48 (
// Equation(s):
// \dram_control_inst|Add4~48_combout  = ((\pipeline|OFF_i[1][7]~q  $ (\dram_control_inst|Add4~7_combout  $ (!\dram_control_inst|Add4~47 )))) # (GND)
// \dram_control_inst|Add4~49  = CARRY((\pipeline|OFF_i[1][7]~q  & ((\dram_control_inst|Add4~7_combout ) # (!\dram_control_inst|Add4~47 ))) # (!\pipeline|OFF_i[1][7]~q  & (\dram_control_inst|Add4~7_combout  & !\dram_control_inst|Add4~47 )))

	.dataa(\pipeline|OFF_i[1][7]~q ),
	.datab(\dram_control_inst|Add4~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram_control_inst|Add4~47 ),
	.combout(\dram_control_inst|Add4~48_combout ),
	.cout(\dram_control_inst|Add4~49 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~48 .lut_mask = 16'h698E;
defparam \dram_control_inst|Add4~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N28
cycloneive_lcell_comb \dram_control_inst|Add4~86 (
// Equation(s):
// \dram_control_inst|Add4~86_combout  = (\dram_control_inst|Add4~6_combout  & ((\dram_control_inst|always0~0_combout ) # ((\dram_control_inst|Add4~56_combout  & \dram_control_inst|Add4~48_combout )))) # (!\dram_control_inst|Add4~6_combout  & 
// (((\dram_control_inst|Add4~56_combout  & \dram_control_inst|Add4~48_combout ))))

	.dataa(\dram_control_inst|Add4~6_combout ),
	.datab(\dram_control_inst|always0~0_combout ),
	.datac(\dram_control_inst|Add4~56_combout ),
	.datad(\dram_control_inst|Add4~48_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~86_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~86 .lut_mask = 16'hF888;
defparam \dram_control_inst|Add4~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N14
cycloneive_lcell_comb \dram_control_inst|Add4~87 (
// Equation(s):
// \dram_control_inst|Add4~87_combout  = (\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Mux5~4_combout ))) # (!\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Add4~86_combout ))

	.dataa(\pipeline|enable_i[1][33]~q ),
	.datab(\dram_control_inst|Add4~86_combout ),
	.datac(gnd),
	.datad(\dram_control_inst|Mux5~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~87_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~87 .lut_mask = 16'hEE44;
defparam \dram_control_inst|Add4~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \decode|B[3]~2 (
// Equation(s):
// \decode|B[3]~2_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ),
	.cin(gnd),
	.combout(\decode|B[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|B[3]~2 .lut_mask = 16'h0400;
defparam \decode|B[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \pipeline|B_i[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|B[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|B_i[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|B_i[0][3] .is_wysiwyg = "true";
defparam \pipeline|B_i[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \pipeline|exec_result_i[0][11]~5 (
// Equation(s):
// \pipeline|exec_result_i[0][11]~5_combout  = (\pipeline|exec_result_i[0][9]~8_combout  & (\pipeline|B_i[0][3]~q )) # (!\pipeline|exec_result_i[0][9]~8_combout  & ((\pipeline|enable_i[0][37]~q )))

	.dataa(\pipeline|B_i[0][3]~q ),
	.datab(\pipeline|enable_i[0][37]~q ),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][9]~8_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[0][11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[0][11]~5 .lut_mask = 16'hAACC;
defparam \pipeline|exec_result_i[0][11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \pipeline|gprc_i~77 (
// Equation(s):
// \pipeline|gprc_i~77_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|Mux21~4_combout ) # (\pipeline|gprc_i[0][3][8]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [11] & ((!\pipeline|gprc_i[0][3][8]~0_combout ))))

	.dataa(\pipeline|mem_access_result_i [11]),
	.datab(\pipeline|Mux21~4_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|gprc_i[0][3][8]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~77_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~77 .lut_mask = 16'hF0CA;
defparam \pipeline|gprc_i~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \pipeline|gprc_i~78 (
// Equation(s):
// \pipeline|gprc_i~78_combout  = (\pipeline|gprc_i~77_combout  & ((\pipeline|Mux6~4_combout ) # ((!\pipeline|gprc_i[0][3][8]~0_combout )))) # (!\pipeline|gprc_i~77_combout  & (((\pipeline|exec_result_i[1][11]~q  & \pipeline|gprc_i[0][3][8]~0_combout ))))

	.dataa(\pipeline|Mux6~4_combout ),
	.datab(\pipeline|gprc_i~77_combout ),
	.datac(\pipeline|exec_result_i[1][11]~q ),
	.datad(\pipeline|gprc_i[0][3][8]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~78_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~78 .lut_mask = 16'hB8CC;
defparam \pipeline|gprc_i~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \pipeline|gprc_i~79 (
// Equation(s):
// \pipeline|gprc_i~79_combout  = (\pipeline|gprc_i~30_combout  & (\pipeline|Add2~20_combout )) # (!\pipeline|gprc_i~30_combout  & ((\pipeline|gprc_i~78_combout )))

	.dataa(\pipeline|Add2~20_combout ),
	.datab(\pipeline|gprc_i~30_combout ),
	.datac(\pipeline|gprc_i~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~79_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~79 .lut_mask = 16'hB8B8;
defparam \pipeline|gprc_i~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N21
dffeas \pipeline|gprc_i[0][3][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \pipeline|gprc_i~71 (
// Equation(s):
// \pipeline|gprc_i~71_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|Mux21~4_combout ) # (\pipeline|gprc_i[0][1][3]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [11] & ((!\pipeline|gprc_i[0][1][3]~0_combout ))))

	.dataa(\pipeline|mem_access_result_i [11]),
	.datab(\pipeline|Mux21~4_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|gprc_i[0][1][3]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~71_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~71 .lut_mask = 16'hF0CA;
defparam \pipeline|gprc_i~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \pipeline|gprc_i~72 (
// Equation(s):
// \pipeline|gprc_i~72_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|gprc_i~71_combout  & (\pipeline|Mux6~4_combout )) # (!\pipeline|gprc_i~71_combout  & ((\pipeline|exec_result_i[1][11]~q ))))) # (!\pipeline|gprc_i[0][1][3]~0_combout  & 
// (((\pipeline|gprc_i~71_combout ))))

	.dataa(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datab(\pipeline|Mux6~4_combout ),
	.datac(\pipeline|exec_result_i[1][11]~q ),
	.datad(\pipeline|gprc_i~71_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~72_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~72 .lut_mask = 16'hDDA0;
defparam \pipeline|gprc_i~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N10
cycloneive_lcell_comb \pipeline|gprc_i~73 (
// Equation(s):
// \pipeline|gprc_i~73_combout  = (\pipeline|gprc_i~22_combout  & (\pipeline|Add2~20_combout )) # (!\pipeline|gprc_i~22_combout  & ((\pipeline|gprc_i~72_combout )))

	.dataa(\pipeline|gprc_i~22_combout ),
	.datab(\pipeline|Add2~20_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~72_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~73_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~73 .lut_mask = 16'hDD88;
defparam \pipeline|gprc_i~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N11
dffeas \pipeline|gprc_i[0][1][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \pipeline|gprc_i~74 (
// Equation(s):
// \pipeline|gprc_i~74_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux21~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [11]))))

	.dataa(\pipeline|mem_access_result_i [11]),
	.datab(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux21~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~74_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~74 .lut_mask = 16'hF2C2;
defparam \pipeline|gprc_i~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \pipeline|gprc_i~75 (
// Equation(s):
// \pipeline|gprc_i~75_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|gprc_i~74_combout  & (\pipeline|Mux6~4_combout )) # (!\pipeline|gprc_i~74_combout  & ((\pipeline|exec_result_i[1][11]~q ))))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & 
// (((\pipeline|gprc_i~74_combout ))))

	.dataa(\pipeline|Mux6~4_combout ),
	.datab(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datac(\pipeline|exec_result_i[1][11]~q ),
	.datad(\pipeline|gprc_i~74_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~75_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~75 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \pipeline|gprc_i~76 (
// Equation(s):
// \pipeline|gprc_i~76_combout  = (\pipeline|gprc_i~26_combout  & ((\pipeline|Add2~20_combout ))) # (!\pipeline|gprc_i~26_combout  & (\pipeline|gprc_i~75_combout ))

	.dataa(\pipeline|gprc_i~75_combout ),
	.datab(\pipeline|Add2~20_combout ),
	.datac(\pipeline|gprc_i~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~76_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~76 .lut_mask = 16'hCACA;
defparam \pipeline|gprc_i~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N17
dffeas \pipeline|gprc_i[0][0][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \dram_control_inst|Mux4~2 (
// Equation(s):
// \dram_control_inst|Mux4~2_combout  = (\pipeline|S_i[1][0]~q  & ((\pipeline|S_i[1][1]~q ) # ((\pipeline|gprc_i[0][1][11]~q )))) # (!\pipeline|S_i[1][0]~q  & (!\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][0][11]~q ))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][1][11]~q ),
	.datad(\pipeline|gprc_i[0][0][11]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux4~2 .lut_mask = 16'hB9A8;
defparam \dram_control_inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneive_lcell_comb \dram_control_inst|Mux4~3 (
// Equation(s):
// \dram_control_inst|Mux4~3_combout  = (\pipeline|S_i[1][1]~q  & ((\dram_control_inst|Mux4~2_combout  & ((\pipeline|gprc_i[0][3][11]~q ))) # (!\dram_control_inst|Mux4~2_combout  & (\pipeline|gprc_i[0][2][11]~q )))) # (!\pipeline|S_i[1][1]~q  & 
// (((\dram_control_inst|Mux4~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][11]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][3][11]~q ),
	.datad(\dram_control_inst|Mux4~2_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux4~3 .lut_mask = 16'hF388;
defparam \dram_control_inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \pipeline|gprc_i~62 (
// Equation(s):
// \pipeline|gprc_i~62_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux21~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [11]))))

	.dataa(\pipeline|mem_access_result_i [11]),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux21~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~62_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~62 .lut_mask = 16'hF2C2;
defparam \pipeline|gprc_i~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \pipeline|gprc_i~63 (
// Equation(s):
// \pipeline|gprc_i~63_combout  = (\pipeline|gprc_i~62_combout  & (((\pipeline|Mux6~4_combout ) # (!\pipeline|gprc_i[0][4][5]~0_combout )))) # (!\pipeline|gprc_i~62_combout  & (\pipeline|exec_result_i[1][11]~q  & (\pipeline|gprc_i[0][4][5]~0_combout )))

	.dataa(\pipeline|exec_result_i[1][11]~q ),
	.datab(\pipeline|gprc_i~62_combout ),
	.datac(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datad(\pipeline|Mux6~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~63_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~63 .lut_mask = 16'hEC2C;
defparam \pipeline|gprc_i~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N0
cycloneive_lcell_comb \pipeline|gprc_i~64 (
// Equation(s):
// \pipeline|gprc_i~64_combout  = (\pipeline|gprc_i~10_combout  & ((\pipeline|Add2~20_combout ))) # (!\pipeline|gprc_i~10_combout  & (\pipeline|gprc_i~63_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~63_combout ),
	.datac(\pipeline|Add2~20_combout ),
	.datad(\pipeline|gprc_i~10_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~64_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~64 .lut_mask = 16'hF0CC;
defparam \pipeline|gprc_i~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N1
dffeas \pipeline|gprc_i[0][4][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \dram_control_inst|Mux4~0 (
// Equation(s):
// \dram_control_inst|Mux4~0_combout  = (\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][6][11]~q ) # ((\pipeline|S_i[1][0]~q )))) # (!\pipeline|S_i[1][1]~q  & (((!\pipeline|S_i[1][0]~q  & \pipeline|gprc_i[0][4][11]~q ))))

	.dataa(\pipeline|gprc_i[0][6][11]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][4][11]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux4~0 .lut_mask = 16'hCBC8;
defparam \dram_control_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \dram_control_inst|Mux4~1 (
// Equation(s):
// \dram_control_inst|Mux4~1_combout  = (\dram_control_inst|Mux4~0_combout  & (((\pipeline|gprc_i[0][7][11]~q ) # (!\pipeline|S_i[1][0]~q )))) # (!\dram_control_inst|Mux4~0_combout  & (\pipeline|gprc_i[0][5][11]~q  & ((\pipeline|S_i[1][0]~q ))))

	.dataa(\pipeline|gprc_i[0][5][11]~q ),
	.datab(\dram_control_inst|Mux4~0_combout ),
	.datac(\pipeline|gprc_i[0][7][11]~q ),
	.datad(\pipeline|S_i[1][0]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux4~1 .lut_mask = 16'hE2CC;
defparam \dram_control_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N26
cycloneive_lcell_comb \dram_control_inst|output_data[11]~5 (
// Equation(s):
// \dram_control_inst|output_data[11]~5_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux4~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux4~3_combout ))))

	.dataa(\dram_control_inst|Mux4~3_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(\dram_control_inst|write_enable~0_combout ),
	.datad(\dram_control_inst|Mux4~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[11]~5 .lut_mask = 16'hE020;
defparam \dram_control_inst|output_data[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \decode|B[4]~1 (
// Equation(s):
// \decode|B[4]~1_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\decode|B[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|B[4]~1 .lut_mask = 16'h0400;
defparam \decode|B[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N7
dffeas \pipeline|B_i[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|B[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|B_i[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|B_i[0][4] .is_wysiwyg = "true";
defparam \pipeline|B_i[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \pipeline|exec_result_i[0][12]~6 (
// Equation(s):
// \pipeline|exec_result_i[0][12]~6_combout  = (\pipeline|exec_result_i[0][9]~8_combout  & (\pipeline|B_i[0][4]~q )) # (!\pipeline|exec_result_i[0][9]~8_combout  & ((\pipeline|enable_i[0][37]~q )))

	.dataa(\pipeline|B_i[0][4]~q ),
	.datab(\pipeline|enable_i[0][37]~q ),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][9]~8_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[0][12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[0][12]~6 .lut_mask = 16'hAACC;
defparam \pipeline|exec_result_i[0][12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N8
cycloneive_lcell_comb \go_to_LR_inst|Mux3~0 (
// Equation(s):
// \go_to_LR_inst|Mux3~0_combout  = (\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][0]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][1][12]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][0][12]~q )))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][1][12]~q ),
	.datad(\pipeline|gprc_i[0][0][12]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux3~0 .lut_mask = 16'hD9C8;
defparam \go_to_LR_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N6
cycloneive_lcell_comb \pipeline|gprc_i~44 (
// Equation(s):
// \pipeline|gprc_i~44_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & (\pipeline|enable_i[2][22]~q )) # (!\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux20~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [12])))))

	.dataa(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Mux20~4_combout ),
	.datad(\pipeline|mem_access_result_i [12]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~44_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~44 .lut_mask = 16'hD9C8;
defparam \pipeline|gprc_i~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N16
cycloneive_lcell_comb \pipeline|gprc_i~45 (
// Equation(s):
// \pipeline|gprc_i~45_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|gprc_i~44_combout  & ((\pipeline|Mux5~4_combout ))) # (!\pipeline|gprc_i~44_combout  & (\pipeline|exec_result_i[1][12]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & 
// (((\pipeline|gprc_i~44_combout ))))

	.dataa(\pipeline|exec_result_i[1][12]~q ),
	.datab(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datac(\pipeline|Mux5~4_combout ),
	.datad(\pipeline|gprc_i~44_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~45_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~45 .lut_mask = 16'hF388;
defparam \pipeline|gprc_i~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N26
cycloneive_lcell_comb \pipeline|gprc_i~46 (
// Equation(s):
// \pipeline|gprc_i~46_combout  = (\pipeline|gprc_i~18_combout  & (\pipeline|Add2~22_combout )) # (!\pipeline|gprc_i~18_combout  & ((\pipeline|gprc_i~45_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~22_combout ),
	.datac(\pipeline|gprc_i~18_combout ),
	.datad(\pipeline|gprc_i~45_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~46_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~46 .lut_mask = 16'hCFC0;
defparam \pipeline|gprc_i~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N27
dffeas \pipeline|gprc_i[0][2][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N2
cycloneive_lcell_comb \go_to_LR_inst|Mux3~1 (
// Equation(s):
// \go_to_LR_inst|Mux3~1_combout  = (\pipeline|S_i[0][1]~q  & ((\go_to_LR_inst|Mux3~0_combout  & (\pipeline|gprc_i[0][3][12]~q )) # (!\go_to_LR_inst|Mux3~0_combout  & ((\pipeline|gprc_i[0][2][12]~q ))))) # (!\pipeline|S_i[0][1]~q  & 
// (\go_to_LR_inst|Mux3~0_combout ))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\go_to_LR_inst|Mux3~0_combout ),
	.datac(\pipeline|gprc_i[0][3][12]~q ),
	.datad(\pipeline|gprc_i[0][2][12]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux3~1 .lut_mask = 16'hE6C4;
defparam \go_to_LR_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N12
cycloneive_lcell_comb \pipeline|gprc_i~38 (
// Equation(s):
// \pipeline|gprc_i~38_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux20~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [12])))))

	.dataa(\pipeline|Mux20~4_combout ),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [12]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~38_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~38 .lut_mask = 16'hE3E0;
defparam \pipeline|gprc_i~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N14
cycloneive_lcell_comb \pipeline|gprc_i~39 (
// Equation(s):
// \pipeline|gprc_i~39_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|gprc_i~38_combout  & (\pipeline|Mux5~4_combout )) # (!\pipeline|gprc_i~38_combout  & ((\pipeline|exec_result_i[1][12]~q ))))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & 
// (((\pipeline|gprc_i~38_combout ))))

	.dataa(\pipeline|Mux5~4_combout ),
	.datab(\pipeline|exec_result_i[1][12]~q ),
	.datac(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datad(\pipeline|gprc_i~38_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~39_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~39 .lut_mask = 16'hAFC0;
defparam \pipeline|gprc_i~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N12
cycloneive_lcell_comb \pipeline|gprc_i~40 (
// Equation(s):
// \pipeline|gprc_i~40_combout  = (\pipeline|gprc_i~10_combout  & ((\pipeline|Add2~22_combout ))) # (!\pipeline|gprc_i~10_combout  & (\pipeline|gprc_i~39_combout ))

	.dataa(\pipeline|gprc_i~39_combout ),
	.datab(\pipeline|Add2~22_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~10_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~40_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~40 .lut_mask = 16'hCCAA;
defparam \pipeline|gprc_i~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N13
dffeas \pipeline|gprc_i[0][4][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N24
cycloneive_lcell_comb \pipeline|gprc_i~35 (
// Equation(s):
// \pipeline|gprc_i~35_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux20~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [12])))))

	.dataa(\pipeline|Mux20~4_combout ),
	.datab(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [12]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~35_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~35 .lut_mask = 16'hE3E0;
defparam \pipeline|gprc_i~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N18
cycloneive_lcell_comb \pipeline|gprc_i~36 (
// Equation(s):
// \pipeline|gprc_i~36_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|gprc_i~35_combout  & ((\pipeline|Mux5~4_combout ))) # (!\pipeline|gprc_i~35_combout  & (\pipeline|exec_result_i[1][12]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & 
// (((\pipeline|gprc_i~35_combout ))))

	.dataa(\pipeline|exec_result_i[1][12]~q ),
	.datab(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datac(\pipeline|Mux5~4_combout ),
	.datad(\pipeline|gprc_i~35_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~36_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~36 .lut_mask = 16'hF388;
defparam \pipeline|gprc_i~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N24
cycloneive_lcell_comb \pipeline|gprc_i~37 (
// Equation(s):
// \pipeline|gprc_i~37_combout  = (\pipeline|gprc_i~6_combout  & (\pipeline|Add2~22_combout )) # (!\pipeline|gprc_i~6_combout  & ((\pipeline|gprc_i~36_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~22_combout ),
	.datac(\pipeline|gprc_i~6_combout ),
	.datad(\pipeline|gprc_i~36_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~37_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~37 .lut_mask = 16'hCFC0;
defparam \pipeline|gprc_i~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y42_N25
dffeas \pipeline|gprc_i[0][6][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
cycloneive_lcell_comb \go_to_LR_inst|Mux3~2 (
// Equation(s):
// \go_to_LR_inst|Mux3~2_combout  = (\pipeline|S_i[0][0]~q  & (((\pipeline|S_i[0][1]~q )))) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][6][12]~q ))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][12]~q ))))

	.dataa(\pipeline|gprc_i[0][4][12]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][6][12]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux3~2 .lut_mask = 16'hFC22;
defparam \go_to_LR_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N10
cycloneive_lcell_comb \pipeline|gprc_i~32 (
// Equation(s):
// \pipeline|gprc_i~32_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][5][11]~0_combout ) # (\pipeline|Mux20~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [12] & (!\pipeline|gprc_i[0][5][11]~0_combout )))

	.dataa(\pipeline|mem_access_result_i [12]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datad(\pipeline|Mux20~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~32_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~32 .lut_mask = 16'hCEC2;
defparam \pipeline|gprc_i~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N28
cycloneive_lcell_comb \pipeline|gprc_i~33 (
// Equation(s):
// \pipeline|gprc_i~33_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|gprc_i~32_combout  & ((\pipeline|Mux5~4_combout ))) # (!\pipeline|gprc_i~32_combout  & (\pipeline|exec_result_i[1][12]~q )))) # (!\pipeline|gprc_i[0][5][11]~0_combout  & 
// (((\pipeline|gprc_i~32_combout ))))

	.dataa(\pipeline|exec_result_i[1][12]~q ),
	.datab(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datac(\pipeline|Mux5~4_combout ),
	.datad(\pipeline|gprc_i~32_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~33_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~33 .lut_mask = 16'hF388;
defparam \pipeline|gprc_i~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N8
cycloneive_lcell_comb \pipeline|gprc_i~34 (
// Equation(s):
// \pipeline|gprc_i~34_combout  = (\pipeline|gprc_i~2_combout  & (\pipeline|Add2~22_combout )) # (!\pipeline|gprc_i~2_combout  & ((\pipeline|gprc_i~33_combout )))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~2_combout ),
	.datac(\pipeline|Add2~22_combout ),
	.datad(\pipeline|gprc_i~33_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~34_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~34 .lut_mask = 16'hF3C0;
defparam \pipeline|gprc_i~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N9
dffeas \pipeline|gprc_i[0][5][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N30
cycloneive_lcell_comb \go_to_LR_inst|Mux3~3 (
// Equation(s):
// \go_to_LR_inst|Mux3~3_combout  = (\pipeline|S_i[0][0]~q  & ((\go_to_LR_inst|Mux3~2_combout  & (\pipeline|gprc_i[0][7][12]~q )) # (!\go_to_LR_inst|Mux3~2_combout  & ((\pipeline|gprc_i[0][5][12]~q ))))) # (!\pipeline|S_i[0][0]~q  & 
// (((\go_to_LR_inst|Mux3~2_combout ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][7][12]~q ),
	.datac(\go_to_LR_inst|Mux3~2_combout ),
	.datad(\pipeline|gprc_i[0][5][12]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux3~3 .lut_mask = 16'hDAD0;
defparam \go_to_LR_inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \regnum_inst|src_val[12]~3 (
// Equation(s):
// \regnum_inst|src_val[12]~3_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux3~3_combout ))) # (!\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux3~1_combout ))))

	.dataa(\go_to_LR_inst|Mux3~1_combout ),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\go_to_LR_inst|Mux3~3_combout ),
	.datad(\pipeline|RC_i [0]),
	.cin(gnd),
	.combout(\regnum_inst|src_val[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[12]~3 .lut_mask = 16'h00E2;
defparam \regnum_inst|src_val[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneive_lcell_comb \regnum_inst|src_val[12]~4 (
// Equation(s):
// \regnum_inst|src_val[12]~4_combout  = (\regnum_inst|src_val[15]~2_combout ) # (\regnum_inst|src_val[12]~3_combout )

	.dataa(\regnum_inst|src_val[15]~2_combout ),
	.datab(gnd),
	.datac(\regnum_inst|src_val[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regnum_inst|src_val[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[12]~4 .lut_mask = 16'hFAFA;
defparam \regnum_inst|src_val[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N18
cycloneive_lcell_comb \regnum_inst|Mux35~2 (
// Equation(s):
// \regnum_inst|Mux35~2_combout  = (\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q ) # ((\pipeline|gprc_i[0][1][12]~q )))) # (!\pipeline|D_i[0][0]~q  & (!\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][0][12]~q ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][1][12]~q ),
	.datad(\pipeline|gprc_i[0][0][12]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux35~2 .lut_mask = 16'hB9A8;
defparam \regnum_inst|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N12
cycloneive_lcell_comb \regnum_inst|Mux35~3 (
// Equation(s):
// \regnum_inst|Mux35~3_combout  = (\regnum_inst|Mux35~2_combout  & ((\pipeline|gprc_i[0][3][12]~q ) # ((!\pipeline|D_i[0][1]~q )))) # (!\regnum_inst|Mux35~2_combout  & (((\pipeline|gprc_i[0][2][12]~q  & \pipeline|D_i[0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][3][12]~q ),
	.datab(\regnum_inst|Mux35~2_combout ),
	.datac(\pipeline|gprc_i[0][2][12]~q ),
	.datad(\pipeline|D_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux35~3 .lut_mask = 16'hB8CC;
defparam \regnum_inst|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N14
cycloneive_lcell_comb \regnum_inst|Mux35~0 (
// Equation(s):
// \regnum_inst|Mux35~0_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|gprc_i[0][6][12]~q ) # (\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][4][12]~q  & ((!\pipeline|D_i[0][0]~q ))))

	.dataa(\pipeline|gprc_i[0][4][12]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][12]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux35~0 .lut_mask = 16'hCCE2;
defparam \regnum_inst|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N24
cycloneive_lcell_comb \regnum_inst|Mux35~1 (
// Equation(s):
// \regnum_inst|Mux35~1_combout  = (\regnum_inst|Mux35~0_combout  & (((\pipeline|gprc_i[0][7][12]~q ) # (!\pipeline|D_i[0][0]~q )))) # (!\regnum_inst|Mux35~0_combout  & (\pipeline|gprc_i[0][5][12]~q  & ((\pipeline|D_i[0][0]~q ))))

	.dataa(\pipeline|gprc_i[0][5][12]~q ),
	.datab(\pipeline|gprc_i[0][7][12]~q ),
	.datac(\regnum_inst|Mux35~0_combout ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux35~1 .lut_mask = 16'hCAF0;
defparam \regnum_inst|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N30
cycloneive_lcell_comb \regnum_inst|Mux35~4 (
// Equation(s):
// \regnum_inst|Mux35~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux35~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux35~3_combout ))

	.dataa(\regnum_inst|Mux35~3_combout ),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(gnd),
	.datad(\regnum_inst|Mux35~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux35~4 .lut_mask = 16'hEE22;
defparam \regnum_inst|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneive_lcell_comb \regnum_inst|Mux36~2 (
// Equation(s):
// \regnum_inst|Mux36~2_combout  = (\pipeline|D_i[0][1]~q  & (\pipeline|D_i[0][0]~q )) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][11]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][11]~q )))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][1][11]~q ),
	.datad(\pipeline|gprc_i[0][0][11]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux36~2 .lut_mask = 16'hD9C8;
defparam \regnum_inst|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneive_lcell_comb \regnum_inst|Mux36~3 (
// Equation(s):
// \regnum_inst|Mux36~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux36~2_combout  & (\pipeline|gprc_i[0][3][11]~q )) # (!\regnum_inst|Mux36~2_combout  & ((\pipeline|gprc_i[0][2][11]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (\regnum_inst|Mux36~2_combout ))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\regnum_inst|Mux36~2_combout ),
	.datac(\pipeline|gprc_i[0][3][11]~q ),
	.datad(\pipeline|gprc_i[0][2][11]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux36~3 .lut_mask = 16'hE6C4;
defparam \regnum_inst|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneive_lcell_comb \regnum_inst|Mux36~0 (
// Equation(s):
// \regnum_inst|Mux36~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][11]~q )))) # (!\pipeline|D_i[0][1]~q  & (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][4][11]~q ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][6][11]~q ),
	.datad(\pipeline|gprc_i[0][4][11]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux36~0 .lut_mask = 16'hB9A8;
defparam \regnum_inst|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \regnum_inst|Mux36~1 (
// Equation(s):
// \regnum_inst|Mux36~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux36~0_combout  & ((\pipeline|gprc_i[0][7][11]~q ))) # (!\regnum_inst|Mux36~0_combout  & (\pipeline|gprc_i[0][5][11]~q )))) # (!\pipeline|D_i[0][0]~q  & 
// (((\regnum_inst|Mux36~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][11]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\regnum_inst|Mux36~0_combout ),
	.datad(\pipeline|gprc_i[0][7][11]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux36~1 .lut_mask = 16'hF838;
defparam \regnum_inst|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneive_lcell_comb \regnum_inst|Mux36~4 (
// Equation(s):
// \regnum_inst|Mux36~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux36~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux36~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|Mux36~3_combout ),
	.datad(\regnum_inst|Mux36~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux36~4 .lut_mask = 16'hFC30;
defparam \regnum_inst|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \go_to_LR_inst|Mux5~2 (
// Equation(s):
// \go_to_LR_inst|Mux5~2_combout  = (\pipeline|S_i[0][0]~q  & (((\pipeline|gprc_i[0][1][10]~q ) # (\pipeline|S_i[0][1]~q )))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][10]~q  & ((!\pipeline|S_i[0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][0][10]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][1][10]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux5~2 .lut_mask = 16'hCCE2;
defparam \go_to_LR_inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneive_lcell_comb \go_to_LR_inst|Mux5~3 (
// Equation(s):
// \go_to_LR_inst|Mux5~3_combout  = (\pipeline|S_i[0][1]~q  & ((\go_to_LR_inst|Mux5~2_combout  & ((\pipeline|gprc_i[0][3][10]~q ))) # (!\go_to_LR_inst|Mux5~2_combout  & (\pipeline|gprc_i[0][2][10]~q )))) # (!\pipeline|S_i[0][1]~q  & 
// (((\go_to_LR_inst|Mux5~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][10]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\go_to_LR_inst|Mux5~2_combout ),
	.datad(\pipeline|gprc_i[0][3][10]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux5~3 .lut_mask = 16'hF838;
defparam \go_to_LR_inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \go_to_LR_inst|Mux5~0 (
// Equation(s):
// \go_to_LR_inst|Mux5~0_combout  = (\pipeline|S_i[0][0]~q  & (((\pipeline|S_i[0][1]~q )))) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][6][10]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][4][10]~q )))))

	.dataa(\pipeline|gprc_i[0][6][10]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][4][10]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux5~0 .lut_mask = 16'hE3E0;
defparam \go_to_LR_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \go_to_LR_inst|Mux5~1 (
// Equation(s):
// \go_to_LR_inst|Mux5~1_combout  = (\go_to_LR_inst|Mux5~0_combout  & ((\pipeline|gprc_i[0][7][10]~q ) # ((!\pipeline|S_i[0][0]~q )))) # (!\go_to_LR_inst|Mux5~0_combout  & (((\pipeline|S_i[0][0]~q  & \pipeline|gprc_i[0][5][10]~q ))))

	.dataa(\go_to_LR_inst|Mux5~0_combout ),
	.datab(\pipeline|gprc_i[0][7][10]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][5][10]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux5~1 .lut_mask = 16'hDA8A;
defparam \go_to_LR_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \go_to_LR_inst|Mux5~4 (
// Equation(s):
// \go_to_LR_inst|Mux5~4_combout  = (\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux5~1_combout ))) # (!\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux5~3_combout ))

	.dataa(\go_to_LR_inst|Mux5~3_combout ),
	.datab(gnd),
	.datac(\go_to_LR_inst|Mux5~1_combout ),
	.datad(\pipeline|S_i[0][2]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux5~4 .lut_mask = 16'hF0AA;
defparam \go_to_LR_inst|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \regnum_inst|src_val[10]~6 (
// Equation(s):
// \regnum_inst|src_val[10]~6_combout  = (\regnum_inst|src_val[15]~2_combout ) # ((!\pipeline|RC_i [0] & \go_to_LR_inst|Mux5~4_combout ))

	.dataa(\regnum_inst|src_val[15]~2_combout ),
	.datab(gnd),
	.datac(\pipeline|RC_i [0]),
	.datad(\go_to_LR_inst|Mux5~4_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[10]~6 .lut_mask = 16'hAFAA;
defparam \regnum_inst|src_val[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \alu_inst|add_op|result[9]~18 (
// Equation(s):
// \alu_inst|add_op|result[9]~18_combout  = (\regnum_inst|Mux38~4_combout  & ((\regnum_inst|src_val[9]~7_combout  & (\alu_inst|add_op|result[8]~17  & VCC)) # (!\regnum_inst|src_val[9]~7_combout  & (!\alu_inst|add_op|result[8]~17 )))) # 
// (!\regnum_inst|Mux38~4_combout  & ((\regnum_inst|src_val[9]~7_combout  & (!\alu_inst|add_op|result[8]~17 )) # (!\regnum_inst|src_val[9]~7_combout  & ((\alu_inst|add_op|result[8]~17 ) # (GND)))))
// \alu_inst|add_op|result[9]~19  = CARRY((\regnum_inst|Mux38~4_combout  & (!\regnum_inst|src_val[9]~7_combout  & !\alu_inst|add_op|result[8]~17 )) # (!\regnum_inst|Mux38~4_combout  & ((!\alu_inst|add_op|result[8]~17 ) # (!\regnum_inst|src_val[9]~7_combout 
// ))))

	.dataa(\regnum_inst|Mux38~4_combout ),
	.datab(\regnum_inst|src_val[9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[8]~17 ),
	.combout(\alu_inst|add_op|result[9]~18_combout ),
	.cout(\alu_inst|add_op|result[9]~19 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[9]~18 .lut_mask = 16'h9617;
defparam \alu_inst|add_op|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \alu_inst|add_op|result[10]~20 (
// Equation(s):
// \alu_inst|add_op|result[10]~20_combout  = ((\regnum_inst|Mux37~4_combout  $ (\regnum_inst|src_val[10]~6_combout  $ (!\alu_inst|add_op|result[9]~19 )))) # (GND)
// \alu_inst|add_op|result[10]~21  = CARRY((\regnum_inst|Mux37~4_combout  & ((\regnum_inst|src_val[10]~6_combout ) # (!\alu_inst|add_op|result[9]~19 ))) # (!\regnum_inst|Mux37~4_combout  & (\regnum_inst|src_val[10]~6_combout  & !\alu_inst|add_op|result[9]~19 
// )))

	.dataa(\regnum_inst|Mux37~4_combout ),
	.datab(\regnum_inst|src_val[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[9]~19 ),
	.combout(\alu_inst|add_op|result[10]~20_combout ),
	.cout(\alu_inst|add_op|result[10]~21 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[10]~20 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \alu_inst|add_op|result[11]~22 (
// Equation(s):
// \alu_inst|add_op|result[11]~22_combout  = (\regnum_inst|src_val[11]~5_combout  & ((\regnum_inst|Mux36~4_combout  & (\alu_inst|add_op|result[10]~21  & VCC)) # (!\regnum_inst|Mux36~4_combout  & (!\alu_inst|add_op|result[10]~21 )))) # 
// (!\regnum_inst|src_val[11]~5_combout  & ((\regnum_inst|Mux36~4_combout  & (!\alu_inst|add_op|result[10]~21 )) # (!\regnum_inst|Mux36~4_combout  & ((\alu_inst|add_op|result[10]~21 ) # (GND)))))
// \alu_inst|add_op|result[11]~23  = CARRY((\regnum_inst|src_val[11]~5_combout  & (!\regnum_inst|Mux36~4_combout  & !\alu_inst|add_op|result[10]~21 )) # (!\regnum_inst|src_val[11]~5_combout  & ((!\alu_inst|add_op|result[10]~21 ) # 
// (!\regnum_inst|Mux36~4_combout ))))

	.dataa(\regnum_inst|src_val[11]~5_combout ),
	.datab(\regnum_inst|Mux36~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[10]~21 ),
	.combout(\alu_inst|add_op|result[11]~22_combout ),
	.cout(\alu_inst|add_op|result[11]~23 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[11]~22 .lut_mask = 16'h9617;
defparam \alu_inst|add_op|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \alu_inst|add_op|result[12]~24 (
// Equation(s):
// \alu_inst|add_op|result[12]~24_combout  = ((\regnum_inst|src_val[12]~4_combout  $ (\regnum_inst|Mux35~4_combout  $ (!\alu_inst|add_op|result[11]~23 )))) # (GND)
// \alu_inst|add_op|result[12]~25  = CARRY((\regnum_inst|src_val[12]~4_combout  & ((\regnum_inst|Mux35~4_combout ) # (!\alu_inst|add_op|result[11]~23 ))) # (!\regnum_inst|src_val[12]~4_combout  & (\regnum_inst|Mux35~4_combout  & 
// !\alu_inst|add_op|result[11]~23 )))

	.dataa(\regnum_inst|src_val[12]~4_combout ),
	.datab(\regnum_inst|Mux35~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[11]~23 ),
	.combout(\alu_inst|add_op|result[12]~24_combout ),
	.cout(\alu_inst|add_op|result[12]~25 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[12]~24 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \alu_inst|addc_op|Add0~20 (
// Equation(s):
// \alu_inst|addc_op|Add0~20_combout  = ((\regnum_inst|Mux38~4_combout  $ (\regnum_inst|src_val[9]~7_combout  $ (!\alu_inst|addc_op|Add0~19 )))) # (GND)
// \alu_inst|addc_op|Add0~21  = CARRY((\regnum_inst|Mux38~4_combout  & ((\regnum_inst|src_val[9]~7_combout ) # (!\alu_inst|addc_op|Add0~19 ))) # (!\regnum_inst|Mux38~4_combout  & (\regnum_inst|src_val[9]~7_combout  & !\alu_inst|addc_op|Add0~19 )))

	.dataa(\regnum_inst|Mux38~4_combout ),
	.datab(\regnum_inst|src_val[9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~19 ),
	.combout(\alu_inst|addc_op|Add0~20_combout ),
	.cout(\alu_inst|addc_op|Add0~21 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~20 .lut_mask = 16'h698E;
defparam \alu_inst|addc_op|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \alu_inst|addc_op|Add0~22 (
// Equation(s):
// \alu_inst|addc_op|Add0~22_combout  = (\regnum_inst|Mux37~4_combout  & ((\regnum_inst|src_val[10]~6_combout  & (\alu_inst|addc_op|Add0~21  & VCC)) # (!\regnum_inst|src_val[10]~6_combout  & (!\alu_inst|addc_op|Add0~21 )))) # (!\regnum_inst|Mux37~4_combout  
// & ((\regnum_inst|src_val[10]~6_combout  & (!\alu_inst|addc_op|Add0~21 )) # (!\regnum_inst|src_val[10]~6_combout  & ((\alu_inst|addc_op|Add0~21 ) # (GND)))))
// \alu_inst|addc_op|Add0~23  = CARRY((\regnum_inst|Mux37~4_combout  & (!\regnum_inst|src_val[10]~6_combout  & !\alu_inst|addc_op|Add0~21 )) # (!\regnum_inst|Mux37~4_combout  & ((!\alu_inst|addc_op|Add0~21 ) # (!\regnum_inst|src_val[10]~6_combout ))))

	.dataa(\regnum_inst|Mux37~4_combout ),
	.datab(\regnum_inst|src_val[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~21 ),
	.combout(\alu_inst|addc_op|Add0~22_combout ),
	.cout(\alu_inst|addc_op|Add0~23 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~22 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \alu_inst|addc_op|Add0~24 (
// Equation(s):
// \alu_inst|addc_op|Add0~24_combout  = ((\regnum_inst|Mux36~4_combout  $ (\regnum_inst|src_val[11]~5_combout  $ (!\alu_inst|addc_op|Add0~23 )))) # (GND)
// \alu_inst|addc_op|Add0~25  = CARRY((\regnum_inst|Mux36~4_combout  & ((\regnum_inst|src_val[11]~5_combout ) # (!\alu_inst|addc_op|Add0~23 ))) # (!\regnum_inst|Mux36~4_combout  & (\regnum_inst|src_val[11]~5_combout  & !\alu_inst|addc_op|Add0~23 )))

	.dataa(\regnum_inst|Mux36~4_combout ),
	.datab(\regnum_inst|src_val[11]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~23 ),
	.combout(\alu_inst|addc_op|Add0~24_combout ),
	.cout(\alu_inst|addc_op|Add0~25 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~24 .lut_mask = 16'h698E;
defparam \alu_inst|addc_op|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \alu_inst|addc_op|Add0~26 (
// Equation(s):
// \alu_inst|addc_op|Add0~26_combout  = (\regnum_inst|Mux35~4_combout  & ((\regnum_inst|src_val[12]~4_combout  & (\alu_inst|addc_op|Add0~25  & VCC)) # (!\regnum_inst|src_val[12]~4_combout  & (!\alu_inst|addc_op|Add0~25 )))) # (!\regnum_inst|Mux35~4_combout  
// & ((\regnum_inst|src_val[12]~4_combout  & (!\alu_inst|addc_op|Add0~25 )) # (!\regnum_inst|src_val[12]~4_combout  & ((\alu_inst|addc_op|Add0~25 ) # (GND)))))
// \alu_inst|addc_op|Add0~27  = CARRY((\regnum_inst|Mux35~4_combout  & (!\regnum_inst|src_val[12]~4_combout  & !\alu_inst|addc_op|Add0~25 )) # (!\regnum_inst|Mux35~4_combout  & ((!\alu_inst|addc_op|Add0~25 ) # (!\regnum_inst|src_val[12]~4_combout ))))

	.dataa(\regnum_inst|Mux35~4_combout ),
	.datab(\regnum_inst|src_val[12]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~25 ),
	.combout(\alu_inst|addc_op|Add0~26_combout ),
	.cout(\alu_inst|addc_op|Add0~27 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~26 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \alu_inst|result[12]~46 (
// Equation(s):
// \alu_inst|result[12]~46_combout  = (\alu_inst|result[12]~45_combout  & ((\regnum_inst|Mux35~4_combout  $ (\regnum_inst|src_val[12]~4_combout )) # (!\alu_inst|result~44_combout ))) # (!\alu_inst|result[12]~45_combout  & (\regnum_inst|Mux35~4_combout  & 
// (\alu_inst|result~44_combout  & \regnum_inst|src_val[12]~4_combout )))

	.dataa(\alu_inst|result[12]~45_combout ),
	.datab(\regnum_inst|Mux35~4_combout ),
	.datac(\alu_inst|result~44_combout ),
	.datad(\regnum_inst|src_val[12]~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~46 .lut_mask = 16'h6A8A;
defparam \alu_inst|result[12]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \alu_inst|dadd_op|Add6~4 (
// Equation(s):
// \alu_inst|dadd_op|Add6~4_combout  = ((\regnum_inst|Mux38~4_combout  $ (\regnum_inst|src_val[9]~7_combout  $ (!\alu_inst|dadd_op|Add6~3 )))) # (GND)
// \alu_inst|dadd_op|Add6~5  = CARRY((\regnum_inst|Mux38~4_combout  & ((\regnum_inst|src_val[9]~7_combout ) # (!\alu_inst|dadd_op|Add6~3 ))) # (!\regnum_inst|Mux38~4_combout  & (\regnum_inst|src_val[9]~7_combout  & !\alu_inst|dadd_op|Add6~3 )))

	.dataa(\regnum_inst|Mux38~4_combout ),
	.datab(\regnum_inst|src_val[9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add6~3 ),
	.combout(\alu_inst|dadd_op|Add6~4_combout ),
	.cout(\alu_inst|dadd_op|Add6~5 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add6~4 .lut_mask = 16'h698E;
defparam \alu_inst|dadd_op|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \alu_inst|dadd_op|Add6~6 (
// Equation(s):
// \alu_inst|dadd_op|Add6~6_combout  = (\regnum_inst|Mux37~4_combout  & ((\regnum_inst|src_val[10]~6_combout  & (\alu_inst|dadd_op|Add6~5  & VCC)) # (!\regnum_inst|src_val[10]~6_combout  & (!\alu_inst|dadd_op|Add6~5 )))) # (!\regnum_inst|Mux37~4_combout  & 
// ((\regnum_inst|src_val[10]~6_combout  & (!\alu_inst|dadd_op|Add6~5 )) # (!\regnum_inst|src_val[10]~6_combout  & ((\alu_inst|dadd_op|Add6~5 ) # (GND)))))
// \alu_inst|dadd_op|Add6~7  = CARRY((\regnum_inst|Mux37~4_combout  & (!\regnum_inst|src_val[10]~6_combout  & !\alu_inst|dadd_op|Add6~5 )) # (!\regnum_inst|Mux37~4_combout  & ((!\alu_inst|dadd_op|Add6~5 ) # (!\regnum_inst|src_val[10]~6_combout ))))

	.dataa(\regnum_inst|Mux37~4_combout ),
	.datab(\regnum_inst|src_val[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add6~5 ),
	.combout(\alu_inst|dadd_op|Add6~6_combout ),
	.cout(\alu_inst|dadd_op|Add6~7 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add6~6 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \alu_inst|dadd_op|Add6~8 (
// Equation(s):
// \alu_inst|dadd_op|Add6~8_combout  = \regnum_inst|Mux36~4_combout  $ (\alu_inst|dadd_op|Add6~7  $ (!\regnum_inst|src_val[11]~5_combout ))

	.dataa(\regnum_inst|Mux36~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regnum_inst|src_val[11]~5_combout ),
	.cin(\alu_inst|dadd_op|Add6~7 ),
	.combout(\alu_inst|dadd_op|Add6~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|Add6~8 .lut_mask = 16'h5AA5;
defparam \alu_inst|dadd_op|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \alu_inst|dadd_op|LessThan2~0 (
// Equation(s):
// \alu_inst|dadd_op|LessThan2~0_combout  = (\alu_inst|dadd_op|Add6~6_combout ) # (\alu_inst|dadd_op|Add6~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_inst|dadd_op|Add6~6_combout ),
	.datad(\alu_inst|dadd_op|Add6~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|dadd_op|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|LessThan2~0 .lut_mask = 16'hFFF0;
defparam \alu_inst|dadd_op|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \alu_inst|dadd_op|Add9~1 (
// Equation(s):
// \alu_inst|dadd_op|Add9~1_cout  = CARRY((\alu_inst|dadd_op|Add6~8_combout  & \alu_inst|dadd_op|LessThan2~0_combout ))

	.dataa(\alu_inst|dadd_op|Add6~8_combout ),
	.datab(\alu_inst|dadd_op|LessThan2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu_inst|dadd_op|Add9~1_cout ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add9~1 .lut_mask = 16'h0088;
defparam \alu_inst|dadd_op|Add9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \alu_inst|dadd_op|Add9~2 (
// Equation(s):
// \alu_inst|dadd_op|Add9~2_combout  = (\regnum_inst|src_val[12]~4_combout  & ((\regnum_inst|Mux35~4_combout  & (\alu_inst|dadd_op|Add9~1_cout  & VCC)) # (!\regnum_inst|Mux35~4_combout  & (!\alu_inst|dadd_op|Add9~1_cout )))) # 
// (!\regnum_inst|src_val[12]~4_combout  & ((\regnum_inst|Mux35~4_combout  & (!\alu_inst|dadd_op|Add9~1_cout )) # (!\regnum_inst|Mux35~4_combout  & ((\alu_inst|dadd_op|Add9~1_cout ) # (GND)))))
// \alu_inst|dadd_op|Add9~3  = CARRY((\regnum_inst|src_val[12]~4_combout  & (!\regnum_inst|Mux35~4_combout  & !\alu_inst|dadd_op|Add9~1_cout )) # (!\regnum_inst|src_val[12]~4_combout  & ((!\alu_inst|dadd_op|Add9~1_cout ) # (!\regnum_inst|Mux35~4_combout ))))

	.dataa(\regnum_inst|src_val[12]~4_combout ),
	.datab(\regnum_inst|Mux35~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add9~1_cout ),
	.combout(\alu_inst|dadd_op|Add9~2_combout ),
	.cout(\alu_inst|dadd_op|Add9~3 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add9~2 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \alu_inst|subc_op|Add0~20 (
// Equation(s):
// \alu_inst|subc_op|Add0~20_combout  = ((\regnum_inst|Mux38~4_combout  $ (\regnum_inst|src_val[9]~7_combout  $ (\alu_inst|subc_op|Add0~19 )))) # (GND)
// \alu_inst|subc_op|Add0~21  = CARRY((\regnum_inst|Mux38~4_combout  & ((!\alu_inst|subc_op|Add0~19 ) # (!\regnum_inst|src_val[9]~7_combout ))) # (!\regnum_inst|Mux38~4_combout  & (!\regnum_inst|src_val[9]~7_combout  & !\alu_inst|subc_op|Add0~19 )))

	.dataa(\regnum_inst|Mux38~4_combout ),
	.datab(\regnum_inst|src_val[9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~19 ),
	.combout(\alu_inst|subc_op|Add0~20_combout ),
	.cout(\alu_inst|subc_op|Add0~21 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~20 .lut_mask = 16'h962B;
defparam \alu_inst|subc_op|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \alu_inst|subc_op|Add0~22 (
// Equation(s):
// \alu_inst|subc_op|Add0~22_combout  = (\regnum_inst|Mux37~4_combout  & ((\regnum_inst|src_val[10]~6_combout  & (!\alu_inst|subc_op|Add0~21 )) # (!\regnum_inst|src_val[10]~6_combout  & (\alu_inst|subc_op|Add0~21  & VCC)))) # (!\regnum_inst|Mux37~4_combout  
// & ((\regnum_inst|src_val[10]~6_combout  & ((\alu_inst|subc_op|Add0~21 ) # (GND))) # (!\regnum_inst|src_val[10]~6_combout  & (!\alu_inst|subc_op|Add0~21 ))))
// \alu_inst|subc_op|Add0~23  = CARRY((\regnum_inst|Mux37~4_combout  & (\regnum_inst|src_val[10]~6_combout  & !\alu_inst|subc_op|Add0~21 )) # (!\regnum_inst|Mux37~4_combout  & ((\regnum_inst|src_val[10]~6_combout ) # (!\alu_inst|subc_op|Add0~21 ))))

	.dataa(\regnum_inst|Mux37~4_combout ),
	.datab(\regnum_inst|src_val[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~21 ),
	.combout(\alu_inst|subc_op|Add0~22_combout ),
	.cout(\alu_inst|subc_op|Add0~23 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~22 .lut_mask = 16'h694D;
defparam \alu_inst|subc_op|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \alu_inst|subc_op|Add0~24 (
// Equation(s):
// \alu_inst|subc_op|Add0~24_combout  = ((\regnum_inst|src_val[11]~5_combout  $ (\regnum_inst|Mux36~4_combout  $ (\alu_inst|subc_op|Add0~23 )))) # (GND)
// \alu_inst|subc_op|Add0~25  = CARRY((\regnum_inst|src_val[11]~5_combout  & (\regnum_inst|Mux36~4_combout  & !\alu_inst|subc_op|Add0~23 )) # (!\regnum_inst|src_val[11]~5_combout  & ((\regnum_inst|Mux36~4_combout ) # (!\alu_inst|subc_op|Add0~23 ))))

	.dataa(\regnum_inst|src_val[11]~5_combout ),
	.datab(\regnum_inst|Mux36~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~23 ),
	.combout(\alu_inst|subc_op|Add0~24_combout ),
	.cout(\alu_inst|subc_op|Add0~25 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~24 .lut_mask = 16'h964D;
defparam \alu_inst|subc_op|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \alu_inst|subc_op|Add0~26 (
// Equation(s):
// \alu_inst|subc_op|Add0~26_combout  = (\regnum_inst|Mux35~4_combout  & ((\regnum_inst|src_val[12]~4_combout  & (!\alu_inst|subc_op|Add0~25 )) # (!\regnum_inst|src_val[12]~4_combout  & (\alu_inst|subc_op|Add0~25  & VCC)))) # (!\regnum_inst|Mux35~4_combout  
// & ((\regnum_inst|src_val[12]~4_combout  & ((\alu_inst|subc_op|Add0~25 ) # (GND))) # (!\regnum_inst|src_val[12]~4_combout  & (!\alu_inst|subc_op|Add0~25 ))))
// \alu_inst|subc_op|Add0~27  = CARRY((\regnum_inst|Mux35~4_combout  & (\regnum_inst|src_val[12]~4_combout  & !\alu_inst|subc_op|Add0~25 )) # (!\regnum_inst|Mux35~4_combout  & ((\regnum_inst|src_val[12]~4_combout ) # (!\alu_inst|subc_op|Add0~25 ))))

	.dataa(\regnum_inst|Mux35~4_combout ),
	.datab(\regnum_inst|src_val[12]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~25 ),
	.combout(\alu_inst|subc_op|Add0~26_combout ),
	.cout(\alu_inst|subc_op|Add0~27 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~26 .lut_mask = 16'h694D;
defparam \alu_inst|subc_op|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \alu_inst|result[12]~47 (
// Equation(s):
// \alu_inst|result[12]~47_combout  = (\alu_inst|result~44_combout  & (\alu_inst|result[12]~46_combout )) # (!\alu_inst|result~44_combout  & ((\alu_inst|result[12]~46_combout  & ((\alu_inst|subc_op|Add0~26_combout ))) # (!\alu_inst|result[12]~46_combout  & 
// (\alu_inst|dadd_op|Add9~2_combout ))))

	.dataa(\alu_inst|result~44_combout ),
	.datab(\alu_inst|result[12]~46_combout ),
	.datac(\alu_inst|dadd_op|Add9~2_combout ),
	.datad(\alu_inst|subc_op|Add0~26_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~47 .lut_mask = 16'hDC98;
defparam \alu_inst|result[12]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \alu_inst|result[12]~48 (
// Equation(s):
// \alu_inst|result[12]~48_combout  = (\alu_inst|result[11]~41_combout  & (((\alu_inst|result[11]~42_combout )))) # (!\alu_inst|result[11]~41_combout  & ((\alu_inst|result[11]~42_combout  & (\alu_inst|addc_op|Add0~26_combout )) # 
// (!\alu_inst|result[11]~42_combout  & ((\alu_inst|result[12]~47_combout )))))

	.dataa(\alu_inst|result[11]~41_combout ),
	.datab(\alu_inst|addc_op|Add0~26_combout ),
	.datac(\alu_inst|result[11]~42_combout ),
	.datad(\alu_inst|result[12]~47_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~48 .lut_mask = 16'hE5E0;
defparam \alu_inst|result[12]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \alu_inst|sub_op|result[9]~18 (
// Equation(s):
// \alu_inst|sub_op|result[9]~18_combout  = (\regnum_inst|Mux38~4_combout  & ((\regnum_inst|src_val[9]~7_combout  & (!\alu_inst|sub_op|result[8]~17 )) # (!\regnum_inst|src_val[9]~7_combout  & (\alu_inst|sub_op|result[8]~17  & VCC)))) # 
// (!\regnum_inst|Mux38~4_combout  & ((\regnum_inst|src_val[9]~7_combout  & ((\alu_inst|sub_op|result[8]~17 ) # (GND))) # (!\regnum_inst|src_val[9]~7_combout  & (!\alu_inst|sub_op|result[8]~17 ))))
// \alu_inst|sub_op|result[9]~19  = CARRY((\regnum_inst|Mux38~4_combout  & (\regnum_inst|src_val[9]~7_combout  & !\alu_inst|sub_op|result[8]~17 )) # (!\regnum_inst|Mux38~4_combout  & ((\regnum_inst|src_val[9]~7_combout ) # (!\alu_inst|sub_op|result[8]~17 
// ))))

	.dataa(\regnum_inst|Mux38~4_combout ),
	.datab(\regnum_inst|src_val[9]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[8]~17 ),
	.combout(\alu_inst|sub_op|result[9]~18_combout ),
	.cout(\alu_inst|sub_op|result[9]~19 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[9]~18 .lut_mask = 16'h694D;
defparam \alu_inst|sub_op|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \alu_inst|sub_op|result[10]~20 (
// Equation(s):
// \alu_inst|sub_op|result[10]~20_combout  = ((\regnum_inst|Mux37~4_combout  $ (\regnum_inst|src_val[10]~6_combout  $ (\alu_inst|sub_op|result[9]~19 )))) # (GND)
// \alu_inst|sub_op|result[10]~21  = CARRY((\regnum_inst|Mux37~4_combout  & ((!\alu_inst|sub_op|result[9]~19 ) # (!\regnum_inst|src_val[10]~6_combout ))) # (!\regnum_inst|Mux37~4_combout  & (!\regnum_inst|src_val[10]~6_combout  & 
// !\alu_inst|sub_op|result[9]~19 )))

	.dataa(\regnum_inst|Mux37~4_combout ),
	.datab(\regnum_inst|src_val[10]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[9]~19 ),
	.combout(\alu_inst|sub_op|result[10]~20_combout ),
	.cout(\alu_inst|sub_op|result[10]~21 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[10]~20 .lut_mask = 16'h962B;
defparam \alu_inst|sub_op|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \alu_inst|sub_op|result[11]~22 (
// Equation(s):
// \alu_inst|sub_op|result[11]~22_combout  = (\regnum_inst|src_val[11]~5_combout  & ((\regnum_inst|Mux36~4_combout  & (!\alu_inst|sub_op|result[10]~21 )) # (!\regnum_inst|Mux36~4_combout  & ((\alu_inst|sub_op|result[10]~21 ) # (GND))))) # 
// (!\regnum_inst|src_val[11]~5_combout  & ((\regnum_inst|Mux36~4_combout  & (\alu_inst|sub_op|result[10]~21  & VCC)) # (!\regnum_inst|Mux36~4_combout  & (!\alu_inst|sub_op|result[10]~21 ))))
// \alu_inst|sub_op|result[11]~23  = CARRY((\regnum_inst|src_val[11]~5_combout  & ((!\alu_inst|sub_op|result[10]~21 ) # (!\regnum_inst|Mux36~4_combout ))) # (!\regnum_inst|src_val[11]~5_combout  & (!\regnum_inst|Mux36~4_combout  & 
// !\alu_inst|sub_op|result[10]~21 )))

	.dataa(\regnum_inst|src_val[11]~5_combout ),
	.datab(\regnum_inst|Mux36~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[10]~21 ),
	.combout(\alu_inst|sub_op|result[11]~22_combout ),
	.cout(\alu_inst|sub_op|result[11]~23 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[11]~22 .lut_mask = 16'h692B;
defparam \alu_inst|sub_op|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \alu_inst|sub_op|result[12]~24 (
// Equation(s):
// \alu_inst|sub_op|result[12]~24_combout  = ((\regnum_inst|src_val[12]~4_combout  $ (\regnum_inst|Mux35~4_combout  $ (\alu_inst|sub_op|result[11]~23 )))) # (GND)
// \alu_inst|sub_op|result[12]~25  = CARRY((\regnum_inst|src_val[12]~4_combout  & (\regnum_inst|Mux35~4_combout  & !\alu_inst|sub_op|result[11]~23 )) # (!\regnum_inst|src_val[12]~4_combout  & ((\regnum_inst|Mux35~4_combout ) # 
// (!\alu_inst|sub_op|result[11]~23 ))))

	.dataa(\regnum_inst|src_val[12]~4_combout ),
	.datab(\regnum_inst|Mux35~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[11]~23 ),
	.combout(\alu_inst|sub_op|result[12]~24_combout ),
	.cout(\alu_inst|sub_op|result[12]~25 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[12]~24 .lut_mask = 16'h964D;
defparam \alu_inst|sub_op|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \alu_inst|result[12]~49 (
// Equation(s):
// \alu_inst|result[12]~49_combout  = (\alu_inst|result[11]~41_combout  & ((\alu_inst|result[12]~48_combout  & (\alu_inst|add_op|result[12]~24_combout )) # (!\alu_inst|result[12]~48_combout  & ((\alu_inst|sub_op|result[12]~24_combout ))))) # 
// (!\alu_inst|result[11]~41_combout  & (((\alu_inst|result[12]~48_combout ))))

	.dataa(\alu_inst|result[11]~41_combout ),
	.datab(\alu_inst|add_op|result[12]~24_combout ),
	.datac(\alu_inst|result[12]~48_combout ),
	.datad(\alu_inst|sub_op|result[12]~24_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~49 .lut_mask = 16'hDAD0;
defparam \alu_inst|result[12]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N20
cycloneive_lcell_comb \pipeline|gprc_i~20 (
// Equation(s):
// \pipeline|gprc_i~20_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|Mux19~4_combout ) # (\pipeline|gprc_i[0][1][3]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [13] & ((!\pipeline|gprc_i[0][1][3]~0_combout ))))

	.dataa(\pipeline|mem_access_result_i [13]),
	.datab(\pipeline|Mux19~4_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|gprc_i[0][1][3]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~20_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~20 .lut_mask = 16'hF0CA;
defparam \pipeline|gprc_i~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \decode|B[5]~0 (
// Equation(s):
// \decode|B[5]~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.cin(gnd),
	.combout(\decode|B[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|B[5]~0 .lut_mask = 16'h0400;
defparam \decode|B[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N23
dffeas \pipeline|B_i[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|B[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|B_i[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|B_i[0][5] .is_wysiwyg = "true";
defparam \pipeline|B_i[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \pipeline|exec_result_i[0][13]~0 (
// Equation(s):
// \pipeline|exec_result_i[0][13]~0_combout  = (\pipeline|exec_result_i[0][9]~8_combout  & (\pipeline|B_i[0][5]~q )) # (!\pipeline|exec_result_i[0][9]~8_combout  & ((\pipeline|enable_i[0][37]~q )))

	.dataa(\pipeline|B_i[0][5]~q ),
	.datab(\pipeline|enable_i[0][37]~q ),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][9]~8_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[0][13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[0][13]~0 .lut_mask = 16'hAACC;
defparam \pipeline|exec_result_i[0][13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
cycloneive_lcell_comb \go_to_LR_inst|Mux2~0 (
// Equation(s):
// \go_to_LR_inst|Mux2~0_combout  = (\pipeline|S_i[0][0]~q  & (((\pipeline|S_i[0][1]~q ) # (\pipeline|gprc_i[0][1][13]~q )))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][13]~q  & (!\pipeline|S_i[0][1]~q )))

	.dataa(\pipeline|gprc_i[0][0][13]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][1][13]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux2~0 .lut_mask = 16'hCEC2;
defparam \go_to_LR_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N0
cycloneive_lcell_comb \pipeline|gprc_i~16 (
// Equation(s):
// \pipeline|gprc_i~16_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][2][13]~0_combout ) # (\pipeline|Mux19~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [13] & (!\pipeline|gprc_i[0][2][13]~0_combout )))

	.dataa(\pipeline|mem_access_result_i [13]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datad(\pipeline|Mux19~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~16_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~16 .lut_mask = 16'hCEC2;
defparam \pipeline|gprc_i~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
cycloneive_lcell_comb \pipeline|Mux4~2 (
// Equation(s):
// \pipeline|Mux4~2_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][1][13]~q ) # ((\pipeline|D_i[2][1]~q )))) # (!\pipeline|D_i[2][0]~q  & (((!\pipeline|D_i[2][1]~q  & \pipeline|gprc_i[0][0][13]~q ))))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][1][13]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][0][13]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux4~2 .lut_mask = 16'hADA8;
defparam \pipeline|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
cycloneive_lcell_comb \pipeline|Mux4~3 (
// Equation(s):
// \pipeline|Mux4~3_combout  = (\pipeline|Mux4~2_combout  & ((\pipeline|gprc_i[0][3][13]~q ) # ((!\pipeline|D_i[2][1]~q )))) # (!\pipeline|Mux4~2_combout  & (((\pipeline|D_i[2][1]~q  & \pipeline|gprc_i[0][2][13]~q ))))

	.dataa(\pipeline|Mux4~2_combout ),
	.datab(\pipeline|gprc_i[0][3][13]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][2][13]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux4~3 .lut_mask = 16'hDA8A;
defparam \pipeline|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N8
cycloneive_lcell_comb \pipeline|gprc_i~8 (
// Equation(s):
// \pipeline|gprc_i~8_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux19~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [13]))))

	.dataa(\pipeline|mem_access_result_i [13]),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux19~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~8_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~8 .lut_mask = 16'hF2C2;
defparam \pipeline|gprc_i~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N26
cycloneive_lcell_comb \pipeline|gprc_i~9 (
// Equation(s):
// \pipeline|gprc_i~9_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|gprc_i~8_combout  & ((\pipeline|Mux4~4_combout ))) # (!\pipeline|gprc_i~8_combout  & (\pipeline|exec_result_i[1][13]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & 
// (((\pipeline|gprc_i~8_combout ))))

	.dataa(\pipeline|exec_result_i[1][13]~q ),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|gprc_i~8_combout ),
	.datad(\pipeline|Mux4~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~9_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~9 .lut_mask = 16'hF838;
defparam \pipeline|gprc_i~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N18
cycloneive_lcell_comb \pipeline|gprc_i~11 (
// Equation(s):
// \pipeline|gprc_i~11_combout  = (\pipeline|gprc_i~10_combout  & (\pipeline|Add2~24_combout )) # (!\pipeline|gprc_i~10_combout  & ((\pipeline|gprc_i~9_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~24_combout ),
	.datac(\pipeline|gprc_i~9_combout ),
	.datad(\pipeline|gprc_i~10_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~11_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~11 .lut_mask = 16'hCCF0;
defparam \pipeline|gprc_i~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N19
dffeas \pipeline|gprc_i[0][4][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N12
cycloneive_lcell_comb \pipeline|gprc_i~4 (
// Equation(s):
// \pipeline|gprc_i~4_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|Mux19~4_combout ) # (\pipeline|gprc_i[0][6][9]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [13] & ((!\pipeline|gprc_i[0][6][9]~0_combout ))))

	.dataa(\pipeline|mem_access_result_i [13]),
	.datab(\pipeline|Mux19~4_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|gprc_i[0][6][9]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~4 .lut_mask = 16'hF0CA;
defparam \pipeline|gprc_i~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N14
cycloneive_lcell_comb \pipeline|gprc_i~5 (
// Equation(s):
// \pipeline|gprc_i~5_combout  = (\pipeline|gprc_i~4_combout  & ((\pipeline|Mux4~4_combout ) # ((!\pipeline|gprc_i[0][6][9]~0_combout )))) # (!\pipeline|gprc_i~4_combout  & (((\pipeline|exec_result_i[1][13]~q  & \pipeline|gprc_i[0][6][9]~0_combout ))))

	.dataa(\pipeline|Mux4~4_combout ),
	.datab(\pipeline|gprc_i~4_combout ),
	.datac(\pipeline|exec_result_i[1][13]~q ),
	.datad(\pipeline|gprc_i[0][6][9]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~5 .lut_mask = 16'hB8CC;
defparam \pipeline|gprc_i~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N2
cycloneive_lcell_comb \pipeline|gprc_i~7 (
// Equation(s):
// \pipeline|gprc_i~7_combout  = (\pipeline|gprc_i~6_combout  & (\pipeline|Add2~24_combout )) # (!\pipeline|gprc_i~6_combout  & ((\pipeline|gprc_i~5_combout )))

	.dataa(\pipeline|gprc_i~6_combout ),
	.datab(gnd),
	.datac(\pipeline|Add2~24_combout ),
	.datad(\pipeline|gprc_i~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~7 .lut_mask = 16'hF5A0;
defparam \pipeline|gprc_i~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N3
dffeas \pipeline|gprc_i[0][6][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N12
cycloneive_lcell_comb \pipeline|Mux4~0 (
// Equation(s):
// \pipeline|Mux4~0_combout  = (\pipeline|D_i[2][0]~q  & (((\pipeline|D_i[2][1]~q )))) # (!\pipeline|D_i[2][0]~q  & ((\pipeline|D_i[2][1]~q  & ((\pipeline|gprc_i[0][6][13]~q ))) # (!\pipeline|D_i[2][1]~q  & (\pipeline|gprc_i[0][4][13]~q ))))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][4][13]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][6][13]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux4~0 .lut_mask = 16'hF4A4;
defparam \pipeline|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N4
cycloneive_lcell_comb \pipeline|gprc_i~12 (
// Equation(s):
// \pipeline|gprc_i~12_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][7][6]~0_combout ) # (\pipeline|Mux19~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [13] & (!\pipeline|gprc_i[0][7][6]~0_combout )))

	.dataa(\pipeline|mem_access_result_i [13]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datad(\pipeline|Mux19~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~12_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~12 .lut_mask = 16'hCEC2;
defparam \pipeline|gprc_i~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N6
cycloneive_lcell_comb \pipeline|gprc_i~13 (
// Equation(s):
// \pipeline|gprc_i~13_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|gprc_i~12_combout  & ((\pipeline|Mux4~4_combout ))) # (!\pipeline|gprc_i~12_combout  & (\pipeline|exec_result_i[1][13]~q )))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & 
// (\pipeline|gprc_i~12_combout ))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|gprc_i~12_combout ),
	.datac(\pipeline|exec_result_i[1][13]~q ),
	.datad(\pipeline|Mux4~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~13_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~13 .lut_mask = 16'hEC64;
defparam \pipeline|gprc_i~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N4
cycloneive_lcell_comb \pipeline|gprc_i~15 (
// Equation(s):
// \pipeline|gprc_i~15_combout  = (\pipeline|gprc_i~14_combout  & (\pipeline|Add2~24_combout )) # (!\pipeline|gprc_i~14_combout  & ((\pipeline|gprc_i~13_combout )))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~14_combout ),
	.datac(\pipeline|Add2~24_combout ),
	.datad(\pipeline|gprc_i~13_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~15_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~15 .lut_mask = 16'hF3C0;
defparam \pipeline|gprc_i~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N5
dffeas \pipeline|gprc_i[0][7][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N24
cycloneive_lcell_comb \pipeline|gprc_i~0 (
// Equation(s):
// \pipeline|gprc_i~0_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][5][11]~0_combout ) # (\pipeline|Mux19~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [13] & (!\pipeline|gprc_i[0][5][11]~0_combout )))

	.dataa(\pipeline|mem_access_result_i [13]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datad(\pipeline|Mux19~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~0 .lut_mask = 16'hCEC2;
defparam \pipeline|gprc_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N18
cycloneive_lcell_comb \pipeline|gprc_i~1 (
// Equation(s):
// \pipeline|gprc_i~1_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|gprc_i~0_combout  & (\pipeline|Mux4~4_combout )) # (!\pipeline|gprc_i~0_combout  & ((\pipeline|exec_result_i[1][13]~q ))))) # (!\pipeline|gprc_i[0][5][11]~0_combout  & 
// (((\pipeline|gprc_i~0_combout ))))

	.dataa(\pipeline|Mux4~4_combout ),
	.datab(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datac(\pipeline|exec_result_i[1][13]~q ),
	.datad(\pipeline|gprc_i~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~1 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N24
cycloneive_lcell_comb \pipeline|gprc_i~3 (
// Equation(s):
// \pipeline|gprc_i~3_combout  = (\pipeline|gprc_i~2_combout  & (\pipeline|Add2~24_combout )) # (!\pipeline|gprc_i~2_combout  & ((\pipeline|gprc_i~1_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~24_combout ),
	.datac(\pipeline|gprc_i~2_combout ),
	.datad(\pipeline|gprc_i~1_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~3 .lut_mask = 16'hCFC0;
defparam \pipeline|gprc_i~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N25
dffeas \pipeline|gprc_i[0][5][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N18
cycloneive_lcell_comb \pipeline|Mux4~1 (
// Equation(s):
// \pipeline|Mux4~1_combout  = (\pipeline|Mux4~0_combout  & (((\pipeline|gprc_i[0][7][13]~q )) # (!\pipeline|D_i[2][0]~q ))) # (!\pipeline|Mux4~0_combout  & (\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][5][13]~q ))))

	.dataa(\pipeline|Mux4~0_combout ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][7][13]~q ),
	.datad(\pipeline|gprc_i[0][5][13]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux4~1 .lut_mask = 16'hE6A2;
defparam \pipeline|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
cycloneive_lcell_comb \pipeline|Mux4~4 (
// Equation(s):
// \pipeline|Mux4~4_combout  = (\pipeline|D_i[2][2]~q  & ((\pipeline|Mux4~1_combout ))) # (!\pipeline|D_i[2][2]~q  & (\pipeline|Mux4~3_combout ))

	.dataa(\pipeline|D_i[2][2]~q ),
	.datab(\pipeline|Mux4~3_combout ),
	.datac(\pipeline|Mux4~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux4~4 .lut_mask = 16'hE4E4;
defparam \pipeline|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N2
cycloneive_lcell_comb \pipeline|gprc_i~17 (
// Equation(s):
// \pipeline|gprc_i~17_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|gprc_i~16_combout  & ((\pipeline|Mux4~4_combout ))) # (!\pipeline|gprc_i~16_combout  & (\pipeline|exec_result_i[1][13]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & 
// (\pipeline|gprc_i~16_combout ))

	.dataa(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datab(\pipeline|gprc_i~16_combout ),
	.datac(\pipeline|exec_result_i[1][13]~q ),
	.datad(\pipeline|Mux4~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~17_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~17 .lut_mask = 16'hEC64;
defparam \pipeline|gprc_i~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
cycloneive_lcell_comb \pipeline|gprc_i~19 (
// Equation(s):
// \pipeline|gprc_i~19_combout  = (\pipeline|gprc_i~18_combout  & ((\pipeline|Add2~24_combout ))) # (!\pipeline|gprc_i~18_combout  & (\pipeline|gprc_i~17_combout ))

	.dataa(\pipeline|gprc_i~18_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~17_combout ),
	.datad(\pipeline|Add2~24_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~19_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~19 .lut_mask = 16'hFA50;
defparam \pipeline|gprc_i~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N25
dffeas \pipeline|gprc_i[0][2][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N16
cycloneive_lcell_comb \go_to_LR_inst|Mux2~1 (
// Equation(s):
// \go_to_LR_inst|Mux2~1_combout  = (\go_to_LR_inst|Mux2~0_combout  & ((\pipeline|gprc_i[0][3][13]~q ) # ((!\pipeline|S_i[0][1]~q )))) # (!\go_to_LR_inst|Mux2~0_combout  & (((\pipeline|S_i[0][1]~q  & \pipeline|gprc_i[0][2][13]~q ))))

	.dataa(\go_to_LR_inst|Mux2~0_combout ),
	.datab(\pipeline|gprc_i[0][3][13]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][2][13]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux2~1 .lut_mask = 16'hDA8A;
defparam \go_to_LR_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N6
cycloneive_lcell_comb \go_to_LR_inst|Mux2~2 (
// Equation(s):
// \go_to_LR_inst|Mux2~2_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|S_i[0][0]~q ) # (\pipeline|gprc_i[0][6][13]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][13]~q  & (!\pipeline|S_i[0][0]~q )))

	.dataa(\pipeline|gprc_i[0][4][13]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][6][13]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux2~2 .lut_mask = 16'hCEC2;
defparam \go_to_LR_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N16
cycloneive_lcell_comb \go_to_LR_inst|Mux2~3 (
// Equation(s):
// \go_to_LR_inst|Mux2~3_combout  = (\go_to_LR_inst|Mux2~2_combout  & ((\pipeline|gprc_i[0][7][13]~q ) # ((!\pipeline|S_i[0][0]~q )))) # (!\go_to_LR_inst|Mux2~2_combout  & (((\pipeline|S_i[0][0]~q  & \pipeline|gprc_i[0][5][13]~q ))))

	.dataa(\go_to_LR_inst|Mux2~2_combout ),
	.datab(\pipeline|gprc_i[0][7][13]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][5][13]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux2~3 .lut_mask = 16'hDA8A;
defparam \go_to_LR_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneive_lcell_comb \regnum_inst|src_val[13]~25 (
// Equation(s):
// \regnum_inst|src_val[13]~25_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux2~3_combout ))) # (!\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux2~1_combout ))))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\go_to_LR_inst|Mux2~1_combout ),
	.datad(\go_to_LR_inst|Mux2~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[13]~25_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[13]~25 .lut_mask = 16'h5410;
defparam \regnum_inst|src_val[13]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \regnum_inst|src_val[13]~29 (
// Equation(s):
// \regnum_inst|src_val[13]~29_combout  = (\regnum_inst|src_val[15]~2_combout ) # (\regnum_inst|src_val[13]~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regnum_inst|src_val[15]~2_combout ),
	.datad(\regnum_inst|src_val[13]~25_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[13]~29 .lut_mask = 16'hFFF0;
defparam \regnum_inst|src_val[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \alu_inst|dadd_op|Add9~4 (
// Equation(s):
// \alu_inst|dadd_op|Add9~4_combout  = ((\regnum_inst|Mux34~4_combout  $ (\regnum_inst|src_val[13]~29_combout  $ (!\alu_inst|dadd_op|Add9~3 )))) # (GND)
// \alu_inst|dadd_op|Add9~5  = CARRY((\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~29_combout ) # (!\alu_inst|dadd_op|Add9~3 ))) # (!\regnum_inst|Mux34~4_combout  & (\regnum_inst|src_val[13]~29_combout  & !\alu_inst|dadd_op|Add9~3 )))

	.dataa(\regnum_inst|Mux34~4_combout ),
	.datab(\regnum_inst|src_val[13]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add9~3 ),
	.combout(\alu_inst|dadd_op|Add9~4_combout ),
	.cout(\alu_inst|dadd_op|Add9~5 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add9~4 .lut_mask = 16'h698E;
defparam \alu_inst|dadd_op|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N28
cycloneive_lcell_comb \regnum_inst|Mux33~0 (
// Equation(s):
// \regnum_inst|Mux33~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][14]~q ) # ((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & (((!\pipeline|D_i[0][0]~q  & \pipeline|gprc_i[0][4][14]~q ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][6][14]~q ),
	.datac(\pipeline|D_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][4][14]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux33~0 .lut_mask = 16'hADA8;
defparam \regnum_inst|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N30
cycloneive_lcell_comb \regnum_inst|Mux33~1 (
// Equation(s):
// \regnum_inst|Mux33~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux33~0_combout  & ((\pipeline|gprc_i[0][7][14]~q ))) # (!\regnum_inst|Mux33~0_combout  & (\pipeline|gprc_i[0][5][14]~q )))) # (!\pipeline|D_i[0][0]~q  & 
// (((\regnum_inst|Mux33~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][14]~q ),
	.datab(\pipeline|gprc_i[0][7][14]~q ),
	.datac(\pipeline|D_i[0][0]~q ),
	.datad(\regnum_inst|Mux33~0_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux33~1 .lut_mask = 16'hCFA0;
defparam \regnum_inst|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N24
cycloneive_lcell_comb \regnum_inst|Mux33~2 (
// Equation(s):
// \regnum_inst|Mux33~2_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][1][14]~q ))) # (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][0][14]~q ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][0][14]~q ),
	.datac(\pipeline|D_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][1][14]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux33~2 .lut_mask = 16'hF4A4;
defparam \regnum_inst|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N2
cycloneive_lcell_comb \regnum_inst|Mux33~3 (
// Equation(s):
// \regnum_inst|Mux33~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux33~2_combout  & (\pipeline|gprc_i[0][3][14]~q )) # (!\regnum_inst|Mux33~2_combout  & ((\pipeline|gprc_i[0][2][14]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (\regnum_inst|Mux33~2_combout ))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\regnum_inst|Mux33~2_combout ),
	.datac(\pipeline|gprc_i[0][3][14]~q ),
	.datad(\pipeline|gprc_i[0][2][14]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux33~3 .lut_mask = 16'hE6C4;
defparam \regnum_inst|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N4
cycloneive_lcell_comb \regnum_inst|Mux33~4 (
// Equation(s):
// \regnum_inst|Mux33~4_combout  = (\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux33~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux33~3_combout )))

	.dataa(\regnum_inst|Mux33~1_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[0][2]~q ),
	.datad(\regnum_inst|Mux33~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux33~4 .lut_mask = 16'hAFA0;
defparam \regnum_inst|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \alu_inst|dadd_op|Add9~6 (
// Equation(s):
// \alu_inst|dadd_op|Add9~6_combout  = (\regnum_inst|src_val[14]~28_combout  & ((\regnum_inst|Mux33~4_combout  & (\alu_inst|dadd_op|Add9~5  & VCC)) # (!\regnum_inst|Mux33~4_combout  & (!\alu_inst|dadd_op|Add9~5 )))) # (!\regnum_inst|src_val[14]~28_combout  & 
// ((\regnum_inst|Mux33~4_combout  & (!\alu_inst|dadd_op|Add9~5 )) # (!\regnum_inst|Mux33~4_combout  & ((\alu_inst|dadd_op|Add9~5 ) # (GND)))))
// \alu_inst|dadd_op|Add9~7  = CARRY((\regnum_inst|src_val[14]~28_combout  & (!\regnum_inst|Mux33~4_combout  & !\alu_inst|dadd_op|Add9~5 )) # (!\regnum_inst|src_val[14]~28_combout  & ((!\alu_inst|dadd_op|Add9~5 ) # (!\regnum_inst|Mux33~4_combout ))))

	.dataa(\regnum_inst|src_val[14]~28_combout ),
	.datab(\regnum_inst|Mux33~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|dadd_op|Add9~5 ),
	.combout(\alu_inst|dadd_op|Add9~6_combout ),
	.cout(\alu_inst|dadd_op|Add9~7 ));
// synopsys translate_off
defparam \alu_inst|dadd_op|Add9~6 .lut_mask = 16'h9617;
defparam \alu_inst|dadd_op|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \alu_inst|result[13]~70 (
// Equation(s):
// \alu_inst|result[13]~70_combout  = (\pipeline|enable_i[0][13]~q  & (!\pipeline|enable_i[0][12]~q  & ((\alu_inst|dadd_op|Add9~4_combout ) # (\alu_inst|dadd_op|Add9~6_combout ))))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\pipeline|enable_i[0][12]~q ),
	.datac(\alu_inst|dadd_op|Add9~4_combout ),
	.datad(\alu_inst|dadd_op|Add9~6_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~70 .lut_mask = 16'h2220;
defparam \alu_inst|result[13]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \alu_inst|dadd_op|Add9~8 (
// Equation(s):
// \alu_inst|dadd_op|Add9~8_combout  = \regnum_inst|src_val[15]~30_combout  $ (\regnum_inst|Mux32~4_combout  $ (!\alu_inst|dadd_op|Add9~7 ))

	.dataa(\regnum_inst|src_val[15]~30_combout ),
	.datab(\regnum_inst|Mux32~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu_inst|dadd_op|Add9~7 ),
	.combout(\alu_inst|dadd_op|Add9~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|Add9~8 .lut_mask = 16'h6969;
defparam \alu_inst|dadd_op|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \alu_inst|result[13]~71 (
// Equation(s):
// \alu_inst|result[13]~71_combout  = (\pipeline|enable_i[0][12]~q ) # ((\alu_inst|result[13]~70_combout  & \alu_inst|dadd_op|Add9~8_combout ))

	.dataa(gnd),
	.datab(\alu_inst|result[13]~70_combout ),
	.datac(\pipeline|enable_i[0][12]~q ),
	.datad(\alu_inst|dadd_op|Add9~8_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~71 .lut_mask = 16'hFCF0;
defparam \alu_inst|result[13]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \alu_inst|addc_op|Add0~28 (
// Equation(s):
// \alu_inst|addc_op|Add0~28_combout  = ((\regnum_inst|Mux34~4_combout  $ (\regnum_inst|src_val[13]~29_combout  $ (!\alu_inst|addc_op|Add0~27 )))) # (GND)
// \alu_inst|addc_op|Add0~29  = CARRY((\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~29_combout ) # (!\alu_inst|addc_op|Add0~27 ))) # (!\regnum_inst|Mux34~4_combout  & (\regnum_inst|src_val[13]~29_combout  & !\alu_inst|addc_op|Add0~27 )))

	.dataa(\regnum_inst|Mux34~4_combout ),
	.datab(\regnum_inst|src_val[13]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~27 ),
	.combout(\alu_inst|addc_op|Add0~28_combout ),
	.cout(\alu_inst|addc_op|Add0~29 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~28 .lut_mask = 16'h698E;
defparam \alu_inst|addc_op|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \alu_inst|sub_op|result[13]~26 (
// Equation(s):
// \alu_inst|sub_op|result[13]~26_combout  = (\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~29_combout  & (!\alu_inst|sub_op|result[12]~25 )) # (!\regnum_inst|src_val[13]~29_combout  & (\alu_inst|sub_op|result[12]~25  & VCC)))) # 
// (!\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~29_combout  & ((\alu_inst|sub_op|result[12]~25 ) # (GND))) # (!\regnum_inst|src_val[13]~29_combout  & (!\alu_inst|sub_op|result[12]~25 ))))
// \alu_inst|sub_op|result[13]~27  = CARRY((\regnum_inst|Mux34~4_combout  & (\regnum_inst|src_val[13]~29_combout  & !\alu_inst|sub_op|result[12]~25 )) # (!\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~29_combout ) # 
// (!\alu_inst|sub_op|result[12]~25 ))))

	.dataa(\regnum_inst|Mux34~4_combout ),
	.datab(\regnum_inst|src_val[13]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[12]~25 ),
	.combout(\alu_inst|sub_op|result[13]~26_combout ),
	.cout(\alu_inst|sub_op|result[13]~27 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[13]~26 .lut_mask = 16'h694D;
defparam \alu_inst|sub_op|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N16
cycloneive_lcell_comb \alu_inst|result[13]~76 (
// Equation(s):
// \alu_inst|result[13]~76_combout  = (\alu_inst|result[11]~41_combout  & (((\alu_inst|sub_op|result[13]~26_combout ) # (\alu_inst|result[11]~42_combout )))) # (!\alu_inst|result[11]~41_combout  & (\alu_inst|addc_op|Add0~28_combout  & 
// ((\alu_inst|result[11]~42_combout ))))

	.dataa(\alu_inst|result[11]~41_combout ),
	.datab(\alu_inst|addc_op|Add0~28_combout ),
	.datac(\alu_inst|sub_op|result[13]~26_combout ),
	.datad(\alu_inst|result[11]~42_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~76 .lut_mask = 16'hEEA0;
defparam \alu_inst|result[13]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \alu_inst|subc_op|Add0~28 (
// Equation(s):
// \alu_inst|subc_op|Add0~28_combout  = ((\regnum_inst|src_val[13]~29_combout  $ (\regnum_inst|Mux34~4_combout  $ (\alu_inst|subc_op|Add0~27 )))) # (GND)
// \alu_inst|subc_op|Add0~29  = CARRY((\regnum_inst|src_val[13]~29_combout  & (\regnum_inst|Mux34~4_combout  & !\alu_inst|subc_op|Add0~27 )) # (!\regnum_inst|src_val[13]~29_combout  & ((\regnum_inst|Mux34~4_combout ) # (!\alu_inst|subc_op|Add0~27 ))))

	.dataa(\regnum_inst|src_val[13]~29_combout ),
	.datab(\regnum_inst|Mux34~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~27 ),
	.combout(\alu_inst|subc_op|Add0~28_combout ),
	.cout(\alu_inst|subc_op|Add0~29 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~28 .lut_mask = 16'h964D;
defparam \alu_inst|subc_op|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \alu_inst|result[11]~69 (
// Equation(s):
// \alu_inst|result[11]~69_combout  = (!\pipeline|enable_i[0][12]~q  & \pipeline|enable_i[0][13]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipeline|enable_i[0][12]~q ),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~69 .lut_mask = 16'h0F00;
defparam \alu_inst|result[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \alu_inst|result[13]~84 (
// Equation(s):
// \alu_inst|result[13]~84_combout  = (\alu_inst|result[13]~71_combout  & ((\alu_inst|result[11]~69_combout  & ((\alu_inst|dadd_op|Add9~4_combout ))) # (!\alu_inst|result[11]~69_combout  & (!\alu_inst|subc_op|Add0~28_combout ))))

	.dataa(\alu_inst|subc_op|Add0~28_combout ),
	.datab(\alu_inst|result[13]~71_combout ),
	.datac(\alu_inst|dadd_op|Add9~4_combout ),
	.datad(\alu_inst|result[11]~69_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~84 .lut_mask = 16'hC044;
defparam \alu_inst|result[13]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \alu_inst|add_op|result[13]~26 (
// Equation(s):
// \alu_inst|add_op|result[13]~26_combout  = (\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~29_combout  & (\alu_inst|add_op|result[12]~25  & VCC)) # (!\regnum_inst|src_val[13]~29_combout  & (!\alu_inst|add_op|result[12]~25 )))) # 
// (!\regnum_inst|Mux34~4_combout  & ((\regnum_inst|src_val[13]~29_combout  & (!\alu_inst|add_op|result[12]~25 )) # (!\regnum_inst|src_val[13]~29_combout  & ((\alu_inst|add_op|result[12]~25 ) # (GND)))))
// \alu_inst|add_op|result[13]~27  = CARRY((\regnum_inst|Mux34~4_combout  & (!\regnum_inst|src_val[13]~29_combout  & !\alu_inst|add_op|result[12]~25 )) # (!\regnum_inst|Mux34~4_combout  & ((!\alu_inst|add_op|result[12]~25 ) # 
// (!\regnum_inst|src_val[13]~29_combout ))))

	.dataa(\regnum_inst|Mux34~4_combout ),
	.datab(\regnum_inst|src_val[13]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[12]~25 ),
	.combout(\alu_inst|add_op|result[13]~26_combout ),
	.cout(\alu_inst|add_op|result[13]~27 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[13]~26 .lut_mask = 16'h9617;
defparam \alu_inst|add_op|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N10
cycloneive_lcell_comb \alu_inst|result[13]~85 (
// Equation(s):
// \alu_inst|result[13]~85_combout  = (\alu_inst|result[11]~41_combout  & ((\alu_inst|result[11]~42_combout  & (\alu_inst|add_op|result[13]~26_combout )) # (!\alu_inst|result[11]~42_combout  & ((\alu_inst|sub_op|result[13]~26_combout ))))) # 
// (!\alu_inst|result[11]~41_combout  & (((\alu_inst|result[11]~42_combout ))))

	.dataa(\alu_inst|result[11]~41_combout ),
	.datab(\alu_inst|add_op|result[13]~26_combout ),
	.datac(\alu_inst|sub_op|result[13]~26_combout ),
	.datad(\alu_inst|result[11]~42_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~85 .lut_mask = 16'hDDA0;
defparam \alu_inst|result[13]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N20
cycloneive_lcell_comb \alu_inst|result[13]~86 (
// Equation(s):
// \alu_inst|result[13]~86_combout  = (\alu_inst|result[11]~41_combout  & (((\alu_inst|result[13]~85_combout )))) # (!\alu_inst|result[11]~41_combout  & ((\alu_inst|result[13]~85_combout  & (\alu_inst|addc_op|Add0~28_combout )) # 
// (!\alu_inst|result[13]~85_combout  & ((!\alu_inst|result[13]~84_combout )))))

	.dataa(\alu_inst|result[11]~41_combout ),
	.datab(\alu_inst|addc_op|Add0~28_combout ),
	.datac(\alu_inst|result[13]~84_combout ),
	.datad(\alu_inst|result[13]~85_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~86 .lut_mask = 16'hEE05;
defparam \alu_inst|result[13]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \regnum_inst|src_val[3]~17 (
// Equation(s):
// \regnum_inst|src_val[3]~17_combout  = (\pipeline|RC_i [0] & ((\pipeline|S_i[0][1]~q  $ (\pipeline|S_i[0][0]~q )) # (!\pipeline|S_i[0][2]~q )))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|S_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[3]~17 .lut_mask = 16'h2AA2;
defparam \regnum_inst|src_val[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~27 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~27_combout  = (!\regnum_inst|src_val[3]~17_combout  & (!\regnum_inst|src_val[1]~21_combout  & ((\go_to_LR_inst|Mux12~4_combout ) # (\pipeline|RC_i [0]))))

	.dataa(\go_to_LR_inst|Mux12~4_combout ),
	.datab(\pipeline|RC_i [0]),
	.datac(\regnum_inst|src_val[3]~17_combout ),
	.datad(\regnum_inst|src_val[1]~21_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~27 .lut_mask = 16'h000E;
defparam \alu_inst|bis_op|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~18 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~18_combout  = (\alu_inst|bis_op|ShiftLeft0~27_combout  & (\regnum_inst|src_val[2]~19_combout  & (\regnum_inst|src_val[0]~24_combout  & !\alu_inst|bis_op|ShiftLeft0~15_combout )))

	.dataa(\alu_inst|bis_op|ShiftLeft0~27_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(\regnum_inst|src_val[0]~24_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~18 .lut_mask = 16'h0080;
defparam \alu_inst|bis_op|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \alu_inst|result[13]~77 (
// Equation(s):
// \alu_inst|result[13]~77_combout  = (\alu_inst|result[11]~52_combout  & ((\regnum_inst|Mux42~4_combout ) # ((\alu_inst|result[11]~53_combout )))) # (!\alu_inst|result[11]~52_combout  & (((!\alu_inst|result[11]~53_combout  & \alu_inst|result~54_combout ))))

	.dataa(\regnum_inst|Mux42~4_combout ),
	.datab(\alu_inst|result[11]~52_combout ),
	.datac(\alu_inst|result[11]~53_combout ),
	.datad(\alu_inst|result~54_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~77 .lut_mask = 16'hCBC8;
defparam \alu_inst|result[13]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \alu_inst|result[13]~78 (
// Equation(s):
// \alu_inst|result[13]~78_combout  = (\alu_inst|result[11]~53_combout  & ((\alu_inst|result[13]~77_combout  & ((\regnum_inst|Mux33~4_combout ))) # (!\alu_inst|result[13]~77_combout  & (!\regnum_inst|Mux34~4_combout )))) # (!\alu_inst|result[11]~53_combout  
// & (((\alu_inst|result[13]~77_combout ))))

	.dataa(\alu_inst|result[11]~53_combout ),
	.datab(\regnum_inst|Mux34~4_combout ),
	.datac(\regnum_inst|Mux33~4_combout ),
	.datad(\alu_inst|result[13]~77_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~78 .lut_mask = 16'hF522;
defparam \alu_inst|result[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \alu_inst|result[13]~79 (
// Equation(s):
// \alu_inst|result[13]~79_combout  = (\alu_inst|result[11]~50_combout  & (((\alu_inst|result[11]~51_combout )))) # (!\alu_inst|result[11]~50_combout  & ((\alu_inst|result[11]~51_combout  & ((\regnum_inst|src_val[13]~29_combout ))) # 
// (!\alu_inst|result[11]~51_combout  & (\alu_inst|result[13]~78_combout ))))

	.dataa(\alu_inst|result[13]~78_combout ),
	.datab(\regnum_inst|src_val[13]~29_combout ),
	.datac(\alu_inst|result[11]~50_combout ),
	.datad(\alu_inst|result[11]~51_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~79 .lut_mask = 16'hFC0A;
defparam \alu_inst|result[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \alu_inst|result[13]~80 (
// Equation(s):
// \alu_inst|result[13]~80_combout  = (\alu_inst|result[11]~50_combout  & ((\alu_inst|bis_op|ShiftLeft0~18_combout  & ((!\alu_inst|result[13]~79_combout ))) # (!\alu_inst|bis_op|ShiftLeft0~18_combout  & (\regnum_inst|Mux34~4_combout )))) # 
// (!\alu_inst|result[11]~50_combout  & (((\alu_inst|result[13]~79_combout ))))

	.dataa(\regnum_inst|Mux34~4_combout ),
	.datab(\alu_inst|result[11]~50_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~18_combout ),
	.datad(\alu_inst|result[13]~79_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~80 .lut_mask = 16'h3BC8;
defparam \alu_inst|result[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \alu_inst|or_op|result[13] (
// Equation(s):
// \alu_inst|or_op|result [13] = (\regnum_inst|src_val[15]~2_combout ) # ((\regnum_inst|Mux34~4_combout ) # (\regnum_inst|src_val[13]~25_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[15]~2_combout ),
	.datac(\regnum_inst|Mux34~4_combout ),
	.datad(\regnum_inst|src_val[13]~25_combout ),
	.cin(gnd),
	.combout(\alu_inst|or_op|result [13]),
	.cout());
// synopsys translate_off
defparam \alu_inst|or_op|result[13] .lut_mask = 16'hFFFC;
defparam \alu_inst|or_op|result[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \alu_inst|result[13]~81 (
// Equation(s):
// \alu_inst|result[13]~81_combout  = (\alu_inst|result~36_combout  & ((\alu_inst|result[11]~63_combout  & ((\alu_inst|or_op|result [13]))) # (!\alu_inst|result[11]~63_combout  & (\alu_inst|result[13]~80_combout )))) # (!\alu_inst|result~36_combout  & 
// (((\alu_inst|result[11]~63_combout ))))

	.dataa(\alu_inst|result[13]~80_combout ),
	.datab(\alu_inst|result~36_combout ),
	.datac(\alu_inst|result[11]~63_combout ),
	.datad(\alu_inst|or_op|result [13]),
	.cin(gnd),
	.combout(\alu_inst|result[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~81 .lut_mask = 16'hF838;
defparam \alu_inst|result[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \alu_inst|result[13]~82 (
// Equation(s):
// \alu_inst|result[13]~82_combout  = (\regnum_inst|Mux34~4_combout  & (\alu_inst|result[13]~81_combout  $ (((!\alu_inst|result~36_combout  & \regnum_inst|src_val[13]~29_combout ))))) # (!\regnum_inst|Mux34~4_combout  & (\alu_inst|result[13]~81_combout  & 
// ((\alu_inst|result~36_combout ) # (\regnum_inst|src_val[13]~29_combout ))))

	.dataa(\regnum_inst|Mux34~4_combout ),
	.datab(\alu_inst|result~36_combout ),
	.datac(\regnum_inst|src_val[13]~29_combout ),
	.datad(\alu_inst|result[13]~81_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~82 .lut_mask = 16'hDE20;
defparam \alu_inst|result[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \alu_inst|result[13]~83 (
// Equation(s):
// \alu_inst|result[13]~83_combout  = (\pipeline|enable_i[0][13]~q  & ((\pipeline|enable_i[0][12]~q  & ((\alu_inst|result[13]~82_combout ))) # (!\pipeline|enable_i[0][12]~q  & (\alu_inst|dadd_op|Add9~4_combout )))) # (!\pipeline|enable_i[0][13]~q  & 
// (((\alu_inst|result[13]~82_combout ))))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\pipeline|enable_i[0][12]~q ),
	.datac(\alu_inst|dadd_op|Add9~4_combout ),
	.datad(\alu_inst|result[13]~82_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~83 .lut_mask = 16'hFD20;
defparam \alu_inst|result[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \alu_inst|result[13]~87 (
// Equation(s):
// \alu_inst|result[13]~87_combout  = (\alu_inst|result[13]~86_combout  & ((\alu_inst|result[13]~71_combout ) # ((\alu_inst|result[13]~76_combout ) # (\alu_inst|result[13]~83_combout ))))

	.dataa(\alu_inst|result[13]~71_combout ),
	.datab(\alu_inst|result[13]~76_combout ),
	.datac(\alu_inst|result[13]~86_combout ),
	.datad(\alu_inst|result[13]~83_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[13]~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[13]~87 .lut_mask = 16'hF0E0;
defparam \alu_inst|result[13]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \pipeline|exec_result_i[0][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[0][13]~0_combout ),
	.asdata(\alu_inst|result[13]~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|WideOr1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][13] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y43_N9
dffeas \pipeline|exec_result_i[1][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][13] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N30
cycloneive_lcell_comb \pipeline|gprc_i~21 (
// Equation(s):
// \pipeline|gprc_i~21_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|gprc_i~20_combout  & ((\pipeline|Mux4~4_combout ))) # (!\pipeline|gprc_i~20_combout  & (\pipeline|exec_result_i[1][13]~q )))) # (!\pipeline|gprc_i[0][1][3]~0_combout  & 
// (\pipeline|gprc_i~20_combout ))

	.dataa(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datab(\pipeline|gprc_i~20_combout ),
	.datac(\pipeline|exec_result_i[1][13]~q ),
	.datad(\pipeline|Mux4~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~21_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~21 .lut_mask = 16'hEC64;
defparam \pipeline|gprc_i~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
cycloneive_lcell_comb \pipeline|gprc_i~23 (
// Equation(s):
// \pipeline|gprc_i~23_combout  = (\pipeline|gprc_i~22_combout  & (\pipeline|Add2~24_combout )) # (!\pipeline|gprc_i~22_combout  & ((\pipeline|gprc_i~21_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~24_combout ),
	.datac(\pipeline|gprc_i~22_combout ),
	.datad(\pipeline|gprc_i~21_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~23_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~23 .lut_mask = 16'hCFC0;
defparam \pipeline|gprc_i~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N3
dffeas \pipeline|gprc_i[0][1][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
cycloneive_lcell_comb \regnum_inst|Mux34~2 (
// Equation(s):
// \regnum_inst|Mux34~2_combout  = (\pipeline|D_i[0][0]~q  & (((\pipeline|gprc_i[0][1][13]~q ) # (\pipeline|D_i[0][1]~q )))) # (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][0][13]~q  & ((!\pipeline|D_i[0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][0][13]~q ),
	.datab(\pipeline|gprc_i[0][1][13]~q ),
	.datac(\pipeline|D_i[0][0]~q ),
	.datad(\pipeline|D_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux34~2 .lut_mask = 16'hF0CA;
defparam \regnum_inst|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
cycloneive_lcell_comb \regnum_inst|Mux34~3 (
// Equation(s):
// \regnum_inst|Mux34~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux34~2_combout  & (\pipeline|gprc_i[0][3][13]~q )) # (!\regnum_inst|Mux34~2_combout  & ((\pipeline|gprc_i[0][2][13]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux34~2_combout ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][3][13]~q ),
	.datac(\regnum_inst|Mux34~2_combout ),
	.datad(\pipeline|gprc_i[0][2][13]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux34~3 .lut_mask = 16'hDAD0;
defparam \regnum_inst|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N28
cycloneive_lcell_comb \regnum_inst|Mux34~0 (
// Equation(s):
// \regnum_inst|Mux34~0_combout  = (\pipeline|D_i[0][0]~q  & (\pipeline|D_i[0][1]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][13]~q ))) # (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][4][13]~q ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][4][13]~q ),
	.datad(\pipeline|gprc_i[0][6][13]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux34~0 .lut_mask = 16'hDC98;
defparam \regnum_inst|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N14
cycloneive_lcell_comb \regnum_inst|Mux34~1 (
// Equation(s):
// \regnum_inst|Mux34~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux34~0_combout  & (\pipeline|gprc_i[0][7][13]~q )) # (!\regnum_inst|Mux34~0_combout  & ((\pipeline|gprc_i[0][5][13]~q ))))) # (!\pipeline|D_i[0][0]~q  & 
// (\regnum_inst|Mux34~0_combout ))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\regnum_inst|Mux34~0_combout ),
	.datac(\pipeline|gprc_i[0][7][13]~q ),
	.datad(\pipeline|gprc_i[0][5][13]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux34~1 .lut_mask = 16'hE6C4;
defparam \regnum_inst|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \regnum_inst|Mux34~4 (
// Equation(s):
// \regnum_inst|Mux34~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux34~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux34~3_combout ))

	.dataa(\pipeline|D_i[0][2]~q ),
	.datab(\regnum_inst|Mux34~3_combout ),
	.datac(\regnum_inst|Mux34~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regnum_inst|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux34~4 .lut_mask = 16'hE4E4;
defparam \regnum_inst|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \alu_inst|result[12]~55 (
// Equation(s):
// \alu_inst|result[12]~55_combout  = (\alu_inst|result[11]~53_combout  & (((\alu_inst|result[11]~52_combout ) # (!\regnum_inst|Mux35~4_combout )))) # (!\alu_inst|result[11]~53_combout  & (\alu_inst|result~54_combout  & (!\alu_inst|result[11]~52_combout )))

	.dataa(\alu_inst|result[11]~53_combout ),
	.datab(\alu_inst|result~54_combout ),
	.datac(\alu_inst|result[11]~52_combout ),
	.datad(\regnum_inst|Mux35~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~55 .lut_mask = 16'hA4AE;
defparam \alu_inst|result[12]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \alu_inst|result[12]~56 (
// Equation(s):
// \alu_inst|result[12]~56_combout  = (\alu_inst|result[11]~52_combout  & ((\alu_inst|result[12]~55_combout  & (\regnum_inst|Mux34~4_combout )) # (!\alu_inst|result[12]~55_combout  & ((\regnum_inst|Mux43~4_combout ))))) # (!\alu_inst|result[11]~52_combout  & 
// (((\alu_inst|result[12]~55_combout ))))

	.dataa(\alu_inst|result[11]~52_combout ),
	.datab(\regnum_inst|Mux34~4_combout ),
	.datac(\regnum_inst|Mux43~4_combout ),
	.datad(\alu_inst|result[12]~55_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~56 .lut_mask = 16'hDDA0;
defparam \alu_inst|result[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \alu_inst|result[12]~57 (
// Equation(s):
// \alu_inst|result[12]~57_combout  = (\alu_inst|result[11]~51_combout  & (((\regnum_inst|src_val[12]~4_combout ) # (\alu_inst|result[11]~50_combout )))) # (!\alu_inst|result[11]~51_combout  & (\alu_inst|result[12]~56_combout  & 
// ((!\alu_inst|result[11]~50_combout ))))

	.dataa(\alu_inst|result[12]~56_combout ),
	.datab(\regnum_inst|src_val[12]~4_combout ),
	.datac(\alu_inst|result[11]~51_combout ),
	.datad(\alu_inst|result[11]~50_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~57 .lut_mask = 16'hF0CA;
defparam \alu_inst|result[12]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~16 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~16_combout  = (((\regnum_inst|src_val[0]~24_combout ) # (\alu_inst|bis_op|ShiftLeft0~15_combout )) # (!\regnum_inst|src_val[2]~19_combout )) # (!\alu_inst|bis_op|ShiftLeft0~27_combout )

	.dataa(\alu_inst|bis_op|ShiftLeft0~27_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(\regnum_inst|src_val[0]~24_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~16 .lut_mask = 16'hFFF7;
defparam \alu_inst|bis_op|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \alu_inst|result[12]~58 (
// Equation(s):
// \alu_inst|result[12]~58_combout  = (\alu_inst|result[11]~50_combout  & ((\alu_inst|bis_op|ShiftLeft0~16_combout  & ((\regnum_inst|Mux35~4_combout ))) # (!\alu_inst|bis_op|ShiftLeft0~16_combout  & (!\alu_inst|result[12]~57_combout )))) # 
// (!\alu_inst|result[11]~50_combout  & (\alu_inst|result[12]~57_combout ))

	.dataa(\alu_inst|result[12]~57_combout ),
	.datab(\regnum_inst|Mux35~4_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~16_combout ),
	.datad(\alu_inst|result[11]~50_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~58 .lut_mask = 16'hC5AA;
defparam \alu_inst|result[12]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \alu_inst|result[12]~59 (
// Equation(s):
// \alu_inst|result[12]~59_combout  = (\pipeline|enable_i[0][17]~q  & ((\regnum_inst|src_val[12]~4_combout ) # ((\regnum_inst|Mux35~4_combout )))) # (!\pipeline|enable_i[0][17]~q  & (((\alu_inst|result[12]~58_combout ))))

	.dataa(\regnum_inst|src_val[12]~4_combout ),
	.datab(\alu_inst|result[12]~58_combout ),
	.datac(\pipeline|enable_i[0][17]~q ),
	.datad(\regnum_inst|Mux35~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~59 .lut_mask = 16'hFCAC;
defparam \alu_inst|result[12]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \alu_inst|result[12]~61 (
// Equation(s):
// \alu_inst|result[12]~61_combout  = (\alu_inst|result[12]~60_combout  & (\alu_inst|result[12]~49_combout )) # (!\alu_inst|result[12]~60_combout  & ((\alu_inst|result[12]~59_combout )))

	.dataa(gnd),
	.datab(\alu_inst|result[12]~49_combout ),
	.datac(\alu_inst|result[12]~60_combout ),
	.datad(\alu_inst|result[12]~59_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[12]~61 .lut_mask = 16'hCFC0;
defparam \alu_inst|result[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N27
dffeas \pipeline|exec_result_i[0][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[0][12]~6_combout ),
	.asdata(\alu_inst|result[12]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|WideOr1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][12] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \pipeline|exec_result_i[1][12]~feeder (
// Equation(s):
// \pipeline|exec_result_i[1][12]~feeder_combout  = \pipeline|exec_result_i[0][12]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][12]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[1][12]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|exec_result_i[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N1
dffeas \pipeline|exec_result_i[1][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][12] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N8
cycloneive_lcell_comb \pipeline|gprc_i~41 (
// Equation(s):
// \pipeline|gprc_i~41_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux20~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [12]))))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|mem_access_result_i [12]),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux20~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~41_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~41 .lut_mask = 16'hF4A4;
defparam \pipeline|gprc_i~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N2
cycloneive_lcell_comb \pipeline|gprc_i~42 (
// Equation(s):
// \pipeline|gprc_i~42_combout  = (\pipeline|gprc_i~41_combout  & ((\pipeline|Mux5~4_combout ) # ((!\pipeline|gprc_i[0][7][6]~0_combout )))) # (!\pipeline|gprc_i~41_combout  & (((\pipeline|exec_result_i[1][12]~q  & \pipeline|gprc_i[0][7][6]~0_combout ))))

	.dataa(\pipeline|Mux5~4_combout ),
	.datab(\pipeline|exec_result_i[1][12]~q ),
	.datac(\pipeline|gprc_i~41_combout ),
	.datad(\pipeline|gprc_i[0][7][6]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~42_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~42 .lut_mask = 16'hACF0;
defparam \pipeline|gprc_i~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N20
cycloneive_lcell_comb \pipeline|gprc_i~43 (
// Equation(s):
// \pipeline|gprc_i~43_combout  = (\pipeline|gprc_i~14_combout  & (\pipeline|Add2~22_combout )) # (!\pipeline|gprc_i~14_combout  & ((\pipeline|gprc_i~42_combout )))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~14_combout ),
	.datac(\pipeline|Add2~22_combout ),
	.datad(\pipeline|gprc_i~42_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~43_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~43 .lut_mask = 16'hF3C0;
defparam \pipeline|gprc_i~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N21
dffeas \pipeline|gprc_i[0][7][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N8
cycloneive_lcell_comb \dram_control_inst|Mux3~0 (
// Equation(s):
// \dram_control_inst|Mux3~0_combout  = (\pipeline|S_i[1][1]~q  & (((\pipeline|S_i[1][0]~q ) # (\pipeline|gprc_i[0][6][12]~q )))) # (!\pipeline|S_i[1][1]~q  & (\pipeline|gprc_i[0][4][12]~q  & (!\pipeline|S_i[1][0]~q )))

	.dataa(\pipeline|gprc_i[0][4][12]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][6][12]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux3~0 .lut_mask = 16'hCEC2;
defparam \dram_control_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N2
cycloneive_lcell_comb \dram_control_inst|Mux3~1 (
// Equation(s):
// \dram_control_inst|Mux3~1_combout  = (\pipeline|S_i[1][0]~q  & ((\dram_control_inst|Mux3~0_combout  & (\pipeline|gprc_i[0][7][12]~q )) # (!\dram_control_inst|Mux3~0_combout  & ((\pipeline|gprc_i[0][5][12]~q ))))) # (!\pipeline|S_i[1][0]~q  & 
// (((\dram_control_inst|Mux3~0_combout ))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][7][12]~q ),
	.datac(\dram_control_inst|Mux3~0_combout ),
	.datad(\pipeline|gprc_i[0][5][12]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux3~1 .lut_mask = 16'hDAD0;
defparam \dram_control_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N24
cycloneive_lcell_comb \dram_control_inst|output_data[12]~4 (
// Equation(s):
// \dram_control_inst|output_data[12]~4_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux3~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux3~3_combout ))))

	.dataa(\dram_control_inst|Mux3~3_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(\dram_control_inst|Mux3~1_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[12]~4 .lut_mask = 16'hE200;
defparam \dram_control_inst|output_data[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hFF80;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N27
dffeas \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
cycloneive_lcell_comb \dram_control_inst|Mux2~2 (
// Equation(s):
// \dram_control_inst|Mux2~2_combout  = (\pipeline|S_i[1][0]~q  & (((\pipeline|S_i[1][1]~q ) # (\pipeline|gprc_i[0][1][13]~q )))) # (!\pipeline|S_i[1][0]~q  & (\pipeline|gprc_i[0][0][13]~q  & (!\pipeline|S_i[1][1]~q )))

	.dataa(\pipeline|gprc_i[0][0][13]~q ),
	.datab(\pipeline|S_i[1][0]~q ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][1][13]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux2~2 .lut_mask = 16'hCEC2;
defparam \dram_control_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N22
cycloneive_lcell_comb \dram_control_inst|Mux2~3 (
// Equation(s):
// \dram_control_inst|Mux2~3_combout  = (\dram_control_inst|Mux2~2_combout  & ((\pipeline|gprc_i[0][3][13]~q ) # ((!\pipeline|S_i[1][1]~q )))) # (!\dram_control_inst|Mux2~2_combout  & (((\pipeline|S_i[1][1]~q  & \pipeline|gprc_i[0][2][13]~q ))))

	.dataa(\dram_control_inst|Mux2~2_combout ),
	.datab(\pipeline|gprc_i[0][3][13]~q ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][2][13]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux2~3 .lut_mask = 16'hDA8A;
defparam \dram_control_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N10
cycloneive_lcell_comb \dram_control_inst|Mux2~0 (
// Equation(s):
// \dram_control_inst|Mux2~0_combout  = (\pipeline|S_i[1][1]~q  & ((\pipeline|S_i[1][0]~q ) # ((\pipeline|gprc_i[0][6][13]~q )))) # (!\pipeline|S_i[1][1]~q  & (!\pipeline|S_i[1][0]~q  & (\pipeline|gprc_i[0][4][13]~q )))

	.dataa(\pipeline|S_i[1][1]~q ),
	.datab(\pipeline|S_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][4][13]~q ),
	.datad(\pipeline|gprc_i[0][6][13]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux2~0 .lut_mask = 16'hBA98;
defparam \dram_control_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N22
cycloneive_lcell_comb \dram_control_inst|Mux2~1 (
// Equation(s):
// \dram_control_inst|Mux2~1_combout  = (\dram_control_inst|Mux2~0_combout  & (((\pipeline|gprc_i[0][7][13]~q )) # (!\pipeline|S_i[1][0]~q ))) # (!\dram_control_inst|Mux2~0_combout  & (\pipeline|S_i[1][0]~q  & ((\pipeline|gprc_i[0][5][13]~q ))))

	.dataa(\dram_control_inst|Mux2~0_combout ),
	.datab(\pipeline|S_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][7][13]~q ),
	.datad(\pipeline|gprc_i[0][5][13]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux2~1 .lut_mask = 16'hE6A2;
defparam \dram_control_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N16
cycloneive_lcell_comb \dram_control_inst|output_data[13]~3 (
// Equation(s):
// \dram_control_inst|output_data[13]~3_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux2~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux2~3_combout ))))

	.dataa(\dram_control_inst|Mux2~3_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(\dram_control_inst|write_enable~0_combout ),
	.datad(\dram_control_inst|Mux2~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[13]~3 .lut_mask = 16'hE020;
defparam \dram_control_inst|output_data[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[13]~3_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[13]~3_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X57_Y53_N21
dffeas \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~10 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~10_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~10 .lut_mask = 16'hFA44;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[13]~3_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[13]~3_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~11 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~11_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~10_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~10_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ))))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~10_combout 
// ))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~10_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~11 .lut_mask = 16'hE6C4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N8
cycloneive_lcell_comb \dram_control_inst|Mux0~0 (
// Equation(s):
// \dram_control_inst|Mux0~0_combout  = (\pipeline|S_i[1][1]~q  & (((\pipeline|S_i[1][0]~q ) # (\pipeline|gprc_i[0][6][15]~q )))) # (!\pipeline|S_i[1][1]~q  & (\pipeline|gprc_i[0][4][15]~q  & (!\pipeline|S_i[1][0]~q )))

	.dataa(\pipeline|S_i[1][1]~q ),
	.datab(\pipeline|gprc_i[0][4][15]~q ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][6][15]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux0~0 .lut_mask = 16'hAEA4;
defparam \dram_control_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N26
cycloneive_lcell_comb \dram_control_inst|Mux0~1 (
// Equation(s):
// \dram_control_inst|Mux0~1_combout  = (\pipeline|S_i[1][0]~q  & ((\dram_control_inst|Mux0~0_combout  & ((\pipeline|gprc_i[0][7][15]~q ))) # (!\dram_control_inst|Mux0~0_combout  & (\pipeline|gprc_i[0][5][15]~q )))) # (!\pipeline|S_i[1][0]~q  & 
// (((\dram_control_inst|Mux0~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][15]~q ),
	.datab(\pipeline|S_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][7][15]~q ),
	.datad(\dram_control_inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux0~1 .lut_mask = 16'hF388;
defparam \dram_control_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N0
cycloneive_lcell_comb \dram_control_inst|Mux0~2 (
// Equation(s):
// \dram_control_inst|Mux0~2_combout  = (\pipeline|S_i[1][0]~q  & ((\pipeline|gprc_i[0][1][15]~q ) # ((\pipeline|S_i[1][1]~q )))) # (!\pipeline|S_i[1][0]~q  & (((\pipeline|gprc_i[0][0][15]~q  & !\pipeline|S_i[1][1]~q ))))

	.dataa(\pipeline|gprc_i[0][1][15]~q ),
	.datab(\pipeline|gprc_i[0][0][15]~q ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\pipeline|S_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux0~2 .lut_mask = 16'hF0AC;
defparam \dram_control_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N12
cycloneive_lcell_comb \dram_control_inst|Mux0~3 (
// Equation(s):
// \dram_control_inst|Mux0~3_combout  = (\pipeline|S_i[1][1]~q  & ((\dram_control_inst|Mux0~2_combout  & ((\pipeline|gprc_i[0][3][15]~q ))) # (!\dram_control_inst|Mux0~2_combout  & (\pipeline|gprc_i[0][2][15]~q )))) # (!\pipeline|S_i[1][1]~q  & 
// (((\dram_control_inst|Mux0~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][15]~q ),
	.datab(\pipeline|gprc_i[0][3][15]~q ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\dram_control_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux0~3 .lut_mask = 16'hCFA0;
defparam \dram_control_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N22
cycloneive_lcell_comb \dram_control_inst|output_data[15]~15 (
// Equation(s):
// \dram_control_inst|output_data[15]~15_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux0~1_combout )) # (!\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux0~3_combout )))))

	.dataa(\dram_control_inst|Mux0~1_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(\dram_control_inst|Mux0~3_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[15]~15 .lut_mask = 16'hB800;
defparam \dram_control_inst|output_data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[15]~15_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 15;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 15;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[15]~15_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[15]~15_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 15;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 15;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30 .lut_mask = 16'hF4A4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[15]~15_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 15;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 15;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~30_combout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31 .lut_mask = 16'hF858;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~31_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hFA50;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y47_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hFFCC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N17
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N0
cycloneive_lcell_comb \dram_control_inst|Mux1~0 (
// Equation(s):
// \dram_control_inst|Mux1~0_combout  = (\pipeline|S_i[1][0]~q  & (((\pipeline|S_i[1][1]~q )))) # (!\pipeline|S_i[1][0]~q  & ((\pipeline|S_i[1][1]~q  & (\pipeline|gprc_i[0][6][14]~q )) # (!\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][4][14]~q )))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][6][14]~q ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][4][14]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux1~0 .lut_mask = 16'hE5E0;
defparam \dram_control_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N18
cycloneive_lcell_comb \dram_control_inst|Mux1~1 (
// Equation(s):
// \dram_control_inst|Mux1~1_combout  = (\dram_control_inst|Mux1~0_combout  & (((\pipeline|gprc_i[0][7][14]~q ) # (!\pipeline|S_i[1][0]~q )))) # (!\dram_control_inst|Mux1~0_combout  & (\pipeline|gprc_i[0][5][14]~q  & ((\pipeline|S_i[1][0]~q ))))

	.dataa(\pipeline|gprc_i[0][5][14]~q ),
	.datab(\dram_control_inst|Mux1~0_combout ),
	.datac(\pipeline|gprc_i[0][7][14]~q ),
	.datad(\pipeline|S_i[1][0]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux1~1 .lut_mask = 16'hE2CC;
defparam \dram_control_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N10
cycloneive_lcell_comb \dram_control_inst|output_data[14]~14 (
// Equation(s):
// \dram_control_inst|output_data[14]~14_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux1~1_combout )) # (!\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux1~3_combout )))))

	.dataa(\dram_control_inst|Mux1~1_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(\dram_control_inst|Mux1~3_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[14]~14 .lut_mask = 16'hB800;
defparam \dram_control_inst|output_data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[14]~14_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 14;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 14;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[14]~14_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 14;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 14;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[14]~14_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28 .lut_mask = 16'hE5E0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[14]~14_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 14;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 14;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ) # ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28_combout  & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~28_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29 .lut_mask = 16'hBC8C;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~29_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hEE44;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N31
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~11_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hD8D8;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N1
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[12]~4_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 12;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 12;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[12]~4_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[12]~4_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 12;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 12;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~12 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~12_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ) # 
// (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  & 
// ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~12 .lut_mask = 16'hAAE4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[12]~4_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 12;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 12;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~13 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~13_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~12_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ) # ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~12_combout  & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  & \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~12_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~13 .lut_mask = 16'hB8CC;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~13_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hFC0C;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N3
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~2 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~2_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~2 .lut_mask = 16'hDC98;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~3 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~3_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~2_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~2_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~2_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~2_combout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~3 .lut_mask = 16'hF858;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N19
dffeas \pipeline|mem_access_result_i[12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[12] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N2
cycloneive_lcell_comb \pipeline|gprc_i~50 (
// Equation(s):
// \pipeline|gprc_i~50_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|Mux20~4_combout ) # (\pipeline|gprc_i[0][0][2]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [12] & ((!\pipeline|gprc_i[0][0][2]~0_combout ))))

	.dataa(\pipeline|mem_access_result_i [12]),
	.datab(\pipeline|Mux20~4_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|gprc_i[0][0][2]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~50_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~50 .lut_mask = 16'hF0CA;
defparam \pipeline|gprc_i~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N12
cycloneive_lcell_comb \pipeline|gprc_i~51 (
// Equation(s):
// \pipeline|gprc_i~51_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|gprc_i~50_combout  & (\pipeline|Mux5~4_combout )) # (!\pipeline|gprc_i~50_combout  & ((\pipeline|exec_result_i[1][12]~q ))))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & 
// (\pipeline|gprc_i~50_combout ))

	.dataa(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datab(\pipeline|gprc_i~50_combout ),
	.datac(\pipeline|Mux5~4_combout ),
	.datad(\pipeline|exec_result_i[1][12]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~51_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~51 .lut_mask = 16'hE6C4;
defparam \pipeline|gprc_i~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N6
cycloneive_lcell_comb \pipeline|gprc_i~52 (
// Equation(s):
// \pipeline|gprc_i~52_combout  = (\pipeline|gprc_i~26_combout  & (\pipeline|Add2~22_combout )) # (!\pipeline|gprc_i~26_combout  & ((\pipeline|gprc_i~51_combout )))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~26_combout ),
	.datac(\pipeline|Add2~22_combout ),
	.datad(\pipeline|gprc_i~51_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~52_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~52 .lut_mask = 16'hF3C0;
defparam \pipeline|gprc_i~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N7
dffeas \pipeline|gprc_i[0][0][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
cycloneive_lcell_comb \pipeline|Mux5~2 (
// Equation(s):
// \pipeline|Mux5~2_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|D_i[2][1]~q ) # ((\pipeline|gprc_i[0][1][12]~q )))) # (!\pipeline|D_i[2][0]~q  & (!\pipeline|D_i[2][1]~q  & ((\pipeline|gprc_i[0][0][12]~q ))))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|D_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][1][12]~q ),
	.datad(\pipeline|gprc_i[0][0][12]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux5~2 .lut_mask = 16'hB9A8;
defparam \pipeline|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N14
cycloneive_lcell_comb \pipeline|Mux5~3 (
// Equation(s):
// \pipeline|Mux5~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux5~2_combout  & (\pipeline|gprc_i[0][3][12]~q )) # (!\pipeline|Mux5~2_combout  & ((\pipeline|gprc_i[0][2][12]~q ))))) # (!\pipeline|D_i[2][1]~q  & (\pipeline|Mux5~2_combout ))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|Mux5~2_combout ),
	.datac(\pipeline|gprc_i[0][3][12]~q ),
	.datad(\pipeline|gprc_i[0][2][12]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux5~3 .lut_mask = 16'hE6C4;
defparam \pipeline|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N0
cycloneive_lcell_comb \pipeline|Mux5~0 (
// Equation(s):
// \pipeline|Mux5~0_combout  = (\pipeline|D_i[2][0]~q  & (\pipeline|D_i[2][1]~q )) # (!\pipeline|D_i[2][0]~q  & ((\pipeline|D_i[2][1]~q  & (\pipeline|gprc_i[0][6][12]~q )) # (!\pipeline|D_i[2][1]~q  & ((\pipeline|gprc_i[0][4][12]~q )))))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|D_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][6][12]~q ),
	.datad(\pipeline|gprc_i[0][4][12]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux5~0 .lut_mask = 16'hD9C8;
defparam \pipeline|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
cycloneive_lcell_comb \pipeline|Mux5~1 (
// Equation(s):
// \pipeline|Mux5~1_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|Mux5~0_combout  & (\pipeline|gprc_i[0][7][12]~q )) # (!\pipeline|Mux5~0_combout  & ((\pipeline|gprc_i[0][5][12]~q ))))) # (!\pipeline|D_i[2][0]~q  & (\pipeline|Mux5~0_combout ))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|Mux5~0_combout ),
	.datac(\pipeline|gprc_i[0][7][12]~q ),
	.datad(\pipeline|gprc_i[0][5][12]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux5~1 .lut_mask = 16'hE6C4;
defparam \pipeline|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \pipeline|Mux5~4 (
// Equation(s):
// \pipeline|Mux5~4_combout  = (\pipeline|D_i[2][2]~q  & ((\pipeline|Mux5~1_combout ))) # (!\pipeline|D_i[2][2]~q  & (\pipeline|Mux5~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|Mux5~3_combout ),
	.datac(\pipeline|D_i[2][2]~q ),
	.datad(\pipeline|Mux5~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux5~4 .lut_mask = 16'hFC0C;
defparam \pipeline|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N0
cycloneive_lcell_comb \pipeline|gprc_i~53 (
// Equation(s):
// \pipeline|gprc_i~53_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux20~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [12]))))

	.dataa(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datab(\pipeline|mem_access_result_i [12]),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux20~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~53_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~53 .lut_mask = 16'hF4A4;
defparam \pipeline|gprc_i~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N10
cycloneive_lcell_comb \pipeline|gprc_i~54 (
// Equation(s):
// \pipeline|gprc_i~54_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|gprc_i~53_combout  & (\pipeline|Mux5~4_combout )) # (!\pipeline|gprc_i~53_combout  & ((\pipeline|exec_result_i[1][12]~q ))))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & 
// (((\pipeline|gprc_i~53_combout ))))

	.dataa(\pipeline|Mux5~4_combout ),
	.datab(\pipeline|exec_result_i[1][12]~q ),
	.datac(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datad(\pipeline|gprc_i~53_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~54_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~54 .lut_mask = 16'hAFC0;
defparam \pipeline|gprc_i~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \pipeline|gprc_i~55 (
// Equation(s):
// \pipeline|gprc_i~55_combout  = (\pipeline|gprc_i~30_combout  & ((\pipeline|Add2~22_combout ))) # (!\pipeline|gprc_i~30_combout  & (\pipeline|gprc_i~54_combout ))

	.dataa(\pipeline|gprc_i~54_combout ),
	.datab(\pipeline|gprc_i~30_combout ),
	.datac(\pipeline|Add2~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~55_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~55 .lut_mask = 16'hE2E2;
defparam \pipeline|gprc_i~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N19
dffeas \pipeline|gprc_i[0][3][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N20
cycloneive_lcell_comb \dram_control_inst|Mux3~2 (
// Equation(s):
// \dram_control_inst|Mux3~2_combout  = (\pipeline|S_i[1][0]~q  & ((\pipeline|S_i[1][1]~q ) # ((\pipeline|gprc_i[0][1][12]~q )))) # (!\pipeline|S_i[1][0]~q  & (!\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][0][12]~q ))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][1][12]~q ),
	.datad(\pipeline|gprc_i[0][0][12]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux3~2 .lut_mask = 16'hB9A8;
defparam \dram_control_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N22
cycloneive_lcell_comb \dram_control_inst|Mux3~3 (
// Equation(s):
// \dram_control_inst|Mux3~3_combout  = (\pipeline|S_i[1][1]~q  & ((\dram_control_inst|Mux3~2_combout  & (\pipeline|gprc_i[0][3][12]~q )) # (!\dram_control_inst|Mux3~2_combout  & ((\pipeline|gprc_i[0][2][12]~q ))))) # (!\pipeline|S_i[1][1]~q  & 
// (((\dram_control_inst|Mux3~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][12]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][2][12]~q ),
	.datad(\dram_control_inst|Mux3~2_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux3~3 .lut_mask = 16'hBBC0;
defparam \dram_control_inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N2
cycloneive_lcell_comb \dram_control_inst|Mux3~4 (
// Equation(s):
// \dram_control_inst|Mux3~4_combout  = (\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux3~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux3~3_combout ))

	.dataa(\dram_control_inst|Mux3~3_combout ),
	.datab(gnd),
	.datac(\dram_control_inst|Mux3~1_combout ),
	.datad(\pipeline|S_i[1][2]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux3~4 .lut_mask = 16'hF0AA;
defparam \dram_control_inst|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N28
cycloneive_lcell_comb \dram_control_inst|Mux19~2 (
// Equation(s):
// \dram_control_inst|Mux19~2_combout  = (\pipeline|D_i[1][1]~q  & (((\pipeline|D_i[1][0]~q )))) # (!\pipeline|D_i[1][1]~q  & ((\pipeline|D_i[1][0]~q  & (\pipeline|gprc_i[0][1][12]~q )) # (!\pipeline|D_i[1][0]~q  & ((\pipeline|gprc_i[0][0][12]~q )))))

	.dataa(\pipeline|D_i[1][1]~q ),
	.datab(\pipeline|gprc_i[0][1][12]~q ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][0][12]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux19~2 .lut_mask = 16'hE5E0;
defparam \dram_control_inst|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N6
cycloneive_lcell_comb \dram_control_inst|Mux19~3 (
// Equation(s):
// \dram_control_inst|Mux19~3_combout  = (\pipeline|D_i[1][1]~q  & ((\dram_control_inst|Mux19~2_combout  & (\pipeline|gprc_i[0][3][12]~q )) # (!\dram_control_inst|Mux19~2_combout  & ((\pipeline|gprc_i[0][2][12]~q ))))) # (!\pipeline|D_i[1][1]~q  & 
// (((\dram_control_inst|Mux19~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][12]~q ),
	.datab(\pipeline|D_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][2][12]~q ),
	.datad(\dram_control_inst|Mux19~2_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux19~3 .lut_mask = 16'hBBC0;
defparam \dram_control_inst|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N16
cycloneive_lcell_comb \dram_control_inst|Mux19~0 (
// Equation(s):
// \dram_control_inst|Mux19~0_combout  = (\pipeline|D_i[1][0]~q  & (\pipeline|D_i[1][1]~q )) # (!\pipeline|D_i[1][0]~q  & ((\pipeline|D_i[1][1]~q  & ((\pipeline|gprc_i[0][6][12]~q ))) # (!\pipeline|D_i[1][1]~q  & (\pipeline|gprc_i[0][4][12]~q ))))

	.dataa(\pipeline|D_i[1][0]~q ),
	.datab(\pipeline|D_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][4][12]~q ),
	.datad(\pipeline|gprc_i[0][6][12]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux19~0 .lut_mask = 16'hDC98;
defparam \dram_control_inst|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N10
cycloneive_lcell_comb \dram_control_inst|Mux19~1 (
// Equation(s):
// \dram_control_inst|Mux19~1_combout  = (\pipeline|D_i[1][0]~q  & ((\dram_control_inst|Mux19~0_combout  & ((\pipeline|gprc_i[0][7][12]~q ))) # (!\dram_control_inst|Mux19~0_combout  & (\pipeline|gprc_i[0][5][12]~q )))) # (!\pipeline|D_i[1][0]~q  & 
// (((\dram_control_inst|Mux19~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][12]~q ),
	.datab(\pipeline|gprc_i[0][7][12]~q ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\dram_control_inst|Mux19~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux19~1 .lut_mask = 16'hCFA0;
defparam \dram_control_inst|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N0
cycloneive_lcell_comb \dram_control_inst|Add4~2 (
// Equation(s):
// \dram_control_inst|Add4~2_combout  = (\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux19~1_combout ))) # (!\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux19~3_combout ))

	.dataa(\dram_control_inst|Mux19~3_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[1][2]~q ),
	.datad(\dram_control_inst|Mux19~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~2 .lut_mask = 16'hFA0A;
defparam \dram_control_inst|Add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N6
cycloneive_lcell_comb \dram_control_inst|Add4~3 (
// Equation(s):
// \dram_control_inst|Add4~3_combout  = (\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Mux3~4_combout ))) # (!\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Add4~2_combout ))

	.dataa(gnd),
	.datab(\dram_control_inst|Add4~2_combout ),
	.datac(\pipeline|enable_i[1][39]~q ),
	.datad(\dram_control_inst|Mux3~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~3 .lut_mask = 16'hFC0C;
defparam \dram_control_inst|Add4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N28
cycloneive_lcell_comb \dram_control_inst|Mux4~4 (
// Equation(s):
// \dram_control_inst|Mux4~4_combout  = (\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux4~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux4~3_combout ))

	.dataa(\dram_control_inst|Mux4~3_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(gnd),
	.datad(\dram_control_inst|Mux4~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux4~4 .lut_mask = 16'hEE22;
defparam \dram_control_inst|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N14
cycloneive_lcell_comb \dram_control_inst|Add4~5 (
// Equation(s):
// \dram_control_inst|Add4~5_combout  = (\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Mux4~4_combout ))) # (!\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Add4~4_combout ))

	.dataa(\dram_control_inst|Add4~4_combout ),
	.datab(gnd),
	.datac(\pipeline|enable_i[1][39]~q ),
	.datad(\dram_control_inst|Mux4~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~5_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~5 .lut_mask = 16'hFA0A;
defparam \dram_control_inst|Add4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N22
cycloneive_lcell_comb \dram_control_inst|Add4~50 (
// Equation(s):
// \dram_control_inst|Add4~50_combout  = (\pipeline|OFF_i[1][7]~q  & ((\dram_control_inst|Add4~5_combout  & (\dram_control_inst|Add4~49  & VCC)) # (!\dram_control_inst|Add4~5_combout  & (!\dram_control_inst|Add4~49 )))) # (!\pipeline|OFF_i[1][7]~q  & 
// ((\dram_control_inst|Add4~5_combout  & (!\dram_control_inst|Add4~49 )) # (!\dram_control_inst|Add4~5_combout  & ((\dram_control_inst|Add4~49 ) # (GND)))))
// \dram_control_inst|Add4~51  = CARRY((\pipeline|OFF_i[1][7]~q  & (!\dram_control_inst|Add4~5_combout  & !\dram_control_inst|Add4~49 )) # (!\pipeline|OFF_i[1][7]~q  & ((!\dram_control_inst|Add4~49 ) # (!\dram_control_inst|Add4~5_combout ))))

	.dataa(\pipeline|OFF_i[1][7]~q ),
	.datab(\dram_control_inst|Add4~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram_control_inst|Add4~49 ),
	.combout(\dram_control_inst|Add4~50_combout ),
	.cout(\dram_control_inst|Add4~51 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~50 .lut_mask = 16'h9617;
defparam \dram_control_inst|Add4~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N24
cycloneive_lcell_comb \dram_control_inst|Add4~52 (
// Equation(s):
// \dram_control_inst|Add4~52_combout  = ((\pipeline|OFF_i[1][7]~q  $ (\dram_control_inst|Add4~3_combout  $ (!\dram_control_inst|Add4~51 )))) # (GND)
// \dram_control_inst|Add4~53  = CARRY((\pipeline|OFF_i[1][7]~q  & ((\dram_control_inst|Add4~3_combout ) # (!\dram_control_inst|Add4~51 ))) # (!\pipeline|OFF_i[1][7]~q  & (\dram_control_inst|Add4~3_combout  & !\dram_control_inst|Add4~51 )))

	.dataa(\pipeline|OFF_i[1][7]~q ),
	.datab(\dram_control_inst|Add4~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram_control_inst|Add4~51 ),
	.combout(\dram_control_inst|Add4~52_combout ),
	.cout(\dram_control_inst|Add4~53 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~52 .lut_mask = 16'h698E;
defparam \dram_control_inst|Add4~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N20
cycloneive_lcell_comb \dram_control_inst|Add4~90 (
// Equation(s):
// \dram_control_inst|Add4~90_combout  = (\dram_control_inst|Add4~56_combout  & ((\dram_control_inst|Add4~52_combout ) # ((\dram_control_inst|Add4~2_combout  & \dram_control_inst|always0~0_combout )))) # (!\dram_control_inst|Add4~56_combout  & 
// (\dram_control_inst|Add4~2_combout  & (\dram_control_inst|always0~0_combout )))

	.dataa(\dram_control_inst|Add4~56_combout ),
	.datab(\dram_control_inst|Add4~2_combout ),
	.datac(\dram_control_inst|always0~0_combout ),
	.datad(\dram_control_inst|Add4~52_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~90_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~90 .lut_mask = 16'hEAC0;
defparam \dram_control_inst|Add4~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N2
cycloneive_lcell_comb \dram_control_inst|Add4~91 (
// Equation(s):
// \dram_control_inst|Add4~91_combout  = (\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Mux3~4_combout )) # (!\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Add4~90_combout )))

	.dataa(\pipeline|enable_i[1][33]~q ),
	.datab(\dram_control_inst|Mux3~4_combout ),
	.datac(gnd),
	.datad(\dram_control_inst|Add4~90_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~91_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~91 .lut_mask = 16'hDD88;
defparam \dram_control_inst|Add4~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[11]~5_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 11;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 11;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[11]~5_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 11;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 11;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[11]~5_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14 .lut_mask = 16'hEE50;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[11]~5_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 11;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 11;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ) # ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout  & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  & \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15 .lut_mask = 16'hB8CC;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hE4E4;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N5
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~4 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~4_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~4 .lut_mask = 16'hADA8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~5 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~5_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~4_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ) # ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~4_combout  
// & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~4_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~5 .lut_mask = 16'hDA8A;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N29
dffeas \pipeline|mem_access_result_i[11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[11] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \pipeline|gprc_i~59 (
// Equation(s):
// \pipeline|gprc_i~59_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux21~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [11]))))

	.dataa(\pipeline|mem_access_result_i [11]),
	.datab(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux21~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~59_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~59 .lut_mask = 16'hF2C2;
defparam \pipeline|gprc_i~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \pipeline|gprc_i~60 (
// Equation(s):
// \pipeline|gprc_i~60_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|gprc_i~59_combout  & ((\pipeline|Mux6~4_combout ))) # (!\pipeline|gprc_i~59_combout  & (\pipeline|exec_result_i[1][11]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & 
// (((\pipeline|gprc_i~59_combout ))))

	.dataa(\pipeline|exec_result_i[1][11]~q ),
	.datab(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datac(\pipeline|Mux6~4_combout ),
	.datad(\pipeline|gprc_i~59_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~60_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~60 .lut_mask = 16'hF388;
defparam \pipeline|gprc_i~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneive_lcell_comb \pipeline|gprc_i~61 (
// Equation(s):
// \pipeline|gprc_i~61_combout  = (\pipeline|gprc_i~6_combout  & ((\pipeline|Add2~20_combout ))) # (!\pipeline|gprc_i~6_combout  & (\pipeline|gprc_i~60_combout ))

	.dataa(\pipeline|gprc_i~6_combout ),
	.datab(\pipeline|gprc_i~60_combout ),
	.datac(\pipeline|Add2~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~61_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~61 .lut_mask = 16'hE4E4;
defparam \pipeline|gprc_i~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N3
dffeas \pipeline|gprc_i[0][6][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneive_lcell_comb \pipeline|Mux6~0 (
// Equation(s):
// \pipeline|Mux6~0_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|D_i[2][0]~q ) # ((\pipeline|gprc_i[0][6][11]~q )))) # (!\pipeline|D_i[2][1]~q  & (!\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][4][11]~q ))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][6][11]~q ),
	.datad(\pipeline|gprc_i[0][4][11]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux6~0 .lut_mask = 16'hB9A8;
defparam \pipeline|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneive_lcell_comb \pipeline|Mux6~1 (
// Equation(s):
// \pipeline|Mux6~1_combout  = (\pipeline|Mux6~0_combout  & ((\pipeline|gprc_i[0][7][11]~q ) # ((!\pipeline|D_i[2][0]~q )))) # (!\pipeline|Mux6~0_combout  & (((\pipeline|gprc_i[0][5][11]~q  & \pipeline|D_i[2][0]~q ))))

	.dataa(\pipeline|gprc_i[0][7][11]~q ),
	.datab(\pipeline|gprc_i[0][5][11]~q ),
	.datac(\pipeline|Mux6~0_combout ),
	.datad(\pipeline|D_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux6~1 .lut_mask = 16'hACF0;
defparam \pipeline|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \pipeline|Mux6~2 (
// Equation(s):
// \pipeline|Mux6~2_combout  = (\pipeline|D_i[2][1]~q  & (\pipeline|D_i[2][0]~q )) # (!\pipeline|D_i[2][1]~q  & ((\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][1][11]~q ))) # (!\pipeline|D_i[2][0]~q  & (\pipeline|gprc_i[0][0][11]~q ))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][0][11]~q ),
	.datad(\pipeline|gprc_i[0][1][11]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux6~2 .lut_mask = 16'hDC98;
defparam \pipeline|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \pipeline|Mux6~3 (
// Equation(s):
// \pipeline|Mux6~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux6~2_combout  & (\pipeline|gprc_i[0][3][11]~q )) # (!\pipeline|Mux6~2_combout  & ((\pipeline|gprc_i[0][2][11]~q ))))) # (!\pipeline|D_i[2][1]~q  & (\pipeline|Mux6~2_combout ))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|Mux6~2_combout ),
	.datac(\pipeline|gprc_i[0][3][11]~q ),
	.datad(\pipeline|gprc_i[0][2][11]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux6~3 .lut_mask = 16'hE6C4;
defparam \pipeline|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \pipeline|Mux6~4 (
// Equation(s):
// \pipeline|Mux6~4_combout  = (\pipeline|D_i[2][2]~q  & (\pipeline|Mux6~1_combout )) # (!\pipeline|D_i[2][2]~q  & ((\pipeline|Mux6~3_combout )))

	.dataa(gnd),
	.datab(\pipeline|D_i[2][2]~q ),
	.datac(\pipeline|Mux6~1_combout ),
	.datad(\pipeline|Mux6~3_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux6~4 .lut_mask = 16'hF3C0;
defparam \pipeline|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \pipeline|gprc_i~56 (
// Equation(s):
// \pipeline|gprc_i~56_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux21~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [11]))))

	.dataa(\pipeline|mem_access_result_i [11]),
	.datab(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux21~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~56_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~56 .lut_mask = 16'hF2C2;
defparam \pipeline|gprc_i~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \pipeline|gprc_i~57 (
// Equation(s):
// \pipeline|gprc_i~57_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|gprc_i~56_combout  & (\pipeline|Mux6~4_combout )) # (!\pipeline|gprc_i~56_combout  & ((\pipeline|exec_result_i[1][11]~q ))))) # (!\pipeline|gprc_i[0][5][11]~0_combout  & 
// (((\pipeline|gprc_i~56_combout ))))

	.dataa(\pipeline|Mux6~4_combout ),
	.datab(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datac(\pipeline|exec_result_i[1][11]~q ),
	.datad(\pipeline|gprc_i~56_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~57_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~57 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N8
cycloneive_lcell_comb \pipeline|gprc_i~58 (
// Equation(s):
// \pipeline|gprc_i~58_combout  = (\pipeline|gprc_i~2_combout  & (\pipeline|Add2~20_combout )) # (!\pipeline|gprc_i~2_combout  & ((\pipeline|gprc_i~57_combout )))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(\pipeline|Add2~20_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~57_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~58_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~58 .lut_mask = 16'hDD88;
defparam \pipeline|gprc_i~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N9
dffeas \pipeline|gprc_i[0][5][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
cycloneive_lcell_comb \go_to_LR_inst|Mux4~0 (
// Equation(s):
// \go_to_LR_inst|Mux4~0_combout  = (\pipeline|S_i[0][0]~q  & (\pipeline|S_i[0][1]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][6][11]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][4][11]~q )))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][11]~q ),
	.datad(\pipeline|gprc_i[0][4][11]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux4~0 .lut_mask = 16'hD9C8;
defparam \go_to_LR_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneive_lcell_comb \go_to_LR_inst|Mux4~1 (
// Equation(s):
// \go_to_LR_inst|Mux4~1_combout  = (\pipeline|S_i[0][0]~q  & ((\go_to_LR_inst|Mux4~0_combout  & (\pipeline|gprc_i[0][7][11]~q )) # (!\go_to_LR_inst|Mux4~0_combout  & ((\pipeline|gprc_i[0][5][11]~q ))))) # (!\pipeline|S_i[0][0]~q  & 
// (((\go_to_LR_inst|Mux4~0_combout ))))

	.dataa(\pipeline|gprc_i[0][7][11]~q ),
	.datab(\pipeline|gprc_i[0][5][11]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\go_to_LR_inst|Mux4~0_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux4~1 .lut_mask = 16'hAFC0;
defparam \go_to_LR_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \go_to_LR_inst|Mux4~2 (
// Equation(s):
// \go_to_LR_inst|Mux4~2_combout  = (\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q ) # ((\pipeline|gprc_i[0][1][11]~q )))) # (!\pipeline|S_i[0][0]~q  & (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][0][11]~q )))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][0][11]~q ),
	.datad(\pipeline|gprc_i[0][1][11]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux4~2 .lut_mask = 16'hBA98;
defparam \go_to_LR_inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \go_to_LR_inst|Mux4~3 (
// Equation(s):
// \go_to_LR_inst|Mux4~3_combout  = (\go_to_LR_inst|Mux4~2_combout  & (((\pipeline|gprc_i[0][3][11]~q )) # (!\pipeline|S_i[0][1]~q ))) # (!\go_to_LR_inst|Mux4~2_combout  & (\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][2][11]~q ))))

	.dataa(\go_to_LR_inst|Mux4~2_combout ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][3][11]~q ),
	.datad(\pipeline|gprc_i[0][2][11]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux4~3 .lut_mask = 16'hE6A2;
defparam \go_to_LR_inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \go_to_LR_inst|Mux4~4 (
// Equation(s):
// \go_to_LR_inst|Mux4~4_combout  = (\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux4~1_combout )) # (!\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux4~3_combout )))

	.dataa(gnd),
	.datab(\go_to_LR_inst|Mux4~1_combout ),
	.datac(\go_to_LR_inst|Mux4~3_combout ),
	.datad(\pipeline|S_i[0][2]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux4~4 .lut_mask = 16'hCCF0;
defparam \go_to_LR_inst|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \regnum_inst|src_val[11]~5 (
// Equation(s):
// \regnum_inst|src_val[11]~5_combout  = (\regnum_inst|src_val[15]~2_combout ) # ((!\pipeline|RC_i [0] & \go_to_LR_inst|Mux4~4_combout ))

	.dataa(\regnum_inst|src_val[15]~2_combout ),
	.datab(gnd),
	.datac(\pipeline|RC_i [0]),
	.datad(\go_to_LR_inst|Mux4~4_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[11]~5 .lut_mask = 16'hAFAA;
defparam \regnum_inst|src_val[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \alu_inst|result[11]~229 (
// Equation(s):
// \alu_inst|result[11]~229_combout  = (\pipeline|enable_i[0][12]~q ) # ((\pipeline|enable_i[0][13]~q  & (\alu_inst|dadd_op|Add6~8_combout  & \alu_inst|dadd_op|LessThan2~0_combout )))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\pipeline|enable_i[0][12]~q ),
	.datac(\alu_inst|dadd_op|Add6~8_combout ),
	.datad(\alu_inst|dadd_op|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~229_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~229 .lut_mask = 16'hECCC;
defparam \alu_inst|result[11]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~19 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~19_combout  = (!\regnum_inst|src_val[3]~18_combout  & (!\regnum_inst|src_val[2]~19_combout  & (\regnum_inst|src_val[1]~21_combout  & !\alu_inst|bis_op|ShiftLeft0~15_combout )))

	.dataa(\regnum_inst|src_val[3]~18_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(\regnum_inst|src_val[1]~21_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~19 .lut_mask = 16'h0010;
defparam \alu_inst|bis_op|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~28 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~28_combout  = (\alu_inst|bis_op|ShiftLeft0~19_combout  & ((\regnum_inst|src_val[0]~23_combout ) # (\regnum_inst|src_val[0]~22_combout )))

	.dataa(\alu_inst|bis_op|ShiftLeft0~19_combout ),
	.datab(\regnum_inst|src_val[0]~23_combout ),
	.datac(\regnum_inst|src_val[0]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~28 .lut_mask = 16'hA8A8;
defparam \alu_inst|bis_op|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \alu_inst|result[11]~88 (
// Equation(s):
// \alu_inst|result[11]~88_combout  = (\alu_inst|result[11]~53_combout  & (((\alu_inst|result[11]~52_combout )))) # (!\alu_inst|result[11]~53_combout  & ((\alu_inst|result[11]~52_combout  & (\regnum_inst|Mux44~4_combout )) # (!\alu_inst|result[11]~52_combout 
//  & ((\alu_inst|result~54_combout )))))

	.dataa(\regnum_inst|Mux44~4_combout ),
	.datab(\alu_inst|result~54_combout ),
	.datac(\alu_inst|result[11]~53_combout ),
	.datad(\alu_inst|result[11]~52_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~88 .lut_mask = 16'hFA0C;
defparam \alu_inst|result[11]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \alu_inst|result[11]~89 (
// Equation(s):
// \alu_inst|result[11]~89_combout  = (\alu_inst|result[11]~88_combout  & ((\regnum_inst|Mux35~4_combout ) # ((!\alu_inst|result[11]~53_combout )))) # (!\alu_inst|result[11]~88_combout  & (((\alu_inst|result[11]~53_combout  & !\regnum_inst|Mux36~4_combout 
// ))))

	.dataa(\alu_inst|result[11]~88_combout ),
	.datab(\regnum_inst|Mux35~4_combout ),
	.datac(\alu_inst|result[11]~53_combout ),
	.datad(\regnum_inst|Mux36~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~89 .lut_mask = 16'h8ADA;
defparam \alu_inst|result[11]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \alu_inst|result[11]~90 (
// Equation(s):
// \alu_inst|result[11]~90_combout  = (\alu_inst|result[11]~51_combout  & ((\regnum_inst|src_val[11]~5_combout ) # ((\alu_inst|result[11]~50_combout )))) # (!\alu_inst|result[11]~51_combout  & (((\alu_inst|result[11]~89_combout  & 
// !\alu_inst|result[11]~50_combout ))))

	.dataa(\regnum_inst|src_val[11]~5_combout ),
	.datab(\alu_inst|result[11]~51_combout ),
	.datac(\alu_inst|result[11]~89_combout ),
	.datad(\alu_inst|result[11]~50_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~90 .lut_mask = 16'hCCB8;
defparam \alu_inst|result[11]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \alu_inst|result[11]~91 (
// Equation(s):
// \alu_inst|result[11]~91_combout  = (\alu_inst|result[11]~50_combout  & ((\alu_inst|bis_op|ShiftLeft0~28_combout  & (!\alu_inst|result[11]~90_combout )) # (!\alu_inst|bis_op|ShiftLeft0~28_combout  & ((\regnum_inst|Mux36~4_combout ))))) # 
// (!\alu_inst|result[11]~50_combout  & (((\alu_inst|result[11]~90_combout ))))

	.dataa(\alu_inst|result[11]~50_combout ),
	.datab(\alu_inst|bis_op|ShiftLeft0~28_combout ),
	.datac(\alu_inst|result[11]~90_combout ),
	.datad(\regnum_inst|Mux36~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~91 .lut_mask = 16'h7A58;
defparam \alu_inst|result[11]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \alu_inst|and_op|result[11] (
// Equation(s):
// \alu_inst|and_op|result [11] = (\regnum_inst|Mux36~4_combout  & ((\regnum_inst|src_val[15]~2_combout ) # ((\go_to_LR_inst|Mux4~4_combout  & !\pipeline|RC_i [0]))))

	.dataa(\regnum_inst|Mux36~4_combout ),
	.datab(\go_to_LR_inst|Mux4~4_combout ),
	.datac(\pipeline|RC_i [0]),
	.datad(\regnum_inst|src_val[15]~2_combout ),
	.cin(gnd),
	.combout(\alu_inst|and_op|result [11]),
	.cout());
// synopsys translate_off
defparam \alu_inst|and_op|result[11] .lut_mask = 16'hAA08;
defparam \alu_inst|and_op|result[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \alu_inst|result[11]~92 (
// Equation(s):
// \alu_inst|result[11]~92_combout  = (\alu_inst|result[11]~63_combout  & (((!\alu_inst|result~36_combout )))) # (!\alu_inst|result[11]~63_combout  & ((\alu_inst|result~36_combout  & (\alu_inst|result[11]~91_combout )) # (!\alu_inst|result~36_combout  & 
// ((\alu_inst|and_op|result [11])))))

	.dataa(\alu_inst|result[11]~63_combout ),
	.datab(\alu_inst|result[11]~91_combout ),
	.datac(\alu_inst|result~36_combout ),
	.datad(\alu_inst|and_op|result [11]),
	.cin(gnd),
	.combout(\alu_inst|result[11]~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~92 .lut_mask = 16'h4F4A;
defparam \alu_inst|result[11]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \alu_inst|result[11]~93 (
// Equation(s):
// \alu_inst|result[11]~93_combout  = (\alu_inst|result[11]~63_combout  & ((\regnum_inst|Mux36~4_combout  & ((!\regnum_inst|src_val[11]~5_combout ) # (!\alu_inst|result[11]~92_combout ))) # (!\regnum_inst|Mux36~4_combout  & 
// ((\regnum_inst|src_val[11]~5_combout ))))) # (!\alu_inst|result[11]~63_combout  & (\alu_inst|result[11]~92_combout ))

	.dataa(\alu_inst|result[11]~92_combout ),
	.datab(\alu_inst|result[11]~63_combout ),
	.datac(\regnum_inst|Mux36~4_combout ),
	.datad(\regnum_inst|src_val[11]~5_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~93 .lut_mask = 16'h6EE2;
defparam \alu_inst|result[11]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \alu_inst|result[11]~94 (
// Equation(s):
// \alu_inst|result[11]~94_combout  = (\alu_inst|result[11]~229_combout  & (\alu_inst|result[11]~69_combout )) # (!\alu_inst|result[11]~229_combout  & ((\alu_inst|result[11]~69_combout  & (\alu_inst|dadd_op|Add6~8_combout )) # 
// (!\alu_inst|result[11]~69_combout  & ((\alu_inst|result[11]~93_combout )))))

	.dataa(\alu_inst|result[11]~229_combout ),
	.datab(\alu_inst|result[11]~69_combout ),
	.datac(\alu_inst|dadd_op|Add6~8_combout ),
	.datad(\alu_inst|result[11]~93_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~94 .lut_mask = 16'hD9C8;
defparam \alu_inst|result[11]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \alu_inst|result[11]~95 (
// Equation(s):
// \alu_inst|result[11]~95_combout  = (\alu_inst|result[11]~229_combout  & ((\alu_inst|result[11]~94_combout  & ((!\alu_inst|dadd_op|LessThan2~0_combout ))) # (!\alu_inst|result[11]~94_combout  & (\alu_inst|subc_op|Add0~24_combout )))) # 
// (!\alu_inst|result[11]~229_combout  & (((\alu_inst|result[11]~94_combout ))))

	.dataa(\alu_inst|subc_op|Add0~24_combout ),
	.datab(\alu_inst|dadd_op|LessThan2~0_combout ),
	.datac(\alu_inst|result[11]~229_combout ),
	.datad(\alu_inst|result[11]~94_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~95 .lut_mask = 16'h3FA0;
defparam \alu_inst|result[11]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \alu_inst|result[11]~96 (
// Equation(s):
// \alu_inst|result[11]~96_combout  = (\alu_inst|result[11]~42_combout  & (((\alu_inst|result[11]~41_combout ) # (\alu_inst|addc_op|Add0~24_combout )))) # (!\alu_inst|result[11]~42_combout  & (\alu_inst|result[11]~95_combout  & 
// (!\alu_inst|result[11]~41_combout )))

	.dataa(\alu_inst|result[11]~95_combout ),
	.datab(\alu_inst|result[11]~42_combout ),
	.datac(\alu_inst|result[11]~41_combout ),
	.datad(\alu_inst|addc_op|Add0~24_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~96 .lut_mask = 16'hCEC2;
defparam \alu_inst|result[11]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \alu_inst|result[11]~97 (
// Equation(s):
// \alu_inst|result[11]~97_combout  = (\alu_inst|result[11]~41_combout  & ((\alu_inst|result[11]~96_combout  & (\alu_inst|add_op|result[11]~22_combout )) # (!\alu_inst|result[11]~96_combout  & ((\alu_inst|sub_op|result[11]~22_combout ))))) # 
// (!\alu_inst|result[11]~41_combout  & (((\alu_inst|result[11]~96_combout ))))

	.dataa(\alu_inst|add_op|result[11]~22_combout ),
	.datab(\alu_inst|sub_op|result[11]~22_combout ),
	.datac(\alu_inst|result[11]~41_combout ),
	.datad(\alu_inst|result[11]~96_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[11]~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[11]~97 .lut_mask = 16'hAFC0;
defparam \alu_inst|result[11]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \pipeline|exec_result_i[0][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[0][11]~5_combout ),
	.asdata(\alu_inst|result[11]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|WideOr1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][11] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \pipeline|exec_result_i[1][11]~feeder (
// Equation(s):
// \pipeline|exec_result_i[1][11]~feeder_combout  = \pipeline|exec_result_i[0][11]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][11]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[1][11]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|exec_result_i[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N25
dffeas \pipeline|exec_result_i[1][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][11] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \pipeline|gprc_i~65 (
// Equation(s):
// \pipeline|gprc_i~65_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|Mux21~4_combout ) # (\pipeline|gprc_i[0][7][6]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [11] & ((!\pipeline|gprc_i[0][7][6]~0_combout ))))

	.dataa(\pipeline|mem_access_result_i [11]),
	.datab(\pipeline|Mux21~4_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|gprc_i[0][7][6]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~65_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~65 .lut_mask = 16'hF0CA;
defparam \pipeline|gprc_i~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \pipeline|gprc_i~66 (
// Equation(s):
// \pipeline|gprc_i~66_combout  = (\pipeline|gprc_i~65_combout  & (((\pipeline|Mux6~4_combout ) # (!\pipeline|gprc_i[0][7][6]~0_combout )))) # (!\pipeline|gprc_i~65_combout  & (\pipeline|exec_result_i[1][11]~q  & ((\pipeline|gprc_i[0][7][6]~0_combout ))))

	.dataa(\pipeline|exec_result_i[1][11]~q ),
	.datab(\pipeline|Mux6~4_combout ),
	.datac(\pipeline|gprc_i~65_combout ),
	.datad(\pipeline|gprc_i[0][7][6]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~66_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~66 .lut_mask = 16'hCAF0;
defparam \pipeline|gprc_i~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \pipeline|gprc_i~67 (
// Equation(s):
// \pipeline|gprc_i~67_combout  = (\pipeline|gprc_i~14_combout  & (\pipeline|Add2~20_combout )) # (!\pipeline|gprc_i~14_combout  & ((\pipeline|gprc_i~66_combout )))

	.dataa(\pipeline|Add2~20_combout ),
	.datab(\pipeline|gprc_i~14_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~66_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~67_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~67 .lut_mask = 16'hBB88;
defparam \pipeline|gprc_i~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N17
dffeas \pipeline|gprc_i[0][7][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneive_lcell_comb \dram_control_inst|Mux20~0 (
// Equation(s):
// \dram_control_inst|Mux20~0_combout  = (\pipeline|D_i[1][1]~q  & ((\pipeline|D_i[1][0]~q ) # ((\pipeline|gprc_i[0][6][11]~q )))) # (!\pipeline|D_i[1][1]~q  & (!\pipeline|D_i[1][0]~q  & ((\pipeline|gprc_i[0][4][11]~q ))))

	.dataa(\pipeline|D_i[1][1]~q ),
	.datab(\pipeline|D_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][6][11]~q ),
	.datad(\pipeline|gprc_i[0][4][11]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux20~0 .lut_mask = 16'hB9A8;
defparam \dram_control_inst|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneive_lcell_comb \dram_control_inst|Mux20~1 (
// Equation(s):
// \dram_control_inst|Mux20~1_combout  = (\pipeline|D_i[1][0]~q  & ((\dram_control_inst|Mux20~0_combout  & (\pipeline|gprc_i[0][7][11]~q )) # (!\dram_control_inst|Mux20~0_combout  & ((\pipeline|gprc_i[0][5][11]~q ))))) # (!\pipeline|D_i[1][0]~q  & 
// (((\dram_control_inst|Mux20~0_combout ))))

	.dataa(\pipeline|gprc_i[0][7][11]~q ),
	.datab(\pipeline|gprc_i[0][5][11]~q ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\dram_control_inst|Mux20~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux20~1 .lut_mask = 16'hAFC0;
defparam \dram_control_inst|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneive_lcell_comb \dram_control_inst|Mux20~2 (
// Equation(s):
// \dram_control_inst|Mux20~2_combout  = (\pipeline|D_i[1][0]~q  & ((\pipeline|D_i[1][1]~q ) # ((\pipeline|gprc_i[0][1][11]~q )))) # (!\pipeline|D_i[1][0]~q  & (!\pipeline|D_i[1][1]~q  & ((\pipeline|gprc_i[0][0][11]~q ))))

	.dataa(\pipeline|D_i[1][0]~q ),
	.datab(\pipeline|D_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][1][11]~q ),
	.datad(\pipeline|gprc_i[0][0][11]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux20~2 .lut_mask = 16'hB9A8;
defparam \dram_control_inst|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneive_lcell_comb \dram_control_inst|Mux20~3 (
// Equation(s):
// \dram_control_inst|Mux20~3_combout  = (\pipeline|D_i[1][1]~q  & ((\dram_control_inst|Mux20~2_combout  & ((\pipeline|gprc_i[0][3][11]~q ))) # (!\dram_control_inst|Mux20~2_combout  & (\pipeline|gprc_i[0][2][11]~q )))) # (!\pipeline|D_i[1][1]~q  & 
// (((\dram_control_inst|Mux20~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][11]~q ),
	.datab(\pipeline|D_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][3][11]~q ),
	.datad(\dram_control_inst|Mux20~2_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux20~3 .lut_mask = 16'hF388;
defparam \dram_control_inst|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneive_lcell_comb \dram_control_inst|Add4~4 (
// Equation(s):
// \dram_control_inst|Add4~4_combout  = (\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux20~1_combout )) # (!\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux20~3_combout )))

	.dataa(\dram_control_inst|Mux20~1_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[1][2]~q ),
	.datad(\dram_control_inst|Mux20~3_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~4 .lut_mask = 16'hAFA0;
defparam \dram_control_inst|Add4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N20
cycloneive_lcell_comb \dram_control_inst|Add4~88 (
// Equation(s):
// \dram_control_inst|Add4~88_combout  = (\dram_control_inst|Add4~4_combout  & ((\dram_control_inst|always0~0_combout ) # ((\dram_control_inst|Add4~56_combout  & \dram_control_inst|Add4~50_combout )))) # (!\dram_control_inst|Add4~4_combout  & 
// (\dram_control_inst|Add4~56_combout  & ((\dram_control_inst|Add4~50_combout ))))

	.dataa(\dram_control_inst|Add4~4_combout ),
	.datab(\dram_control_inst|Add4~56_combout ),
	.datac(\dram_control_inst|always0~0_combout ),
	.datad(\dram_control_inst|Add4~50_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~88_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~88 .lut_mask = 16'hECA0;
defparam \dram_control_inst|Add4~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N6
cycloneive_lcell_comb \dram_control_inst|Add4~89 (
// Equation(s):
// \dram_control_inst|Add4~89_combout  = (\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Mux4~4_combout ))) # (!\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Add4~88_combout ))

	.dataa(\pipeline|enable_i[1][33]~q ),
	.datab(\dram_control_inst|Add4~88_combout ),
	.datac(gnd),
	.datad(\dram_control_inst|Mux4~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~89_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~89 .lut_mask = 16'hEE44;
defparam \dram_control_inst|Add4~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[7]~9_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[7]~9_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~22 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~22_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 )))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~22 .lut_mask = 16'hBA98;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[7]~9_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[7]~9_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~23 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~23_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~22_combout  & 
// (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~22_combout 
//  & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~22_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~23 .lut_mask = 16'hE6A2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[10]~6_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 10;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 10;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[10]~6_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[10]~6_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 10;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 10;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ) # 
// (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  & 
// ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16 .lut_mask = 16'hAAE4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[10]~6_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 10;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 10;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16_combout  & 
// (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16_combout  & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~16_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17 .lut_mask = 16'hE2CC;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~17_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hACAC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N7
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[9]~7_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 9;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 9;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[9]~7_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 9;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 9;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[9]~7_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18 .lut_mask = 16'hEE50;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[9]~7_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 9;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 9;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ))))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18_combout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19 .lut_mask = 16'hDAD0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hCACA;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N9
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[8]~8_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[8]~8_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[8]~8_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  & 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20 .lut_mask = 16'hCEC2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[8]~8_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20_combout  & 
// (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20_combout 
//  & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21 .lut_mask = 16'hEC2C;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hFA50;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N27
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~23_combout ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hD8D8;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N25
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~12 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~12_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~12 .lut_mask = 16'hADA8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~13 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~13_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~12_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~12_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ))))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~12_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~12_combout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~13 .lut_mask = 16'hBCB0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N21
dffeas \pipeline|mem_access_result_i[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[7] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \pipeline|gprc_i~152 (
// Equation(s):
// \pipeline|gprc_i~152_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux25~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [7]))))

	.dataa(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datab(\pipeline|mem_access_result_i [7]),
	.datac(\pipeline|Mux25~4_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~152_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~152 .lut_mask = 16'hFA44;
defparam \pipeline|gprc_i~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \pipeline|gprc_i~153 (
// Equation(s):
// \pipeline|gprc_i~153_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|gprc_i~152_combout  & ((\pipeline|Mux10~4_combout ))) # (!\pipeline|gprc_i~152_combout  & (\pipeline|exec_result_i[1][7]~q )))) # (!\pipeline|gprc_i[0][5][11]~0_combout  
// & (((\pipeline|gprc_i~152_combout ))))

	.dataa(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datab(\pipeline|exec_result_i[1][7]~q ),
	.datac(\pipeline|Mux10~4_combout ),
	.datad(\pipeline|gprc_i~152_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~153_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~153 .lut_mask = 16'hF588;
defparam \pipeline|gprc_i~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N18
cycloneive_lcell_comb \pipeline|gprc_i~154 (
// Equation(s):
// \pipeline|gprc_i~154_combout  = (\pipeline|gprc_i~2_combout  & (\pipeline|Add2~12_combout )) # (!\pipeline|gprc_i~2_combout  & ((\pipeline|gprc_i~153_combout )))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~2_combout ),
	.datac(\pipeline|Add2~12_combout ),
	.datad(\pipeline|gprc_i~153_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~154_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~154 .lut_mask = 16'hF3C0;
defparam \pipeline|gprc_i~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N19
dffeas \pipeline|gprc_i[0][5][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
cycloneive_lcell_comb \go_to_LR_inst|Mux8~2 (
// Equation(s):
// \go_to_LR_inst|Mux8~2_combout  = (\pipeline|S_i[0][0]~q  & (((\pipeline|S_i[0][1]~q )))) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][6][7]~q ))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][7]~q ))))

	.dataa(\pipeline|gprc_i[0][4][7]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][6][7]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux8~2 .lut_mask = 16'hF2C2;
defparam \go_to_LR_inst|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N6
cycloneive_lcell_comb \go_to_LR_inst|Mux8~3 (
// Equation(s):
// \go_to_LR_inst|Mux8~3_combout  = (\pipeline|S_i[0][0]~q  & ((\go_to_LR_inst|Mux8~2_combout  & ((\pipeline|gprc_i[0][7][7]~q ))) # (!\go_to_LR_inst|Mux8~2_combout  & (\pipeline|gprc_i[0][5][7]~q )))) # (!\pipeline|S_i[0][0]~q  & 
// (((\go_to_LR_inst|Mux8~2_combout ))))

	.dataa(\pipeline|gprc_i[0][5][7]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][7][7]~q ),
	.datad(\go_to_LR_inst|Mux8~2_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux8~3 .lut_mask = 16'hF388;
defparam \go_to_LR_inst|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N14
cycloneive_lcell_comb \go_to_LR_inst|Mux8~0 (
// Equation(s):
// \go_to_LR_inst|Mux8~0_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][1][7]~q ))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][7]~q ))))

	.dataa(\pipeline|gprc_i[0][0][7]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][1][7]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux8~0 .lut_mask = 16'hF2C2;
defparam \go_to_LR_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N16
cycloneive_lcell_comb \go_to_LR_inst|Mux8~1 (
// Equation(s):
// \go_to_LR_inst|Mux8~1_combout  = (\go_to_LR_inst|Mux8~0_combout  & ((\pipeline|gprc_i[0][3][7]~q ) # ((!\pipeline|S_i[0][1]~q )))) # (!\go_to_LR_inst|Mux8~0_combout  & (((\pipeline|S_i[0][1]~q  & \pipeline|gprc_i[0][2][7]~q ))))

	.dataa(\pipeline|gprc_i[0][3][7]~q ),
	.datab(\go_to_LR_inst|Mux8~0_combout ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][2][7]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux8~1 .lut_mask = 16'hBC8C;
defparam \go_to_LR_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneive_lcell_comb \regnum_inst|src_val[7]~10 (
// Equation(s):
// \regnum_inst|src_val[7]~10_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux8~3_combout )) # (!\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux8~1_combout )))))

	.dataa(\go_to_LR_inst|Mux8~3_combout ),
	.datab(\go_to_LR_inst|Mux8~1_combout ),
	.datac(\pipeline|S_i[0][2]~q ),
	.datad(\pipeline|RC_i [0]),
	.cin(gnd),
	.combout(\regnum_inst|src_val[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[7]~10 .lut_mask = 16'h00AC;
defparam \regnum_inst|src_val[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \regnum_inst|src_val[7]~11 (
// Equation(s):
// \regnum_inst|src_val[7]~11_combout  = (\regnum_inst|src_val[15]~2_combout ) # (\regnum_inst|src_val[7]~10_combout )

	.dataa(gnd),
	.datab(\regnum_inst|src_val[15]~2_combout ),
	.datac(gnd),
	.datad(\regnum_inst|src_val[7]~10_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[7]~11 .lut_mask = 16'hFFCC;
defparam \regnum_inst|src_val[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \alu_inst|dadd_op|Add3~8 (
// Equation(s):
// \alu_inst|dadd_op|Add3~8_combout  = \regnum_inst|src_val[7]~11_combout  $ (\alu_inst|dadd_op|Add3~7  $ (!\regnum_inst|Mux40~4_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[7]~11_combout ),
	.datac(gnd),
	.datad(\regnum_inst|Mux40~4_combout ),
	.cin(\alu_inst|dadd_op|Add3~7 ),
	.combout(\alu_inst|dadd_op|Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|dadd_op|Add3~8 .lut_mask = 16'h3CC3;
defparam \alu_inst|dadd_op|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \alu_inst|result~213 (
// Equation(s):
// \alu_inst|result~213_combout  = (\alu_inst|result~40_combout  & ((\alu_inst|sub_op|result[7]~14_combout ) # ((\alu_inst|subc_op|Add0~16_combout  & \pipeline|enable_i[0][12]~q )))) # (!\alu_inst|result~40_combout  & (\alu_inst|subc_op|Add0~16_combout  & 
// (\pipeline|enable_i[0][12]~q )))

	.dataa(\alu_inst|result~40_combout ),
	.datab(\alu_inst|subc_op|Add0~16_combout ),
	.datac(\pipeline|enable_i[0][12]~q ),
	.datad(\alu_inst|sub_op|result[7]~14_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~213_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~213 .lut_mask = 16'hEAC0;
defparam \alu_inst|result~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \alu_inst|result~214 (
// Equation(s):
// \alu_inst|result~214_combout  = (\alu_inst|result~213_combout ) # ((\alu_inst|dadd_op|Add3~8_combout  & (!\alu_inst|result~43_combout  & \alu_inst|result[11]~69_combout )))

	.dataa(\alu_inst|dadd_op|Add3~8_combout ),
	.datab(\alu_inst|result~43_combout ),
	.datac(\alu_inst|result[11]~69_combout ),
	.datad(\alu_inst|result~213_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~214_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~214 .lut_mask = 16'hFF20;
defparam \alu_inst|result~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~25 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~25_combout  = (\regnum_inst|src_val[3]~18_combout  & (\regnum_inst|src_val[2]~19_combout  & (\regnum_inst|src_val[1]~21_combout  & !\alu_inst|bis_op|ShiftLeft0~15_combout )))

	.dataa(\regnum_inst|src_val[3]~18_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(\regnum_inst|src_val[1]~21_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~25 .lut_mask = 16'h0080;
defparam \alu_inst|bis_op|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \alu_inst|result~218 (
// Equation(s):
// \alu_inst|result~218_combout  = ((!\regnum_inst|src_val[0]~23_combout  & !\regnum_inst|src_val[0]~22_combout )) # (!\alu_inst|bis_op|ShiftLeft0~25_combout )

	.dataa(\alu_inst|bis_op|ShiftLeft0~25_combout ),
	.datab(gnd),
	.datac(\regnum_inst|src_val[0]~23_combout ),
	.datad(\regnum_inst|src_val[0]~22_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~218_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~218 .lut_mask = 16'h555F;
defparam \alu_inst|result~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \alu_inst|result~219 (
// Equation(s):
// \alu_inst|result~219_combout  = (!\pipeline|enable_i[0][25]~q  & ((\pipeline|enable_i[0][26]~q  & (\regnum_inst|Mux32~4_combout )) # (!\pipeline|enable_i[0][26]~q  & ((\alu_inst|result~54_combout )))))

	.dataa(\regnum_inst|Mux32~4_combout ),
	.datab(\alu_inst|result~54_combout ),
	.datac(\pipeline|enable_i[0][26]~q ),
	.datad(\pipeline|enable_i[0][25]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~219_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~219 .lut_mask = 16'h00AC;
defparam \alu_inst|result~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \alu_inst|result~220 (
// Equation(s):
// \alu_inst|result~220_combout  = (\update_psw_inst|WideOr2~0_combout  & ((\alu_inst|result~219_combout ) # ((\pipeline|enable_i[0][25]~q  & !\regnum_inst|Mux40~4_combout ))))

	.dataa(\update_psw_inst|WideOr2~0_combout ),
	.datab(\pipeline|enable_i[0][25]~q ),
	.datac(\alu_inst|result~219_combout ),
	.datad(\regnum_inst|Mux40~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~220_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~220 .lut_mask = 16'hA0A8;
defparam \alu_inst|result~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \alu_inst|result~221 (
// Equation(s):
// \alu_inst|result~221_combout  = (!\pipeline|enable_i[0][21]~q  & ((\alu_inst|result~220_combout ) # ((\regnum_inst|Mux39~4_combout  & !\update_psw_inst|WideOr2~0_combout ))))

	.dataa(\pipeline|enable_i[0][21]~q ),
	.datab(\alu_inst|result~220_combout ),
	.datac(\regnum_inst|Mux39~4_combout ),
	.datad(\update_psw_inst|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~221_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~221 .lut_mask = 16'h4454;
defparam \alu_inst|result~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \alu_inst|result~222 (
// Equation(s):
// \alu_inst|result~222_combout  = (!\pipeline|enable_i[0][20]~q  & ((\alu_inst|result~221_combout ) # ((\regnum_inst|src_val[7]~11_combout  & \pipeline|enable_i[0][21]~q ))))

	.dataa(\alu_inst|result~221_combout ),
	.datab(\regnum_inst|src_val[7]~11_combout ),
	.datac(\pipeline|enable_i[0][20]~q ),
	.datad(\pipeline|enable_i[0][21]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~222_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~222 .lut_mask = 16'h0E0A;
defparam \alu_inst|result~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \alu_inst|result~223 (
// Equation(s):
// \alu_inst|result~223_combout  = (\alu_inst|result~222_combout ) # ((\pipeline|enable_i[0][20]~q  & ((\regnum_inst|Mux40~4_combout ) # (!\alu_inst|result~218_combout ))))

	.dataa(\alu_inst|result~218_combout ),
	.datab(\alu_inst|result~222_combout ),
	.datac(\pipeline|enable_i[0][20]~q ),
	.datad(\regnum_inst|Mux40~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~223_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~223 .lut_mask = 16'hFCDC;
defparam \alu_inst|result~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \alu_inst|result~224 (
// Equation(s):
// \alu_inst|result~224_combout  = (\pipeline|enable_i[0][19]~q  & (\regnum_inst|Mux40~4_combout  & ((\alu_inst|result~218_combout )))) # (!\pipeline|enable_i[0][19]~q  & (((\alu_inst|result~223_combout ))))

	.dataa(\regnum_inst|Mux40~4_combout ),
	.datab(\alu_inst|result~223_combout ),
	.datac(\alu_inst|result~218_combout ),
	.datad(\pipeline|enable_i[0][19]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~224_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~224 .lut_mask = 16'hA0CC;
defparam \alu_inst|result~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \alu_inst|result~215 (
// Equation(s):
// \alu_inst|result~215_combout  = (!\pipeline|enable_i[0][15]~q  & (\pipeline|enable_i[0][17]~q  & !\pipeline|enable_i[0][16]~q ))

	.dataa(\pipeline|enable_i[0][15]~q ),
	.datab(gnd),
	.datac(\pipeline|enable_i[0][17]~q ),
	.datad(\pipeline|enable_i[0][16]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~215_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~215 .lut_mask = 16'h0050;
defparam \alu_inst|result~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \alu_inst|result~117 (
// Equation(s):
// \alu_inst|result~117_combout  = (!\pipeline|enable_i[0][15]~q  & \pipeline|enable_i[0][16]~q )

	.dataa(gnd),
	.datab(\pipeline|enable_i[0][15]~q ),
	.datac(\pipeline|enable_i[0][16]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_inst|result~117_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~117 .lut_mask = 16'h3030;
defparam \alu_inst|result~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \alu_inst|result~216 (
// Equation(s):
// \alu_inst|result~216_combout  = (\regnum_inst|src_val[7]~11_combout  & ((\alu_inst|result~215_combout ) # ((\regnum_inst|Mux40~4_combout  & \alu_inst|result~117_combout )))) # (!\regnum_inst|src_val[7]~11_combout  & (\alu_inst|result~215_combout  & 
// (\regnum_inst|Mux40~4_combout )))

	.dataa(\regnum_inst|src_val[7]~11_combout ),
	.datab(\alu_inst|result~215_combout ),
	.datac(\regnum_inst|Mux40~4_combout ),
	.datad(\alu_inst|result~117_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~216_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~216 .lut_mask = 16'hE8C8;
defparam \alu_inst|result~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \alu_inst|result~217 (
// Equation(s):
// \alu_inst|result~217_combout  = (\alu_inst|result~216_combout ) # ((\pipeline|enable_i[0][15]~q  & (\regnum_inst|src_val[7]~11_combout  $ (\regnum_inst|Mux40~4_combout ))))

	.dataa(\regnum_inst|src_val[7]~11_combout ),
	.datab(\pipeline|enable_i[0][15]~q ),
	.datac(\regnum_inst|Mux40~4_combout ),
	.datad(\alu_inst|result~216_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~217_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~217 .lut_mask = 16'hFF48;
defparam \alu_inst|result~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \alu_inst|result~225 (
// Equation(s):
// \alu_inst|result~225_combout  = (\alu_inst|result~217_combout ) # ((!\pipeline|enable_i[0][17]~q  & (\alu_inst|result~36_combout  & \alu_inst|result~224_combout )))

	.dataa(\pipeline|enable_i[0][17]~q ),
	.datab(\alu_inst|result~36_combout ),
	.datac(\alu_inst|result~224_combout ),
	.datad(\alu_inst|result~217_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~225_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~225 .lut_mask = 16'hFF40;
defparam \alu_inst|result~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \alu_inst|result[7]~226 (
// Equation(s):
// \alu_inst|result[7]~226_combout  = (\alu_inst|result[15]~38_combout  & ((\alu_inst|result~214_combout ) # ((\alu_inst|result~37_combout  & \alu_inst|result~225_combout ))))

	.dataa(\alu_inst|result~214_combout ),
	.datab(\alu_inst|result~37_combout ),
	.datac(\alu_inst|result~225_combout ),
	.datad(\alu_inst|result[15]~38_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[7]~226_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[7]~226 .lut_mask = 16'hEA00;
defparam \alu_inst|result[7]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \alu_inst|result[7]~245 (
// Equation(s):
// \alu_inst|result[7]~245_combout  = (\pipeline|enable_i[0][10]~q  & (((\alu_inst|addc_op|Add0~16_combout )))) # (!\pipeline|enable_i[0][10]~q  & (\pipeline|enable_i[0][11]~q  & ((\alu_inst|sub_op|result[7]~14_combout ))))

	.dataa(\pipeline|enable_i[0][11]~q ),
	.datab(\pipeline|enable_i[0][10]~q ),
	.datac(\alu_inst|addc_op|Add0~16_combout ),
	.datad(\alu_inst|sub_op|result[7]~14_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[7]~245_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[7]~245 .lut_mask = 16'hE2C0;
defparam \alu_inst|result[7]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \alu_inst|result[7]~227 (
// Equation(s):
// \alu_inst|result[7]~227_combout  = (\pipeline|enable_i[0][9]~q  & (((\alu_inst|add_op|result[7]~14_combout )))) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[7]~226_combout ) # ((\alu_inst|result[7]~245_combout ))))

	.dataa(\alu_inst|result[7]~226_combout ),
	.datab(\alu_inst|add_op|result[7]~14_combout ),
	.datac(\pipeline|enable_i[0][9]~q ),
	.datad(\alu_inst|result[7]~245_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[7]~227_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[7]~227 .lut_mask = 16'hCFCA;
defparam \alu_inst|result[7]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \pipeline|exec_result_i~9 (
// Equation(s):
// \pipeline|exec_result_i~9_combout  = (\pipeline|enable_i[0][37]~q  & (((\pipeline|B_i[0][7]~q )))) # (!\pipeline|enable_i[0][37]~q  & (\pipeline|enable_i[0][38]~q  & (\regnum_inst|Mux40~4_combout )))

	.dataa(\pipeline|enable_i[0][37]~q ),
	.datab(\pipeline|enable_i[0][38]~q ),
	.datac(\regnum_inst|Mux40~4_combout ),
	.datad(\pipeline|B_i[0][7]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~9_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~9 .lut_mask = 16'hEA40;
defparam \pipeline|exec_result_i~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \pipeline|exec_result_i~10 (
// Equation(s):
// \pipeline|exec_result_i~10_combout  = (\pipeline|exec_result_i~9_combout ) # ((\pipeline|WideOr1~0_combout  & \alu_inst|result[7]~227_combout ))

	.dataa(\pipeline|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\alu_inst|result[7]~227_combout ),
	.datad(\pipeline|exec_result_i~9_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~10_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~10 .lut_mask = 16'hFFA0;
defparam \pipeline|exec_result_i~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \pipeline|exec_result_i[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][7] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N2
cycloneive_lcell_comb \pipeline|exec_result_i[1][7]~feeder (
// Equation(s):
// \pipeline|exec_result_i[1][7]~feeder_combout  = \pipeline|exec_result_i[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][7]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[1][7]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|exec_result_i[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N3
dffeas \pipeline|exec_result_i[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][7] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N28
cycloneive_lcell_comb \pipeline|gprc_i~170 (
// Equation(s):
// \pipeline|gprc_i~170_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux25~4_combout ) # ((\pipeline|gprc_i[0][0][2]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (((!\pipeline|gprc_i[0][0][2]~0_combout  & \pipeline|mem_access_result_i [7]))))

	.dataa(\pipeline|Mux25~4_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datad(\pipeline|mem_access_result_i [7]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~170_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~170 .lut_mask = 16'hCBC8;
defparam \pipeline|gprc_i~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N6
cycloneive_lcell_comb \pipeline|gprc_i~171 (
// Equation(s):
// \pipeline|gprc_i~171_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|gprc_i~170_combout  & ((\pipeline|Mux10~4_combout ))) # (!\pipeline|gprc_i~170_combout  & (\pipeline|exec_result_i[1][7]~q )))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & 
// (((\pipeline|gprc_i~170_combout ))))

	.dataa(\pipeline|exec_result_i[1][7]~q ),
	.datab(\pipeline|Mux10~4_combout ),
	.datac(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datad(\pipeline|gprc_i~170_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~171_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~171 .lut_mask = 16'hCFA0;
defparam \pipeline|gprc_i~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N26
cycloneive_lcell_comb \pipeline|gprc_i~172 (
// Equation(s):
// \pipeline|gprc_i~172_combout  = (\pipeline|gprc_i~26_combout  & (\pipeline|Add2~12_combout )) # (!\pipeline|gprc_i~26_combout  & ((\pipeline|gprc_i~171_combout )))

	.dataa(\pipeline|Add2~12_combout ),
	.datab(\pipeline|gprc_i~171_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~26_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~172_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~172 .lut_mask = 16'hAACC;
defparam \pipeline|gprc_i~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N27
dffeas \pipeline|gprc_i[0][0][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N0
cycloneive_lcell_comb \dram_control_inst|Mux24~2 (
// Equation(s):
// \dram_control_inst|Mux24~2_combout  = (\pipeline|D_i[1][0]~q  & (((\pipeline|D_i[1][1]~q ) # (\pipeline|gprc_i[0][1][7]~q )))) # (!\pipeline|D_i[1][0]~q  & (\pipeline|gprc_i[0][0][7]~q  & (!\pipeline|D_i[1][1]~q )))

	.dataa(\pipeline|gprc_i[0][0][7]~q ),
	.datab(\pipeline|D_i[1][0]~q ),
	.datac(\pipeline|D_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][1][7]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux24~2 .lut_mask = 16'hCEC2;
defparam \dram_control_inst|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N2
cycloneive_lcell_comb \dram_control_inst|Mux24~3 (
// Equation(s):
// \dram_control_inst|Mux24~3_combout  = (\dram_control_inst|Mux24~2_combout  & ((\pipeline|gprc_i[0][3][7]~q ) # ((!\pipeline|D_i[1][1]~q )))) # (!\dram_control_inst|Mux24~2_combout  & (((\pipeline|D_i[1][1]~q  & \pipeline|gprc_i[0][2][7]~q ))))

	.dataa(\pipeline|gprc_i[0][3][7]~q ),
	.datab(\dram_control_inst|Mux24~2_combout ),
	.datac(\pipeline|D_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][2][7]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux24~3 .lut_mask = 16'hBC8C;
defparam \dram_control_inst|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N2
cycloneive_lcell_comb \dram_control_inst|Mux24~0 (
// Equation(s):
// \dram_control_inst|Mux24~0_combout  = (\pipeline|D_i[1][1]~q  & (((\pipeline|D_i[1][0]~q ) # (\pipeline|gprc_i[0][6][7]~q )))) # (!\pipeline|D_i[1][1]~q  & (\pipeline|gprc_i[0][4][7]~q  & (!\pipeline|D_i[1][0]~q )))

	.dataa(\pipeline|gprc_i[0][4][7]~q ),
	.datab(\pipeline|D_i[1][1]~q ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][6][7]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux24~0 .lut_mask = 16'hCEC2;
defparam \dram_control_inst|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N24
cycloneive_lcell_comb \dram_control_inst|Mux24~1 (
// Equation(s):
// \dram_control_inst|Mux24~1_combout  = (\pipeline|D_i[1][0]~q  & ((\dram_control_inst|Mux24~0_combout  & (\pipeline|gprc_i[0][7][7]~q )) # (!\dram_control_inst|Mux24~0_combout  & ((\pipeline|gprc_i[0][5][7]~q ))))) # (!\pipeline|D_i[1][0]~q  & 
// (((\dram_control_inst|Mux24~0_combout ))))

	.dataa(\pipeline|gprc_i[0][7][7]~q ),
	.datab(\pipeline|gprc_i[0][5][7]~q ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\dram_control_inst|Mux24~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux24~1 .lut_mask = 16'hAFC0;
defparam \dram_control_inst|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N10
cycloneive_lcell_comb \dram_control_inst|Add4~12 (
// Equation(s):
// \dram_control_inst|Add4~12_combout  = (\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux24~1_combout ))) # (!\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux24~3_combout ))

	.dataa(gnd),
	.datab(\dram_control_inst|Mux24~3_combout ),
	.datac(\pipeline|D_i[1][2]~q ),
	.datad(\dram_control_inst|Mux24~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~12_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~12 .lut_mask = 16'hFC0C;
defparam \dram_control_inst|Add4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N14
cycloneive_lcell_comb \dram_control_inst|Mux8~4 (
// Equation(s):
// \dram_control_inst|Mux8~4_combout  = (\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux8~1_combout )) # (!\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux8~3_combout )))

	.dataa(\dram_control_inst|Mux8~1_combout ),
	.datab(gnd),
	.datac(\dram_control_inst|Mux8~3_combout ),
	.datad(\pipeline|S_i[1][2]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux8~4 .lut_mask = 16'hAAF0;
defparam \dram_control_inst|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N4
cycloneive_lcell_comb \dram_control_inst|Add4~13 (
// Equation(s):
// \dram_control_inst|Add4~13_combout  = (\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Mux8~4_combout ))) # (!\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Add4~12_combout ))

	.dataa(gnd),
	.datab(\dram_control_inst|Add4~12_combout ),
	.datac(\pipeline|enable_i[1][39]~q ),
	.datad(\dram_control_inst|Mux8~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~13_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~13 .lut_mask = 16'hFC0C;
defparam \dram_control_inst|Add4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N8
cycloneive_lcell_comb \dram_control_inst|Add4~80 (
// Equation(s):
// \dram_control_inst|Add4~80_combout  = (\dram_control_inst|Add4~56_combout  & ((\dram_control_inst|Add4~42_combout ) # ((\dram_control_inst|always0~0_combout  & \dram_control_inst|Add4~12_combout )))) # (!\dram_control_inst|Add4~56_combout  & 
// (((\dram_control_inst|always0~0_combout  & \dram_control_inst|Add4~12_combout ))))

	.dataa(\dram_control_inst|Add4~56_combout ),
	.datab(\dram_control_inst|Add4~42_combout ),
	.datac(\dram_control_inst|always0~0_combout ),
	.datad(\dram_control_inst|Add4~12_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~80_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~80 .lut_mask = 16'hF888;
defparam \dram_control_inst|Add4~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N10
cycloneive_lcell_comb \dram_control_inst|Add4~81 (
// Equation(s):
// \dram_control_inst|Add4~81_combout  = (\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Mux8~4_combout ))) # (!\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Add4~80_combout ))

	.dataa(\pipeline|enable_i[1][33]~q ),
	.datab(gnd),
	.datac(\dram_control_inst|Add4~80_combout ),
	.datad(\dram_control_inst|Mux8~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~81_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~81 .lut_mask = 16'hFA50;
defparam \dram_control_inst|Add4~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[6]~10_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[6]~10_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~24 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~24_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  & 
// !\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~24 .lut_mask = 16'hCCB8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[6]~10_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[6]~10_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~25 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~25_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~24_combout  & 
// (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~24_combout 
//  & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~24_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~25 .lut_mask = 16'hE4AA;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~25_combout ),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hDD88;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N19
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~14 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~14_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~14 .lut_mask = 16'hDC98;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~15 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~15_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~14_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ) # ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~14_combout  
// & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~14_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~15 .lut_mask = 16'hDA8A;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N15
dffeas \pipeline|mem_access_result_i[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[6] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneive_lcell_comb \pipeline|gprc_i~182 (
// Equation(s):
// \pipeline|gprc_i~182_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][4][5]~0_combout ) # (\pipeline|Mux26~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [6] & (!\pipeline|gprc_i[0][4][5]~0_combout )))

	.dataa(\pipeline|mem_access_result_i [6]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datad(\pipeline|Mux26~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~182_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~182 .lut_mask = 16'hCEC2;
defparam \pipeline|gprc_i~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N4
cycloneive_lcell_comb \pipeline|gprc_i~183 (
// Equation(s):
// \pipeline|gprc_i~183_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|gprc_i~182_combout  & (\pipeline|Mux11~4_combout )) # (!\pipeline|gprc_i~182_combout  & ((\pipeline|exec_result_i[1][6]~q ))))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & 
// (((\pipeline|gprc_i~182_combout ))))

	.dataa(\pipeline|Mux11~4_combout ),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|exec_result_i[1][6]~q ),
	.datad(\pipeline|gprc_i~182_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~183_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~183 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \pipeline|gprc_i~184 (
// Equation(s):
// \pipeline|gprc_i~184_combout  = (\pipeline|gprc_i~10_combout  & ((\pipeline|Add2~10_combout ))) # (!\pipeline|gprc_i~10_combout  & (\pipeline|gprc_i~183_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~10_combout ),
	.datac(\pipeline|gprc_i~183_combout ),
	.datad(\pipeline|Add2~10_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~184_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~184 .lut_mask = 16'hFC30;
defparam \pipeline|gprc_i~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N25
dffeas \pipeline|gprc_i[0][4][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
cycloneive_lcell_comb \dram_control_inst|Mux9~0 (
// Equation(s):
// \dram_control_inst|Mux9~0_combout  = (\pipeline|S_i[1][0]~q  & (((\pipeline|S_i[1][1]~q )))) # (!\pipeline|S_i[1][0]~q  & ((\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][6][6]~q ))) # (!\pipeline|S_i[1][1]~q  & (\pipeline|gprc_i[0][4][6]~q ))))

	.dataa(\pipeline|gprc_i[0][4][6]~q ),
	.datab(\pipeline|S_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][6][6]~q ),
	.datad(\pipeline|S_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux9~0 .lut_mask = 16'hFC22;
defparam \dram_control_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
cycloneive_lcell_comb \dram_control_inst|Mux9~1 (
// Equation(s):
// \dram_control_inst|Mux9~1_combout  = (\pipeline|S_i[1][0]~q  & ((\dram_control_inst|Mux9~0_combout  & ((\pipeline|gprc_i[0][7][6]~q ))) # (!\dram_control_inst|Mux9~0_combout  & (\pipeline|gprc_i[0][5][6]~q )))) # (!\pipeline|S_i[1][0]~q  & 
// (((\dram_control_inst|Mux9~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][6]~q ),
	.datab(\pipeline|S_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][7][6]~q ),
	.datad(\dram_control_inst|Mux9~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux9~1 .lut_mask = 16'hF388;
defparam \dram_control_inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N8
cycloneive_lcell_comb \dram_control_inst|Mux9~4 (
// Equation(s):
// \dram_control_inst|Mux9~4_combout  = (\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux9~1_combout )) # (!\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux9~3_combout )))

	.dataa(\dram_control_inst|Mux9~1_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(gnd),
	.datad(\dram_control_inst|Mux9~3_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux9~4 .lut_mask = 16'hBB88;
defparam \dram_control_inst|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N12
cycloneive_lcell_comb \dram_control_inst|Add4~78 (
// Equation(s):
// \dram_control_inst|Add4~78_combout  = (\dram_control_inst|Add4~40_combout  & ((\dram_control_inst|Add4~56_combout ) # ((\dram_control_inst|always0~0_combout  & \dram_control_inst|Add4~14_combout )))) # (!\dram_control_inst|Add4~40_combout  & 
// (\dram_control_inst|always0~0_combout  & ((\dram_control_inst|Add4~14_combout ))))

	.dataa(\dram_control_inst|Add4~40_combout ),
	.datab(\dram_control_inst|always0~0_combout ),
	.datac(\dram_control_inst|Add4~56_combout ),
	.datad(\dram_control_inst|Add4~14_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~78_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~78 .lut_mask = 16'hECA0;
defparam \dram_control_inst|Add4~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N14
cycloneive_lcell_comb \dram_control_inst|Add4~79 (
// Equation(s):
// \dram_control_inst|Add4~79_combout  = (\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Mux9~4_combout )) # (!\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Add4~78_combout )))

	.dataa(\dram_control_inst|Mux9~4_combout ),
	.datab(gnd),
	.datac(\pipeline|enable_i[1][33]~q ),
	.datad(\dram_control_inst|Add4~78_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~79_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~79 .lut_mask = 16'hAFA0;
defparam \dram_control_inst|Add4~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[5]~11_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[5]~11_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[5]~11_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[5]~11_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26 .lut_mask = 16'hEE50;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ))))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~26_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27 .lut_mask = 16'hDDA0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~27_combout ),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hDD88;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N29
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[4]~12_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[4]~12_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8 .lut_mask = 16'hEE50;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[4]~12_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[4]~12_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ) # ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout  
// & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  & \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9 .lut_mask = 16'hD8AA;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hE4E4;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N15
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~18 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~18_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~18 .lut_mask = 16'hE5E0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~19 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~19_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~18_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~18_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ))))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~18_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~18_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~19 .lut_mask = 16'hDDA0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N3
dffeas \pipeline|mem_access_result_i[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[4] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N20
cycloneive_lcell_comb \pipeline|gprc_i~239 (
// Equation(s):
// \pipeline|gprc_i~239_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & (\pipeline|enable_i[2][22]~q )) # (!\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux28~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [4])))))

	.dataa(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Mux28~4_combout ),
	.datad(\pipeline|mem_access_result_i [4]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~239_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~239 .lut_mask = 16'hD9C8;
defparam \pipeline|gprc_i~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N22
cycloneive_lcell_comb \pipeline|gprc_i~240 (
// Equation(s):
// \pipeline|gprc_i~240_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|gprc_i~239_combout  & ((\pipeline|Mux13~4_combout ))) # (!\pipeline|gprc_i~239_combout  & (\pipeline|exec_result_i[1][4]~q )))) # (!\pipeline|gprc_i[0][1][3]~0_combout  & 
// (((\pipeline|gprc_i~239_combout ))))

	.dataa(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datab(\pipeline|exec_result_i[1][4]~q ),
	.datac(\pipeline|Mux13~4_combout ),
	.datad(\pipeline|gprc_i~239_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~240_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~240 .lut_mask = 16'hF588;
defparam \pipeline|gprc_i~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
cycloneive_lcell_comb \pipeline|gprc_i~241 (
// Equation(s):
// \pipeline|gprc_i~241_combout  = (\pipeline|gprc_i~22_combout  & (\pipeline|Add2~6_combout )) # (!\pipeline|gprc_i~22_combout  & ((\pipeline|gprc_i~240_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~6_combout ),
	.datac(\pipeline|gprc_i~22_combout ),
	.datad(\pipeline|gprc_i~240_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~241_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~241 .lut_mask = 16'hCFC0;
defparam \pipeline|gprc_i~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N29
dffeas \pipeline|gprc_i[0][1][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~241_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
cycloneive_lcell_comb \dram_control_inst|Mux27~2 (
// Equation(s):
// \dram_control_inst|Mux27~2_combout  = (\pipeline|D_i[1][1]~q  & (\pipeline|D_i[1][0]~q )) # (!\pipeline|D_i[1][1]~q  & ((\pipeline|D_i[1][0]~q  & (\pipeline|gprc_i[0][1][4]~q )) # (!\pipeline|D_i[1][0]~q  & ((\pipeline|gprc_i[0][0][4]~q )))))

	.dataa(\pipeline|D_i[1][1]~q ),
	.datab(\pipeline|D_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][1][4]~q ),
	.datad(\pipeline|gprc_i[0][0][4]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux27~2 .lut_mask = 16'hD9C8;
defparam \dram_control_inst|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
cycloneive_lcell_comb \dram_control_inst|Mux27~3 (
// Equation(s):
// \dram_control_inst|Mux27~3_combout  = (\pipeline|D_i[1][1]~q  & ((\dram_control_inst|Mux27~2_combout  & ((\pipeline|gprc_i[0][3][4]~q ))) # (!\dram_control_inst|Mux27~2_combout  & (\pipeline|gprc_i[0][2][4]~q )))) # (!\pipeline|D_i[1][1]~q  & 
// (((\dram_control_inst|Mux27~2_combout ))))

	.dataa(\pipeline|D_i[1][1]~q ),
	.datab(\pipeline|gprc_i[0][2][4]~q ),
	.datac(\pipeline|gprc_i[0][3][4]~q ),
	.datad(\dram_control_inst|Mux27~2_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux27~3 .lut_mask = 16'hF588;
defparam \dram_control_inst|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
cycloneive_lcell_comb \dram_control_inst|Mux27~0 (
// Equation(s):
// \dram_control_inst|Mux27~0_combout  = (\pipeline|D_i[1][1]~q  & ((\pipeline|D_i[1][0]~q ) # ((\pipeline|gprc_i[0][6][4]~q )))) # (!\pipeline|D_i[1][1]~q  & (!\pipeline|D_i[1][0]~q  & (\pipeline|gprc_i[0][4][4]~q )))

	.dataa(\pipeline|D_i[1][1]~q ),
	.datab(\pipeline|D_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][4][4]~q ),
	.datad(\pipeline|gprc_i[0][6][4]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux27~0 .lut_mask = 16'hBA98;
defparam \dram_control_inst|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
cycloneive_lcell_comb \dram_control_inst|Mux27~1 (
// Equation(s):
// \dram_control_inst|Mux27~1_combout  = (\pipeline|D_i[1][0]~q  & ((\dram_control_inst|Mux27~0_combout  & ((\pipeline|gprc_i[0][7][4]~q ))) # (!\dram_control_inst|Mux27~0_combout  & (\pipeline|gprc_i[0][5][4]~q )))) # (!\pipeline|D_i[1][0]~q  & 
// (((\dram_control_inst|Mux27~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][4]~q ),
	.datab(\pipeline|gprc_i[0][7][4]~q ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\dram_control_inst|Mux27~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux27~1 .lut_mask = 16'hCFA0;
defparam \dram_control_inst|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N26
cycloneive_lcell_comb \dram_control_inst|Add4~18 (
// Equation(s):
// \dram_control_inst|Add4~18_combout  = (\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux27~1_combout ))) # (!\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux27~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|D_i[1][2]~q ),
	.datac(\dram_control_inst|Mux27~3_combout ),
	.datad(\dram_control_inst|Mux27~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~18 .lut_mask = 16'hFC30;
defparam \dram_control_inst|Add4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N30
cycloneive_lcell_comb \dram_control_inst|Add4~74 (
// Equation(s):
// \dram_control_inst|Add4~74_combout  = (\dram_control_inst|Add4~18_combout  & ((\dram_control_inst|always0~0_combout ) # ((\dram_control_inst|Add4~56_combout  & \dram_control_inst|Add4~36_combout )))) # (!\dram_control_inst|Add4~18_combout  & 
// (\dram_control_inst|Add4~56_combout  & (\dram_control_inst|Add4~36_combout )))

	.dataa(\dram_control_inst|Add4~18_combout ),
	.datab(\dram_control_inst|Add4~56_combout ),
	.datac(\dram_control_inst|Add4~36_combout ),
	.datad(\dram_control_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~74_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~74 .lut_mask = 16'hEAC0;
defparam \dram_control_inst|Add4~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N8
cycloneive_lcell_comb \dram_control_inst|Add4~75 (
// Equation(s):
// \dram_control_inst|Add4~75_combout  = (\pipeline|enable_i[1][33]~q  & ((\dram_control_inst|Mux11~4_combout ))) # (!\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Add4~74_combout ))

	.dataa(\dram_control_inst|Add4~74_combout ),
	.datab(gnd),
	.datac(\pipeline|enable_i[1][33]~q ),
	.datad(\dram_control_inst|Mux11~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~75_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~75 .lut_mask = 16'hFA0A;
defparam \dram_control_inst|Add4~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~8 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~8_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~8 .lut_mask = 16'hE3E0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~9 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~9_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~8_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~8_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~8_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~8_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~9 .lut_mask = 16'hF388;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N9
dffeas \pipeline|mem_access_result_i[9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[9] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N12
cycloneive_lcell_comb \pipeline|gprc_i~104 (
// Equation(s):
// \pipeline|gprc_i~104_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & (\pipeline|enable_i[2][22]~q )) # (!\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux23~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [9]))))

	.dataa(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|mem_access_result_i [9]),
	.datad(\pipeline|Mux23~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~104_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~104 .lut_mask = 16'hDC98;
defparam \pipeline|gprc_i~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N22
cycloneive_lcell_comb \pipeline|gprc_i~105 (
// Equation(s):
// \pipeline|gprc_i~105_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|gprc_i~104_combout  & (\pipeline|Mux8~4_combout )) # (!\pipeline|gprc_i~104_combout  & ((\pipeline|exec_result_i[1][9]~q ))))) # (!\pipeline|gprc_i[0][5][11]~0_combout  & 
// (((\pipeline|gprc_i~104_combout ))))

	.dataa(\pipeline|Mux8~4_combout ),
	.datab(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datac(\pipeline|exec_result_i[1][9]~q ),
	.datad(\pipeline|gprc_i~104_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~105_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~105 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N24
cycloneive_lcell_comb \pipeline|gprc_i~106 (
// Equation(s):
// \pipeline|gprc_i~106_combout  = (\pipeline|gprc_i~2_combout  & ((\pipeline|Add2~16_combout ))) # (!\pipeline|gprc_i~2_combout  & (\pipeline|gprc_i~105_combout ))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(\pipeline|gprc_i~105_combout ),
	.datac(gnd),
	.datad(\pipeline|Add2~16_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~106_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~106 .lut_mask = 16'hEE44;
defparam \pipeline|gprc_i~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N25
dffeas \pipeline|gprc_i[0][5][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneive_lcell_comb \regnum_inst|Mux38~0 (
// Equation(s):
// \regnum_inst|Mux38~0_combout  = (\pipeline|D_i[0][0]~q  & (((\pipeline|D_i[0][1]~q )))) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][9]~q ))) # (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][4][9]~q ))))

	.dataa(\pipeline|gprc_i[0][4][9]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|D_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][6][9]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux38~0 .lut_mask = 16'hF2C2;
defparam \regnum_inst|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneive_lcell_comb \regnum_inst|Mux38~1 (
// Equation(s):
// \regnum_inst|Mux38~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux38~0_combout  & ((\pipeline|gprc_i[0][7][9]~q ))) # (!\regnum_inst|Mux38~0_combout  & (\pipeline|gprc_i[0][5][9]~q )))) # (!\pipeline|D_i[0][0]~q  & 
// (((\regnum_inst|Mux38~0_combout ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][5][9]~q ),
	.datac(\regnum_inst|Mux38~0_combout ),
	.datad(\pipeline|gprc_i[0][7][9]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux38~1 .lut_mask = 16'hF858;
defparam \regnum_inst|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneive_lcell_comb \regnum_inst|Mux38~2 (
// Equation(s):
// \regnum_inst|Mux38~2_combout  = (\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][1][9]~q ) # ((\pipeline|D_i[0][1]~q )))) # (!\pipeline|D_i[0][0]~q  & (((!\pipeline|D_i[0][1]~q  & \pipeline|gprc_i[0][0][9]~q ))))

	.dataa(\pipeline|gprc_i[0][1][9]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|D_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][0][9]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux38~2 .lut_mask = 16'hCBC8;
defparam \regnum_inst|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneive_lcell_comb \regnum_inst|Mux38~3 (
// Equation(s):
// \regnum_inst|Mux38~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux38~2_combout  & ((\pipeline|gprc_i[0][3][9]~q ))) # (!\regnum_inst|Mux38~2_combout  & (\pipeline|gprc_i[0][2][9]~q )))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux38~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][9]~q ),
	.datab(\pipeline|gprc_i[0][3][9]~q ),
	.datac(\pipeline|D_i[0][1]~q ),
	.datad(\regnum_inst|Mux38~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux38~3 .lut_mask = 16'hCFA0;
defparam \regnum_inst|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \regnum_inst|Mux38~4 (
// Equation(s):
// \regnum_inst|Mux38~4_combout  = (\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux38~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux38~3_combout )))

	.dataa(\pipeline|D_i[0][2]~q ),
	.datab(gnd),
	.datac(\regnum_inst|Mux38~1_combout ),
	.datad(\regnum_inst|Mux38~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux38~4 .lut_mask = 16'hF5A0;
defparam \regnum_inst|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \alu_inst|result[9]~230 (
// Equation(s):
// \alu_inst|result[9]~230_combout  = (!\alu_inst|result[11]~229_combout  & (!\pipeline|enable_i[0][12]~q  & (\pipeline|enable_i[0][13]~q  & \alu_inst|dadd_op|Add6~4_combout )))

	.dataa(\alu_inst|result[11]~229_combout ),
	.datab(\pipeline|enable_i[0][12]~q ),
	.datac(\pipeline|enable_i[0][13]~q ),
	.datad(\alu_inst|dadd_op|Add6~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~230_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~230 .lut_mask = 16'h1000;
defparam \alu_inst|result[9]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \alu_inst|result[9]~99 (
// Equation(s):
// \alu_inst|result[9]~99_combout  = (\alu_inst|result[11]~53_combout  & (\alu_inst|result[11]~52_combout )) # (!\alu_inst|result[11]~53_combout  & ((\alu_inst|result[11]~52_combout  & (\regnum_inst|Mux46~4_combout )) # (!\alu_inst|result[11]~52_combout  & 
// ((\alu_inst|result~54_combout )))))

	.dataa(\alu_inst|result[11]~53_combout ),
	.datab(\alu_inst|result[11]~52_combout ),
	.datac(\regnum_inst|Mux46~4_combout ),
	.datad(\alu_inst|result~54_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~99_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~99 .lut_mask = 16'hD9C8;
defparam \alu_inst|result[9]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \alu_inst|result[9]~100 (
// Equation(s):
// \alu_inst|result[9]~100_combout  = (\alu_inst|result[11]~53_combout  & ((\alu_inst|result[9]~99_combout  & (\regnum_inst|Mux37~4_combout )) # (!\alu_inst|result[9]~99_combout  & ((!\regnum_inst|Mux38~4_combout ))))) # (!\alu_inst|result[11]~53_combout  & 
// (((\alu_inst|result[9]~99_combout ))))

	.dataa(\regnum_inst|Mux37~4_combout ),
	.datab(\regnum_inst|Mux38~4_combout ),
	.datac(\alu_inst|result[11]~53_combout ),
	.datad(\alu_inst|result[9]~99_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~100_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~100 .lut_mask = 16'hAF30;
defparam \alu_inst|result[9]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \alu_inst|result[9]~101 (
// Equation(s):
// \alu_inst|result[9]~101_combout  = (\alu_inst|result[11]~51_combout  & ((\alu_inst|result[11]~50_combout ) # ((\regnum_inst|src_val[9]~7_combout )))) # (!\alu_inst|result[11]~51_combout  & (!\alu_inst|result[11]~50_combout  & 
// ((\alu_inst|result[9]~100_combout ))))

	.dataa(\alu_inst|result[11]~51_combout ),
	.datab(\alu_inst|result[11]~50_combout ),
	.datac(\regnum_inst|src_val[9]~7_combout ),
	.datad(\alu_inst|result[9]~100_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~101_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~101 .lut_mask = 16'hB9A8;
defparam \alu_inst|result[9]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~20 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~20_combout  = (\alu_inst|bis_op|ShiftLeft0~27_combout  & (!\regnum_inst|src_val[2]~19_combout  & (\regnum_inst|src_val[0]~24_combout  & !\alu_inst|bis_op|ShiftLeft0~15_combout )))

	.dataa(\alu_inst|bis_op|ShiftLeft0~27_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(\regnum_inst|src_val[0]~24_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~20 .lut_mask = 16'h0020;
defparam \alu_inst|bis_op|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \alu_inst|result[9]~102 (
// Equation(s):
// \alu_inst|result[9]~102_combout  = (\alu_inst|result[11]~50_combout  & ((\alu_inst|bis_op|ShiftLeft0~20_combout  & (!\alu_inst|result[9]~101_combout )) # (!\alu_inst|bis_op|ShiftLeft0~20_combout  & ((\regnum_inst|Mux38~4_combout ))))) # 
// (!\alu_inst|result[11]~50_combout  & (\alu_inst|result[9]~101_combout ))

	.dataa(\alu_inst|result[9]~101_combout ),
	.datab(\regnum_inst|Mux38~4_combout ),
	.datac(\alu_inst|result[11]~50_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~102_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~102 .lut_mask = 16'h5ACA;
defparam \alu_inst|result[9]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \alu_inst|and_op|result[9] (
// Equation(s):
// \alu_inst|and_op|result [9] = (\regnum_inst|Mux38~4_combout  & ((\regnum_inst|src_val[15]~2_combout ) # ((\go_to_LR_inst|Mux6~4_combout  & !\pipeline|RC_i [0]))))

	.dataa(\go_to_LR_inst|Mux6~4_combout ),
	.datab(\pipeline|RC_i [0]),
	.datac(\regnum_inst|src_val[15]~2_combout ),
	.datad(\regnum_inst|Mux38~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|and_op|result [9]),
	.cout());
// synopsys translate_off
defparam \alu_inst|and_op|result[9] .lut_mask = 16'hF200;
defparam \alu_inst|and_op|result[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \alu_inst|result[9]~103 (
// Equation(s):
// \alu_inst|result[9]~103_combout  = (\alu_inst|result~36_combout  & (\alu_inst|result[9]~102_combout  & (!\alu_inst|result[11]~63_combout ))) # (!\alu_inst|result~36_combout  & (((\alu_inst|result[11]~63_combout ) # (\alu_inst|and_op|result [9]))))

	.dataa(\alu_inst|result[9]~102_combout ),
	.datab(\alu_inst|result~36_combout ),
	.datac(\alu_inst|result[11]~63_combout ),
	.datad(\alu_inst|and_op|result [9]),
	.cin(gnd),
	.combout(\alu_inst|result[9]~103_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~103 .lut_mask = 16'h3B38;
defparam \alu_inst|result[9]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \alu_inst|result[9]~104 (
// Equation(s):
// \alu_inst|result[9]~104_combout  = (\alu_inst|result[11]~63_combout  & ((\regnum_inst|Mux38~4_combout  & ((!\regnum_inst|src_val[9]~7_combout ) # (!\alu_inst|result[9]~103_combout ))) # (!\regnum_inst|Mux38~4_combout  & ((\regnum_inst|src_val[9]~7_combout 
// ))))) # (!\alu_inst|result[11]~63_combout  & (\alu_inst|result[9]~103_combout ))

	.dataa(\alu_inst|result[9]~103_combout ),
	.datab(\alu_inst|result[11]~63_combout ),
	.datac(\regnum_inst|Mux38~4_combout ),
	.datad(\regnum_inst|src_val[9]~7_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~104_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~104 .lut_mask = 16'h6EE2;
defparam \alu_inst|result[9]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \alu_inst|result[9]~98 (
// Equation(s):
// \alu_inst|result[9]~98_combout  = (\alu_inst|result[11]~229_combout  & ((\alu_inst|result[11]~69_combout  & ((!\alu_inst|dadd_op|Add6~4_combout ))) # (!\alu_inst|result[11]~69_combout  & (\alu_inst|subc_op|Add0~20_combout ))))

	.dataa(\alu_inst|result[11]~229_combout ),
	.datab(\alu_inst|result[11]~69_combout ),
	.datac(\alu_inst|subc_op|Add0~20_combout ),
	.datad(\alu_inst|dadd_op|Add6~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~98_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~98 .lut_mask = 16'h20A8;
defparam \alu_inst|result[9]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \alu_inst|result[9]~105 (
// Equation(s):
// \alu_inst|result[9]~105_combout  = (\alu_inst|result[9]~230_combout ) # ((\alu_inst|result[9]~98_combout ) # ((\alu_inst|result[9]~104_combout  & \alu_inst|result~44_combout )))

	.dataa(\alu_inst|result[9]~230_combout ),
	.datab(\alu_inst|result[9]~104_combout ),
	.datac(\alu_inst|result~44_combout ),
	.datad(\alu_inst|result[9]~98_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~105_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~105 .lut_mask = 16'hFFEA;
defparam \alu_inst|result[9]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \alu_inst|result[9]~106 (
// Equation(s):
// \alu_inst|result[9]~106_combout  = (\alu_inst|result[11]~42_combout  & (((\alu_inst|result[11]~41_combout ) # (\alu_inst|addc_op|Add0~20_combout )))) # (!\alu_inst|result[11]~42_combout  & (\alu_inst|result[9]~105_combout  & 
// (!\alu_inst|result[11]~41_combout )))

	.dataa(\alu_inst|result[9]~105_combout ),
	.datab(\alu_inst|result[11]~42_combout ),
	.datac(\alu_inst|result[11]~41_combout ),
	.datad(\alu_inst|addc_op|Add0~20_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~106_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~106 .lut_mask = 16'hCEC2;
defparam \alu_inst|result[9]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \alu_inst|result[9]~107 (
// Equation(s):
// \alu_inst|result[9]~107_combout  = (\alu_inst|result[11]~41_combout  & ((\alu_inst|result[9]~106_combout  & ((\alu_inst|add_op|result[9]~18_combout ))) # (!\alu_inst|result[9]~106_combout  & (\alu_inst|sub_op|result[9]~18_combout )))) # 
// (!\alu_inst|result[11]~41_combout  & (((\alu_inst|result[9]~106_combout ))))

	.dataa(\alu_inst|sub_op|result[9]~18_combout ),
	.datab(\alu_inst|add_op|result[9]~18_combout ),
	.datac(\alu_inst|result[11]~41_combout ),
	.datad(\alu_inst|result[9]~106_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[9]~107_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[9]~107 .lut_mask = 16'hCFA0;
defparam \alu_inst|result[9]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \pipeline|exec_result_i[0][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[0][9]~3_combout ),
	.asdata(\alu_inst|result[9]~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|WideOr1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][9] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \pipeline|exec_result_i[1][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][9] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N8
cycloneive_lcell_comb \pipeline|gprc_i~122 (
// Equation(s):
// \pipeline|gprc_i~122_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux23~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [9])))))

	.dataa(\pipeline|Mux23~4_combout ),
	.datab(\pipeline|mem_access_result_i [9]),
	.datac(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~122_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~122 .lut_mask = 16'hFA0C;
defparam \pipeline|gprc_i~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N26
cycloneive_lcell_comb \pipeline|gprc_i~123 (
// Equation(s):
// \pipeline|gprc_i~123_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|gprc_i~122_combout  & ((\pipeline|Mux8~4_combout ))) # (!\pipeline|gprc_i~122_combout  & (\pipeline|exec_result_i[1][9]~q )))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & 
// (((\pipeline|gprc_i~122_combout ))))

	.dataa(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datab(\pipeline|exec_result_i[1][9]~q ),
	.datac(\pipeline|gprc_i~122_combout ),
	.datad(\pipeline|Mux8~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~123_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~123 .lut_mask = 16'hF858;
defparam \pipeline|gprc_i~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N24
cycloneive_lcell_comb \pipeline|gprc_i~124 (
// Equation(s):
// \pipeline|gprc_i~124_combout  = (\pipeline|gprc_i~26_combout  & ((\pipeline|Add2~16_combout ))) # (!\pipeline|gprc_i~26_combout  & (\pipeline|gprc_i~123_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~26_combout ),
	.datac(\pipeline|gprc_i~123_combout ),
	.datad(\pipeline|Add2~16_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~124_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~124 .lut_mask = 16'hFC30;
defparam \pipeline|gprc_i~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N25
dffeas \pipeline|gprc_i[0][0][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N28
cycloneive_lcell_comb \pipeline|Mux8~2 (
// Equation(s):
// \pipeline|Mux8~2_combout  = (\pipeline|D_i[2][1]~q  & (\pipeline|D_i[2][0]~q )) # (!\pipeline|D_i[2][1]~q  & ((\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][1][9]~q ))) # (!\pipeline|D_i[2][0]~q  & (\pipeline|gprc_i[0][0][9]~q ))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][0][9]~q ),
	.datad(\pipeline|gprc_i[0][1][9]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux8~2 .lut_mask = 16'hDC98;
defparam \pipeline|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N22
cycloneive_lcell_comb \pipeline|Mux8~3 (
// Equation(s):
// \pipeline|Mux8~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux8~2_combout  & (\pipeline|gprc_i[0][3][9]~q )) # (!\pipeline|Mux8~2_combout  & ((\pipeline|gprc_i[0][2][9]~q ))))) # (!\pipeline|D_i[2][1]~q  & (((\pipeline|Mux8~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][9]~q ),
	.datab(\pipeline|gprc_i[0][2][9]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|Mux8~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux8~3 .lut_mask = 16'hAFC0;
defparam \pipeline|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N16
cycloneive_lcell_comb \pipeline|Mux8~0 (
// Equation(s):
// \pipeline|Mux8~0_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|D_i[2][0]~q ) # ((\pipeline|gprc_i[0][6][9]~q )))) # (!\pipeline|D_i[2][1]~q  & (!\pipeline|D_i[2][0]~q  & (\pipeline|gprc_i[0][4][9]~q )))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][4][9]~q ),
	.datad(\pipeline|gprc_i[0][6][9]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux8~0 .lut_mask = 16'hBA98;
defparam \pipeline|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N2
cycloneive_lcell_comb \pipeline|Mux8~1 (
// Equation(s):
// \pipeline|Mux8~1_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|Mux8~0_combout  & (\pipeline|gprc_i[0][7][9]~q )) # (!\pipeline|Mux8~0_combout  & ((\pipeline|gprc_i[0][5][9]~q ))))) # (!\pipeline|D_i[2][0]~q  & (((\pipeline|Mux8~0_combout ))))

	.dataa(\pipeline|gprc_i[0][7][9]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][5][9]~q ),
	.datad(\pipeline|Mux8~0_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux8~1 .lut_mask = 16'hBBC0;
defparam \pipeline|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N8
cycloneive_lcell_comb \pipeline|Mux8~4 (
// Equation(s):
// \pipeline|Mux8~4_combout  = (\pipeline|D_i[2][2]~q  & ((\pipeline|Mux8~1_combout ))) # (!\pipeline|D_i[2][2]~q  & (\pipeline|Mux8~3_combout ))

	.dataa(\pipeline|Mux8~3_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[2][2]~q ),
	.datad(\pipeline|Mux8~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux8~4 .lut_mask = 16'hFA0A;
defparam \pipeline|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N24
cycloneive_lcell_comb \pipeline|gprc_i~116 (
// Equation(s):
// \pipeline|gprc_i~116_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux23~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [9])))))

	.dataa(\pipeline|Mux23~4_combout ),
	.datab(\pipeline|mem_access_result_i [9]),
	.datac(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~116_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~116 .lut_mask = 16'hFA0C;
defparam \pipeline|gprc_i~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N10
cycloneive_lcell_comb \pipeline|gprc_i~117 (
// Equation(s):
// \pipeline|gprc_i~117_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|gprc_i~116_combout  & (\pipeline|Mux8~4_combout )) # (!\pipeline|gprc_i~116_combout  & ((\pipeline|exec_result_i[1][9]~q ))))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & 
// (((\pipeline|gprc_i~116_combout ))))

	.dataa(\pipeline|Mux8~4_combout ),
	.datab(\pipeline|exec_result_i[1][9]~q ),
	.datac(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datad(\pipeline|gprc_i~116_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~117_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~117 .lut_mask = 16'hAFC0;
defparam \pipeline|gprc_i~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N20
cycloneive_lcell_comb \pipeline|gprc_i~118 (
// Equation(s):
// \pipeline|gprc_i~118_combout  = (\pipeline|gprc_i~18_combout  & (\pipeline|Add2~16_combout )) # (!\pipeline|gprc_i~18_combout  & ((\pipeline|gprc_i~117_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~16_combout ),
	.datac(\pipeline|gprc_i~18_combout ),
	.datad(\pipeline|gprc_i~117_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~118_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~118 .lut_mask = 16'hCFC0;
defparam \pipeline|gprc_i~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N21
dffeas \pipeline|gprc_i[0][2][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneive_lcell_comb \go_to_LR_inst|Mux6~2 (
// Equation(s):
// \go_to_LR_inst|Mux6~2_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|S_i[0][0]~q )))) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][1][9]~q )) # (!\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][0][9]~q )))))

	.dataa(\pipeline|gprc_i[0][1][9]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][0][9]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux6~2 .lut_mask = 16'hE3E0;
defparam \go_to_LR_inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneive_lcell_comb \go_to_LR_inst|Mux6~3 (
// Equation(s):
// \go_to_LR_inst|Mux6~3_combout  = (\pipeline|S_i[0][1]~q  & ((\go_to_LR_inst|Mux6~2_combout  & ((\pipeline|gprc_i[0][3][9]~q ))) # (!\go_to_LR_inst|Mux6~2_combout  & (\pipeline|gprc_i[0][2][9]~q )))) # (!\pipeline|S_i[0][1]~q  & 
// (((\go_to_LR_inst|Mux6~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][9]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][3][9]~q ),
	.datad(\go_to_LR_inst|Mux6~2_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux6~3 .lut_mask = 16'hF388;
defparam \go_to_LR_inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneive_lcell_comb \go_to_LR_inst|Mux6~0 (
// Equation(s):
// \go_to_LR_inst|Mux6~0_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|S_i[0][0]~q ) # (\pipeline|gprc_i[0][6][9]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][9]~q  & (!\pipeline|S_i[0][0]~q )))

	.dataa(\pipeline|gprc_i[0][4][9]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][6][9]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux6~0 .lut_mask = 16'hCEC2;
defparam \go_to_LR_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneive_lcell_comb \go_to_LR_inst|Mux6~1 (
// Equation(s):
// \go_to_LR_inst|Mux6~1_combout  = (\pipeline|S_i[0][0]~q  & ((\go_to_LR_inst|Mux6~0_combout  & (\pipeline|gprc_i[0][7][9]~q )) # (!\go_to_LR_inst|Mux6~0_combout  & ((\pipeline|gprc_i[0][5][9]~q ))))) # (!\pipeline|S_i[0][0]~q  & 
// (((\go_to_LR_inst|Mux6~0_combout ))))

	.dataa(\pipeline|gprc_i[0][7][9]~q ),
	.datab(\pipeline|gprc_i[0][5][9]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\go_to_LR_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux6~1 .lut_mask = 16'hAFC0;
defparam \go_to_LR_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \go_to_LR_inst|Mux6~4 (
// Equation(s):
// \go_to_LR_inst|Mux6~4_combout  = (\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux6~1_combout ))) # (!\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux6~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\go_to_LR_inst|Mux6~3_combout ),
	.datad(\go_to_LR_inst|Mux6~1_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux6~4 .lut_mask = 16'hFC30;
defparam \go_to_LR_inst|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \regnum_inst|src_val[9]~7 (
// Equation(s):
// \regnum_inst|src_val[9]~7_combout  = (\regnum_inst|src_val[15]~2_combout ) # ((!\pipeline|RC_i [0] & \go_to_LR_inst|Mux6~4_combout ))

	.dataa(\regnum_inst|src_val[15]~2_combout ),
	.datab(gnd),
	.datac(\pipeline|RC_i [0]),
	.datad(\go_to_LR_inst|Mux6~4_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[9]~7 .lut_mask = 16'hAFAA;
defparam \regnum_inst|src_val[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \regnum_inst|src_val[15]~15 (
// Equation(s):
// \regnum_inst|src_val[15]~15_combout  = (\pipeline|S_i[0][2]~q  & (\pipeline|S_i[0][0]~q  & \pipeline|RC_i [0]))

	.dataa(gnd),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|RC_i [0]),
	.cin(gnd),
	.combout(\regnum_inst|src_val[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[15]~15 .lut_mask = 16'hC000;
defparam \regnum_inst|src_val[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~11 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~11_combout  = (\regnum_inst|src_val[15]~2_combout ) # ((\regnum_inst|src_val[4]~16_combout ) # ((\regnum_inst|src_val[15]~15_combout ) # (\regnum_inst|src_val[15]~26_combout )))

	.dataa(\regnum_inst|src_val[15]~2_combout ),
	.datab(\regnum_inst|src_val[4]~16_combout ),
	.datac(\regnum_inst|src_val[15]~15_combout ),
	.datad(\regnum_inst|src_val[15]~26_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~11 .lut_mask = 16'hFFFE;
defparam \alu_inst|bis_op|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~12 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~12_combout  = (\regnum_inst|src_val[9]~7_combout ) # ((\regnum_inst|src_val[10]~6_combout ) # ((\regnum_inst|src_val[11]~5_combout ) # (\alu_inst|bis_op|ShiftLeft0~11_combout )))

	.dataa(\regnum_inst|src_val[9]~7_combout ),
	.datab(\regnum_inst|src_val[10]~6_combout ),
	.datac(\regnum_inst|src_val[11]~5_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~12 .lut_mask = 16'hFFFE;
defparam \alu_inst|bis_op|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~13 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~13_combout  = (\regnum_inst|src_val[15]~2_combout ) # ((\regnum_inst|src_val[7]~10_combout ) # ((\regnum_inst|src_val[6]~12_combout ) # (\regnum_inst|src_val[8]~8_combout )))

	.dataa(\regnum_inst|src_val[15]~2_combout ),
	.datab(\regnum_inst|src_val[7]~10_combout ),
	.datac(\regnum_inst|src_val[6]~12_combout ),
	.datad(\regnum_inst|src_val[8]~8_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~13 .lut_mask = 16'hFFFE;
defparam \alu_inst|bis_op|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~10 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~10_combout  = (\regnum_inst|src_val[15]~2_combout ) # ((\regnum_inst|src_val[13]~25_combout ) # (\regnum_inst|src_val[12]~3_combout ))

	.dataa(\regnum_inst|src_val[15]~2_combout ),
	.datab(\regnum_inst|src_val[13]~25_combout ),
	.datac(\regnum_inst|src_val[12]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~10 .lut_mask = 16'hFEFE;
defparam \alu_inst|bis_op|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~14 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~14_combout  = (\regnum_inst|src_val[5]~14_combout ) # ((\regnum_inst|src_val[14]~27_combout ) # ((\regnum_inst|src_val[15]~15_combout  & \pipeline|S_i[0][1]~q )))

	.dataa(\regnum_inst|src_val[15]~15_combout ),
	.datab(\regnum_inst|src_val[5]~14_combout ),
	.datac(\regnum_inst|src_val[14]~27_combout ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~14 .lut_mask = 16'hFEFC;
defparam \alu_inst|bis_op|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~15 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~15_combout  = (\alu_inst|bis_op|ShiftLeft0~12_combout ) # ((\alu_inst|bis_op|ShiftLeft0~13_combout ) # ((\alu_inst|bis_op|ShiftLeft0~10_combout ) # (\alu_inst|bis_op|ShiftLeft0~14_combout )))

	.dataa(\alu_inst|bis_op|ShiftLeft0~12_combout ),
	.datab(\alu_inst|bis_op|ShiftLeft0~13_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~10_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~15 .lut_mask = 16'hFFFE;
defparam \alu_inst|bis_op|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~26 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~26_combout  = (\regnum_inst|src_val[3]~18_combout  & (!\regnum_inst|src_val[2]~19_combout  & (\regnum_inst|src_val[1]~21_combout  & !\alu_inst|bis_op|ShiftLeft0~15_combout )))

	.dataa(\regnum_inst|src_val[3]~18_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(\regnum_inst|src_val[1]~21_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~26 .lut_mask = 16'h0020;
defparam \alu_inst|bis_op|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~30 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~30_combout  = (\regnum_inst|src_val[0]~23_combout ) # ((\regnum_inst|src_val[0]~22_combout ) # (!\alu_inst|bis_op|ShiftLeft0~26_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[0]~23_combout ),
	.datac(\regnum_inst|src_val[0]~22_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~30 .lut_mask = 16'hFCFF;
defparam \alu_inst|bis_op|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \alu_inst|result[2]~182 (
// Equation(s):
// \alu_inst|result[2]~182_combout  = (\alu_inst|result[11]~52_combout  & (((\regnum_inst|Mux44~4_combout ) # (!\alu_inst|result[11]~53_combout )))) # (!\alu_inst|result[11]~52_combout  & (!\regnum_inst|Mux45~4_combout  & (\alu_inst|result[11]~53_combout )))

	.dataa(\regnum_inst|Mux45~4_combout ),
	.datab(\alu_inst|result[11]~52_combout ),
	.datac(\alu_inst|result[11]~53_combout ),
	.datad(\regnum_inst|Mux44~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~182_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~182 .lut_mask = 16'hDC1C;
defparam \alu_inst|result[2]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \alu_inst|result[1]~154 (
// Equation(s):
// \alu_inst|result[1]~154_combout  = (!\alu_inst|result[11]~53_combout  & ((\pipeline|enable_i[0][27]~q ) # (\alu_inst|result[11]~52_combout )))

	.dataa(\alu_inst|result[11]~53_combout ),
	.datab(\pipeline|enable_i[0][27]~q ),
	.datac(gnd),
	.datad(\alu_inst|result[11]~52_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~154_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~154 .lut_mask = 16'h5544;
defparam \alu_inst|result[1]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \alu_inst|result[2]~183 (
// Equation(s):
// \alu_inst|result[2]~183_combout  = (\alu_inst|result[2]~182_combout  & ((\regnum_inst|Mux37~4_combout ) # ((!\alu_inst|result[1]~154_combout )))) # (!\alu_inst|result[2]~182_combout  & (((\regnum_inst|Mux45~4_combout  & \alu_inst|result[1]~154_combout 
// ))))

	.dataa(\regnum_inst|Mux37~4_combout ),
	.datab(\alu_inst|result[2]~182_combout ),
	.datac(\regnum_inst|Mux45~4_combout ),
	.datad(\alu_inst|result[1]~154_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~183_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~183 .lut_mask = 16'hB8CC;
defparam \alu_inst|result[2]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \alu_inst|result[2]~184 (
// Equation(s):
// \alu_inst|result[2]~184_combout  = (\alu_inst|result[11]~51_combout  & (((\regnum_inst|src_val[2]~19_combout ) # (\alu_inst|result[11]~50_combout )))) # (!\alu_inst|result[11]~51_combout  & (\alu_inst|result[2]~183_combout  & 
// ((!\alu_inst|result[11]~50_combout ))))

	.dataa(\alu_inst|result[2]~183_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(\alu_inst|result[11]~51_combout ),
	.datad(\alu_inst|result[11]~50_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~184_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~184 .lut_mask = 16'hF0CA;
defparam \alu_inst|result[2]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \alu_inst|result[2]~185 (
// Equation(s):
// \alu_inst|result[2]~185_combout  = (\alu_inst|result[11]~50_combout  & ((\alu_inst|bis_op|ShiftLeft0~30_combout  & (\regnum_inst|Mux45~4_combout )) # (!\alu_inst|bis_op|ShiftLeft0~30_combout  & ((!\alu_inst|result[2]~184_combout ))))) # 
// (!\alu_inst|result[11]~50_combout  & (((\alu_inst|result[2]~184_combout ))))

	.dataa(\alu_inst|result[11]~50_combout ),
	.datab(\alu_inst|bis_op|ShiftLeft0~30_combout ),
	.datac(\regnum_inst|Mux45~4_combout ),
	.datad(\alu_inst|result[2]~184_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~185_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~185 .lut_mask = 16'hD5A2;
defparam \alu_inst|result[2]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \alu_inst|result[2]~186 (
// Equation(s):
// \alu_inst|result[2]~186_combout  = (\alu_inst|result~36_combout  & (!\alu_inst|result[11]~63_combout  & ((\alu_inst|result[2]~185_combout )))) # (!\alu_inst|result~36_combout  & ((\alu_inst|result[11]~63_combout ) # ((\alu_inst|and_op|result [2]))))

	.dataa(\alu_inst|result~36_combout ),
	.datab(\alu_inst|result[11]~63_combout ),
	.datac(\alu_inst|and_op|result [2]),
	.datad(\alu_inst|result[2]~185_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~186_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~186 .lut_mask = 16'h7654;
defparam \alu_inst|result[2]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \alu_inst|result[2]~187 (
// Equation(s):
// \alu_inst|result[2]~187_combout  = (\alu_inst|result[11]~63_combout  & ((\regnum_inst|src_val[2]~19_combout  & ((!\alu_inst|result[2]~186_combout ) # (!\regnum_inst|Mux45~4_combout ))) # (!\regnum_inst|src_val[2]~19_combout  & 
// (\regnum_inst|Mux45~4_combout )))) # (!\alu_inst|result[11]~63_combout  & (((\alu_inst|result[2]~186_combout ))))

	.dataa(\alu_inst|result[11]~63_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(\regnum_inst|Mux45~4_combout ),
	.datad(\alu_inst|result[2]~186_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~187_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~187 .lut_mask = 16'h7DA8;
defparam \alu_inst|result[2]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \alu_inst|result[1]~238 (
// Equation(s):
// \alu_inst|result[1]~238_combout  = (\pipeline|enable_i[0][12]~q ) # ((\pipeline|enable_i[0][13]~q  & (\alu_inst|dadd_op|Add0~8_combout  & \alu_inst|dadd_op|LessThan0~0_combout )))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\alu_inst|dadd_op|Add0~8_combout ),
	.datac(\pipeline|enable_i[0][12]~q ),
	.datad(\alu_inst|dadd_op|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~238_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~238 .lut_mask = 16'hF8F0;
defparam \alu_inst|result[1]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \alu_inst|result[2]~248 (
// Equation(s):
// \alu_inst|result[2]~248_combout  = (\alu_inst|result[11]~69_combout  & (((\alu_inst|result[1]~238_combout )))) # (!\alu_inst|result[11]~69_combout  & ((\alu_inst|result[1]~238_combout  & ((\alu_inst|subc_op|Add0~6_combout ))) # 
// (!\alu_inst|result[1]~238_combout  & (\alu_inst|result[2]~187_combout ))))

	.dataa(\alu_inst|result[2]~187_combout ),
	.datab(\alu_inst|subc_op|Add0~6_combout ),
	.datac(\alu_inst|result[11]~69_combout ),
	.datad(\alu_inst|result[1]~238_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~248_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~248 .lut_mask = 16'hFC0A;
defparam \alu_inst|result[2]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \alu_inst|result[2]~249 (
// Equation(s):
// \alu_inst|result[2]~249_combout  = (\alu_inst|result[11]~69_combout  & (\alu_inst|dadd_op|Add0~6_combout  $ (((\alu_inst|result[2]~248_combout  & !\alu_inst|dadd_op|Add0~4_combout ))))) # (!\alu_inst|result[11]~69_combout  & 
// (((\alu_inst|result[2]~248_combout ))))

	.dataa(\alu_inst|dadd_op|Add0~6_combout ),
	.datab(\alu_inst|result[2]~248_combout ),
	.datac(\alu_inst|result[11]~69_combout ),
	.datad(\alu_inst|dadd_op|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~249_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~249 .lut_mask = 16'hAC6C;
defparam \alu_inst|result[2]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \alu_inst|addc_op|Add0~4 (
// Equation(s):
// \alu_inst|addc_op|Add0~4_combout  = ((\regnum_inst|Mux46~4_combout  $ (\regnum_inst|src_val[1]~21_combout  $ (!\alu_inst|addc_op|Add0~3 )))) # (GND)
// \alu_inst|addc_op|Add0~5  = CARRY((\regnum_inst|Mux46~4_combout  & ((\regnum_inst|src_val[1]~21_combout ) # (!\alu_inst|addc_op|Add0~3 ))) # (!\regnum_inst|Mux46~4_combout  & (\regnum_inst|src_val[1]~21_combout  & !\alu_inst|addc_op|Add0~3 )))

	.dataa(\regnum_inst|Mux46~4_combout ),
	.datab(\regnum_inst|src_val[1]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~3 ),
	.combout(\alu_inst|addc_op|Add0~4_combout ),
	.cout(\alu_inst|addc_op|Add0~5 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~4 .lut_mask = 16'h698E;
defparam \alu_inst|addc_op|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \alu_inst|addc_op|Add0~6 (
// Equation(s):
// \alu_inst|addc_op|Add0~6_combout  = (\regnum_inst|Mux45~4_combout  & ((\regnum_inst|src_val[2]~19_combout  & (\alu_inst|addc_op|Add0~5  & VCC)) # (!\regnum_inst|src_val[2]~19_combout  & (!\alu_inst|addc_op|Add0~5 )))) # (!\regnum_inst|Mux45~4_combout  & 
// ((\regnum_inst|src_val[2]~19_combout  & (!\alu_inst|addc_op|Add0~5 )) # (!\regnum_inst|src_val[2]~19_combout  & ((\alu_inst|addc_op|Add0~5 ) # (GND)))))
// \alu_inst|addc_op|Add0~7  = CARRY((\regnum_inst|Mux45~4_combout  & (!\regnum_inst|src_val[2]~19_combout  & !\alu_inst|addc_op|Add0~5 )) # (!\regnum_inst|Mux45~4_combout  & ((!\alu_inst|addc_op|Add0~5 ) # (!\regnum_inst|src_val[2]~19_combout ))))

	.dataa(\regnum_inst|Mux45~4_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~5 ),
	.combout(\alu_inst|addc_op|Add0~6_combout ),
	.cout(\alu_inst|addc_op|Add0~7 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~6 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \alu_inst|result[2]~188 (
// Equation(s):
// \alu_inst|result[2]~188_combout  = (\alu_inst|result[11]~42_combout  & (((\alu_inst|result[11]~41_combout ) # (\alu_inst|addc_op|Add0~6_combout )))) # (!\alu_inst|result[11]~42_combout  & (\alu_inst|result[2]~249_combout  & 
// (!\alu_inst|result[11]~41_combout )))

	.dataa(\alu_inst|result[2]~249_combout ),
	.datab(\alu_inst|result[11]~42_combout ),
	.datac(\alu_inst|result[11]~41_combout ),
	.datad(\alu_inst|addc_op|Add0~6_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~188_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~188 .lut_mask = 16'hCEC2;
defparam \alu_inst|result[2]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \alu_inst|result[2]~189 (
// Equation(s):
// \alu_inst|result[2]~189_combout  = (\alu_inst|result[11]~41_combout  & ((\alu_inst|result[2]~188_combout  & ((\alu_inst|add_op|result[2]~4_combout ))) # (!\alu_inst|result[2]~188_combout  & (\alu_inst|sub_op|result[2]~4_combout )))) # 
// (!\alu_inst|result[11]~41_combout  & (((\alu_inst|result[2]~188_combout ))))

	.dataa(\alu_inst|result[11]~41_combout ),
	.datab(\alu_inst|sub_op|result[2]~4_combout ),
	.datac(\alu_inst|result[2]~188_combout ),
	.datad(\alu_inst|add_op|result[2]~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[2]~189_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[2]~189 .lut_mask = 16'hF858;
defparam \alu_inst|result[2]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \pipeline|exec_result_i~19 (
// Equation(s):
// \pipeline|exec_result_i~19_combout  = (\pipeline|enable_i[0][37]~q  & (((\pipeline|B_i[0][2]~q )))) # (!\pipeline|enable_i[0][37]~q  & (\pipeline|enable_i[0][38]~q  & (\regnum_inst|Mux45~4_combout )))

	.dataa(\pipeline|enable_i[0][38]~q ),
	.datab(\regnum_inst|Mux45~4_combout ),
	.datac(\pipeline|enable_i[0][37]~q ),
	.datad(\pipeline|B_i[0][2]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~19_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~19 .lut_mask = 16'hF808;
defparam \pipeline|exec_result_i~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \pipeline|exec_result_i~20 (
// Equation(s):
// \pipeline|exec_result_i~20_combout  = (\pipeline|exec_result_i~19_combout ) # ((\alu_inst|result[2]~189_combout  & \pipeline|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(\alu_inst|result[2]~189_combout ),
	.datac(\pipeline|WideOr1~0_combout ),
	.datad(\pipeline|exec_result_i~19_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~20_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~20 .lut_mask = 16'hFFC0;
defparam \pipeline|exec_result_i~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N23
dffeas \pipeline|exec_result_i[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][2] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y47_N29
dffeas \pipeline|exec_result_i[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][2] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N0
cycloneive_lcell_comb \pipeline|gprc_i~293 (
// Equation(s):
// \pipeline|gprc_i~293_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux30~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [2]))))

	.dataa(\pipeline|mem_access_result_i [2]),
	.datab(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux30~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~293_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~293 .lut_mask = 16'hF2C2;
defparam \pipeline|gprc_i~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N28
cycloneive_lcell_comb \pipeline|gprc_i~294 (
// Equation(s):
// \pipeline|gprc_i~294_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|gprc_i~293_combout  & (\pipeline|Mux15~4_combout )) # (!\pipeline|gprc_i~293_combout  & ((\pipeline|exec_result_i[1][2]~q ))))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & 
// (((\pipeline|gprc_i~293_combout ))))

	.dataa(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datab(\pipeline|Mux15~4_combout ),
	.datac(\pipeline|exec_result_i[1][2]~q ),
	.datad(\pipeline|gprc_i~293_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~294_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~294 .lut_mask = 16'hDDA0;
defparam \pipeline|gprc_i~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \pipeline|gprc_i~295 (
// Equation(s):
// \pipeline|gprc_i~295_combout  = (\pipeline|gprc_i~30_combout  & (\pipeline|Add2~2_combout )) # (!\pipeline|gprc_i~30_combout  & ((\pipeline|gprc_i~294_combout )))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~30_combout ),
	.datac(\pipeline|Add2~2_combout ),
	.datad(\pipeline|gprc_i~294_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~295_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~295 .lut_mask = 16'hF3C0;
defparam \pipeline|gprc_i~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N23
dffeas \pipeline|gprc_i[0][3][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~295_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N28
cycloneive_lcell_comb \regnum_inst|Mux45~2 (
// Equation(s):
// \regnum_inst|Mux45~2_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][1][2]~q ))) # (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][0][2]~q ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][0][2]~q ),
	.datac(\pipeline|gprc_i[0][1][2]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux45~2 .lut_mask = 16'hFA44;
defparam \regnum_inst|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N6
cycloneive_lcell_comb \regnum_inst|Mux45~3 (
// Equation(s):
// \regnum_inst|Mux45~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux45~2_combout  & (\pipeline|gprc_i[0][3][2]~q )) # (!\regnum_inst|Mux45~2_combout  & ((\pipeline|gprc_i[0][2][2]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux45~2_combout ))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][3][2]~q ),
	.datac(\pipeline|gprc_i[0][2][2]~q ),
	.datad(\regnum_inst|Mux45~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux45~3 .lut_mask = 16'hDDA0;
defparam \regnum_inst|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \regnum_inst|Mux45~4 (
// Equation(s):
// \regnum_inst|Mux45~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux45~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux45~3_combout ))

	.dataa(\pipeline|D_i[0][2]~q ),
	.datab(gnd),
	.datac(\regnum_inst|Mux45~3_combout ),
	.datad(\regnum_inst|Mux45~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux45~4 .lut_mask = 16'hFA50;
defparam \regnum_inst|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \alu_inst|or_op|result[3] (
// Equation(s):
// \alu_inst|or_op|result [3] = (\regnum_inst|Mux44~4_combout ) # ((!\regnum_inst|src_val[3]~17_combout  & ((\go_to_LR_inst|Mux12~4_combout ) # (\pipeline|RC_i [0]))))

	.dataa(\go_to_LR_inst|Mux12~4_combout ),
	.datab(\pipeline|RC_i [0]),
	.datac(\regnum_inst|src_val[3]~17_combout ),
	.datad(\regnum_inst|Mux44~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|or_op|result [3]),
	.cout());
// synopsys translate_off
defparam \alu_inst|or_op|result[3] .lut_mask = 16'hFF0E;
defparam \alu_inst|or_op|result[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \alu_inst|result[3]~190 (
// Equation(s):
// \alu_inst|result[3]~190_combout  = (\alu_inst|result[11]~53_combout  & ((\alu_inst|result[11]~52_combout  & (\regnum_inst|Mux43~4_combout )) # (!\alu_inst|result[11]~52_combout  & ((!\regnum_inst|Mux44~4_combout ))))) # (!\alu_inst|result[11]~53_combout  
// & (((\alu_inst|result[11]~52_combout ))))

	.dataa(\regnum_inst|Mux43~4_combout ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(\alu_inst|result[11]~53_combout ),
	.datad(\alu_inst|result[11]~52_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~190_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~190 .lut_mask = 16'hAF30;
defparam \alu_inst|result[3]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \alu_inst|result[3]~191 (
// Equation(s):
// \alu_inst|result[3]~191_combout  = (\alu_inst|result[1]~154_combout  & ((\alu_inst|result[3]~190_combout  & (\regnum_inst|Mux36~4_combout )) # (!\alu_inst|result[3]~190_combout  & ((\regnum_inst|Mux44~4_combout ))))) # (!\alu_inst|result[1]~154_combout  & 
// (((\alu_inst|result[3]~190_combout ))))

	.dataa(\alu_inst|result[1]~154_combout ),
	.datab(\regnum_inst|Mux36~4_combout ),
	.datac(\regnum_inst|Mux44~4_combout ),
	.datad(\alu_inst|result[3]~190_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~191_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~191 .lut_mask = 16'hDDA0;
defparam \alu_inst|result[3]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~23 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~23_combout  = (!\regnum_inst|src_val[2]~19_combout  & (\regnum_inst|src_val[1]~21_combout  & !\alu_inst|bis_op|ShiftLeft0~15_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(\regnum_inst|src_val[1]~21_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~23 .lut_mask = 16'h0030;
defparam \alu_inst|bis_op|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \alu_inst|bis_op|result[3] (
// Equation(s):
// \alu_inst|bis_op|result [3] = (\regnum_inst|Mux44~4_combout ) # ((\regnum_inst|src_val[0]~24_combout  & (\regnum_inst|src_val[3]~18_combout  & \alu_inst|bis_op|ShiftLeft0~23_combout )))

	.dataa(\regnum_inst|src_val[0]~24_combout ),
	.datab(\regnum_inst|src_val[3]~18_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~23_combout ),
	.datad(\regnum_inst|Mux44~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|result [3]),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|result[3] .lut_mask = 16'hFF80;
defparam \alu_inst|bis_op|result[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \alu_inst|result[3]~192 (
// Equation(s):
// \alu_inst|result[3]~192_combout  = (\alu_inst|result[11]~51_combout  & (((\alu_inst|result[11]~50_combout )))) # (!\alu_inst|result[11]~51_combout  & ((\alu_inst|result[11]~50_combout  & ((\alu_inst|bis_op|result [3]))) # (!\alu_inst|result[11]~50_combout 
//  & (\alu_inst|result[3]~191_combout ))))

	.dataa(\alu_inst|result[3]~191_combout ),
	.datab(\alu_inst|result[11]~51_combout ),
	.datac(\alu_inst|result[11]~50_combout ),
	.datad(\alu_inst|bis_op|result [3]),
	.cin(gnd),
	.combout(\alu_inst|result[3]~192_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~192 .lut_mask = 16'hF2C2;
defparam \alu_inst|result[3]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \alu_inst|bic_op|result[3] (
// Equation(s):
// \alu_inst|bic_op|result [3] = (\regnum_inst|Mux44~4_combout  & (((!\regnum_inst|src_val[0]~23_combout  & !\regnum_inst|src_val[0]~22_combout )) # (!\alu_inst|bis_op|ShiftLeft0~26_combout )))

	.dataa(\alu_inst|bis_op|ShiftLeft0~26_combout ),
	.datab(\regnum_inst|src_val[0]~23_combout ),
	.datac(\regnum_inst|src_val[0]~22_combout ),
	.datad(\regnum_inst|Mux44~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|bic_op|result [3]),
	.cout());
// synopsys translate_off
defparam \alu_inst|bic_op|result[3] .lut_mask = 16'h5700;
defparam \alu_inst|bic_op|result[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \alu_inst|result[3]~193 (
// Equation(s):
// \alu_inst|result[3]~193_combout  = (\alu_inst|result[3]~192_combout  & (((\alu_inst|bic_op|result [3])) # (!\alu_inst|result[11]~51_combout ))) # (!\alu_inst|result[3]~192_combout  & (\alu_inst|result[11]~51_combout  & 
// ((!\regnum_inst|src_val[3]~18_combout ))))

	.dataa(\alu_inst|result[3]~192_combout ),
	.datab(\alu_inst|result[11]~51_combout ),
	.datac(\alu_inst|bic_op|result [3]),
	.datad(\regnum_inst|src_val[3]~18_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~193_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~193 .lut_mask = 16'hA2E6;
defparam \alu_inst|result[3]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \alu_inst|result[3]~194 (
// Equation(s):
// \alu_inst|result[3]~194_combout  = (\alu_inst|result~36_combout  & ((\alu_inst|result[11]~63_combout  & (\alu_inst|or_op|result [3])) # (!\alu_inst|result[11]~63_combout  & ((\alu_inst|result[3]~193_combout ))))) # (!\alu_inst|result~36_combout  & 
// (((\alu_inst|result[11]~63_combout ))))

	.dataa(\alu_inst|or_op|result [3]),
	.datab(\alu_inst|result~36_combout ),
	.datac(\alu_inst|result[11]~63_combout ),
	.datad(\alu_inst|result[3]~193_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~194_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~194 .lut_mask = 16'hBCB0;
defparam \alu_inst|result[3]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \alu_inst|result[3]~195 (
// Equation(s):
// \alu_inst|result[3]~195_combout  = (\alu_inst|result[3]~194_combout  & ((\alu_inst|result~36_combout ) # (\regnum_inst|Mux44~4_combout  $ (!\regnum_inst|src_val[3]~18_combout )))) # (!\alu_inst|result[3]~194_combout  & (\regnum_inst|Mux44~4_combout  & 
// (!\alu_inst|result~36_combout  & !\regnum_inst|src_val[3]~18_combout )))

	.dataa(\alu_inst|result[3]~194_combout ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(\alu_inst|result~36_combout ),
	.datad(\regnum_inst|src_val[3]~18_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~195_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~195 .lut_mask = 16'hA8A6;
defparam \alu_inst|result[3]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \alu_inst|result[3]~196 (
// Equation(s):
// \alu_inst|result[3]~196_combout  = (\alu_inst|result[1]~238_combout  & (\alu_inst|result[11]~69_combout )) # (!\alu_inst|result[1]~238_combout  & ((\alu_inst|result[11]~69_combout  & ((\alu_inst|dadd_op|Add0~8_combout ))) # 
// (!\alu_inst|result[11]~69_combout  & (\alu_inst|result[3]~195_combout ))))

	.dataa(\alu_inst|result[1]~238_combout ),
	.datab(\alu_inst|result[11]~69_combout ),
	.datac(\alu_inst|result[3]~195_combout ),
	.datad(\alu_inst|dadd_op|Add0~8_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~196_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~196 .lut_mask = 16'hDC98;
defparam \alu_inst|result[3]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \alu_inst|result[3]~197 (
// Equation(s):
// \alu_inst|result[3]~197_combout  = (\alu_inst|result[1]~238_combout  & ((\alu_inst|result[3]~196_combout  & ((!\alu_inst|dadd_op|LessThan0~0_combout ))) # (!\alu_inst|result[3]~196_combout  & (\alu_inst|subc_op|Add0~8_combout )))) # 
// (!\alu_inst|result[1]~238_combout  & (((\alu_inst|result[3]~196_combout ))))

	.dataa(\alu_inst|result[1]~238_combout ),
	.datab(\alu_inst|subc_op|Add0~8_combout ),
	.datac(\alu_inst|result[3]~196_combout ),
	.datad(\alu_inst|dadd_op|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~197_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~197 .lut_mask = 16'h58F8;
defparam \alu_inst|result[3]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \alu_inst|result[3]~198 (
// Equation(s):
// \alu_inst|result[3]~198_combout  = (\alu_inst|result[11]~41_combout  & ((\alu_inst|sub_op|result[3]~6_combout ) # ((\alu_inst|result[11]~42_combout )))) # (!\alu_inst|result[11]~41_combout  & (((\alu_inst|result[3]~197_combout  & 
// !\alu_inst|result[11]~42_combout ))))

	.dataa(\alu_inst|sub_op|result[3]~6_combout ),
	.datab(\alu_inst|result[11]~41_combout ),
	.datac(\alu_inst|result[3]~197_combout ),
	.datad(\alu_inst|result[11]~42_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~198_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~198 .lut_mask = 16'hCCB8;
defparam \alu_inst|result[3]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \alu_inst|result[3]~199 (
// Equation(s):
// \alu_inst|result[3]~199_combout  = (\alu_inst|result[11]~42_combout  & ((\alu_inst|result[3]~198_combout  & ((\alu_inst|add_op|result[3]~6_combout ))) # (!\alu_inst|result[3]~198_combout  & (\alu_inst|addc_op|Add0~8_combout )))) # 
// (!\alu_inst|result[11]~42_combout  & (((\alu_inst|result[3]~198_combout ))))

	.dataa(\alu_inst|addc_op|Add0~8_combout ),
	.datab(\alu_inst|result[11]~42_combout ),
	.datac(\alu_inst|add_op|result[3]~6_combout ),
	.datad(\alu_inst|result[3]~198_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[3]~199_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[3]~199 .lut_mask = 16'hF388;
defparam \alu_inst|result[3]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \pipeline|exec_result_i~17 (
// Equation(s):
// \pipeline|exec_result_i~17_combout  = (\pipeline|enable_i[0][37]~q  & (\pipeline|B_i[0][3]~q )) # (!\pipeline|enable_i[0][37]~q  & (((\regnum_inst|Mux44~4_combout  & \pipeline|enable_i[0][38]~q ))))

	.dataa(\pipeline|B_i[0][3]~q ),
	.datab(\regnum_inst|Mux44~4_combout ),
	.datac(\pipeline|enable_i[0][37]~q ),
	.datad(\pipeline|enable_i[0][38]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~17_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~17 .lut_mask = 16'hACA0;
defparam \pipeline|exec_result_i~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \pipeline|exec_result_i~18 (
// Equation(s):
// \pipeline|exec_result_i~18_combout  = (\pipeline|exec_result_i~17_combout ) # ((\pipeline|WideOr1~0_combout  & \alu_inst|result[3]~199_combout ))

	.dataa(\pipeline|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\alu_inst|result[3]~199_combout ),
	.datad(\pipeline|exec_result_i~17_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~18_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~18 .lut_mask = 16'hFFA0;
defparam \pipeline|exec_result_i~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N3
dffeas \pipeline|exec_result_i[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][3] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y44_N5
dffeas \pipeline|exec_result_i[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][3] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneive_lcell_comb \pipeline|gprc_i~249 (
// Equation(s):
// \pipeline|gprc_i~249_combout  = (\pipeline|gprc_i~248_combout  & (((\pipeline|Mux14~4_combout )) # (!\pipeline|gprc_i[0][5][11]~0_combout ))) # (!\pipeline|gprc_i~248_combout  & (\pipeline|gprc_i[0][5][11]~0_combout  & (\pipeline|exec_result_i[1][3]~q )))

	.dataa(\pipeline|gprc_i~248_combout ),
	.datab(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datac(\pipeline|exec_result_i[1][3]~q ),
	.datad(\pipeline|Mux14~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~249_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~249 .lut_mask = 16'hEA62;
defparam \pipeline|gprc_i~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N20
cycloneive_lcell_comb \pipeline|gprc_i~250 (
// Equation(s):
// \pipeline|gprc_i~250_combout  = (\pipeline|gprc_i~2_combout  & (\pipeline|Add2~4_combout )) # (!\pipeline|gprc_i~2_combout  & ((\pipeline|gprc_i~249_combout )))

	.dataa(\pipeline|Add2~4_combout ),
	.datab(\pipeline|gprc_i~249_combout ),
	.datac(\pipeline|gprc_i~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~250_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~250 .lut_mask = 16'hACAC;
defparam \pipeline|gprc_i~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N21
dffeas \pipeline|gprc_i[0][5][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~250_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N28
cycloneive_lcell_comb \go_to_LR_inst|Mux12~0 (
// Equation(s):
// \go_to_LR_inst|Mux12~0_combout  = (\pipeline|S_i[0][1]~q  & (((\pipeline|S_i[0][0]~q ) # (\pipeline|gprc_i[0][6][3]~q )))) # (!\pipeline|S_i[0][1]~q  & (\pipeline|gprc_i[0][4][3]~q  & (!\pipeline|S_i[0][0]~q )))

	.dataa(\pipeline|gprc_i[0][4][3]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][6][3]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux12~0 .lut_mask = 16'hCEC2;
defparam \go_to_LR_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N28
cycloneive_lcell_comb \go_to_LR_inst|Mux12~1 (
// Equation(s):
// \go_to_LR_inst|Mux12~1_combout  = (\go_to_LR_inst|Mux12~0_combout  & (((\pipeline|gprc_i[0][7][3]~q ) # (!\pipeline|S_i[0][0]~q )))) # (!\go_to_LR_inst|Mux12~0_combout  & (\pipeline|gprc_i[0][5][3]~q  & (\pipeline|S_i[0][0]~q )))

	.dataa(\pipeline|gprc_i[0][5][3]~q ),
	.datab(\go_to_LR_inst|Mux12~0_combout ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][7][3]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux12~1 .lut_mask = 16'hEC2C;
defparam \go_to_LR_inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneive_lcell_comb \go_to_LR_inst|Mux12~2 (
// Equation(s):
// \go_to_LR_inst|Mux12~2_combout  = (\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q ) # ((\pipeline|gprc_i[0][1][3]~q )))) # (!\pipeline|S_i[0][0]~q  & (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][0][3]~q ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][1][3]~q ),
	.datad(\pipeline|gprc_i[0][0][3]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux12~2 .lut_mask = 16'hB9A8;
defparam \go_to_LR_inst|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
cycloneive_lcell_comb \go_to_LR_inst|Mux12~3 (
// Equation(s):
// \go_to_LR_inst|Mux12~3_combout  = (\go_to_LR_inst|Mux12~2_combout  & ((\pipeline|gprc_i[0][3][3]~q ) # ((!\pipeline|S_i[0][1]~q )))) # (!\go_to_LR_inst|Mux12~2_combout  & (((\pipeline|gprc_i[0][2][3]~q  & \pipeline|S_i[0][1]~q ))))

	.dataa(\go_to_LR_inst|Mux12~2_combout ),
	.datab(\pipeline|gprc_i[0][3][3]~q ),
	.datac(\pipeline|gprc_i[0][2][3]~q ),
	.datad(\pipeline|S_i[0][1]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux12~3 .lut_mask = 16'hD8AA;
defparam \go_to_LR_inst|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneive_lcell_comb \go_to_LR_inst|Mux12~4 (
// Equation(s):
// \go_to_LR_inst|Mux12~4_combout  = (\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux12~1_combout )) # (!\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux12~3_combout )))

	.dataa(\pipeline|S_i[0][2]~q ),
	.datab(\go_to_LR_inst|Mux12~1_combout ),
	.datac(\go_to_LR_inst|Mux12~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux12~4 .lut_mask = 16'hD8D8;
defparam \go_to_LR_inst|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \regnum_inst|src_val[3]~18 (
// Equation(s):
// \regnum_inst|src_val[3]~18_combout  = (\regnum_inst|src_val[3]~17_combout ) # ((!\go_to_LR_inst|Mux12~4_combout  & !\pipeline|RC_i [0]))

	.dataa(\go_to_LR_inst|Mux12~4_combout ),
	.datab(\pipeline|RC_i [0]),
	.datac(\regnum_inst|src_val[3]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\regnum_inst|src_val[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[3]~18 .lut_mask = 16'hF1F1;
defparam \regnum_inst|src_val[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~21 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~21_combout  = (\regnum_inst|src_val[3]~18_combout  & (!\regnum_inst|src_val[2]~19_combout  & (!\regnum_inst|src_val[1]~21_combout  & !\alu_inst|bis_op|ShiftLeft0~15_combout )))

	.dataa(\regnum_inst|src_val[3]~18_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(\regnum_inst|src_val[1]~21_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~21 .lut_mask = 16'h0002;
defparam \alu_inst|bis_op|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \alu_inst|result~109 (
// Equation(s):
// \alu_inst|result~109_combout  = (\regnum_inst|Mux47~4_combout  & ((\pipeline|enable_i[0][17]~q ) # (\pipeline|enable_i[0][19]~q )))

	.dataa(\pipeline|enable_i[0][17]~q ),
	.datab(gnd),
	.datac(\regnum_inst|Mux47~4_combout ),
	.datad(\pipeline|enable_i[0][19]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~109_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~109 .lut_mask = 16'hF0A0;
defparam \alu_inst|result~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \alu_inst|result~110 (
// Equation(s):
// \alu_inst|result~110_combout  = (\pipeline|enable_i[0][17]~q  & ((\regnum_inst|src_val[0]~24_combout ) # ((\alu_inst|result~109_combout )))) # (!\pipeline|enable_i[0][17]~q  & (\alu_inst|result~109_combout  & ((\regnum_inst|src_val[0]~24_combout ) # 
// (!\alu_inst|bis_op|ShiftLeft0~21_combout ))))

	.dataa(\pipeline|enable_i[0][17]~q ),
	.datab(\regnum_inst|src_val[0]~24_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~21_combout ),
	.datad(\alu_inst|result~109_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~110_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~110 .lut_mask = 16'hEF88;
defparam \alu_inst|result~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \alu_inst|result~111 (
// Equation(s):
// \alu_inst|result~111_combout  = (\pipeline|enable_i[0][26]~q  & (\regnum_inst|Mux39~4_combout )) # (!\pipeline|enable_i[0][26]~q  & (((\pipeline|enable_i[0][27]~q  & \regnum_inst|Mux47~4_combout ))))

	.dataa(\pipeline|enable_i[0][26]~q ),
	.datab(\regnum_inst|Mux39~4_combout ),
	.datac(\pipeline|enable_i[0][27]~q ),
	.datad(\regnum_inst|Mux47~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~111_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~111 .lut_mask = 16'hD888;
defparam \alu_inst|result~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \alu_inst|result~112 (
// Equation(s):
// \alu_inst|result~112_combout  = (\update_psw_inst|WideOr2~0_combout  & ((\pipeline|enable_i[0][25]~q  & (!\regnum_inst|Mux47~4_combout )) # (!\pipeline|enable_i[0][25]~q  & ((\alu_inst|result~111_combout )))))

	.dataa(\regnum_inst|Mux47~4_combout ),
	.datab(\pipeline|enable_i[0][25]~q ),
	.datac(\update_psw_inst|WideOr2~0_combout ),
	.datad(\alu_inst|result~111_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~112_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~112 .lut_mask = 16'h7040;
defparam \alu_inst|result~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \alu_inst|result~113 (
// Equation(s):
// \alu_inst|result~113_combout  = (!\pipeline|enable_i[0][21]~q  & ((\alu_inst|result~112_combout ) # ((\regnum_inst|Mux46~4_combout  & !\update_psw_inst|WideOr2~0_combout ))))

	.dataa(\pipeline|enable_i[0][21]~q ),
	.datab(\regnum_inst|Mux46~4_combout ),
	.datac(\alu_inst|result~112_combout ),
	.datad(\update_psw_inst|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~113_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~113 .lut_mask = 16'h5054;
defparam \alu_inst|result~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \alu_inst|result~114 (
// Equation(s):
// \alu_inst|result~114_combout  = (!\pipeline|enable_i[0][20]~q  & ((\alu_inst|result~113_combout ) # ((\pipeline|enable_i[0][21]~q  & \regnum_inst|src_val[0]~24_combout ))))

	.dataa(\pipeline|enable_i[0][21]~q ),
	.datab(\alu_inst|result~113_combout ),
	.datac(\pipeline|enable_i[0][20]~q ),
	.datad(\regnum_inst|src_val[0]~24_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~114_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~114 .lut_mask = 16'h0E0C;
defparam \alu_inst|result~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \alu_inst|result~232 (
// Equation(s):
// \alu_inst|result~232_combout  = (!\regnum_inst|src_val[0]~23_combout  & (\alu_inst|bis_op|ShiftLeft0~21_combout  & !\regnum_inst|src_val[0]~22_combout ))

	.dataa(\regnum_inst|src_val[0]~23_combout ),
	.datab(gnd),
	.datac(\alu_inst|bis_op|ShiftLeft0~21_combout ),
	.datad(\regnum_inst|src_val[0]~22_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~232_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~232 .lut_mask = 16'h0050;
defparam \alu_inst|result~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \alu_inst|result~115 (
// Equation(s):
// \alu_inst|result~115_combout  = (\alu_inst|result~114_combout ) # ((\pipeline|enable_i[0][20]~q  & ((\regnum_inst|Mux47~4_combout ) # (\alu_inst|result~232_combout ))))

	.dataa(\pipeline|enable_i[0][20]~q ),
	.datab(\alu_inst|result~114_combout ),
	.datac(\regnum_inst|Mux47~4_combout ),
	.datad(\alu_inst|result~232_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~115_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~115 .lut_mask = 16'hEEEC;
defparam \alu_inst|result~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \alu_inst|result~116 (
// Equation(s):
// \alu_inst|result~116_combout  = (\alu_inst|result~36_combout  & ((\alu_inst|result~110_combout ) # ((\alu_inst|result~39_combout  & \alu_inst|result~115_combout ))))

	.dataa(\alu_inst|result~110_combout ),
	.datab(\alu_inst|result~36_combout ),
	.datac(\alu_inst|result~39_combout ),
	.datad(\alu_inst|result~115_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~116_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~116 .lut_mask = 16'hC888;
defparam \alu_inst|result~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \alu_inst|result~118 (
// Equation(s):
// \alu_inst|result~118_combout  = (\regnum_inst|Mux47~4_combout  & (\alu_inst|result~117_combout  & ((\regnum_inst|src_val[0]~22_combout ) # (\regnum_inst|src_val[0]~23_combout ))))

	.dataa(\regnum_inst|src_val[0]~22_combout ),
	.datab(\regnum_inst|Mux47~4_combout ),
	.datac(\regnum_inst|src_val[0]~23_combout ),
	.datad(\alu_inst|result~117_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~118_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~118 .lut_mask = 16'hC800;
defparam \alu_inst|result~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \alu_inst|result~119 (
// Equation(s):
// \alu_inst|result~119_combout  = (\alu_inst|result~116_combout ) # ((\alu_inst|result~118_combout ) # ((\pipeline|enable_i[0][15]~q  & \alu_inst|add_op|result[0]~0_combout )))

	.dataa(\pipeline|enable_i[0][15]~q ),
	.datab(\alu_inst|result~116_combout ),
	.datac(\alu_inst|result~118_combout ),
	.datad(\alu_inst|add_op|result[0]~0_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~119_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~119 .lut_mask = 16'hFEFC;
defparam \alu_inst|result~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \alu_inst|result~231 (
// Equation(s):
// \alu_inst|result~231_combout  = (\pipeline|enable_i[0][12]~q  & (((\alu_inst|subc_op|Add0~2_combout )))) # (!\pipeline|enable_i[0][12]~q  & (\pipeline|enable_i[0][13]~q  & ((\alu_inst|dadd_op|Add0~2_combout ))))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\alu_inst|subc_op|Add0~2_combout ),
	.datac(\pipeline|enable_i[0][12]~q ),
	.datad(\alu_inst|dadd_op|Add0~2_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~231_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~231 .lut_mask = 16'hCAC0;
defparam \alu_inst|result~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \alu_inst|result~108 (
// Equation(s):
// \alu_inst|result~108_combout  = (\alu_inst|result~231_combout ) # ((\alu_inst|result~40_combout  & \alu_inst|sub_op|result[0]~0_combout ))

	.dataa(gnd),
	.datab(\alu_inst|result~40_combout ),
	.datac(\alu_inst|sub_op|result[0]~0_combout ),
	.datad(\alu_inst|result~231_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~108_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~108 .lut_mask = 16'hFFC0;
defparam \alu_inst|result~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \alu_inst|result[0]~120 (
// Equation(s):
// \alu_inst|result[0]~120_combout  = (\alu_inst|result[15]~38_combout  & ((\alu_inst|result~108_combout ) # ((\alu_inst|result~119_combout  & \alu_inst|result~37_combout ))))

	.dataa(\alu_inst|result~119_combout ),
	.datab(\alu_inst|result~108_combout ),
	.datac(\alu_inst|result~37_combout ),
	.datad(\alu_inst|result[15]~38_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[0]~120_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[0]~120 .lut_mask = 16'hEC00;
defparam \alu_inst|result[0]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \alu_inst|result[0]~121 (
// Equation(s):
// \alu_inst|result[0]~121_combout  = (\pipeline|enable_i[0][9]~q  & (((\alu_inst|add_op|result[0]~0_combout )))) # (!\pipeline|enable_i[0][9]~q  & ((\alu_inst|result[0]~233_combout ) # ((\alu_inst|result[0]~120_combout ))))

	.dataa(\alu_inst|result[0]~233_combout ),
	.datab(\alu_inst|add_op|result[0]~0_combout ),
	.datac(\pipeline|enable_i[0][9]~q ),
	.datad(\alu_inst|result[0]~120_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[0]~121_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[0]~121 .lut_mask = 16'hCFCA;
defparam \alu_inst|result[0]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \pipeline|exec_result_i~23 (
// Equation(s):
// \pipeline|exec_result_i~23_combout  = (\pipeline|enable_i[0][37]~q  & (((\pipeline|B_i[0][0]~q )))) # (!\pipeline|enable_i[0][37]~q  & (\pipeline|enable_i[0][38]~q  & ((\regnum_inst|Mux47~4_combout ))))

	.dataa(\pipeline|enable_i[0][38]~q ),
	.datab(\pipeline|enable_i[0][37]~q ),
	.datac(\pipeline|B_i[0][0]~q ),
	.datad(\regnum_inst|Mux47~4_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~23_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~23 .lut_mask = 16'hE2C0;
defparam \pipeline|exec_result_i~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \pipeline|exec_result_i~24 (
// Equation(s):
// \pipeline|exec_result_i~24_combout  = (\pipeline|exec_result_i~23_combout ) # ((\pipeline|WideOr1~0_combout  & \alu_inst|result[0]~121_combout ))

	.dataa(\pipeline|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\alu_inst|result[0]~121_combout ),
	.datad(\pipeline|exec_result_i~23_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~24_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~24 .lut_mask = 16'hFFA0;
defparam \pipeline|exec_result_i~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \pipeline|exec_result_i[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][0] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N3
dffeas \pipeline|exec_result_i[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][0] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \pipeline|gprc_i~321 (
// Equation(s):
// \pipeline|gprc_i~321_combout  = (\pipeline|exec_result_i[1][0]~q  & !\pipeline|enable_i[2][22]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pipeline|exec_result_i[1][0]~q ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~321_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~321 .lut_mask = 16'h00F0;
defparam \pipeline|gprc_i~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneive_lcell_comb \pipeline|gprc_i~340 (
// Equation(s):
// \pipeline|gprc_i~340_combout  = (\pipeline|Decoder1~4_combout  & ((\pipeline|gprc_i~321_combout ) # ((!\pipeline|Decoder0~4_combout  & \pipeline|gprc_i~322_combout ))))

	.dataa(\pipeline|gprc_i~321_combout ),
	.datab(\pipeline|Decoder0~4_combout ),
	.datac(\pipeline|gprc_i~322_combout ),
	.datad(\pipeline|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~340_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~340 .lut_mask = 16'hBA00;
defparam \pipeline|gprc_i~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
cycloneive_lcell_comb \pipeline|gprc_i~342 (
// Equation(s):
// \pipeline|gprc_i~342_combout  = (\pipeline|gprc_i~341_combout ) # (\pipeline|gprc_i~340_combout )

	.dataa(gnd),
	.datab(\pipeline|gprc_i~341_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~340_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~342_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~342 .lut_mask = 16'hFFCC;
defparam \pipeline|gprc_i~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \pipeline|gprc_i[0][2][0]~0 (
// Equation(s):
// \pipeline|gprc_i[0][2][0]~0_combout  = (\pipeline|always0~6_combout  & ((\pipeline|gprc_i~342_combout ))) # (!\pipeline|always0~6_combout  & (\pipeline|gprc_i~339_combout ))

	.dataa(\pipeline|gprc_i~339_combout ),
	.datab(\pipeline|gprc_i~342_combout ),
	.datac(gnd),
	.datad(\pipeline|always0~6_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][0]~0 .lut_mask = 16'hCCAA;
defparam \pipeline|gprc_i[0][2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N9
dffeas \pipeline|gprc_i[0][2][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i[0][2][0]~0_combout ),
	.asdata(\pipeline|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|gprc_i~18_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \dram_control_inst|Mux15~2 (
// Equation(s):
// \dram_control_inst|Mux15~2_combout  = (\pipeline|S_i[1][1]~q  & (((\pipeline|S_i[1][0]~q )))) # (!\pipeline|S_i[1][1]~q  & ((\pipeline|S_i[1][0]~q  & (\pipeline|gprc_i[0][1][0]~q )) # (!\pipeline|S_i[1][0]~q  & ((\pipeline|gprc_i[0][0][0]~q )))))

	.dataa(\pipeline|S_i[1][1]~q ),
	.datab(\pipeline|gprc_i[0][1][0]~q ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][0][0]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux15~2 .lut_mask = 16'hE5E0;
defparam \dram_control_inst|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \dram_control_inst|Mux15~3 (
// Equation(s):
// \dram_control_inst|Mux15~3_combout  = (\dram_control_inst|Mux15~2_combout  & ((\pipeline|gprc_i[0][3][0]~q ) # ((!\pipeline|S_i[1][1]~q )))) # (!\dram_control_inst|Mux15~2_combout  & (((\pipeline|gprc_i[0][2][0]~q  & \pipeline|S_i[1][1]~q ))))

	.dataa(\pipeline|gprc_i[0][3][0]~q ),
	.datab(\pipeline|gprc_i[0][2][0]~q ),
	.datac(\dram_control_inst|Mux15~2_combout ),
	.datad(\pipeline|S_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux15~3 .lut_mask = 16'hACF0;
defparam \dram_control_inst|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N30
cycloneive_lcell_comb \dram_control_inst|output_data[0]~0 (
// Equation(s):
// \dram_control_inst|output_data[0]~0_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux15~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux15~3_combout ))))

	.dataa(\dram_control_inst|Mux15~3_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(\dram_control_inst|write_enable~0_combout ),
	.datad(\dram_control_inst|Mux15~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[0]~0 .lut_mask = 16'hE020;
defparam \dram_control_inst|output_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[0]~0_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[0]~0_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & 
// \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 .lut_mask = 16'hADA8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[0]~0_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[0]~0_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ) # ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  
// & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 .lut_mask = 16'hDA8A;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[3]~13_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[3]~13_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  & 
// !\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 .lut_mask = 16'hF0AC;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[3]~13_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[3]~13_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  & 
// (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout  
// & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 .lut_mask = 16'hE4AA;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hFA50;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N1
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[2]~2_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[2]~2_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[2]~2_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]) # 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  & 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 .lut_mask = 16'hAEA4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[2]~2_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  & 
// (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout  
// & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 .lut_mask = 16'hEC2C;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hEE44;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N1
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[1]~1_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[1]~1_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[1]~1_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 .lut_mask = 16'hE5E0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.ena1(\dram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dram_control_inst|output_data[1]~1_combout }),
	.portaaddr({\dram_control_inst|Add4~91_combout ,\dram_control_inst|Add4~89_combout ,\dram_control_inst|Add4~87_combout ,\dram_control_inst|Add4~85_combout ,\dram_control_inst|Add4~83_combout ,\dram_control_inst|Add4~81_combout ,\dram_control_inst|Add4~79_combout ,
\dram_control_inst|Add4~77_combout ,\dram_control_inst|Add4~75_combout ,\dram_control_inst|Add4~73_combout ,\dram_control_inst|Add4~71_combout ,\dram_control_inst|Add4~69_combout ,\dram_control_inst|Add4~67_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "data_memory.mif";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 32768;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 16;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M9K";
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 .lut_mask = 16'hF858;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hEE44;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N19
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hF5A0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N25
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26 .lut_mask = 16'hDC98;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26_combout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27 .lut_mask = 16'hF858;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N19
dffeas \pipeline|mem_access_result_i[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[0] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
cycloneive_lcell_comb \pipeline|gprc_i~343 (
// Equation(s):
// \pipeline|gprc_i~343_combout  = (\pipeline|Decoder1~5_combout  & ((\pipeline|always0~7_combout  & ((\pipeline|mem_access_result_i [0]))) # (!\pipeline|always0~7_combout  & (\pipeline|gprc_i[0][1][0]~q )))) # (!\pipeline|Decoder1~5_combout  & 
// (\pipeline|gprc_i[0][1][0]~q ))

	.dataa(\pipeline|Decoder1~5_combout ),
	.datab(\pipeline|gprc_i[0][1][0]~q ),
	.datac(\pipeline|always0~7_combout ),
	.datad(\pipeline|mem_access_result_i [0]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~343_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~343 .lut_mask = 16'hEC4C;
defparam \pipeline|gprc_i~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N0
cycloneive_lcell_comb \pipeline|gprc_i~345 (
// Equation(s):
// \pipeline|gprc_i~345_combout  = (\pipeline|gprc_i~325_combout  & ((\pipeline|Decoder0~5_combout ) # ((\pipeline|gprc_i[0][1][0]~q  & \pipeline|gprc_i[0][1][3]~1_combout )))) # (!\pipeline|gprc_i~325_combout  & (((\pipeline|gprc_i[0][1][0]~q  & 
// \pipeline|gprc_i[0][1][3]~1_combout ))))

	.dataa(\pipeline|gprc_i~325_combout ),
	.datab(\pipeline|Decoder0~5_combout ),
	.datac(\pipeline|gprc_i[0][1][0]~q ),
	.datad(\pipeline|gprc_i[0][1][3]~1_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~345_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~345 .lut_mask = 16'hF888;
defparam \pipeline|gprc_i~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N14
cycloneive_lcell_comb \pipeline|gprc_i~344 (
// Equation(s):
// \pipeline|gprc_i~344_combout  = (\pipeline|Decoder1~5_combout  & ((\pipeline|gprc_i~321_combout ) # ((\pipeline|gprc_i~322_combout  & !\pipeline|Decoder0~5_combout ))))

	.dataa(\pipeline|gprc_i~322_combout ),
	.datab(\pipeline|Decoder0~5_combout ),
	.datac(\pipeline|gprc_i~321_combout ),
	.datad(\pipeline|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~344_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~344 .lut_mask = 16'hF200;
defparam \pipeline|gprc_i~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N10
cycloneive_lcell_comb \pipeline|gprc_i~346 (
// Equation(s):
// \pipeline|gprc_i~346_combout  = (\pipeline|gprc_i~345_combout ) # (\pipeline|gprc_i~344_combout )

	.dataa(gnd),
	.datab(\pipeline|gprc_i~345_combout ),
	.datac(\pipeline|gprc_i~344_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~346_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~346 .lut_mask = 16'hFCFC;
defparam \pipeline|gprc_i~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N16
cycloneive_lcell_comb \pipeline|gprc_i[0][1][0]~0 (
// Equation(s):
// \pipeline|gprc_i[0][1][0]~0_combout  = (\pipeline|always0~6_combout  & ((\pipeline|gprc_i~346_combout ))) # (!\pipeline|always0~6_combout  & (\pipeline|gprc_i~343_combout ))

	.dataa(\pipeline|gprc_i~343_combout ),
	.datab(\pipeline|always0~6_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~346_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][0]~0 .lut_mask = 16'hEE22;
defparam \pipeline|gprc_i[0][1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N17
dffeas \pipeline|gprc_i[0][1][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i[0][1][0]~0_combout ),
	.asdata(\pipeline|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|gprc_i~22_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \pipeline|Mux17~2 (
// Equation(s):
// \pipeline|Mux17~2_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][1][0]~q ) # ((\pipeline|D_i[2][1]~q )))) # (!\pipeline|D_i[2][0]~q  & (((!\pipeline|D_i[2][1]~q  & \pipeline|gprc_i[0][0][0]~q ))))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][1][0]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][0][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux17~2 .lut_mask = 16'hADA8;
defparam \pipeline|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \pipeline|Mux17~3 (
// Equation(s):
// \pipeline|Mux17~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux17~2_combout  & ((\pipeline|gprc_i[0][3][0]~q ))) # (!\pipeline|Mux17~2_combout  & (\pipeline|gprc_i[0][2][0]~q )))) # (!\pipeline|D_i[2][1]~q  & (\pipeline|Mux17~2_combout ))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|Mux17~2_combout ),
	.datac(\pipeline|gprc_i[0][2][0]~q ),
	.datad(\pipeline|gprc_i[0][3][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux17~3 .lut_mask = 16'hEC64;
defparam \pipeline|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \pipeline|Mux17~0 (
// Equation(s):
// \pipeline|Mux17~0_combout  = (\pipeline|D_i[2][1]~q  & (((\pipeline|gprc_i[0][6][0]~q ) # (\pipeline|D_i[2][0]~q )))) # (!\pipeline|D_i[2][1]~q  & (\pipeline|gprc_i[0][4][0]~q  & ((!\pipeline|D_i[2][0]~q ))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|gprc_i[0][4][0]~q ),
	.datac(\pipeline|gprc_i[0][6][0]~q ),
	.datad(\pipeline|D_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux17~0 .lut_mask = 16'hAAE4;
defparam \pipeline|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \pipeline|Mux17~1 (
// Equation(s):
// \pipeline|Mux17~1_combout  = (\pipeline|Mux17~0_combout  & (((\pipeline|gprc_i[0][7][0]~q ) # (!\pipeline|D_i[2][0]~q )))) # (!\pipeline|Mux17~0_combout  & (\pipeline|gprc_i[0][5][0]~q  & ((\pipeline|D_i[2][0]~q ))))

	.dataa(\pipeline|gprc_i[0][5][0]~q ),
	.datab(\pipeline|Mux17~0_combout ),
	.datac(\pipeline|gprc_i[0][7][0]~q ),
	.datad(\pipeline|D_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux17~1 .lut_mask = 16'hE2CC;
defparam \pipeline|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \pipeline|gprc_i~325 (
// Equation(s):
// \pipeline|gprc_i~325_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|D_i[2][2]~q  & ((\pipeline|Mux17~1_combout ))) # (!\pipeline|D_i[2][2]~q  & (\pipeline|Mux17~3_combout ))))

	.dataa(\pipeline|D_i[2][2]~q ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Mux17~3_combout ),
	.datad(\pipeline|Mux17~1_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~325_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~325 .lut_mask = 16'hC840;
defparam \pipeline|gprc_i~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N12
cycloneive_lcell_comb \pipeline|gprc_i~353 (
// Equation(s):
// \pipeline|gprc_i~353_combout  = (\pipeline|gprc_i[0][3][8]~1_combout  & ((\pipeline|gprc_i[0][3][0]~q ) # ((\pipeline|gprc_i~325_combout  & \pipeline|Decoder0~7_combout )))) # (!\pipeline|gprc_i[0][3][8]~1_combout  & (\pipeline|gprc_i~325_combout  & 
// ((\pipeline|Decoder0~7_combout ))))

	.dataa(\pipeline|gprc_i[0][3][8]~1_combout ),
	.datab(\pipeline|gprc_i~325_combout ),
	.datac(\pipeline|gprc_i[0][3][0]~q ),
	.datad(\pipeline|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~353_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~353 .lut_mask = 16'hECA0;
defparam \pipeline|gprc_i~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N10
cycloneive_lcell_comb \pipeline|gprc_i~352 (
// Equation(s):
// \pipeline|gprc_i~352_combout  = (\pipeline|Decoder1~7_combout  & ((\pipeline|gprc_i~321_combout ) # ((\pipeline|gprc_i~322_combout  & !\pipeline|Decoder0~7_combout ))))

	.dataa(\pipeline|Decoder1~7_combout ),
	.datab(\pipeline|gprc_i~322_combout ),
	.datac(\pipeline|gprc_i~321_combout ),
	.datad(\pipeline|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~352_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~352 .lut_mask = 16'hA0A8;
defparam \pipeline|gprc_i~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N30
cycloneive_lcell_comb \pipeline|gprc_i~354 (
// Equation(s):
// \pipeline|gprc_i~354_combout  = (\pipeline|gprc_i~353_combout ) # (\pipeline|gprc_i~352_combout )

	.dataa(\pipeline|gprc_i~353_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|gprc_i~352_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~354_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~354 .lut_mask = 16'hFFAA;
defparam \pipeline|gprc_i~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N24
cycloneive_lcell_comb \pipeline|gprc_i~351 (
// Equation(s):
// \pipeline|gprc_i~351_combout  = (\pipeline|Decoder1~7_combout  & ((\pipeline|always0~7_combout  & ((\pipeline|mem_access_result_i [0]))) # (!\pipeline|always0~7_combout  & (\pipeline|gprc_i[0][3][0]~q )))) # (!\pipeline|Decoder1~7_combout  & 
// (((\pipeline|gprc_i[0][3][0]~q ))))

	.dataa(\pipeline|Decoder1~7_combout ),
	.datab(\pipeline|always0~7_combout ),
	.datac(\pipeline|gprc_i[0][3][0]~q ),
	.datad(\pipeline|mem_access_result_i [0]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~351_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~351 .lut_mask = 16'hF870;
defparam \pipeline|gprc_i~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N8
cycloneive_lcell_comb \pipeline|gprc_i[0][3][0]~0 (
// Equation(s):
// \pipeline|gprc_i[0][3][0]~0_combout  = (\pipeline|always0~6_combout  & (\pipeline|gprc_i~354_combout )) # (!\pipeline|always0~6_combout  & ((\pipeline|gprc_i~351_combout )))

	.dataa(\pipeline|gprc_i~354_combout ),
	.datab(\pipeline|always0~6_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~351_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i[0][3][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][0]~0 .lut_mask = 16'hBB88;
defparam \pipeline|gprc_i[0][3][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N9
dffeas \pipeline|gprc_i[0][3][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i[0][3][0]~0_combout ),
	.asdata(\pipeline|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|gprc_i~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][0] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \regnum_inst|Mux47~2 (
// Equation(s):
// \regnum_inst|Mux47~2_combout  = (\pipeline|D_i[0][0]~q  & (((\pipeline|gprc_i[0][1][0]~q ) # (\pipeline|D_i[0][1]~q )))) # (!\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][0][0]~q  & ((!\pipeline|D_i[0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][0][0]~q ),
	.datab(\pipeline|gprc_i[0][1][0]~q ),
	.datac(\pipeline|D_i[0][0]~q ),
	.datad(\pipeline|D_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux47~2 .lut_mask = 16'hF0CA;
defparam \regnum_inst|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \regnum_inst|Mux47~3 (
// Equation(s):
// \regnum_inst|Mux47~3_combout  = (\regnum_inst|Mux47~2_combout  & ((\pipeline|gprc_i[0][3][0]~q ) # ((!\pipeline|D_i[0][1]~q )))) # (!\regnum_inst|Mux47~2_combout  & (((\pipeline|gprc_i[0][2][0]~q  & \pipeline|D_i[0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][3][0]~q ),
	.datab(\regnum_inst|Mux47~2_combout ),
	.datac(\pipeline|gprc_i[0][2][0]~q ),
	.datad(\pipeline|D_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux47~3 .lut_mask = 16'hB8CC;
defparam \regnum_inst|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \regnum_inst|Mux47~0 (
// Equation(s):
// \regnum_inst|Mux47~0_combout  = (\pipeline|D_i[0][0]~q  & (((\pipeline|D_i[0][1]~q )))) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][0]~q ))) # (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][4][0]~q ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][4][0]~q ),
	.datac(\pipeline|gprc_i[0][6][0]~q ),
	.datad(\pipeline|D_i[0][1]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux47~0 .lut_mask = 16'hFA44;
defparam \regnum_inst|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \regnum_inst|Mux47~1 (
// Equation(s):
// \regnum_inst|Mux47~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux47~0_combout  & (\pipeline|gprc_i[0][7][0]~q )) # (!\regnum_inst|Mux47~0_combout  & ((\pipeline|gprc_i[0][5][0]~q ))))) # (!\pipeline|D_i[0][0]~q  & 
// (((\regnum_inst|Mux47~0_combout ))))

	.dataa(\pipeline|gprc_i[0][7][0]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][5][0]~q ),
	.datad(\regnum_inst|Mux47~0_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux47~1 .lut_mask = 16'hBBC0;
defparam \regnum_inst|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \regnum_inst|Mux47~4 (
// Equation(s):
// \regnum_inst|Mux47~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux47~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux47~3_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|Mux47~3_combout ),
	.datac(\pipeline|D_i[0][2]~q ),
	.datad(\regnum_inst|Mux47~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux47~4 .lut_mask = 16'hFC0C;
defparam \regnum_inst|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \alu_inst|result[1]~239 (
// Equation(s):
// \alu_inst|result[1]~239_combout  = (\pipeline|enable_i[0][13]~q  & (\alu_inst|dadd_op|Add0~4_combout  & (!\pipeline|enable_i[0][12]~q  & !\alu_inst|result[1]~238_combout )))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\alu_inst|dadd_op|Add0~4_combout ),
	.datac(\pipeline|enable_i[0][12]~q ),
	.datad(\alu_inst|result[1]~238_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~239_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~239 .lut_mask = 16'h0008;
defparam \alu_inst|result[1]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \alu_inst|result[1]~155 (
// Equation(s):
// \alu_inst|result[1]~155_combout  = (\alu_inst|result[11]~52_combout  & (((\regnum_inst|Mux45~4_combout ) # (!\alu_inst|result[11]~53_combout )))) # (!\alu_inst|result[11]~52_combout  & (!\regnum_inst|Mux46~4_combout  & (\alu_inst|result[11]~53_combout )))

	.dataa(\regnum_inst|Mux46~4_combout ),
	.datab(\alu_inst|result[11]~52_combout ),
	.datac(\alu_inst|result[11]~53_combout ),
	.datad(\regnum_inst|Mux45~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~155_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~155 .lut_mask = 16'hDC1C;
defparam \alu_inst|result[1]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \alu_inst|result[1]~156 (
// Equation(s):
// \alu_inst|result[1]~156_combout  = (\alu_inst|result[1]~154_combout  & ((\alu_inst|result[1]~155_combout  & ((\regnum_inst|Mux38~4_combout ))) # (!\alu_inst|result[1]~155_combout  & (\regnum_inst|Mux46~4_combout )))) # (!\alu_inst|result[1]~154_combout  & 
// (\alu_inst|result[1]~155_combout ))

	.dataa(\alu_inst|result[1]~154_combout ),
	.datab(\alu_inst|result[1]~155_combout ),
	.datac(\regnum_inst|Mux46~4_combout ),
	.datad(\regnum_inst|Mux38~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~156_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~156 .lut_mask = 16'hEC64;
defparam \alu_inst|result[1]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \alu_inst|result[1]~157 (
// Equation(s):
// \alu_inst|result[1]~157_combout  = (\alu_inst|result[11]~51_combout  & ((\regnum_inst|src_val[1]~21_combout ) # ((\alu_inst|result[11]~50_combout )))) # (!\alu_inst|result[11]~51_combout  & (((!\alu_inst|result[11]~50_combout  & 
// \alu_inst|result[1]~156_combout ))))

	.dataa(\regnum_inst|src_val[1]~21_combout ),
	.datab(\alu_inst|result[11]~51_combout ),
	.datac(\alu_inst|result[11]~50_combout ),
	.datad(\alu_inst|result[1]~156_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~157_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~157 .lut_mask = 16'hCBC8;
defparam \alu_inst|result[1]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \alu_inst|result[1]~240 (
// Equation(s):
// \alu_inst|result[1]~240_combout  = (\alu_inst|bis_op|ShiftLeft0~21_combout  & ((\regnum_inst|src_val[0]~22_combout ) # (\regnum_inst|src_val[0]~23_combout )))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[0]~22_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~21_combout ),
	.datad(\regnum_inst|src_val[0]~23_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~240_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~240 .lut_mask = 16'hF0C0;
defparam \alu_inst|result[1]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \alu_inst|result[1]~158 (
// Equation(s):
// \alu_inst|result[1]~158_combout  = (\alu_inst|result[11]~50_combout  & ((\alu_inst|result[1]~240_combout  & (!\alu_inst|result[1]~157_combout )) # (!\alu_inst|result[1]~240_combout  & ((\regnum_inst|Mux46~4_combout ))))) # 
// (!\alu_inst|result[11]~50_combout  & (\alu_inst|result[1]~157_combout ))

	.dataa(\alu_inst|result[1]~157_combout ),
	.datab(\regnum_inst|Mux46~4_combout ),
	.datac(\alu_inst|result[1]~240_combout ),
	.datad(\alu_inst|result[11]~50_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~158_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~158 .lut_mask = 16'h5CAA;
defparam \alu_inst|result[1]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \alu_inst|or_op|result[1] (
// Equation(s):
// \alu_inst|or_op|result [1] = (\regnum_inst|src_val[1]~20_combout ) # ((\regnum_inst|Mux46~4_combout ) # ((\go_to_LR_inst|Mux14~4_combout  & !\pipeline|RC_i [0])))

	.dataa(\go_to_LR_inst|Mux14~4_combout ),
	.datab(\pipeline|RC_i [0]),
	.datac(\regnum_inst|src_val[1]~20_combout ),
	.datad(\regnum_inst|Mux46~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|or_op|result [1]),
	.cout());
// synopsys translate_off
defparam \alu_inst|or_op|result[1] .lut_mask = 16'hFFF2;
defparam \alu_inst|or_op|result[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \alu_inst|result[1]~159 (
// Equation(s):
// \alu_inst|result[1]~159_combout  = (\alu_inst|result~36_combout  & ((\alu_inst|result[11]~63_combout  & ((\alu_inst|or_op|result [1]))) # (!\alu_inst|result[11]~63_combout  & (\alu_inst|result[1]~158_combout )))) # (!\alu_inst|result~36_combout  & 
// (((\alu_inst|result[11]~63_combout ))))

	.dataa(\alu_inst|result~36_combout ),
	.datab(\alu_inst|result[1]~158_combout ),
	.datac(\alu_inst|result[11]~63_combout ),
	.datad(\alu_inst|or_op|result [1]),
	.cin(gnd),
	.combout(\alu_inst|result[1]~159_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~159 .lut_mask = 16'hF858;
defparam \alu_inst|result[1]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \alu_inst|result[1]~160 (
// Equation(s):
// \alu_inst|result[1]~160_combout  = (\regnum_inst|src_val[1]~21_combout  & (\alu_inst|result[1]~159_combout  $ (((\regnum_inst|Mux46~4_combout  & !\alu_inst|result~36_combout ))))) # (!\regnum_inst|src_val[1]~21_combout  & (\alu_inst|result[1]~159_combout  
// & ((\regnum_inst|Mux46~4_combout ) # (\alu_inst|result~36_combout ))))

	.dataa(\regnum_inst|src_val[1]~21_combout ),
	.datab(\regnum_inst|Mux46~4_combout ),
	.datac(\alu_inst|result~36_combout ),
	.datad(\alu_inst|result[1]~159_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~160_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~160 .lut_mask = 16'hF608;
defparam \alu_inst|result[1]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \alu_inst|result[1]~153 (
// Equation(s):
// \alu_inst|result[1]~153_combout  = (\alu_inst|result[1]~238_combout  & ((\alu_inst|result[11]~69_combout  & ((!\alu_inst|dadd_op|Add0~4_combout ))) # (!\alu_inst|result[11]~69_combout  & (\alu_inst|subc_op|Add0~4_combout ))))

	.dataa(\alu_inst|result[1]~238_combout ),
	.datab(\alu_inst|subc_op|Add0~4_combout ),
	.datac(\alu_inst|result[11]~69_combout ),
	.datad(\alu_inst|dadd_op|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~153_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~153 .lut_mask = 16'h08A8;
defparam \alu_inst|result[1]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \alu_inst|result[1]~161 (
// Equation(s):
// \alu_inst|result[1]~161_combout  = (\alu_inst|result[1]~239_combout ) # ((\alu_inst|result[1]~153_combout ) # ((\alu_inst|result[1]~160_combout  & \alu_inst|result~44_combout )))

	.dataa(\alu_inst|result[1]~239_combout ),
	.datab(\alu_inst|result[1]~160_combout ),
	.datac(\alu_inst|result~44_combout ),
	.datad(\alu_inst|result[1]~153_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~161_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~161 .lut_mask = 16'hFFEA;
defparam \alu_inst|result[1]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \alu_inst|result[1]~162 (
// Equation(s):
// \alu_inst|result[1]~162_combout  = (\alu_inst|result[11]~41_combout  & ((\alu_inst|sub_op|result[1]~2_combout ) # ((\alu_inst|result[11]~42_combout )))) # (!\alu_inst|result[11]~41_combout  & (((\alu_inst|result[1]~161_combout  & 
// !\alu_inst|result[11]~42_combout ))))

	.dataa(\alu_inst|sub_op|result[1]~2_combout ),
	.datab(\alu_inst|result[11]~41_combout ),
	.datac(\alu_inst|result[1]~161_combout ),
	.datad(\alu_inst|result[11]~42_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~162_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~162 .lut_mask = 16'hCCB8;
defparam \alu_inst|result[1]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \alu_inst|result[1]~163 (
// Equation(s):
// \alu_inst|result[1]~163_combout  = (\alu_inst|result[1]~162_combout  & (((\alu_inst|add_op|result[1]~2_combout )) # (!\alu_inst|result[11]~42_combout ))) # (!\alu_inst|result[1]~162_combout  & (\alu_inst|result[11]~42_combout  & 
// (\alu_inst|addc_op|Add0~4_combout )))

	.dataa(\alu_inst|result[1]~162_combout ),
	.datab(\alu_inst|result[11]~42_combout ),
	.datac(\alu_inst|addc_op|Add0~4_combout ),
	.datad(\alu_inst|add_op|result[1]~2_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[1]~163_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[1]~163 .lut_mask = 16'hEA62;
defparam \alu_inst|result[1]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \pipeline|exec_result_i~22 (
// Equation(s):
// \pipeline|exec_result_i~22_combout  = (\pipeline|exec_result_i~21_combout ) # ((\pipeline|WideOr1~0_combout  & \alu_inst|result[1]~163_combout ))

	.dataa(\pipeline|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\pipeline|exec_result_i~21_combout ),
	.datad(\alu_inst|result[1]~163_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~22_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~22 .lut_mask = 16'hFAF0;
defparam \pipeline|exec_result_i~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \pipeline|exec_result_i[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][1] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y43_N17
dffeas \pipeline|exec_result_i[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][1] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N20
cycloneive_lcell_comb \pipeline|gprc_i~297 (
// Equation(s):
// \pipeline|gprc_i~297_combout  = (\pipeline|gprc_i~296_combout  & ((\pipeline|Mux16~4_combout ) # ((!\pipeline|gprc_i[0][5][11]~0_combout )))) # (!\pipeline|gprc_i~296_combout  & (((\pipeline|gprc_i[0][5][11]~0_combout  & \pipeline|exec_result_i[1][1]~q 
// ))))

	.dataa(\pipeline|gprc_i~296_combout ),
	.datab(\pipeline|Mux16~4_combout ),
	.datac(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datad(\pipeline|exec_result_i[1][1]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~297_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~297 .lut_mask = 16'hDA8A;
defparam \pipeline|gprc_i~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N0
cycloneive_lcell_comb \pipeline|gprc_i~298 (
// Equation(s):
// \pipeline|gprc_i~298_combout  = (\pipeline|gprc_i~2_combout  & ((\pipeline|Add2~0_combout ))) # (!\pipeline|gprc_i~2_combout  & (\pipeline|gprc_i~297_combout ))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~297_combout ),
	.datad(\pipeline|Add2~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~298_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~298 .lut_mask = 16'hFA50;
defparam \pipeline|gprc_i~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N1
dffeas \pipeline|gprc_i[0][5][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~298_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \pipeline|Mux16~0 (
// Equation(s):
// \pipeline|Mux16~0_combout  = (\pipeline|D_i[2][0]~q  & (((\pipeline|D_i[2][1]~q )))) # (!\pipeline|D_i[2][0]~q  & ((\pipeline|D_i[2][1]~q  & (\pipeline|gprc_i[0][6][1]~q )) # (!\pipeline|D_i[2][1]~q  & ((\pipeline|gprc_i[0][4][1]~q )))))

	.dataa(\pipeline|gprc_i[0][6][1]~q ),
	.datab(\pipeline|gprc_i[0][4][1]~q ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|D_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux16~0 .lut_mask = 16'hFA0C;
defparam \pipeline|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \pipeline|Mux16~1 (
// Equation(s):
// \pipeline|Mux16~1_combout  = (\pipeline|Mux16~0_combout  & (((\pipeline|gprc_i[0][7][1]~q ) # (!\pipeline|D_i[2][0]~q )))) # (!\pipeline|Mux16~0_combout  & (\pipeline|gprc_i[0][5][1]~q  & (\pipeline|D_i[2][0]~q )))

	.dataa(\pipeline|gprc_i[0][5][1]~q ),
	.datab(\pipeline|Mux16~0_combout ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][7][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux16~1 .lut_mask = 16'hEC2C;
defparam \pipeline|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N10
cycloneive_lcell_comb \pipeline|Mux16~2 (
// Equation(s):
// \pipeline|Mux16~2_combout  = (\pipeline|D_i[2][1]~q  & (\pipeline|D_i[2][0]~q )) # (!\pipeline|D_i[2][1]~q  & ((\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][1][1]~q ))) # (!\pipeline|D_i[2][0]~q  & (\pipeline|gprc_i[0][0][1]~q ))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][0][1]~q ),
	.datad(\pipeline|gprc_i[0][1][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux16~2 .lut_mask = 16'hDC98;
defparam \pipeline|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N20
cycloneive_lcell_comb \pipeline|Mux16~3 (
// Equation(s):
// \pipeline|Mux16~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux16~2_combout  & ((\pipeline|gprc_i[0][3][1]~q ))) # (!\pipeline|Mux16~2_combout  & (\pipeline|gprc_i[0][2][1]~q )))) # (!\pipeline|D_i[2][1]~q  & (((\pipeline|Mux16~2_combout ))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|gprc_i[0][2][1]~q ),
	.datac(\pipeline|gprc_i[0][3][1]~q ),
	.datad(\pipeline|Mux16~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux16~3 .lut_mask = 16'hF588;
defparam \pipeline|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N14
cycloneive_lcell_comb \pipeline|Mux16~4 (
// Equation(s):
// \pipeline|Mux16~4_combout  = (\pipeline|D_i[2][2]~q  & (\pipeline|Mux16~1_combout )) # (!\pipeline|D_i[2][2]~q  & ((\pipeline|Mux16~3_combout )))

	.dataa(gnd),
	.datab(\pipeline|Mux16~1_combout ),
	.datac(\pipeline|D_i[2][2]~q ),
	.datad(\pipeline|Mux16~3_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux16~4 .lut_mask = 16'hCFC0;
defparam \pipeline|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N24
cycloneive_lcell_comb \pipeline|gprc_i~306 (
// Equation(s):
// \pipeline|gprc_i~306_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|gprc_i~305_combout  & (\pipeline|Mux16~4_combout )) # (!\pipeline|gprc_i~305_combout  & ((\pipeline|exec_result_i[1][1]~q ))))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & 
// (\pipeline|gprc_i~305_combout ))

	.dataa(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datab(\pipeline|gprc_i~305_combout ),
	.datac(\pipeline|Mux16~4_combout ),
	.datad(\pipeline|exec_result_i[1][1]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~306_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~306 .lut_mask = 16'hE6C4;
defparam \pipeline|gprc_i~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N2
cycloneive_lcell_comb \pipeline|gprc_i~307 (
// Equation(s):
// \pipeline|gprc_i~307_combout  = (\pipeline|gprc_i~14_combout  & (\pipeline|Add2~0_combout )) # (!\pipeline|gprc_i~14_combout  & ((\pipeline|gprc_i~306_combout )))

	.dataa(\pipeline|Add2~0_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~14_combout ),
	.datad(\pipeline|gprc_i~306_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~307_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~307 .lut_mask = 16'hAFA0;
defparam \pipeline|gprc_i~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N3
dffeas \pipeline|gprc_i[0][7][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~307_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \dram_control_inst|Mux14~0 (
// Equation(s):
// \dram_control_inst|Mux14~0_combout  = (\pipeline|S_i[1][1]~q  & (((\pipeline|S_i[1][0]~q ) # (\pipeline|gprc_i[0][6][1]~q )))) # (!\pipeline|S_i[1][1]~q  & (\pipeline|gprc_i[0][4][1]~q  & (!\pipeline|S_i[1][0]~q )))

	.dataa(\pipeline|S_i[1][1]~q ),
	.datab(\pipeline|gprc_i[0][4][1]~q ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][6][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux14~0 .lut_mask = 16'hAEA4;
defparam \dram_control_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \dram_control_inst|Mux14~1 (
// Equation(s):
// \dram_control_inst|Mux14~1_combout  = (\dram_control_inst|Mux14~0_combout  & ((\pipeline|gprc_i[0][7][1]~q ) # ((!\pipeline|S_i[1][0]~q )))) # (!\dram_control_inst|Mux14~0_combout  & (((\pipeline|S_i[1][0]~q  & \pipeline|gprc_i[0][5][1]~q ))))

	.dataa(\pipeline|gprc_i[0][7][1]~q ),
	.datab(\dram_control_inst|Mux14~0_combout ),
	.datac(\pipeline|S_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][5][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux14~1 .lut_mask = 16'hBC8C;
defparam \dram_control_inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N0
cycloneive_lcell_comb \dram_control_inst|output_data[1]~1 (
// Equation(s):
// \dram_control_inst|output_data[1]~1_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux14~1_combout )) # (!\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux14~3_combout )))))

	.dataa(\pipeline|S_i[1][2]~q ),
	.datab(\dram_control_inst|Mux14~1_combout ),
	.datac(\dram_control_inst|Mux14~3_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[1]~1 .lut_mask = 16'hD800;
defparam \dram_control_inst|output_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~24 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~24_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~24 .lut_mask = 16'hEE30;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~25 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~25_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~24_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~24_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~24_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~24_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~25 .lut_mask = 16'hF388;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N1
dffeas \pipeline|mem_access_result_i[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[1] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N26
cycloneive_lcell_comb \pipeline|gprc_i~308 (
// Equation(s):
// \pipeline|gprc_i~308_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux31~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [1])))))

	.dataa(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datab(\pipeline|Mux31~4_combout ),
	.datac(\pipeline|mem_access_result_i [1]),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~308_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~308 .lut_mask = 16'hEE50;
defparam \pipeline|gprc_i~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N4
cycloneive_lcell_comb \pipeline|gprc_i~309 (
// Equation(s):
// \pipeline|gprc_i~309_combout  = (\pipeline|gprc_i~308_combout  & ((\pipeline|Mux16~4_combout ) # ((!\pipeline|gprc_i[0][2][13]~0_combout )))) # (!\pipeline|gprc_i~308_combout  & (((\pipeline|gprc_i[0][2][13]~0_combout  & \pipeline|exec_result_i[1][1]~q 
// ))))

	.dataa(\pipeline|gprc_i~308_combout ),
	.datab(\pipeline|Mux16~4_combout ),
	.datac(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datad(\pipeline|exec_result_i[1][1]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~309_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~309 .lut_mask = 16'hDA8A;
defparam \pipeline|gprc_i~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N14
cycloneive_lcell_comb \pipeline|gprc_i~310 (
// Equation(s):
// \pipeline|gprc_i~310_combout  = (\pipeline|gprc_i~18_combout  & (\pipeline|Add2~0_combout )) # (!\pipeline|gprc_i~18_combout  & ((\pipeline|gprc_i~309_combout )))

	.dataa(\pipeline|Add2~0_combout ),
	.datab(\pipeline|gprc_i~309_combout ),
	.datac(\pipeline|gprc_i~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~310_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~310 .lut_mask = 16'hACAC;
defparam \pipeline|gprc_i~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N15
dffeas \pipeline|gprc_i[0][2][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~310_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][1] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N30
cycloneive_lcell_comb \pipeline|Mux31~2 (
// Equation(s):
// \pipeline|Mux31~2_combout  = (\pipeline|S_i[2][1]~q  & (((\pipeline|S_i[2][0]~q )))) # (!\pipeline|S_i[2][1]~q  & ((\pipeline|S_i[2][0]~q  & ((\pipeline|gprc_i[0][1][1]~q ))) # (!\pipeline|S_i[2][0]~q  & (\pipeline|gprc_i[0][0][1]~q ))))

	.dataa(\pipeline|gprc_i[0][0][1]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][1][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux31~2 .lut_mask = 16'hF2C2;
defparam \pipeline|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \pipeline|Mux31~3 (
// Equation(s):
// \pipeline|Mux31~3_combout  = (\pipeline|S_i[2][1]~q  & ((\pipeline|Mux31~2_combout  & ((\pipeline|gprc_i[0][3][1]~q ))) # (!\pipeline|Mux31~2_combout  & (\pipeline|gprc_i[0][2][1]~q )))) # (!\pipeline|S_i[2][1]~q  & (((\pipeline|Mux31~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][1]~q ),
	.datab(\pipeline|gprc_i[0][3][1]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|Mux31~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux31~3 .lut_mask = 16'hCFA0;
defparam \pipeline|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \pipeline|Mux31~0 (
// Equation(s):
// \pipeline|Mux31~0_combout  = (\pipeline|S_i[2][0]~q  & (((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][6][1]~q )) # (!\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][4][1]~q )))))

	.dataa(\pipeline|gprc_i[0][6][1]~q ),
	.datab(\pipeline|S_i[2][0]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][4][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux31~0 .lut_mask = 16'hE3E0;
defparam \pipeline|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \pipeline|Mux31~1 (
// Equation(s):
// \pipeline|Mux31~1_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|Mux31~0_combout  & ((\pipeline|gprc_i[0][7][1]~q ))) # (!\pipeline|Mux31~0_combout  & (\pipeline|gprc_i[0][5][1]~q )))) # (!\pipeline|S_i[2][0]~q  & (((\pipeline|Mux31~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][1]~q ),
	.datab(\pipeline|S_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][7][1]~q ),
	.datad(\pipeline|Mux31~0_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux31~1 .lut_mask = 16'hF388;
defparam \pipeline|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \pipeline|Mux31~4 (
// Equation(s):
// \pipeline|Mux31~4_combout  = (\pipeline|S_i[2][2]~q  & ((\pipeline|Mux31~1_combout ))) # (!\pipeline|S_i[2][2]~q  & (\pipeline|Mux31~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|S_i[2][2]~q ),
	.datac(\pipeline|Mux31~3_combout ),
	.datad(\pipeline|Mux31~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux31~4 .lut_mask = 16'hFC30;
defparam \pipeline|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N4
cycloneive_lcell_comb \pipeline|Add2~2 (
// Equation(s):
// \pipeline|Add2~2_combout  = (\pipeline|Add1~0_combout  & ((\pipeline|Mux30~4_combout  & (!\pipeline|Add2~1 )) # (!\pipeline|Mux30~4_combout  & ((\pipeline|Add2~1 ) # (GND))))) # (!\pipeline|Add1~0_combout  & ((\pipeline|Mux30~4_combout  & 
// (\pipeline|Add2~1  & VCC)) # (!\pipeline|Mux30~4_combout  & (!\pipeline|Add2~1 ))))
// \pipeline|Add2~3  = CARRY((\pipeline|Add1~0_combout  & ((!\pipeline|Add2~1 ) # (!\pipeline|Mux30~4_combout ))) # (!\pipeline|Add1~0_combout  & (!\pipeline|Mux30~4_combout  & !\pipeline|Add2~1 )))

	.dataa(\pipeline|Add1~0_combout ),
	.datab(\pipeline|Mux30~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|Add2~1 ),
	.combout(\pipeline|Add2~2_combout ),
	.cout(\pipeline|Add2~3 ));
// synopsys translate_off
defparam \pipeline|Add2~2 .lut_mask = 16'h692B;
defparam \pipeline|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N6
cycloneive_lcell_comb \pipeline|gprc_i~272 (
// Equation(s):
// \pipeline|gprc_i~272_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux30~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [2]))))

	.dataa(\pipeline|mem_access_result_i [2]),
	.datab(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux30~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~272_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~272 .lut_mask = 16'hF2C2;
defparam \pipeline|gprc_i~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N24
cycloneive_lcell_comb \pipeline|gprc_i~273 (
// Equation(s):
// \pipeline|gprc_i~273_combout  = (\pipeline|gprc_i~272_combout  & ((\pipeline|Mux15~4_combout ) # ((!\pipeline|gprc_i[0][5][11]~0_combout )))) # (!\pipeline|gprc_i~272_combout  & (((\pipeline|gprc_i[0][5][11]~0_combout  & \pipeline|exec_result_i[1][2]~q 
// ))))

	.dataa(\pipeline|gprc_i~272_combout ),
	.datab(\pipeline|Mux15~4_combout ),
	.datac(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datad(\pipeline|exec_result_i[1][2]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~273_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~273 .lut_mask = 16'hDA8A;
defparam \pipeline|gprc_i~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N6
cycloneive_lcell_comb \pipeline|gprc_i~274 (
// Equation(s):
// \pipeline|gprc_i~274_combout  = (\pipeline|gprc_i~2_combout  & (\pipeline|Add2~2_combout )) # (!\pipeline|gprc_i~2_combout  & ((\pipeline|gprc_i~273_combout )))

	.dataa(\pipeline|gprc_i~2_combout ),
	.datab(gnd),
	.datac(\pipeline|Add2~2_combout ),
	.datad(\pipeline|gprc_i~273_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~274_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~274 .lut_mask = 16'hF5A0;
defparam \pipeline|gprc_i~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N7
dffeas \pipeline|gprc_i[0][5][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~274_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
cycloneive_lcell_comb \dram_control_inst|Mux13~0 (
// Equation(s):
// \dram_control_inst|Mux13~0_combout  = (\pipeline|S_i[1][0]~q  & (((\pipeline|S_i[1][1]~q )))) # (!\pipeline|S_i[1][0]~q  & ((\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][6][2]~q ))) # (!\pipeline|S_i[1][1]~q  & (\pipeline|gprc_i[0][4][2]~q ))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][4][2]~q ),
	.datac(\pipeline|gprc_i[0][6][2]~q ),
	.datad(\pipeline|S_i[1][1]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux13~0 .lut_mask = 16'hFA44;
defparam \dram_control_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N26
cycloneive_lcell_comb \dram_control_inst|Mux13~1 (
// Equation(s):
// \dram_control_inst|Mux13~1_combout  = (\pipeline|S_i[1][0]~q  & ((\dram_control_inst|Mux13~0_combout  & ((\pipeline|gprc_i[0][7][2]~q ))) # (!\dram_control_inst|Mux13~0_combout  & (\pipeline|gprc_i[0][5][2]~q )))) # (!\pipeline|S_i[1][0]~q  & 
// (((\dram_control_inst|Mux13~0_combout ))))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][5][2]~q ),
	.datac(\pipeline|gprc_i[0][7][2]~q ),
	.datad(\dram_control_inst|Mux13~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux13~1 .lut_mask = 16'hF588;
defparam \dram_control_inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N26
cycloneive_lcell_comb \dram_control_inst|output_data[2]~2 (
// Equation(s):
// \dram_control_inst|output_data[2]~2_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux13~1_combout )) # (!\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux13~3_combout )))))

	.dataa(\pipeline|S_i[1][2]~q ),
	.datab(\dram_control_inst|write_enable~0_combout ),
	.datac(\dram_control_inst|Mux13~1_combout ),
	.datad(\dram_control_inst|Mux13~3_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[2]~2 .lut_mask = 16'hC480;
defparam \dram_control_inst|output_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~22 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~22_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~22 .lut_mask = 16'hE5E0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~23 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~23_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~22_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~22_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~22_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~22_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~23 .lut_mask = 16'hF588;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N31
dffeas \pipeline|mem_access_result_i[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[2] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N22
cycloneive_lcell_comb \pipeline|gprc_i~284 (
// Equation(s):
// \pipeline|gprc_i~284_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux30~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [2])))))

	.dataa(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datab(\pipeline|Mux30~4_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [2]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~284_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~284 .lut_mask = 16'hE5E0;
defparam \pipeline|gprc_i~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N16
cycloneive_lcell_comb \pipeline|gprc_i~285 (
// Equation(s):
// \pipeline|gprc_i~285_combout  = (\pipeline|gprc_i~284_combout  & ((\pipeline|Mux15~4_combout ) # ((!\pipeline|gprc_i[0][2][13]~0_combout )))) # (!\pipeline|gprc_i~284_combout  & (((\pipeline|gprc_i[0][2][13]~0_combout  & \pipeline|exec_result_i[1][2]~q 
// ))))

	.dataa(\pipeline|gprc_i~284_combout ),
	.datab(\pipeline|Mux15~4_combout ),
	.datac(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datad(\pipeline|exec_result_i[1][2]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~285_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~285 .lut_mask = 16'hDA8A;
defparam \pipeline|gprc_i~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N8
cycloneive_lcell_comb \pipeline|gprc_i~286 (
// Equation(s):
// \pipeline|gprc_i~286_combout  = (\pipeline|gprc_i~18_combout  & ((\pipeline|Add2~2_combout ))) # (!\pipeline|gprc_i~18_combout  & (\pipeline|gprc_i~285_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~285_combout ),
	.datac(\pipeline|gprc_i~18_combout ),
	.datad(\pipeline|Add2~2_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~286_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~286 .lut_mask = 16'hFC0C;
defparam \pipeline|gprc_i~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N9
dffeas \pipeline|gprc_i[0][2][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~286_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N18
cycloneive_lcell_comb \pipeline|Mux15~2 (
// Equation(s):
// \pipeline|Mux15~2_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][1][2]~q ) # ((\pipeline|D_i[2][1]~q )))) # (!\pipeline|D_i[2][0]~q  & (((!\pipeline|D_i[2][1]~q  & \pipeline|gprc_i[0][0][2]~q ))))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][1][2]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][0][2]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux15~2 .lut_mask = 16'hADA8;
defparam \pipeline|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N20
cycloneive_lcell_comb \pipeline|Mux15~3 (
// Equation(s):
// \pipeline|Mux15~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux15~2_combout  & ((\pipeline|gprc_i[0][3][2]~q ))) # (!\pipeline|Mux15~2_combout  & (\pipeline|gprc_i[0][2][2]~q )))) # (!\pipeline|D_i[2][1]~q  & (((\pipeline|Mux15~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][2]~q ),
	.datab(\pipeline|gprc_i[0][3][2]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|Mux15~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux15~3 .lut_mask = 16'hCFA0;
defparam \pipeline|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N30
cycloneive_lcell_comb \pipeline|Mux15~0 (
// Equation(s):
// \pipeline|Mux15~0_combout  = (\pipeline|D_i[2][0]~q  & (\pipeline|D_i[2][1]~q )) # (!\pipeline|D_i[2][0]~q  & ((\pipeline|D_i[2][1]~q  & ((\pipeline|gprc_i[0][6][2]~q ))) # (!\pipeline|D_i[2][1]~q  & (\pipeline|gprc_i[0][4][2]~q ))))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|D_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][4][2]~q ),
	.datad(\pipeline|gprc_i[0][6][2]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux15~0 .lut_mask = 16'hDC98;
defparam \pipeline|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N0
cycloneive_lcell_comb \pipeline|Mux15~1 (
// Equation(s):
// \pipeline|Mux15~1_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|Mux15~0_combout  & (\pipeline|gprc_i[0][7][2]~q )) # (!\pipeline|Mux15~0_combout  & ((\pipeline|gprc_i[0][5][2]~q ))))) # (!\pipeline|D_i[2][0]~q  & (((\pipeline|Mux15~0_combout ))))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][7][2]~q ),
	.datac(\pipeline|Mux15~0_combout ),
	.datad(\pipeline|gprc_i[0][5][2]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux15~1 .lut_mask = 16'hDAD0;
defparam \pipeline|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N22
cycloneive_lcell_comb \pipeline|Mux15~4 (
// Equation(s):
// \pipeline|Mux15~4_combout  = (\pipeline|D_i[2][2]~q  & ((\pipeline|Mux15~1_combout ))) # (!\pipeline|D_i[2][2]~q  & (\pipeline|Mux15~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|Mux15~3_combout ),
	.datac(\pipeline|D_i[2][2]~q ),
	.datad(\pipeline|Mux15~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux15~4 .lut_mask = 16'hFC0C;
defparam \pipeline|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N26
cycloneive_lcell_comb \pipeline|gprc_i~287 (
// Equation(s):
// \pipeline|gprc_i~287_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux30~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [2])))))

	.dataa(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datab(\pipeline|Mux30~4_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [2]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~287_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~287 .lut_mask = 16'hE5E0;
defparam \pipeline|gprc_i~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N4
cycloneive_lcell_comb \pipeline|gprc_i~288 (
// Equation(s):
// \pipeline|gprc_i~288_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|gprc_i~287_combout  & (\pipeline|Mux15~4_combout )) # (!\pipeline|gprc_i~287_combout  & ((\pipeline|exec_result_i[1][2]~q ))))) # (!\pipeline|gprc_i[0][1][3]~0_combout  & 
// (((\pipeline|gprc_i~287_combout ))))

	.dataa(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datab(\pipeline|Mux15~4_combout ),
	.datac(\pipeline|gprc_i~287_combout ),
	.datad(\pipeline|exec_result_i[1][2]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~288_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~288 .lut_mask = 16'hDAD0;
defparam \pipeline|gprc_i~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N4
cycloneive_lcell_comb \pipeline|gprc_i~289 (
// Equation(s):
// \pipeline|gprc_i~289_combout  = (\pipeline|gprc_i~22_combout  & ((\pipeline|Add2~2_combout ))) # (!\pipeline|gprc_i~22_combout  & (\pipeline|gprc_i~288_combout ))

	.dataa(\pipeline|gprc_i~22_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~288_combout ),
	.datad(\pipeline|Add2~2_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~289_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~289 .lut_mask = 16'hFA50;
defparam \pipeline|gprc_i~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y47_N5
dffeas \pipeline|gprc_i[0][1][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~289_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][2] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N12
cycloneive_lcell_comb \pipeline|Mux30~2 (
// Equation(s):
// \pipeline|Mux30~2_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|gprc_i[0][1][2]~q ) # ((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & (((\pipeline|gprc_i[0][0][2]~q  & !\pipeline|S_i[2][1]~q ))))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][1][2]~q ),
	.datac(\pipeline|gprc_i[0][0][2]~q ),
	.datad(\pipeline|S_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux30~2 .lut_mask = 16'hAAD8;
defparam \pipeline|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N14
cycloneive_lcell_comb \pipeline|Mux30~3 (
// Equation(s):
// \pipeline|Mux30~3_combout  = (\pipeline|S_i[2][1]~q  & ((\pipeline|Mux30~2_combout  & ((\pipeline|gprc_i[0][3][2]~q ))) # (!\pipeline|Mux30~2_combout  & (\pipeline|gprc_i[0][2][2]~q )))) # (!\pipeline|S_i[2][1]~q  & (\pipeline|Mux30~2_combout ))

	.dataa(\pipeline|S_i[2][1]~q ),
	.datab(\pipeline|Mux30~2_combout ),
	.datac(\pipeline|gprc_i[0][2][2]~q ),
	.datad(\pipeline|gprc_i[0][3][2]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux30~3 .lut_mask = 16'hEC64;
defparam \pipeline|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N26
cycloneive_lcell_comb \pipeline|Mux30~0 (
// Equation(s):
// \pipeline|Mux30~0_combout  = (\pipeline|S_i[2][1]~q  & (((\pipeline|S_i[2][0]~q ) # (\pipeline|gprc_i[0][6][2]~q )))) # (!\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][4][2]~q  & (!\pipeline|S_i[2][0]~q )))

	.dataa(\pipeline|gprc_i[0][4][2]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][6][2]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux30~0 .lut_mask = 16'hCEC2;
defparam \pipeline|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N12
cycloneive_lcell_comb \pipeline|Mux30~1 (
// Equation(s):
// \pipeline|Mux30~1_combout  = (\pipeline|Mux30~0_combout  & ((\pipeline|gprc_i[0][7][2]~q ) # ((!\pipeline|S_i[2][0]~q )))) # (!\pipeline|Mux30~0_combout  & (((\pipeline|S_i[2][0]~q  & \pipeline|gprc_i[0][5][2]~q ))))

	.dataa(\pipeline|Mux30~0_combout ),
	.datab(\pipeline|gprc_i[0][7][2]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][5][2]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux30~1 .lut_mask = 16'hDA8A;
defparam \pipeline|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N2
cycloneive_lcell_comb \pipeline|Mux30~4 (
// Equation(s):
// \pipeline|Mux30~4_combout  = (\pipeline|S_i[2][2]~q  & ((\pipeline|Mux30~1_combout ))) # (!\pipeline|S_i[2][2]~q  & (\pipeline|Mux30~3_combout ))

	.dataa(\pipeline|Mux30~3_combout ),
	.datab(gnd),
	.datac(\pipeline|S_i[2][2]~q ),
	.datad(\pipeline|Mux30~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux30~4 .lut_mask = 16'hFA0A;
defparam \pipeline|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N6
cycloneive_lcell_comb \pipeline|Add2~4 (
// Equation(s):
// \pipeline|Add2~4_combout  = ((\pipeline|Add1~0_combout  $ (\pipeline|Mux29~4_combout  $ (\pipeline|Add2~3 )))) # (GND)
// \pipeline|Add2~5  = CARRY((\pipeline|Add1~0_combout  & (\pipeline|Mux29~4_combout  & !\pipeline|Add2~3 )) # (!\pipeline|Add1~0_combout  & ((\pipeline|Mux29~4_combout ) # (!\pipeline|Add2~3 ))))

	.dataa(\pipeline|Add1~0_combout ),
	.datab(\pipeline|Mux29~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|Add2~3 ),
	.combout(\pipeline|Add2~4_combout ),
	.cout(\pipeline|Add2~5 ));
// synopsys translate_off
defparam \pipeline|Add2~4 .lut_mask = 16'h964D;
defparam \pipeline|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneive_lcell_comb \pipeline|gprc_i~260 (
// Equation(s):
// \pipeline|gprc_i~260_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|gprc_i[0][2][13]~0_combout ) # ((\pipeline|Mux29~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (!\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|mem_access_result_i 
// [3]))))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datac(\pipeline|Mux29~4_combout ),
	.datad(\pipeline|mem_access_result_i [3]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~260_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~260 .lut_mask = 16'hB9A8;
defparam \pipeline|gprc_i~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneive_lcell_comb \pipeline|gprc_i~261 (
// Equation(s):
// \pipeline|gprc_i~261_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|gprc_i~260_combout  & (\pipeline|Mux14~4_combout )) # (!\pipeline|gprc_i~260_combout  & ((\pipeline|exec_result_i[1][3]~q ))))) # (!\pipeline|gprc_i[0][2][13]~0_combout  
// & (((\pipeline|gprc_i~260_combout ))))

	.dataa(\pipeline|Mux14~4_combout ),
	.datab(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datac(\pipeline|exec_result_i[1][3]~q ),
	.datad(\pipeline|gprc_i~260_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~261_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~261 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \pipeline|gprc_i~262 (
// Equation(s):
// \pipeline|gprc_i~262_combout  = (\pipeline|gprc_i~18_combout  & (\pipeline|Add2~4_combout )) # (!\pipeline|gprc_i~18_combout  & ((\pipeline|gprc_i~261_combout )))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~18_combout ),
	.datac(\pipeline|Add2~4_combout ),
	.datad(\pipeline|gprc_i~261_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~262_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~262 .lut_mask = 16'hF3C0;
defparam \pipeline|gprc_i~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N31
dffeas \pipeline|gprc_i[0][2][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~262_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneive_lcell_comb \dram_control_inst|Mux12~2 (
// Equation(s):
// \dram_control_inst|Mux12~2_combout  = (\pipeline|S_i[1][1]~q  & (((\pipeline|S_i[1][0]~q )))) # (!\pipeline|S_i[1][1]~q  & ((\pipeline|S_i[1][0]~q  & ((\pipeline|gprc_i[0][1][3]~q ))) # (!\pipeline|S_i[1][0]~q  & (\pipeline|gprc_i[0][0][3]~q ))))

	.dataa(\pipeline|gprc_i[0][0][3]~q ),
	.datab(\pipeline|gprc_i[0][1][3]~q ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|S_i[1][0]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux12~2 .lut_mask = 16'hFC0A;
defparam \dram_control_inst|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N2
cycloneive_lcell_comb \dram_control_inst|Mux12~3 (
// Equation(s):
// \dram_control_inst|Mux12~3_combout  = (\dram_control_inst|Mux12~2_combout  & (((\pipeline|gprc_i[0][3][3]~q ) # (!\pipeline|S_i[1][1]~q )))) # (!\dram_control_inst|Mux12~2_combout  & (\pipeline|gprc_i[0][2][3]~q  & (\pipeline|S_i[1][1]~q )))

	.dataa(\pipeline|gprc_i[0][2][3]~q ),
	.datab(\dram_control_inst|Mux12~2_combout ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][3][3]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux12~3 .lut_mask = 16'hEC2C;
defparam \dram_control_inst|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N28
cycloneive_lcell_comb \dram_control_inst|output_data[3]~13 (
// Equation(s):
// \dram_control_inst|output_data[3]~13_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux12~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux12~3_combout ))))

	.dataa(\dram_control_inst|Mux12~3_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(\dram_control_inst|Mux12~1_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[3]~13 .lut_mask = 16'hE200;
defparam \dram_control_inst|output_data[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout )))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20 .lut_mask = 16'hBA98;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20_combout  & 
// (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20_combout  
// & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~20_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21 .lut_mask = 16'hEA4A;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N29
dffeas \pipeline|mem_access_result_i[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[3] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneive_lcell_comb \pipeline|gprc_i~254 (
// Equation(s):
// \pipeline|gprc_i~254_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux29~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [3]))))

	.dataa(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datab(\pipeline|mem_access_result_i [3]),
	.datac(\pipeline|Mux29~4_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~254_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~254 .lut_mask = 16'hFA44;
defparam \pipeline|gprc_i~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneive_lcell_comb \pipeline|gprc_i~255 (
// Equation(s):
// \pipeline|gprc_i~255_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|gprc_i~254_combout  & ((\pipeline|Mux14~4_combout ))) # (!\pipeline|gprc_i~254_combout  & (\pipeline|exec_result_i[1][3]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & 
// (\pipeline|gprc_i~254_combout ))

	.dataa(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datab(\pipeline|gprc_i~254_combout ),
	.datac(\pipeline|exec_result_i[1][3]~q ),
	.datad(\pipeline|Mux14~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~255_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~255 .lut_mask = 16'hEC64;
defparam \pipeline|gprc_i~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N24
cycloneive_lcell_comb \pipeline|gprc_i~256 (
// Equation(s):
// \pipeline|gprc_i~256_combout  = (\pipeline|gprc_i~10_combout  & ((\pipeline|Add2~4_combout ))) # (!\pipeline|gprc_i~10_combout  & (\pipeline|gprc_i~255_combout ))

	.dataa(\pipeline|gprc_i~255_combout ),
	.datab(\pipeline|Add2~4_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~10_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~256_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~256 .lut_mask = 16'hCCAA;
defparam \pipeline|gprc_i~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N25
dffeas \pipeline|gprc_i[0][4][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~256_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N26
cycloneive_lcell_comb \pipeline|Mux14~0 (
// Equation(s):
// \pipeline|Mux14~0_combout  = (\pipeline|D_i[2][0]~q  & (\pipeline|D_i[2][1]~q )) # (!\pipeline|D_i[2][0]~q  & ((\pipeline|D_i[2][1]~q  & ((\pipeline|gprc_i[0][6][3]~q ))) # (!\pipeline|D_i[2][1]~q  & (\pipeline|gprc_i[0][4][3]~q ))))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|D_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][4][3]~q ),
	.datad(\pipeline|gprc_i[0][6][3]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux14~0 .lut_mask = 16'hDC98;
defparam \pipeline|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N12
cycloneive_lcell_comb \pipeline|Mux14~1 (
// Equation(s):
// \pipeline|Mux14~1_combout  = (\pipeline|Mux14~0_combout  & ((\pipeline|gprc_i[0][7][3]~q ) # ((!\pipeline|D_i[2][0]~q )))) # (!\pipeline|Mux14~0_combout  & (((\pipeline|D_i[2][0]~q  & \pipeline|gprc_i[0][5][3]~q ))))

	.dataa(\pipeline|Mux14~0_combout ),
	.datab(\pipeline|gprc_i[0][7][3]~q ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][5][3]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux14~1 .lut_mask = 16'hDA8A;
defparam \pipeline|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneive_lcell_comb \pipeline|Mux14~2 (
// Equation(s):
// \pipeline|Mux14~2_combout  = (\pipeline|D_i[2][1]~q  & (\pipeline|D_i[2][0]~q )) # (!\pipeline|D_i[2][1]~q  & ((\pipeline|D_i[2][0]~q  & (\pipeline|gprc_i[0][1][3]~q )) # (!\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][0][3]~q )))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][1][3]~q ),
	.datad(\pipeline|gprc_i[0][0][3]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux14~2 .lut_mask = 16'hD9C8;
defparam \pipeline|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneive_lcell_comb \pipeline|Mux14~3 (
// Equation(s):
// \pipeline|Mux14~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux14~2_combout  & (\pipeline|gprc_i[0][3][3]~q )) # (!\pipeline|Mux14~2_combout  & ((\pipeline|gprc_i[0][2][3]~q ))))) # (!\pipeline|D_i[2][1]~q  & (((\pipeline|Mux14~2_combout ))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|gprc_i[0][3][3]~q ),
	.datac(\pipeline|gprc_i[0][2][3]~q ),
	.datad(\pipeline|Mux14~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux14~3 .lut_mask = 16'hDDA0;
defparam \pipeline|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N30
cycloneive_lcell_comb \pipeline|Mux14~4 (
// Equation(s):
// \pipeline|Mux14~4_combout  = (\pipeline|D_i[2][2]~q  & (\pipeline|Mux14~1_combout )) # (!\pipeline|D_i[2][2]~q  & ((\pipeline|Mux14~3_combout )))

	.dataa(\pipeline|Mux14~1_combout ),
	.datab(\pipeline|D_i[2][2]~q ),
	.datac(gnd),
	.datad(\pipeline|Mux14~3_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux14~4 .lut_mask = 16'hBB88;
defparam \pipeline|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneive_lcell_comb \pipeline|gprc_i~251 (
// Equation(s):
// \pipeline|gprc_i~251_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|gprc_i[0][6][9]~0_combout ) # ((\pipeline|Mux29~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (!\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|mem_access_result_i [3]))))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datac(\pipeline|Mux29~4_combout ),
	.datad(\pipeline|mem_access_result_i [3]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~251_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~251 .lut_mask = 16'hB9A8;
defparam \pipeline|gprc_i~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
cycloneive_lcell_comb \pipeline|gprc_i~252 (
// Equation(s):
// \pipeline|gprc_i~252_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|gprc_i~251_combout  & (\pipeline|Mux14~4_combout )) # (!\pipeline|gprc_i~251_combout  & ((\pipeline|exec_result_i[1][3]~q ))))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & 
// (((\pipeline|gprc_i~251_combout ))))

	.dataa(\pipeline|Mux14~4_combout ),
	.datab(\pipeline|exec_result_i[1][3]~q ),
	.datac(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datad(\pipeline|gprc_i~251_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~252_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~252 .lut_mask = 16'hAFC0;
defparam \pipeline|gprc_i~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \pipeline|gprc_i~253 (
// Equation(s):
// \pipeline|gprc_i~253_combout  = (\pipeline|gprc_i~6_combout  & ((\pipeline|Add2~4_combout ))) # (!\pipeline|gprc_i~6_combout  & (\pipeline|gprc_i~252_combout ))

	.dataa(\pipeline|gprc_i~6_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~252_combout ),
	.datad(\pipeline|Add2~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~253_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~253 .lut_mask = 16'hFA50;
defparam \pipeline|gprc_i~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N1
dffeas \pipeline|gprc_i[0][6][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][3] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N22
cycloneive_lcell_comb \pipeline|Mux29~0 (
// Equation(s):
// \pipeline|Mux29~0_combout  = (\pipeline|S_i[2][0]~q  & (((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][6][3]~q )) # (!\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][4][3]~q )))))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][6][3]~q ),
	.datac(\pipeline|gprc_i[0][4][3]~q ),
	.datad(\pipeline|S_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux29~0 .lut_mask = 16'hEE50;
defparam \pipeline|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N0
cycloneive_lcell_comb \pipeline|Mux29~1 (
// Equation(s):
// \pipeline|Mux29~1_combout  = (\pipeline|Mux29~0_combout  & ((\pipeline|gprc_i[0][7][3]~q ) # ((!\pipeline|S_i[2][0]~q )))) # (!\pipeline|Mux29~0_combout  & (((\pipeline|S_i[2][0]~q  & \pipeline|gprc_i[0][5][3]~q ))))

	.dataa(\pipeline|Mux29~0_combout ),
	.datab(\pipeline|gprc_i[0][7][3]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][5][3]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux29~1 .lut_mask = 16'hDA8A;
defparam \pipeline|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneive_lcell_comb \pipeline|Mux29~2 (
// Equation(s):
// \pipeline|Mux29~2_combout  = (\pipeline|S_i[2][0]~q  & (((\pipeline|gprc_i[0][1][3]~q ) # (\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & (\pipeline|gprc_i[0][0][3]~q  & ((!\pipeline|S_i[2][1]~q ))))

	.dataa(\pipeline|gprc_i[0][0][3]~q ),
	.datab(\pipeline|S_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][1][3]~q ),
	.datad(\pipeline|S_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux29~2 .lut_mask = 16'hCCE2;
defparam \pipeline|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
cycloneive_lcell_comb \pipeline|Mux29~3 (
// Equation(s):
// \pipeline|Mux29~3_combout  = (\pipeline|S_i[2][1]~q  & ((\pipeline|Mux29~2_combout  & ((\pipeline|gprc_i[0][3][3]~q ))) # (!\pipeline|Mux29~2_combout  & (\pipeline|gprc_i[0][2][3]~q )))) # (!\pipeline|S_i[2][1]~q  & (\pipeline|Mux29~2_combout ))

	.dataa(\pipeline|S_i[2][1]~q ),
	.datab(\pipeline|Mux29~2_combout ),
	.datac(\pipeline|gprc_i[0][2][3]~q ),
	.datad(\pipeline|gprc_i[0][3][3]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux29~3 .lut_mask = 16'hEC64;
defparam \pipeline|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N14
cycloneive_lcell_comb \pipeline|Mux29~4 (
// Equation(s):
// \pipeline|Mux29~4_combout  = (\pipeline|S_i[2][2]~q  & (\pipeline|Mux29~1_combout )) # (!\pipeline|S_i[2][2]~q  & ((\pipeline|Mux29~3_combout )))

	.dataa(\pipeline|Mux29~1_combout ),
	.datab(\pipeline|Mux29~3_combout ),
	.datac(\pipeline|S_i[2][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux29~4 .lut_mask = 16'hACAC;
defparam \pipeline|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N8
cycloneive_lcell_comb \pipeline|Add2~6 (
// Equation(s):
// \pipeline|Add2~6_combout  = (\pipeline|Mux28~4_combout  & ((\pipeline|Add1~0_combout  & (!\pipeline|Add2~5 )) # (!\pipeline|Add1~0_combout  & (\pipeline|Add2~5  & VCC)))) # (!\pipeline|Mux28~4_combout  & ((\pipeline|Add1~0_combout  & ((\pipeline|Add2~5 ) 
// # (GND))) # (!\pipeline|Add1~0_combout  & (!\pipeline|Add2~5 ))))
// \pipeline|Add2~7  = CARRY((\pipeline|Mux28~4_combout  & (\pipeline|Add1~0_combout  & !\pipeline|Add2~5 )) # (!\pipeline|Mux28~4_combout  & ((\pipeline|Add1~0_combout ) # (!\pipeline|Add2~5 ))))

	.dataa(\pipeline|Mux28~4_combout ),
	.datab(\pipeline|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|Add2~5 ),
	.combout(\pipeline|Add2~6_combout ),
	.cout(\pipeline|Add2~7 ));
// synopsys translate_off
defparam \pipeline|Add2~6 .lut_mask = 16'h694D;
defparam \pipeline|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N4
cycloneive_lcell_comb \pipeline|gprc_i~233 (
// Equation(s):
// \pipeline|gprc_i~233_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux28~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [4])))))

	.dataa(\pipeline|Mux28~4_combout ),
	.datab(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [4]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~233_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~233 .lut_mask = 16'hE3E0;
defparam \pipeline|gprc_i~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N30
cycloneive_lcell_comb \pipeline|gprc_i~234 (
// Equation(s):
// \pipeline|gprc_i~234_combout  = (\pipeline|gprc_i[0][7][6]~0_combout  & ((\pipeline|gprc_i~233_combout  & (\pipeline|Mux13~4_combout )) # (!\pipeline|gprc_i~233_combout  & ((\pipeline|exec_result_i[1][4]~q ))))) # (!\pipeline|gprc_i[0][7][6]~0_combout  & 
// (((\pipeline|gprc_i~233_combout ))))

	.dataa(\pipeline|Mux13~4_combout ),
	.datab(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datac(\pipeline|gprc_i~233_combout ),
	.datad(\pipeline|exec_result_i[1][4]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~234_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~234 .lut_mask = 16'hBCB0;
defparam \pipeline|gprc_i~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneive_lcell_comb \pipeline|gprc_i~235 (
// Equation(s):
// \pipeline|gprc_i~235_combout  = (\pipeline|gprc_i~14_combout  & (\pipeline|Add2~6_combout )) # (!\pipeline|gprc_i~14_combout  & ((\pipeline|gprc_i~234_combout )))

	.dataa(\pipeline|gprc_i~14_combout ),
	.datab(gnd),
	.datac(\pipeline|Add2~6_combout ),
	.datad(\pipeline|gprc_i~234_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~235_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~235 .lut_mask = 16'hF5A0;
defparam \pipeline|gprc_i~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N9
dffeas \pipeline|gprc_i[0][7][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~235_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
cycloneive_lcell_comb \pipeline|Mux13~0 (
// Equation(s):
// \pipeline|Mux13~0_combout  = (\pipeline|D_i[2][1]~q  & (((\pipeline|D_i[2][0]~q ) # (\pipeline|gprc_i[0][6][4]~q )))) # (!\pipeline|D_i[2][1]~q  & (\pipeline|gprc_i[0][4][4]~q  & (!\pipeline|D_i[2][0]~q )))

	.dataa(\pipeline|gprc_i[0][4][4]~q ),
	.datab(\pipeline|D_i[2][1]~q ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][6][4]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux13~0 .lut_mask = 16'hCEC2;
defparam \pipeline|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneive_lcell_comb \pipeline|Mux13~1 (
// Equation(s):
// \pipeline|Mux13~1_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|Mux13~0_combout  & (\pipeline|gprc_i[0][7][4]~q )) # (!\pipeline|Mux13~0_combout  & ((\pipeline|gprc_i[0][5][4]~q ))))) # (!\pipeline|D_i[2][0]~q  & (((\pipeline|Mux13~0_combout ))))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][7][4]~q ),
	.datac(\pipeline|gprc_i[0][5][4]~q ),
	.datad(\pipeline|Mux13~0_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux13~1 .lut_mask = 16'hDDA0;
defparam \pipeline|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N2
cycloneive_lcell_comb \pipeline|Mux13~2 (
// Equation(s):
// \pipeline|Mux13~2_combout  = (\pipeline|D_i[2][1]~q  & (\pipeline|D_i[2][0]~q )) # (!\pipeline|D_i[2][1]~q  & ((\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][1][4]~q ))) # (!\pipeline|D_i[2][0]~q  & (\pipeline|gprc_i[0][0][4]~q ))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][0][4]~q ),
	.datad(\pipeline|gprc_i[0][1][4]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux13~2 .lut_mask = 16'hDC98;
defparam \pipeline|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N10
cycloneive_lcell_comb \pipeline|Mux13~3 (
// Equation(s):
// \pipeline|Mux13~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux13~2_combout  & (\pipeline|gprc_i[0][3][4]~q )) # (!\pipeline|Mux13~2_combout  & ((\pipeline|gprc_i[0][2][4]~q ))))) # (!\pipeline|D_i[2][1]~q  & (((\pipeline|Mux13~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][4]~q ),
	.datab(\pipeline|D_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][2][4]~q ),
	.datad(\pipeline|Mux13~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux13~3 .lut_mask = 16'hBBC0;
defparam \pipeline|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N28
cycloneive_lcell_comb \pipeline|Mux13~4 (
// Equation(s):
// \pipeline|Mux13~4_combout  = (\pipeline|D_i[2][2]~q  & (\pipeline|Mux13~1_combout )) # (!\pipeline|D_i[2][2]~q  & ((\pipeline|Mux13~3_combout )))

	.dataa(gnd),
	.datab(\pipeline|Mux13~1_combout ),
	.datac(\pipeline|D_i[2][2]~q ),
	.datad(\pipeline|Mux13~3_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux13~4 .lut_mask = 16'hCFC0;
defparam \pipeline|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N0
cycloneive_lcell_comb \pipeline|gprc_i~236 (
// Equation(s):
// \pipeline|gprc_i~236_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux28~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [4])))))

	.dataa(\pipeline|Mux28~4_combout ),
	.datab(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [4]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~236_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~236 .lut_mask = 16'hE3E0;
defparam \pipeline|gprc_i~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N10
cycloneive_lcell_comb \pipeline|gprc_i~237 (
// Equation(s):
// \pipeline|gprc_i~237_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|gprc_i~236_combout  & (\pipeline|Mux13~4_combout )) # (!\pipeline|gprc_i~236_combout  & ((\pipeline|exec_result_i[1][4]~q ))))) # (!\pipeline|gprc_i[0][2][13]~0_combout  
// & (((\pipeline|gprc_i~236_combout ))))

	.dataa(\pipeline|Mux13~4_combout ),
	.datab(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datac(\pipeline|exec_result_i[1][4]~q ),
	.datad(\pipeline|gprc_i~236_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~237_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~237 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N20
cycloneive_lcell_comb \pipeline|gprc_i~238 (
// Equation(s):
// \pipeline|gprc_i~238_combout  = (\pipeline|gprc_i~18_combout  & ((\pipeline|Add2~6_combout ))) # (!\pipeline|gprc_i~18_combout  & (\pipeline|gprc_i~237_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~18_combout ),
	.datac(\pipeline|gprc_i~237_combout ),
	.datad(\pipeline|Add2~6_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~238_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~238 .lut_mask = 16'hFC30;
defparam \pipeline|gprc_i~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N21
dffeas \pipeline|gprc_i[0][2][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~238_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
cycloneive_lcell_comb \go_to_LR_inst|Mux11~0 (
// Equation(s):
// \go_to_LR_inst|Mux11~0_combout  = (\pipeline|S_i[0][0]~q  & ((\pipeline|S_i[0][1]~q ) # ((\pipeline|gprc_i[0][1][4]~q )))) # (!\pipeline|S_i[0][0]~q  & (!\pipeline|S_i[0][1]~q  & ((\pipeline|gprc_i[0][0][4]~q ))))

	.dataa(\pipeline|S_i[0][0]~q ),
	.datab(\pipeline|S_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][1][4]~q ),
	.datad(\pipeline|gprc_i[0][0][4]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux11~0 .lut_mask = 16'hB9A8;
defparam \go_to_LR_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N24
cycloneive_lcell_comb \go_to_LR_inst|Mux11~1 (
// Equation(s):
// \go_to_LR_inst|Mux11~1_combout  = (\pipeline|S_i[0][1]~q  & ((\go_to_LR_inst|Mux11~0_combout  & (\pipeline|gprc_i[0][3][4]~q )) # (!\go_to_LR_inst|Mux11~0_combout  & ((\pipeline|gprc_i[0][2][4]~q ))))) # (!\pipeline|S_i[0][1]~q  & 
// (((\go_to_LR_inst|Mux11~0_combout ))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][3][4]~q ),
	.datac(\pipeline|gprc_i[0][2][4]~q ),
	.datad(\go_to_LR_inst|Mux11~0_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux11~1 .lut_mask = 16'hDDA0;
defparam \go_to_LR_inst|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneive_lcell_comb \go_to_LR_inst|Mux11~2 (
// Equation(s):
// \go_to_LR_inst|Mux11~2_combout  = (\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][4]~q )))) # (!\pipeline|S_i[0][1]~q  & (!\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][4][4]~q ))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][6][4]~q ),
	.datad(\pipeline|gprc_i[0][4][4]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux11~2 .lut_mask = 16'hB9A8;
defparam \go_to_LR_inst|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneive_lcell_comb \go_to_LR_inst|Mux11~3 (
// Equation(s):
// \go_to_LR_inst|Mux11~3_combout  = (\pipeline|S_i[0][0]~q  & ((\go_to_LR_inst|Mux11~2_combout  & ((\pipeline|gprc_i[0][7][4]~q ))) # (!\go_to_LR_inst|Mux11~2_combout  & (\pipeline|gprc_i[0][5][4]~q )))) # (!\pipeline|S_i[0][0]~q  & 
// (((\go_to_LR_inst|Mux11~2_combout ))))

	.dataa(\pipeline|gprc_i[0][5][4]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][7][4]~q ),
	.datad(\go_to_LR_inst|Mux11~2_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux11~3 .lut_mask = 16'hF388;
defparam \go_to_LR_inst|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N30
cycloneive_lcell_comb \regnum_inst|src_val[4]~16 (
// Equation(s):
// \regnum_inst|src_val[4]~16_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux11~3_combout ))) # (!\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux11~1_combout ))))

	.dataa(\pipeline|RC_i [0]),
	.datab(\go_to_LR_inst|Mux11~1_combout ),
	.datac(\pipeline|S_i[0][2]~q ),
	.datad(\go_to_LR_inst|Mux11~3_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[4]~16 .lut_mask = 16'h5404;
defparam \regnum_inst|src_val[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneive_lcell_comb \regnum_inst|src_val[4]~31 (
// Equation(s):
// \regnum_inst|src_val[4]~31_combout  = (\regnum_inst|src_val[4]~16_combout ) # ((\pipeline|RC_i [0] & (\pipeline|S_i[0][2]~q  & \pipeline|S_i[0][0]~q )))

	.dataa(\pipeline|RC_i [0]),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\regnum_inst|src_val[4]~16_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[4]~31 .lut_mask = 16'hFF80;
defparam \regnum_inst|src_val[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \alu_inst|result~237 (
// Equation(s):
// \alu_inst|result~237_combout  = (\pipeline|enable_i[0][12]~q  & (((\alu_inst|subc_op|Add0~10_combout )))) # (!\pipeline|enable_i[0][12]~q  & (\pipeline|enable_i[0][13]~q  & ((\alu_inst|dadd_op|Add3~2_combout ))))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\pipeline|enable_i[0][12]~q ),
	.datac(\alu_inst|subc_op|Add0~10_combout ),
	.datad(\alu_inst|dadd_op|Add3~2_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~237_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~237 .lut_mask = 16'hE2C0;
defparam \alu_inst|result~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \alu_inst|result~131 (
// Equation(s):
// \alu_inst|result~131_combout  = (\alu_inst|result~237_combout ) # ((\alu_inst|result~40_combout  & \alu_inst|sub_op|result[4]~8_combout ))

	.dataa(gnd),
	.datab(\alu_inst|result~237_combout ),
	.datac(\alu_inst|result~40_combout ),
	.datad(\alu_inst|sub_op|result[4]~8_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~131_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~131 .lut_mask = 16'hFCCC;
defparam \alu_inst|result~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~22 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~22_combout  = (\regnum_inst|src_val[3]~18_combout  & (\regnum_inst|src_val[2]~19_combout  & (!\regnum_inst|src_val[1]~21_combout  & !\alu_inst|bis_op|ShiftLeft0~15_combout )))

	.dataa(\regnum_inst|src_val[3]~18_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(\regnum_inst|src_val[1]~21_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~22 .lut_mask = 16'h0008;
defparam \alu_inst|bis_op|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \alu_inst|result~234 (
// Equation(s):
// \alu_inst|result~234_combout  = (\pipeline|enable_i[0][19]~q  & ((\regnum_inst|src_val[0]~23_combout ) # ((\regnum_inst|src_val[0]~22_combout ) # (!\alu_inst|bis_op|ShiftLeft0~22_combout ))))

	.dataa(\regnum_inst|src_val[0]~23_combout ),
	.datab(\pipeline|enable_i[0][19]~q ),
	.datac(\alu_inst|bis_op|ShiftLeft0~22_combout ),
	.datad(\regnum_inst|src_val[0]~22_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~234_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~234 .lut_mask = 16'hCC8C;
defparam \alu_inst|result~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \alu_inst|result~123 (
// Equation(s):
// \alu_inst|result~123_combout  = (\regnum_inst|Mux43~4_combout  & ((\alu_inst|result~234_combout ) # ((\pipeline|enable_i[0][17]~q )))) # (!\regnum_inst|Mux43~4_combout  & (((\regnum_inst|src_val[4]~31_combout  & \pipeline|enable_i[0][17]~q ))))

	.dataa(\alu_inst|result~234_combout ),
	.datab(\regnum_inst|src_val[4]~31_combout ),
	.datac(\regnum_inst|Mux43~4_combout ),
	.datad(\pipeline|enable_i[0][17]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~123_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~123 .lut_mask = 16'hFCA0;
defparam \alu_inst|result~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \alu_inst|result~235 (
// Equation(s):
// \alu_inst|result~235_combout  = (!\regnum_inst|src_val[0]~23_combout  & (\alu_inst|bis_op|ShiftLeft0~22_combout  & !\regnum_inst|src_val[0]~22_combout ))

	.dataa(\regnum_inst|src_val[0]~23_combout ),
	.datab(gnd),
	.datac(\alu_inst|bis_op|ShiftLeft0~22_combout ),
	.datad(\regnum_inst|src_val[0]~22_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~235_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~235 .lut_mask = 16'h0050;
defparam \alu_inst|result~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \alu_inst|result~124 (
// Equation(s):
// \alu_inst|result~124_combout  = (\pipeline|enable_i[0][26]~q  & (((\regnum_inst|Mux35~4_combout )))) # (!\pipeline|enable_i[0][26]~q  & (\regnum_inst|Mux43~4_combout  & (\pipeline|enable_i[0][27]~q )))

	.dataa(\regnum_inst|Mux43~4_combout ),
	.datab(\pipeline|enable_i[0][27]~q ),
	.datac(\regnum_inst|Mux35~4_combout ),
	.datad(\pipeline|enable_i[0][26]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~124_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~124 .lut_mask = 16'hF088;
defparam \alu_inst|result~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \alu_inst|result~125 (
// Equation(s):
// \alu_inst|result~125_combout  = (\update_psw_inst|WideOr2~0_combout  & ((\pipeline|enable_i[0][25]~q  & ((!\regnum_inst|Mux43~4_combout ))) # (!\pipeline|enable_i[0][25]~q  & (\alu_inst|result~124_combout ))))

	.dataa(\update_psw_inst|WideOr2~0_combout ),
	.datab(\alu_inst|result~124_combout ),
	.datac(\regnum_inst|Mux43~4_combout ),
	.datad(\pipeline|enable_i[0][25]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~125_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~125 .lut_mask = 16'h0A88;
defparam \alu_inst|result~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \alu_inst|result~126 (
// Equation(s):
// \alu_inst|result~126_combout  = (!\pipeline|enable_i[0][21]~q  & ((\alu_inst|result~125_combout ) # ((\regnum_inst|Mux42~4_combout  & !\update_psw_inst|WideOr2~0_combout ))))

	.dataa(\pipeline|enable_i[0][21]~q ),
	.datab(\regnum_inst|Mux42~4_combout ),
	.datac(\alu_inst|result~125_combout ),
	.datad(\update_psw_inst|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~126_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~126 .lut_mask = 16'h5054;
defparam \alu_inst|result~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \alu_inst|result~127 (
// Equation(s):
// \alu_inst|result~127_combout  = (!\pipeline|enable_i[0][20]~q  & ((\alu_inst|result~126_combout ) # ((\regnum_inst|src_val[4]~31_combout  & \pipeline|enable_i[0][21]~q ))))

	.dataa(\pipeline|enable_i[0][20]~q ),
	.datab(\alu_inst|result~126_combout ),
	.datac(\regnum_inst|src_val[4]~31_combout ),
	.datad(\pipeline|enable_i[0][21]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~127_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~127 .lut_mask = 16'h5444;
defparam \alu_inst|result~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \alu_inst|result~128 (
// Equation(s):
// \alu_inst|result~128_combout  = (\alu_inst|result~127_combout ) # ((\pipeline|enable_i[0][20]~q  & ((\alu_inst|result~235_combout ) # (\regnum_inst|Mux43~4_combout ))))

	.dataa(\pipeline|enable_i[0][20]~q ),
	.datab(\alu_inst|result~235_combout ),
	.datac(\alu_inst|result~127_combout ),
	.datad(\regnum_inst|Mux43~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~128_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~128 .lut_mask = 16'hFAF8;
defparam \alu_inst|result~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \alu_inst|result~129 (
// Equation(s):
// \alu_inst|result~129_combout  = (\alu_inst|result~36_combout  & ((\alu_inst|result~123_combout ) # ((\alu_inst|result~128_combout  & \alu_inst|result~39_combout ))))

	.dataa(\alu_inst|result~123_combout ),
	.datab(\alu_inst|result~128_combout ),
	.datac(\alu_inst|result~36_combout ),
	.datad(\alu_inst|result~39_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~129_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~129 .lut_mask = 16'hE0A0;
defparam \alu_inst|result~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \alu_inst|result~236 (
// Equation(s):
// \alu_inst|result~236_combout  = (\pipeline|enable_i[0][15]~q  & (\regnum_inst|Mux43~4_combout  $ (((\regnum_inst|src_val[4]~31_combout ))))) # (!\pipeline|enable_i[0][15]~q  & (\regnum_inst|Mux43~4_combout  & (\pipeline|enable_i[0][16]~q  & 
// \regnum_inst|src_val[4]~31_combout )))

	.dataa(\regnum_inst|Mux43~4_combout ),
	.datab(\pipeline|enable_i[0][16]~q ),
	.datac(\regnum_inst|src_val[4]~31_combout ),
	.datad(\pipeline|enable_i[0][15]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~236_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~236 .lut_mask = 16'h5A80;
defparam \alu_inst|result~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \alu_inst|result~130 (
// Equation(s):
// \alu_inst|result~130_combout  = (\alu_inst|result~37_combout  & ((\alu_inst|result~129_combout ) # (\alu_inst|result~236_combout )))

	.dataa(\alu_inst|result~37_combout ),
	.datab(gnd),
	.datac(\alu_inst|result~129_combout ),
	.datad(\alu_inst|result~236_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~130_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~130 .lut_mask = 16'hAAA0;
defparam \alu_inst|result~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \alu_inst|result[4]~122 (
// Equation(s):
// \alu_inst|result[4]~122_combout  = (\pipeline|enable_i[0][10]~q  & (\alu_inst|addc_op|Add0~10_combout )) # (!\pipeline|enable_i[0][10]~q  & (((\pipeline|enable_i[0][11]~q  & \alu_inst|sub_op|result[4]~8_combout ))))

	.dataa(\alu_inst|addc_op|Add0~10_combout ),
	.datab(\pipeline|enable_i[0][11]~q ),
	.datac(\pipeline|enable_i[0][10]~q ),
	.datad(\alu_inst|sub_op|result[4]~8_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~122_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~122 .lut_mask = 16'hACA0;
defparam \alu_inst|result[4]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \alu_inst|result[4]~132 (
// Equation(s):
// \alu_inst|result[4]~132_combout  = (\alu_inst|result[4]~122_combout ) # ((\alu_inst|result[15]~38_combout  & ((\alu_inst|result~131_combout ) # (\alu_inst|result~130_combout ))))

	.dataa(\alu_inst|result~131_combout ),
	.datab(\alu_inst|result~130_combout ),
	.datac(\alu_inst|result[4]~122_combout ),
	.datad(\alu_inst|result[15]~38_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~132_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~132 .lut_mask = 16'hFEF0;
defparam \alu_inst|result[4]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \alu_inst|result[4]~133 (
// Equation(s):
// \alu_inst|result[4]~133_combout  = (\pipeline|enable_i[0][9]~q  & ((\alu_inst|add_op|result[4]~8_combout ))) # (!\pipeline|enable_i[0][9]~q  & (\alu_inst|result[4]~132_combout ))

	.dataa(\alu_inst|result[4]~132_combout ),
	.datab(gnd),
	.datac(\pipeline|enable_i[0][9]~q ),
	.datad(\alu_inst|add_op|result[4]~8_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[4]~133_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[4]~133 .lut_mask = 16'hFA0A;
defparam \alu_inst|result[4]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \pipeline|exec_result_i~15 (
// Equation(s):
// \pipeline|exec_result_i~15_combout  = (\pipeline|enable_i[0][37]~q  & (((\pipeline|B_i[0][4]~q )))) # (!\pipeline|enable_i[0][37]~q  & (\pipeline|enable_i[0][38]~q  & (\regnum_inst|Mux43~4_combout )))

	.dataa(\pipeline|enable_i[0][38]~q ),
	.datab(\regnum_inst|Mux43~4_combout ),
	.datac(\pipeline|enable_i[0][37]~q ),
	.datad(\pipeline|B_i[0][4]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~15_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~15 .lut_mask = 16'hF808;
defparam \pipeline|exec_result_i~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \pipeline|exec_result_i~16 (
// Equation(s):
// \pipeline|exec_result_i~16_combout  = (\pipeline|exec_result_i~15_combout ) # ((\alu_inst|result[4]~133_combout  & \pipeline|WideOr1~0_combout ))

	.dataa(\alu_inst|result[4]~133_combout ),
	.datab(\pipeline|WideOr1~0_combout ),
	.datac(gnd),
	.datad(\pipeline|exec_result_i~15_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~16_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~16 .lut_mask = 16'hFF88;
defparam \pipeline|exec_result_i~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N3
dffeas \pipeline|exec_result_i[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][4] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N13
dffeas \pipeline|exec_result_i[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][4] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N28
cycloneive_lcell_comb \pipeline|gprc_i~245 (
// Equation(s):
// \pipeline|gprc_i~245_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & (\pipeline|enable_i[2][22]~q )) # (!\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux28~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [4])))))

	.dataa(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Mux28~4_combout ),
	.datad(\pipeline|mem_access_result_i [4]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~245_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~245 .lut_mask = 16'hD9C8;
defparam \pipeline|gprc_i~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N14
cycloneive_lcell_comb \pipeline|gprc_i~246 (
// Equation(s):
// \pipeline|gprc_i~246_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|gprc_i~245_combout  & ((\pipeline|Mux13~4_combout ))) # (!\pipeline|gprc_i~245_combout  & (\pipeline|exec_result_i[1][4]~q )))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & 
// (((\pipeline|gprc_i~245_combout ))))

	.dataa(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datab(\pipeline|exec_result_i[1][4]~q ),
	.datac(\pipeline|Mux13~4_combout ),
	.datad(\pipeline|gprc_i~245_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~246_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~246 .lut_mask = 16'hF588;
defparam \pipeline|gprc_i~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \pipeline|gprc_i~247 (
// Equation(s):
// \pipeline|gprc_i~247_combout  = (\pipeline|gprc_i~30_combout  & ((\pipeline|Add2~6_combout ))) # (!\pipeline|gprc_i~30_combout  & (\pipeline|gprc_i~246_combout ))

	.dataa(\pipeline|gprc_i~246_combout ),
	.datab(\pipeline|Add2~6_combout ),
	.datac(\pipeline|gprc_i~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~247_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~247 .lut_mask = 16'hCACA;
defparam \pipeline|gprc_i~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N11
dffeas \pipeline|gprc_i[0][3][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~247_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][4] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N6
cycloneive_lcell_comb \pipeline|Mux28~2 (
// Equation(s):
// \pipeline|Mux28~2_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|gprc_i[0][1][4]~q ) # ((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & (((!\pipeline|S_i[2][1]~q  & \pipeline|gprc_i[0][0][4]~q ))))

	.dataa(\pipeline|gprc_i[0][1][4]~q ),
	.datab(\pipeline|S_i[2][0]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][0][4]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux28~2 .lut_mask = 16'hCBC8;
defparam \pipeline|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N16
cycloneive_lcell_comb \pipeline|Mux28~3 (
// Equation(s):
// \pipeline|Mux28~3_combout  = (\pipeline|S_i[2][1]~q  & ((\pipeline|Mux28~2_combout  & (\pipeline|gprc_i[0][3][4]~q )) # (!\pipeline|Mux28~2_combout  & ((\pipeline|gprc_i[0][2][4]~q ))))) # (!\pipeline|S_i[2][1]~q  & (((\pipeline|Mux28~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][4]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][2][4]~q ),
	.datad(\pipeline|Mux28~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux28~3 .lut_mask = 16'hBBC0;
defparam \pipeline|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneive_lcell_comb \pipeline|Mux28~0 (
// Equation(s):
// \pipeline|Mux28~0_combout  = (\pipeline|S_i[2][0]~q  & (\pipeline|S_i[2][1]~q )) # (!\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][6][4]~q )) # (!\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][4][4]~q )))))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][6][4]~q ),
	.datad(\pipeline|gprc_i[0][4][4]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux28~0 .lut_mask = 16'hD9C8;
defparam \pipeline|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \pipeline|Mux28~1 (
// Equation(s):
// \pipeline|Mux28~1_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|Mux28~0_combout  & ((\pipeline|gprc_i[0][7][4]~q ))) # (!\pipeline|Mux28~0_combout  & (\pipeline|gprc_i[0][5][4]~q )))) # (!\pipeline|S_i[2][0]~q  & (((\pipeline|Mux28~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][4]~q ),
	.datab(\pipeline|gprc_i[0][7][4]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(\pipeline|Mux28~0_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux28~1 .lut_mask = 16'hCFA0;
defparam \pipeline|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \pipeline|Mux28~4 (
// Equation(s):
// \pipeline|Mux28~4_combout  = (\pipeline|S_i[2][2]~q  & ((\pipeline|Mux28~1_combout ))) # (!\pipeline|S_i[2][2]~q  & (\pipeline|Mux28~3_combout ))

	.dataa(\pipeline|S_i[2][2]~q ),
	.datab(\pipeline|Mux28~3_combout ),
	.datac(gnd),
	.datad(\pipeline|Mux28~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux28~4 .lut_mask = 16'hEE44;
defparam \pipeline|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N10
cycloneive_lcell_comb \pipeline|Add2~8 (
// Equation(s):
// \pipeline|Add2~8_combout  = ((\pipeline|Add1~0_combout  $ (\pipeline|Mux27~4_combout  $ (\pipeline|Add2~7 )))) # (GND)
// \pipeline|Add2~9  = CARRY((\pipeline|Add1~0_combout  & (\pipeline|Mux27~4_combout  & !\pipeline|Add2~7 )) # (!\pipeline|Add1~0_combout  & ((\pipeline|Mux27~4_combout ) # (!\pipeline|Add2~7 ))))

	.dataa(\pipeline|Add1~0_combout ),
	.datab(\pipeline|Mux27~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|Add2~7 ),
	.combout(\pipeline|Add2~8_combout ),
	.cout(\pipeline|Add2~9 ));
// synopsys translate_off
defparam \pipeline|Add2~8 .lut_mask = 16'h964D;
defparam \pipeline|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneive_lcell_comb \pipeline|gprc_i~205 (
// Equation(s):
// \pipeline|gprc_i~205_combout  = (\pipeline|gprc_i~6_combout  & ((\pipeline|Add2~8_combout ))) # (!\pipeline|gprc_i~6_combout  & (\pipeline|gprc_i~204_combout ))

	.dataa(\pipeline|gprc_i~6_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~204_combout ),
	.datad(\pipeline|Add2~8_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~205_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~205 .lut_mask = 16'hFA50;
defparam \pipeline|gprc_i~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N5
dffeas \pipeline|gprc_i[0][6][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N22
cycloneive_lcell_comb \pipeline|Mux12~0 (
// Equation(s):
// \pipeline|Mux12~0_combout  = (\pipeline|D_i[2][0]~q  & (((\pipeline|D_i[2][1]~q )))) # (!\pipeline|D_i[2][0]~q  & ((\pipeline|D_i[2][1]~q  & (\pipeline|gprc_i[0][6][5]~q )) # (!\pipeline|D_i[2][1]~q  & ((\pipeline|gprc_i[0][4][5]~q )))))

	.dataa(\pipeline|gprc_i[0][6][5]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][4][5]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux12~0 .lut_mask = 16'hE3E0;
defparam \pipeline|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N16
cycloneive_lcell_comb \pipeline|Mux12~1 (
// Equation(s):
// \pipeline|Mux12~1_combout  = (\pipeline|Mux12~0_combout  & (((\pipeline|gprc_i[0][7][5]~q )) # (!\pipeline|D_i[2][0]~q ))) # (!\pipeline|Mux12~0_combout  & (\pipeline|D_i[2][0]~q  & (\pipeline|gprc_i[0][5][5]~q )))

	.dataa(\pipeline|Mux12~0_combout ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][5][5]~q ),
	.datad(\pipeline|gprc_i[0][7][5]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux12~1 .lut_mask = 16'hEA62;
defparam \pipeline|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N6
cycloneive_lcell_comb \pipeline|Mux12~2 (
// Equation(s):
// \pipeline|Mux12~2_combout  = (\pipeline|D_i[2][1]~q  & (((\pipeline|D_i[2][0]~q )))) # (!\pipeline|D_i[2][1]~q  & ((\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][1][5]~q ))) # (!\pipeline|D_i[2][0]~q  & (\pipeline|gprc_i[0][0][5]~q ))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|gprc_i[0][0][5]~q ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][1][5]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux12~2 .lut_mask = 16'hF4A4;
defparam \pipeline|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N8
cycloneive_lcell_comb \pipeline|Mux12~3 (
// Equation(s):
// \pipeline|Mux12~3_combout  = (\pipeline|Mux12~2_combout  & (((\pipeline|gprc_i[0][3][5]~q ) # (!\pipeline|D_i[2][1]~q )))) # (!\pipeline|Mux12~2_combout  & (\pipeline|gprc_i[0][2][5]~q  & (\pipeline|D_i[2][1]~q )))

	.dataa(\pipeline|Mux12~2_combout ),
	.datab(\pipeline|gprc_i[0][2][5]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][3][5]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux12~3 .lut_mask = 16'hEA4A;
defparam \pipeline|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N26
cycloneive_lcell_comb \pipeline|Mux12~4 (
// Equation(s):
// \pipeline|Mux12~4_combout  = (\pipeline|D_i[2][2]~q  & (\pipeline|Mux12~1_combout )) # (!\pipeline|D_i[2][2]~q  & ((\pipeline|Mux12~3_combout )))

	.dataa(\pipeline|Mux12~1_combout ),
	.datab(\pipeline|Mux12~3_combout ),
	.datac(gnd),
	.datad(\pipeline|D_i[2][2]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux12~4 .lut_mask = 16'hAACC;
defparam \pipeline|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \pipeline|gprc_i~222 (
// Equation(s):
// \pipeline|gprc_i~222_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|gprc_i~221_combout  & ((\pipeline|Mux12~4_combout ))) # (!\pipeline|gprc_i~221_combout  & (\pipeline|exec_result_i[1][5]~q )))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & 
// (\pipeline|gprc_i~221_combout ))

	.dataa(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datab(\pipeline|gprc_i~221_combout ),
	.datac(\pipeline|exec_result_i[1][5]~q ),
	.datad(\pipeline|Mux12~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~222_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~222 .lut_mask = 16'hEC64;
defparam \pipeline|gprc_i~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \pipeline|gprc_i~223 (
// Equation(s):
// \pipeline|gprc_i~223_combout  = (\pipeline|gprc_i~30_combout  & ((\pipeline|Add2~8_combout ))) # (!\pipeline|gprc_i~30_combout  & (\pipeline|gprc_i~222_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~222_combout ),
	.datac(\pipeline|gprc_i~30_combout ),
	.datad(\pipeline|Add2~8_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~223_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~223 .lut_mask = 16'hFC0C;
defparam \pipeline|gprc_i~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N1
dffeas \pipeline|gprc_i[0][3][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N4
cycloneive_lcell_comb \go_to_LR_inst|Mux10~2 (
// Equation(s):
// \go_to_LR_inst|Mux10~2_combout  = (\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][1][5]~q ) # ((\pipeline|S_i[0][1]~q )))) # (!\pipeline|S_i[0][0]~q  & (((!\pipeline|S_i[0][1]~q  & \pipeline|gprc_i[0][0][5]~q ))))

	.dataa(\pipeline|gprc_i[0][1][5]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][0][5]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux10~2 .lut_mask = 16'hCBC8;
defparam \go_to_LR_inst|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N22
cycloneive_lcell_comb \go_to_LR_inst|Mux10~3 (
// Equation(s):
// \go_to_LR_inst|Mux10~3_combout  = (\go_to_LR_inst|Mux10~2_combout  & ((\pipeline|gprc_i[0][3][5]~q ) # ((!\pipeline|S_i[0][1]~q )))) # (!\go_to_LR_inst|Mux10~2_combout  & (((\pipeline|S_i[0][1]~q  & \pipeline|gprc_i[0][2][5]~q ))))

	.dataa(\pipeline|gprc_i[0][3][5]~q ),
	.datab(\go_to_LR_inst|Mux10~2_combout ),
	.datac(\pipeline|S_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][2][5]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux10~3 .lut_mask = 16'hBC8C;
defparam \go_to_LR_inst|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N10
cycloneive_lcell_comb \go_to_LR_inst|Mux10~0 (
// Equation(s):
// \go_to_LR_inst|Mux10~0_combout  = (\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][5]~q )))) # (!\pipeline|S_i[0][1]~q  & (!\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][4][5]~q ))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][6][5]~q ),
	.datad(\pipeline|gprc_i[0][4][5]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux10~0 .lut_mask = 16'hB9A8;
defparam \go_to_LR_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N4
cycloneive_lcell_comb \go_to_LR_inst|Mux10~1 (
// Equation(s):
// \go_to_LR_inst|Mux10~1_combout  = (\go_to_LR_inst|Mux10~0_combout  & (((\pipeline|gprc_i[0][7][5]~q )) # (!\pipeline|S_i[0][0]~q ))) # (!\go_to_LR_inst|Mux10~0_combout  & (\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][5][5]~q )))

	.dataa(\go_to_LR_inst|Mux10~0_combout ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][5][5]~q ),
	.datad(\pipeline|gprc_i[0][7][5]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux10~1 .lut_mask = 16'hEA62;
defparam \go_to_LR_inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N30
cycloneive_lcell_comb \go_to_LR_inst|Mux10~4 (
// Equation(s):
// \go_to_LR_inst|Mux10~4_combout  = (\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux10~1_combout ))) # (!\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux10~3_combout ))

	.dataa(\go_to_LR_inst|Mux10~3_combout ),
	.datab(\go_to_LR_inst|Mux10~1_combout ),
	.datac(\pipeline|S_i[0][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux10~4 .lut_mask = 16'hCACA;
defparam \go_to_LR_inst|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneive_lcell_comb \regnum_inst|src_val[5]~14 (
// Equation(s):
// \regnum_inst|src_val[5]~14_combout  = (\pipeline|RC_i [0] & (\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][2]~q ))) # (!\pipeline|RC_i [0] & (((\go_to_LR_inst|Mux10~4_combout ))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\go_to_LR_inst|Mux10~4_combout ),
	.datad(\pipeline|RC_i [0]),
	.cin(gnd),
	.combout(\regnum_inst|src_val[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[5]~14 .lut_mask = 16'h88F0;
defparam \regnum_inst|src_val[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \alu_inst|and_op|result[5] (
// Equation(s):
// \alu_inst|and_op|result [5] = (\regnum_inst|src_val[5]~14_combout  & ((\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux42~1_combout )) # (!\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux42~3_combout )))))

	.dataa(\regnum_inst|src_val[5]~14_combout ),
	.datab(\pipeline|D_i[0][2]~q ),
	.datac(\regnum_inst|Mux42~1_combout ),
	.datad(\regnum_inst|Mux42~3_combout ),
	.cin(gnd),
	.combout(\alu_inst|and_op|result [5]),
	.cout());
// synopsys translate_off
defparam \alu_inst|and_op|result[5] .lut_mask = 16'hA280;
defparam \alu_inst|and_op|result[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~29 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~29_combout  = (\alu_inst|bis_op|ShiftLeft0~22_combout  & ((\regnum_inst|src_val[0]~23_combout ) # (\regnum_inst|src_val[0]~22_combout )))

	.dataa(\regnum_inst|src_val[0]~23_combout ),
	.datab(gnd),
	.datac(\alu_inst|bis_op|ShiftLeft0~22_combout ),
	.datad(\regnum_inst|src_val[0]~22_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~29 .lut_mask = 16'hF0A0;
defparam \alu_inst|bis_op|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \alu_inst|result[5]~165 (
// Equation(s):
// \alu_inst|result[5]~165_combout  = (\alu_inst|result[11]~53_combout  & ((\alu_inst|result[11]~52_combout  & ((\regnum_inst|Mux41~4_combout ))) # (!\alu_inst|result[11]~52_combout  & (!\regnum_inst|Mux42~4_combout )))) # (!\alu_inst|result[11]~53_combout  
// & (((\alu_inst|result[11]~52_combout ))))

	.dataa(\regnum_inst|Mux42~4_combout ),
	.datab(\regnum_inst|Mux41~4_combout ),
	.datac(\alu_inst|result[11]~53_combout ),
	.datad(\alu_inst|result[11]~52_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~165_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~165 .lut_mask = 16'hCF50;
defparam \alu_inst|result[5]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \alu_inst|result[5]~166 (
// Equation(s):
// \alu_inst|result[5]~166_combout  = (\alu_inst|result[1]~154_combout  & ((\alu_inst|result[5]~165_combout  & ((\regnum_inst|Mux34~4_combout ))) # (!\alu_inst|result[5]~165_combout  & (\regnum_inst|Mux42~4_combout )))) # (!\alu_inst|result[1]~154_combout  & 
// (((\alu_inst|result[5]~165_combout ))))

	.dataa(\regnum_inst|Mux42~4_combout ),
	.datab(\regnum_inst|Mux34~4_combout ),
	.datac(\alu_inst|result[1]~154_combout ),
	.datad(\alu_inst|result[5]~165_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~166_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~166 .lut_mask = 16'hCFA0;
defparam \alu_inst|result[5]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \alu_inst|result[5]~167 (
// Equation(s):
// \alu_inst|result[5]~167_combout  = (\alu_inst|result[11]~50_combout  & (\alu_inst|result[11]~51_combout )) # (!\alu_inst|result[11]~50_combout  & ((\alu_inst|result[11]~51_combout  & ((\regnum_inst|src_val[5]~14_combout ))) # 
// (!\alu_inst|result[11]~51_combout  & (\alu_inst|result[5]~166_combout ))))

	.dataa(\alu_inst|result[11]~50_combout ),
	.datab(\alu_inst|result[11]~51_combout ),
	.datac(\alu_inst|result[5]~166_combout ),
	.datad(\regnum_inst|src_val[5]~14_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~167_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~167 .lut_mask = 16'hDC98;
defparam \alu_inst|result[5]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \alu_inst|result[5]~168 (
// Equation(s):
// \alu_inst|result[5]~168_combout  = (\alu_inst|result[11]~50_combout  & ((\alu_inst|bis_op|ShiftLeft0~29_combout  & ((!\alu_inst|result[5]~167_combout ))) # (!\alu_inst|bis_op|ShiftLeft0~29_combout  & (\regnum_inst|Mux42~4_combout )))) # 
// (!\alu_inst|result[11]~50_combout  & (((\alu_inst|result[5]~167_combout ))))

	.dataa(\alu_inst|result[11]~50_combout ),
	.datab(\regnum_inst|Mux42~4_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~29_combout ),
	.datad(\alu_inst|result[5]~167_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~168_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~168 .lut_mask = 16'h5DA8;
defparam \alu_inst|result[5]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \alu_inst|result[5]~169 (
// Equation(s):
// \alu_inst|result[5]~169_combout  = (\alu_inst|result[11]~63_combout  & (((!\alu_inst|result~36_combout )))) # (!\alu_inst|result[11]~63_combout  & ((\alu_inst|result~36_combout  & ((\alu_inst|result[5]~168_combout ))) # (!\alu_inst|result~36_combout  & 
// (\alu_inst|and_op|result [5]))))

	.dataa(\alu_inst|and_op|result [5]),
	.datab(\alu_inst|result[11]~63_combout ),
	.datac(\alu_inst|result[5]~168_combout ),
	.datad(\alu_inst|result~36_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~169_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~169 .lut_mask = 16'h30EE;
defparam \alu_inst|result[5]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \alu_inst|result[5]~170 (
// Equation(s):
// \alu_inst|result[5]~170_combout  = (\alu_inst|result[11]~63_combout  & ((\regnum_inst|Mux42~4_combout  & ((!\regnum_inst|src_val[5]~14_combout ) # (!\alu_inst|result[5]~169_combout ))) # (!\regnum_inst|Mux42~4_combout  & 
// ((\regnum_inst|src_val[5]~14_combout ))))) # (!\alu_inst|result[11]~63_combout  & (((\alu_inst|result[5]~169_combout ))))

	.dataa(\regnum_inst|Mux42~4_combout ),
	.datab(\alu_inst|result[11]~63_combout ),
	.datac(\alu_inst|result[5]~169_combout ),
	.datad(\regnum_inst|src_val[5]~14_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~170_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~170 .lut_mask = 16'h7CB8;
defparam \alu_inst|result[5]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \alu_inst|result[5]~241 (
// Equation(s):
// \alu_inst|result[5]~241_combout  = (\pipeline|enable_i[0][12]~q ) # ((\alu_inst|dadd_op|Add3~8_combout  & (\alu_inst|result~43_combout  & \pipeline|enable_i[0][13]~q )))

	.dataa(\alu_inst|dadd_op|Add3~8_combout ),
	.datab(\alu_inst|result~43_combout ),
	.datac(\pipeline|enable_i[0][12]~q ),
	.datad(\pipeline|enable_i[0][13]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~241_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~241 .lut_mask = 16'hF8F0;
defparam \alu_inst|result[5]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \alu_inst|result[5]~242 (
// Equation(s):
// \alu_inst|result[5]~242_combout  = (\pipeline|enable_i[0][13]~q  & (!\alu_inst|result[5]~241_combout  & (!\pipeline|enable_i[0][12]~q  & \alu_inst|dadd_op|Add3~4_combout )))

	.dataa(\pipeline|enable_i[0][13]~q ),
	.datab(\alu_inst|result[5]~241_combout ),
	.datac(\pipeline|enable_i[0][12]~q ),
	.datad(\alu_inst|dadd_op|Add3~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~242_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~242 .lut_mask = 16'h0200;
defparam \alu_inst|result[5]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \alu_inst|result[5]~164 (
// Equation(s):
// \alu_inst|result[5]~164_combout  = (\alu_inst|result[5]~241_combout  & ((\alu_inst|result[11]~69_combout  & ((!\alu_inst|dadd_op|Add3~4_combout ))) # (!\alu_inst|result[11]~69_combout  & (\alu_inst|subc_op|Add0~12_combout ))))

	.dataa(\alu_inst|subc_op|Add0~12_combout ),
	.datab(\alu_inst|result[5]~241_combout ),
	.datac(\alu_inst|result[11]~69_combout ),
	.datad(\alu_inst|dadd_op|Add3~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~164_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~164 .lut_mask = 16'h08C8;
defparam \alu_inst|result[5]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \alu_inst|result[5]~171 (
// Equation(s):
// \alu_inst|result[5]~171_combout  = (\alu_inst|result[5]~242_combout ) # ((\alu_inst|result[5]~164_combout ) # ((\alu_inst|result[5]~170_combout  & \alu_inst|result~44_combout )))

	.dataa(\alu_inst|result[5]~170_combout ),
	.datab(\alu_inst|result[5]~242_combout ),
	.datac(\alu_inst|result[5]~164_combout ),
	.datad(\alu_inst|result~44_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~171_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~171 .lut_mask = 16'hFEFC;
defparam \alu_inst|result[5]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \alu_inst|result[5]~172 (
// Equation(s):
// \alu_inst|result[5]~172_combout  = (\alu_inst|result[11]~41_combout  & (((\alu_inst|result[11]~42_combout )))) # (!\alu_inst|result[11]~41_combout  & ((\alu_inst|result[11]~42_combout  & ((\alu_inst|addc_op|Add0~12_combout ))) # 
// (!\alu_inst|result[11]~42_combout  & (\alu_inst|result[5]~171_combout ))))

	.dataa(\alu_inst|result[5]~171_combout ),
	.datab(\alu_inst|result[11]~41_combout ),
	.datac(\alu_inst|addc_op|Add0~12_combout ),
	.datad(\alu_inst|result[11]~42_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~172_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~172 .lut_mask = 16'hFC22;
defparam \alu_inst|result[5]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \alu_inst|result[5]~173 (
// Equation(s):
// \alu_inst|result[5]~173_combout  = (\alu_inst|result[11]~41_combout  & ((\alu_inst|result[5]~172_combout  & ((\alu_inst|add_op|result[5]~10_combout ))) # (!\alu_inst|result[5]~172_combout  & (\alu_inst|sub_op|result[5]~10_combout )))) # 
// (!\alu_inst|result[11]~41_combout  & (((\alu_inst|result[5]~172_combout ))))

	.dataa(\alu_inst|sub_op|result[5]~10_combout ),
	.datab(\alu_inst|result[11]~41_combout ),
	.datac(\alu_inst|add_op|result[5]~10_combout ),
	.datad(\alu_inst|result[5]~172_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[5]~173_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[5]~173 .lut_mask = 16'hF388;
defparam \alu_inst|result[5]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \pipeline|exec_result_i~13 (
// Equation(s):
// \pipeline|exec_result_i~13_combout  = (\pipeline|enable_i[0][37]~q  & (((\pipeline|B_i[0][5]~q )))) # (!\pipeline|enable_i[0][37]~q  & (\regnum_inst|Mux42~4_combout  & (\pipeline|enable_i[0][38]~q )))

	.dataa(\pipeline|enable_i[0][37]~q ),
	.datab(\regnum_inst|Mux42~4_combout ),
	.datac(\pipeline|enable_i[0][38]~q ),
	.datad(\pipeline|B_i[0][5]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~13_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~13 .lut_mask = 16'hEA40;
defparam \pipeline|exec_result_i~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \pipeline|exec_result_i~14 (
// Equation(s):
// \pipeline|exec_result_i~14_combout  = (\pipeline|exec_result_i~13_combout ) # ((\pipeline|WideOr1~0_combout  & \alu_inst|result[5]~173_combout ))

	.dataa(gnd),
	.datab(\pipeline|WideOr1~0_combout ),
	.datac(\alu_inst|result[5]~173_combout ),
	.datad(\pipeline|exec_result_i~13_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~14_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~14 .lut_mask = 16'hFFC0;
defparam \pipeline|exec_result_i~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N5
dffeas \pipeline|exec_result_i[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][5] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N9
dffeas \pipeline|exec_result_i[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][5] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneive_lcell_comb \pipeline|gprc_i~216 (
// Equation(s):
// \pipeline|gprc_i~216_combout  = (\pipeline|gprc_i~215_combout  & (((\pipeline|Mux12~4_combout ) # (!\pipeline|gprc_i[0][1][3]~0_combout )))) # (!\pipeline|gprc_i~215_combout  & (\pipeline|exec_result_i[1][5]~q  & (\pipeline|gprc_i[0][1][3]~0_combout )))

	.dataa(\pipeline|gprc_i~215_combout ),
	.datab(\pipeline|exec_result_i[1][5]~q ),
	.datac(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datad(\pipeline|Mux12~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~216_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~216 .lut_mask = 16'hEA4A;
defparam \pipeline|gprc_i~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N10
cycloneive_lcell_comb \pipeline|gprc_i~217 (
// Equation(s):
// \pipeline|gprc_i~217_combout  = (\pipeline|gprc_i~22_combout  & ((\pipeline|Add2~8_combout ))) # (!\pipeline|gprc_i~22_combout  & (\pipeline|gprc_i~216_combout ))

	.dataa(\pipeline|gprc_i~22_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~216_combout ),
	.datad(\pipeline|Add2~8_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~217_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~217 .lut_mask = 16'hFA50;
defparam \pipeline|gprc_i~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N11
dffeas \pipeline|gprc_i[0][1][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~217_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N12
cycloneive_lcell_comb \dram_control_inst|Mux10~2 (
// Equation(s):
// \dram_control_inst|Mux10~2_combout  = (\pipeline|S_i[1][0]~q  & ((\pipeline|gprc_i[0][1][5]~q ) # ((\pipeline|S_i[1][1]~q )))) # (!\pipeline|S_i[1][0]~q  & (((!\pipeline|S_i[1][1]~q  & \pipeline|gprc_i[0][0][5]~q ))))

	.dataa(\pipeline|gprc_i[0][1][5]~q ),
	.datab(\pipeline|S_i[1][0]~q ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][0][5]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux10~2 .lut_mask = 16'hCBC8;
defparam \dram_control_inst|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N30
cycloneive_lcell_comb \dram_control_inst|Mux10~3 (
// Equation(s):
// \dram_control_inst|Mux10~3_combout  = (\dram_control_inst|Mux10~2_combout  & (((\pipeline|gprc_i[0][3][5]~q ) # (!\pipeline|S_i[1][1]~q )))) # (!\dram_control_inst|Mux10~2_combout  & (\pipeline|gprc_i[0][2][5]~q  & (\pipeline|S_i[1][1]~q )))

	.dataa(\dram_control_inst|Mux10~2_combout ),
	.datab(\pipeline|gprc_i[0][2][5]~q ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][3][5]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux10~3 .lut_mask = 16'hEA4A;
defparam \dram_control_inst|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N0
cycloneive_lcell_comb \dram_control_inst|output_data[5]~11 (
// Equation(s):
// \dram_control_inst|output_data[5]~11_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux10~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux10~3_combout ))))

	.dataa(\dram_control_inst|Mux10~3_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(\dram_control_inst|Mux10~1_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[5]~11 .lut_mask = 16'hE200;
defparam \dram_control_inst|output_data[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~16 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~16_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout )))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~16 .lut_mask = 16'hBA98;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~17 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~17_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~16_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~16_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~16_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~16_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~17 .lut_mask = 16'hF388;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N9
dffeas \pipeline|mem_access_result_i[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[5] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneive_lcell_comb \pipeline|gprc_i~206 (
// Equation(s):
// \pipeline|gprc_i~206_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][4][5]~0_combout ) # (\pipeline|Mux27~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [5] & (!\pipeline|gprc_i[0][4][5]~0_combout )))

	.dataa(\pipeline|mem_access_result_i [5]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datad(\pipeline|Mux27~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~206_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~206 .lut_mask = 16'hCEC2;
defparam \pipeline|gprc_i~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneive_lcell_comb \pipeline|gprc_i~207 (
// Equation(s):
// \pipeline|gprc_i~207_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|gprc_i~206_combout  & ((\pipeline|Mux12~4_combout ))) # (!\pipeline|gprc_i~206_combout  & (\pipeline|exec_result_i[1][5]~q )))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & 
// (\pipeline|gprc_i~206_combout ))

	.dataa(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datab(\pipeline|gprc_i~206_combout ),
	.datac(\pipeline|exec_result_i[1][5]~q ),
	.datad(\pipeline|Mux12~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~207_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~207 .lut_mask = 16'hEC64;
defparam \pipeline|gprc_i~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N28
cycloneive_lcell_comb \pipeline|gprc_i~208 (
// Equation(s):
// \pipeline|gprc_i~208_combout  = (\pipeline|gprc_i~10_combout  & ((\pipeline|Add2~8_combout ))) # (!\pipeline|gprc_i~10_combout  & (\pipeline|gprc_i~207_combout ))

	.dataa(\pipeline|gprc_i~207_combout ),
	.datab(gnd),
	.datac(\pipeline|Add2~8_combout ),
	.datad(\pipeline|gprc_i~10_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~208_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~208 .lut_mask = 16'hF0AA;
defparam \pipeline|gprc_i~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y45_N29
dffeas \pipeline|gprc_i[0][4][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][5] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N0
cycloneive_lcell_comb \pipeline|Mux27~0 (
// Equation(s):
// \pipeline|Mux27~0_combout  = (\pipeline|S_i[2][0]~q  & (((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][6][5]~q ))) # (!\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][4][5]~q ))))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][4][5]~q ),
	.datac(\pipeline|gprc_i[0][6][5]~q ),
	.datad(\pipeline|S_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux27~0 .lut_mask = 16'hFA44;
defparam \pipeline|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N26
cycloneive_lcell_comb \pipeline|Mux27~1 (
// Equation(s):
// \pipeline|Mux27~1_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|Mux27~0_combout  & ((\pipeline|gprc_i[0][7][5]~q ))) # (!\pipeline|Mux27~0_combout  & (\pipeline|gprc_i[0][5][5]~q )))) # (!\pipeline|S_i[2][0]~q  & (\pipeline|Mux27~0_combout ))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|Mux27~0_combout ),
	.datac(\pipeline|gprc_i[0][5][5]~q ),
	.datad(\pipeline|gprc_i[0][7][5]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux27~1 .lut_mask = 16'hEC64;
defparam \pipeline|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N16
cycloneive_lcell_comb \pipeline|Mux27~2 (
// Equation(s):
// \pipeline|Mux27~2_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|gprc_i[0][1][5]~q ) # ((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & (((!\pipeline|S_i[2][1]~q  & \pipeline|gprc_i[0][0][5]~q ))))

	.dataa(\pipeline|gprc_i[0][1][5]~q ),
	.datab(\pipeline|S_i[2][0]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][0][5]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux27~2 .lut_mask = 16'hCBC8;
defparam \pipeline|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N2
cycloneive_lcell_comb \pipeline|Mux27~3 (
// Equation(s):
// \pipeline|Mux27~3_combout  = (\pipeline|Mux27~2_combout  & ((\pipeline|gprc_i[0][3][5]~q ) # ((!\pipeline|S_i[2][1]~q )))) # (!\pipeline|Mux27~2_combout  & (((\pipeline|S_i[2][1]~q  & \pipeline|gprc_i[0][2][5]~q ))))

	.dataa(\pipeline|gprc_i[0][3][5]~q ),
	.datab(\pipeline|Mux27~2_combout ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][2][5]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux27~3 .lut_mask = 16'hBC8C;
defparam \pipeline|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N28
cycloneive_lcell_comb \pipeline|Mux27~4 (
// Equation(s):
// \pipeline|Mux27~4_combout  = (\pipeline|S_i[2][2]~q  & (\pipeline|Mux27~1_combout )) # (!\pipeline|S_i[2][2]~q  & ((\pipeline|Mux27~3_combout )))

	.dataa(\pipeline|S_i[2][2]~q ),
	.datab(gnd),
	.datac(\pipeline|Mux27~1_combout ),
	.datad(\pipeline|Mux27~3_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux27~4 .lut_mask = 16'hF5A0;
defparam \pipeline|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N12
cycloneive_lcell_comb \pipeline|Add2~10 (
// Equation(s):
// \pipeline|Add2~10_combout  = (\pipeline|Mux26~4_combout  & ((\pipeline|Add1~0_combout  & (!\pipeline|Add2~9 )) # (!\pipeline|Add1~0_combout  & (\pipeline|Add2~9  & VCC)))) # (!\pipeline|Mux26~4_combout  & ((\pipeline|Add1~0_combout  & ((\pipeline|Add2~9 ) 
// # (GND))) # (!\pipeline|Add1~0_combout  & (!\pipeline|Add2~9 ))))
// \pipeline|Add2~11  = CARRY((\pipeline|Mux26~4_combout  & (\pipeline|Add1~0_combout  & !\pipeline|Add2~9 )) # (!\pipeline|Mux26~4_combout  & ((\pipeline|Add1~0_combout ) # (!\pipeline|Add2~9 ))))

	.dataa(\pipeline|Mux26~4_combout ),
	.datab(\pipeline|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|Add2~9 ),
	.combout(\pipeline|Add2~10_combout ),
	.cout(\pipeline|Add2~11 ));
// synopsys translate_off
defparam \pipeline|Add2~10 .lut_mask = 16'h694D;
defparam \pipeline|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N6
cycloneive_lcell_comb \pipeline|gprc_i~197 (
// Equation(s):
// \pipeline|gprc_i~197_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & (\pipeline|enable_i[2][22]~q )) # (!\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux26~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [6])))))

	.dataa(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Mux26~4_combout ),
	.datad(\pipeline|mem_access_result_i [6]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~197_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~197 .lut_mask = 16'hD9C8;
defparam \pipeline|gprc_i~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneive_lcell_comb \pipeline|gprc_i~198 (
// Equation(s):
// \pipeline|gprc_i~198_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|gprc_i~197_combout  & ((\pipeline|Mux11~4_combout ))) # (!\pipeline|gprc_i~197_combout  & (\pipeline|exec_result_i[1][6]~q )))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & 
// (\pipeline|gprc_i~197_combout ))

	.dataa(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datab(\pipeline|gprc_i~197_combout ),
	.datac(\pipeline|exec_result_i[1][6]~q ),
	.datad(\pipeline|Mux11~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~198_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~198 .lut_mask = 16'hEC64;
defparam \pipeline|gprc_i~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \pipeline|gprc_i~199 (
// Equation(s):
// \pipeline|gprc_i~199_combout  = (\pipeline|gprc_i~30_combout  & (\pipeline|Add2~10_combout )) # (!\pipeline|gprc_i~30_combout  & ((\pipeline|gprc_i~198_combout )))

	.dataa(\pipeline|Add2~10_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~30_combout ),
	.datad(\pipeline|gprc_i~198_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~199_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~199 .lut_mask = 16'hAFA0;
defparam \pipeline|gprc_i~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N31
dffeas \pipeline|gprc_i[0][3][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneive_lcell_comb \regnum_inst|Mux41~2 (
// Equation(s):
// \regnum_inst|Mux41~2_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][6]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][6]~q )))))

	.dataa(\pipeline|gprc_i[0][1][6]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][0][6]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux41~2 .lut_mask = 16'hEE30;
defparam \regnum_inst|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneive_lcell_comb \regnum_inst|Mux41~3 (
// Equation(s):
// \regnum_inst|Mux41~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux41~2_combout  & (\pipeline|gprc_i[0][3][6]~q )) # (!\regnum_inst|Mux41~2_combout  & ((\pipeline|gprc_i[0][2][6]~q ))))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux41~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][6]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\regnum_inst|Mux41~2_combout ),
	.datad(\pipeline|gprc_i[0][2][6]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux41~3 .lut_mask = 16'hBCB0;
defparam \regnum_inst|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
cycloneive_lcell_comb \regnum_inst|Mux41~0 (
// Equation(s):
// \regnum_inst|Mux41~0_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|gprc_i[0][6][6]~q ) # (\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & (\pipeline|gprc_i[0][4][6]~q  & ((!\pipeline|D_i[0][0]~q ))))

	.dataa(\pipeline|gprc_i[0][4][6]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][6][6]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux41~0 .lut_mask = 16'hCCE2;
defparam \regnum_inst|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneive_lcell_comb \regnum_inst|Mux41~1 (
// Equation(s):
// \regnum_inst|Mux41~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux41~0_combout  & ((\pipeline|gprc_i[0][7][6]~q ))) # (!\regnum_inst|Mux41~0_combout  & (\pipeline|gprc_i[0][5][6]~q )))) # (!\pipeline|D_i[0][0]~q  & 
// (((\regnum_inst|Mux41~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][6]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][7][6]~q ),
	.datad(\regnum_inst|Mux41~0_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux41~1 .lut_mask = 16'hF388;
defparam \regnum_inst|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
cycloneive_lcell_comb \regnum_inst|Mux41~4 (
// Equation(s):
// \regnum_inst|Mux41~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux41~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux41~3_combout ))

	.dataa(\pipeline|D_i[0][2]~q ),
	.datab(gnd),
	.datac(\regnum_inst|Mux41~3_combout ),
	.datad(\regnum_inst|Mux41~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux41~4 .lut_mask = 16'hFA50;
defparam \regnum_inst|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \alu_inst|or_op|result[6] (
// Equation(s):
// \alu_inst|or_op|result [6] = (\regnum_inst|src_val[15]~2_combout ) # ((\regnum_inst|src_val[6]~12_combout ) # (\regnum_inst|Mux41~4_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[15]~2_combout ),
	.datac(\regnum_inst|src_val[6]~12_combout ),
	.datad(\regnum_inst|Mux41~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|or_op|result [6]),
	.cout());
// synopsys translate_off
defparam \alu_inst|or_op|result[6] .lut_mask = 16'hFFFC;
defparam \alu_inst|or_op|result[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \alu_inst|result[6]~243 (
// Equation(s):
// \alu_inst|result[6]~243_combout  = (!\regnum_inst|src_val[0]~22_combout  & (\alu_inst|bis_op|ShiftLeft0~25_combout  & !\regnum_inst|src_val[0]~23_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[0]~22_combout ),
	.datac(\alu_inst|bis_op|ShiftLeft0~25_combout ),
	.datad(\regnum_inst|src_val[0]~23_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~243_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~243 .lut_mask = 16'h0030;
defparam \alu_inst|result[6]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \alu_inst|result[6]~174 (
// Equation(s):
// \alu_inst|result[6]~174_combout  = (\alu_inst|result[11]~52_combout  & (((\regnum_inst|Mux40~4_combout )) # (!\alu_inst|result[11]~53_combout ))) # (!\alu_inst|result[11]~52_combout  & (\alu_inst|result[11]~53_combout  & ((!\regnum_inst|Mux41~4_combout 
// ))))

	.dataa(\alu_inst|result[11]~52_combout ),
	.datab(\alu_inst|result[11]~53_combout ),
	.datac(\regnum_inst|Mux40~4_combout ),
	.datad(\regnum_inst|Mux41~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~174_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~174 .lut_mask = 16'hA2E6;
defparam \alu_inst|result[6]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \alu_inst|result[6]~175 (
// Equation(s):
// \alu_inst|result[6]~175_combout  = (\alu_inst|result[6]~174_combout  & (((\regnum_inst|Mux33~4_combout ) # (!\alu_inst|result[1]~154_combout )))) # (!\alu_inst|result[6]~174_combout  & (\regnum_inst|Mux41~4_combout  & ((\alu_inst|result[1]~154_combout 
// ))))

	.dataa(\regnum_inst|Mux41~4_combout ),
	.datab(\regnum_inst|Mux33~4_combout ),
	.datac(\alu_inst|result[6]~174_combout ),
	.datad(\alu_inst|result[1]~154_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~175_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~175 .lut_mask = 16'hCAF0;
defparam \alu_inst|result[6]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \alu_inst|result[6]~176 (
// Equation(s):
// \alu_inst|result[6]~176_combout  = (\alu_inst|result[11]~51_combout  & (((\alu_inst|result[11]~50_combout ) # (\regnum_inst|src_val[6]~13_combout )))) # (!\alu_inst|result[11]~51_combout  & (\alu_inst|result[6]~175_combout  & 
// (!\alu_inst|result[11]~50_combout )))

	.dataa(\alu_inst|result[6]~175_combout ),
	.datab(\alu_inst|result[11]~51_combout ),
	.datac(\alu_inst|result[11]~50_combout ),
	.datad(\regnum_inst|src_val[6]~13_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~176_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~176 .lut_mask = 16'hCEC2;
defparam \alu_inst|result[6]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \alu_inst|result[6]~177 (
// Equation(s):
// \alu_inst|result[6]~177_combout  = (\alu_inst|result[11]~50_combout  & ((\alu_inst|result[6]~243_combout  & ((!\alu_inst|result[6]~176_combout ))) # (!\alu_inst|result[6]~243_combout  & (\regnum_inst|Mux41~4_combout )))) # 
// (!\alu_inst|result[11]~50_combout  & (((\alu_inst|result[6]~176_combout ))))

	.dataa(\alu_inst|result[6]~243_combout ),
	.datab(\alu_inst|result[11]~50_combout ),
	.datac(\regnum_inst|Mux41~4_combout ),
	.datad(\alu_inst|result[6]~176_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~177_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~177 .lut_mask = 16'h73C8;
defparam \alu_inst|result[6]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \alu_inst|result[6]~178 (
// Equation(s):
// \alu_inst|result[6]~178_combout  = (\alu_inst|result~36_combout  & ((\alu_inst|result[11]~63_combout  & (\alu_inst|or_op|result [6])) # (!\alu_inst|result[11]~63_combout  & ((\alu_inst|result[6]~177_combout ))))) # (!\alu_inst|result~36_combout  & 
// (((\alu_inst|result[11]~63_combout ))))

	.dataa(\alu_inst|result~36_combout ),
	.datab(\alu_inst|or_op|result [6]),
	.datac(\alu_inst|result[11]~63_combout ),
	.datad(\alu_inst|result[6]~177_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~178_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~178 .lut_mask = 16'hDAD0;
defparam \alu_inst|result[6]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \alu_inst|result[6]~179 (
// Equation(s):
// \alu_inst|result[6]~179_combout  = (\alu_inst|result~36_combout  & (((\alu_inst|result[6]~178_combout )))) # (!\alu_inst|result~36_combout  & ((\regnum_inst|Mux41~4_combout  & (\regnum_inst|src_val[6]~13_combout  $ (\alu_inst|result[6]~178_combout ))) # 
// (!\regnum_inst|Mux41~4_combout  & (\regnum_inst|src_val[6]~13_combout  & \alu_inst|result[6]~178_combout ))))

	.dataa(\alu_inst|result~36_combout ),
	.datab(\regnum_inst|Mux41~4_combout ),
	.datac(\regnum_inst|src_val[6]~13_combout ),
	.datad(\alu_inst|result[6]~178_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~179_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~179 .lut_mask = 16'hBE40;
defparam \alu_inst|result[6]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \alu_inst|result[6]~250 (
// Equation(s):
// \alu_inst|result[6]~250_combout  = (\alu_inst|result[5]~241_combout  & (((\alu_inst|result[11]~69_combout ) # (\alu_inst|subc_op|Add0~14_combout )))) # (!\alu_inst|result[5]~241_combout  & (\alu_inst|result[6]~179_combout  & 
// (!\alu_inst|result[11]~69_combout )))

	.dataa(\alu_inst|result[6]~179_combout ),
	.datab(\alu_inst|result[5]~241_combout ),
	.datac(\alu_inst|result[11]~69_combout ),
	.datad(\alu_inst|subc_op|Add0~14_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~250_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~250 .lut_mask = 16'hCEC2;
defparam \alu_inst|result[6]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \alu_inst|result[6]~251 (
// Equation(s):
// \alu_inst|result[6]~251_combout  = (\alu_inst|result[11]~69_combout  & (\alu_inst|dadd_op|Add3~6_combout  $ (((\alu_inst|result[6]~250_combout  & !\alu_inst|dadd_op|Add3~4_combout ))))) # (!\alu_inst|result[11]~69_combout  & 
// (((\alu_inst|result[6]~250_combout ))))

	.dataa(\alu_inst|dadd_op|Add3~6_combout ),
	.datab(\alu_inst|result[6]~250_combout ),
	.datac(\alu_inst|result[11]~69_combout ),
	.datad(\alu_inst|dadd_op|Add3~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~251_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~251 .lut_mask = 16'hAC6C;
defparam \alu_inst|result[6]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \alu_inst|result[6]~180 (
// Equation(s):
// \alu_inst|result[6]~180_combout  = (\alu_inst|result[11]~41_combout  & ((\alu_inst|sub_op|result[6]~12_combout ) # ((\alu_inst|result[11]~42_combout )))) # (!\alu_inst|result[11]~41_combout  & (((\alu_inst|result[6]~251_combout  & 
// !\alu_inst|result[11]~42_combout ))))

	.dataa(\alu_inst|sub_op|result[6]~12_combout ),
	.datab(\alu_inst|result[11]~41_combout ),
	.datac(\alu_inst|result[6]~251_combout ),
	.datad(\alu_inst|result[11]~42_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~180_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~180 .lut_mask = 16'hCCB8;
defparam \alu_inst|result[6]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \alu_inst|result[6]~181 (
// Equation(s):
// \alu_inst|result[6]~181_combout  = (\alu_inst|result[11]~42_combout  & ((\alu_inst|result[6]~180_combout  & (\alu_inst|add_op|result[6]~12_combout )) # (!\alu_inst|result[6]~180_combout  & ((\alu_inst|addc_op|Add0~14_combout ))))) # 
// (!\alu_inst|result[11]~42_combout  & (((\alu_inst|result[6]~180_combout ))))

	.dataa(\alu_inst|add_op|result[6]~12_combout ),
	.datab(\alu_inst|result[11]~42_combout ),
	.datac(\alu_inst|addc_op|Add0~14_combout ),
	.datad(\alu_inst|result[6]~180_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[6]~181_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[6]~181 .lut_mask = 16'hBBC0;
defparam \alu_inst|result[6]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \pipeline|exec_result_i~11 (
// Equation(s):
// \pipeline|exec_result_i~11_combout  = (\pipeline|enable_i[0][37]~q  & (((\pipeline|B_i[0][6]~q )))) # (!\pipeline|enable_i[0][37]~q  & (\pipeline|enable_i[0][38]~q  & (\regnum_inst|Mux41~4_combout )))

	.dataa(\pipeline|enable_i[0][37]~q ),
	.datab(\pipeline|enable_i[0][38]~q ),
	.datac(\regnum_inst|Mux41~4_combout ),
	.datad(\pipeline|B_i[0][6]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~11_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~11 .lut_mask = 16'hEA40;
defparam \pipeline|exec_result_i~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \pipeline|exec_result_i~12 (
// Equation(s):
// \pipeline|exec_result_i~12_combout  = (\pipeline|exec_result_i~11_combout ) # ((\pipeline|WideOr1~0_combout  & \alu_inst|result[6]~181_combout ))

	.dataa(gnd),
	.datab(\pipeline|WideOr1~0_combout ),
	.datac(\alu_inst|result[6]~181_combout ),
	.datad(\pipeline|exec_result_i~11_combout ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i~12_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i~12 .lut_mask = 16'hFFC0;
defparam \pipeline|exec_result_i~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N19
dffeas \pipeline|exec_result_i[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][6] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y43_N9
dffeas \pipeline|exec_result_i[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][6] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneive_lcell_comb \pipeline|gprc_i~176 (
// Equation(s):
// \pipeline|gprc_i~176_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|Mux26~4_combout ) # (\pipeline|gprc_i[0][5][11]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [6] & ((!\pipeline|gprc_i[0][5][11]~0_combout 
// ))))

	.dataa(\pipeline|mem_access_result_i [6]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Mux26~4_combout ),
	.datad(\pipeline|gprc_i[0][5][11]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~176_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~176 .lut_mask = 16'hCCE2;
defparam \pipeline|gprc_i~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneive_lcell_comb \pipeline|gprc_i~177 (
// Equation(s):
// \pipeline|gprc_i~177_combout  = (\pipeline|gprc_i[0][5][11]~0_combout  & ((\pipeline|gprc_i~176_combout  & (\pipeline|Mux11~4_combout )) # (!\pipeline|gprc_i~176_combout  & ((\pipeline|exec_result_i[1][6]~q ))))) # (!\pipeline|gprc_i[0][5][11]~0_combout  
// & (((\pipeline|gprc_i~176_combout ))))

	.dataa(\pipeline|Mux11~4_combout ),
	.datab(\pipeline|gprc_i[0][5][11]~0_combout ),
	.datac(\pipeline|exec_result_i[1][6]~q ),
	.datad(\pipeline|gprc_i~176_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~177_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~177 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \pipeline|gprc_i~178 (
// Equation(s):
// \pipeline|gprc_i~178_combout  = (\pipeline|gprc_i~2_combout  & ((\pipeline|Add2~10_combout ))) # (!\pipeline|gprc_i~2_combout  & (\pipeline|gprc_i~177_combout ))

	.dataa(\pipeline|gprc_i~177_combout ),
	.datab(\pipeline|gprc_i~2_combout ),
	.datac(gnd),
	.datad(\pipeline|Add2~10_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~178_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~178 .lut_mask = 16'hEE22;
defparam \pipeline|gprc_i~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N11
dffeas \pipeline|gprc_i[0][5][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][5][11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][5][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \pipeline|Mux11~0 (
// Equation(s):
// \pipeline|Mux11~0_combout  = (\pipeline|D_i[2][0]~q  & (((\pipeline|D_i[2][1]~q )))) # (!\pipeline|D_i[2][0]~q  & ((\pipeline|D_i[2][1]~q  & (\pipeline|gprc_i[0][6][6]~q )) # (!\pipeline|D_i[2][1]~q  & ((\pipeline|gprc_i[0][4][6]~q )))))

	.dataa(\pipeline|gprc_i[0][6][6]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][4][6]~q ),
	.datad(\pipeline|D_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux11~0 .lut_mask = 16'hEE30;
defparam \pipeline|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \pipeline|Mux11~1 (
// Equation(s):
// \pipeline|Mux11~1_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|Mux11~0_combout  & (\pipeline|gprc_i[0][7][6]~q )) # (!\pipeline|Mux11~0_combout  & ((\pipeline|gprc_i[0][5][6]~q ))))) # (!\pipeline|D_i[2][0]~q  & (((\pipeline|Mux11~0_combout ))))

	.dataa(\pipeline|gprc_i[0][7][6]~q ),
	.datab(\pipeline|gprc_i[0][5][6]~q ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|Mux11~0_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux11~1 .lut_mask = 16'hAFC0;
defparam \pipeline|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \pipeline|Mux11~2 (
// Equation(s):
// \pipeline|Mux11~2_combout  = (\pipeline|D_i[2][0]~q  & (((\pipeline|gprc_i[0][1][6]~q ) # (\pipeline|D_i[2][1]~q )))) # (!\pipeline|D_i[2][0]~q  & (\pipeline|gprc_i[0][0][6]~q  & ((!\pipeline|D_i[2][1]~q ))))

	.dataa(\pipeline|D_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][0][6]~q ),
	.datac(\pipeline|gprc_i[0][1][6]~q ),
	.datad(\pipeline|D_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux11~2 .lut_mask = 16'hAAE4;
defparam \pipeline|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \pipeline|Mux11~3 (
// Equation(s):
// \pipeline|Mux11~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux11~2_combout  & (\pipeline|gprc_i[0][3][6]~q )) # (!\pipeline|Mux11~2_combout  & ((\pipeline|gprc_i[0][2][6]~q ))))) # (!\pipeline|D_i[2][1]~q  & (\pipeline|Mux11~2_combout ))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|Mux11~2_combout ),
	.datac(\pipeline|gprc_i[0][3][6]~q ),
	.datad(\pipeline|gprc_i[0][2][6]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux11~3 .lut_mask = 16'hE6C4;
defparam \pipeline|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \pipeline|Mux11~4 (
// Equation(s):
// \pipeline|Mux11~4_combout  = (\pipeline|D_i[2][2]~q  & (\pipeline|Mux11~1_combout )) # (!\pipeline|D_i[2][2]~q  & ((\pipeline|Mux11~3_combout )))

	.dataa(\pipeline|Mux11~1_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[2][2]~q ),
	.datad(\pipeline|Mux11~3_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux11~4 .lut_mask = 16'hAFA0;
defparam \pipeline|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \pipeline|gprc_i~185 (
// Equation(s):
// \pipeline|gprc_i~185_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|Mux26~4_combout ) # (\pipeline|gprc_i[0][7][6]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [6] & ((!\pipeline|gprc_i[0][7][6]~0_combout ))))

	.dataa(\pipeline|mem_access_result_i [6]),
	.datab(\pipeline|enable_i[2][22]~q ),
	.datac(\pipeline|Mux26~4_combout ),
	.datad(\pipeline|gprc_i[0][7][6]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~185_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~185 .lut_mask = 16'hCCE2;
defparam \pipeline|gprc_i~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneive_lcell_comb \pipeline|gprc_i~186 (
// Equation(s):
// \pipeline|gprc_i~186_combout  = (\pipeline|gprc_i~185_combout  & ((\pipeline|Mux11~4_combout ) # ((!\pipeline|gprc_i[0][7][6]~0_combout )))) # (!\pipeline|gprc_i~185_combout  & (((\pipeline|exec_result_i[1][6]~q  & \pipeline|gprc_i[0][7][6]~0_combout ))))

	.dataa(\pipeline|Mux11~4_combout ),
	.datab(\pipeline|exec_result_i[1][6]~q ),
	.datac(\pipeline|gprc_i~185_combout ),
	.datad(\pipeline|gprc_i[0][7][6]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~186_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~186 .lut_mask = 16'hACF0;
defparam \pipeline|gprc_i~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneive_lcell_comb \pipeline|gprc_i~187 (
// Equation(s):
// \pipeline|gprc_i~187_combout  = (\pipeline|gprc_i~14_combout  & ((\pipeline|Add2~10_combout ))) # (!\pipeline|gprc_i~14_combout  & (\pipeline|gprc_i~186_combout ))

	.dataa(\pipeline|gprc_i~14_combout ),
	.datab(\pipeline|gprc_i~186_combout ),
	.datac(\pipeline|Add2~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~187_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~187 .lut_mask = 16'hE4E4;
defparam \pipeline|gprc_i~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N23
dffeas \pipeline|gprc_i[0][7][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][6] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
cycloneive_lcell_comb \pipeline|Mux26~0 (
// Equation(s):
// \pipeline|Mux26~0_combout  = (\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][6][6]~q ) # ((\pipeline|S_i[2][0]~q )))) # (!\pipeline|S_i[2][1]~q  & (((\pipeline|gprc_i[0][4][6]~q  & !\pipeline|S_i[2][0]~q ))))

	.dataa(\pipeline|S_i[2][1]~q ),
	.datab(\pipeline|gprc_i[0][6][6]~q ),
	.datac(\pipeline|gprc_i[0][4][6]~q ),
	.datad(\pipeline|S_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux26~0 .lut_mask = 16'hAAD8;
defparam \pipeline|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
cycloneive_lcell_comb \pipeline|Mux26~1 (
// Equation(s):
// \pipeline|Mux26~1_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|Mux26~0_combout  & (\pipeline|gprc_i[0][7][6]~q )) # (!\pipeline|Mux26~0_combout  & ((\pipeline|gprc_i[0][5][6]~q ))))) # (!\pipeline|S_i[2][0]~q  & (((\pipeline|Mux26~0_combout ))))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][7][6]~q ),
	.datac(\pipeline|gprc_i[0][5][6]~q ),
	.datad(\pipeline|Mux26~0_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux26~1 .lut_mask = 16'hDDA0;
defparam \pipeline|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
cycloneive_lcell_comb \pipeline|Mux26~2 (
// Equation(s):
// \pipeline|Mux26~2_combout  = (\pipeline|S_i[2][1]~q  & (((\pipeline|S_i[2][0]~q )))) # (!\pipeline|S_i[2][1]~q  & ((\pipeline|S_i[2][0]~q  & ((\pipeline|gprc_i[0][1][6]~q ))) # (!\pipeline|S_i[2][0]~q  & (\pipeline|gprc_i[0][0][6]~q ))))

	.dataa(\pipeline|gprc_i[0][0][6]~q ),
	.datab(\pipeline|gprc_i[0][1][6]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|S_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux26~2 .lut_mask = 16'hFC0A;
defparam \pipeline|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneive_lcell_comb \pipeline|Mux26~3 (
// Equation(s):
// \pipeline|Mux26~3_combout  = (\pipeline|S_i[2][1]~q  & ((\pipeline|Mux26~2_combout  & ((\pipeline|gprc_i[0][3][6]~q ))) # (!\pipeline|Mux26~2_combout  & (\pipeline|gprc_i[0][2][6]~q )))) # (!\pipeline|S_i[2][1]~q  & (((\pipeline|Mux26~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][6]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][3][6]~q ),
	.datad(\pipeline|Mux26~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux26~3 .lut_mask = 16'hF388;
defparam \pipeline|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneive_lcell_comb \pipeline|Mux26~4 (
// Equation(s):
// \pipeline|Mux26~4_combout  = (\pipeline|S_i[2][2]~q  & (\pipeline|Mux26~1_combout )) # (!\pipeline|S_i[2][2]~q  & ((\pipeline|Mux26~3_combout )))

	.dataa(gnd),
	.datab(\pipeline|S_i[2][2]~q ),
	.datac(\pipeline|Mux26~1_combout ),
	.datad(\pipeline|Mux26~3_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux26~4 .lut_mask = 16'hF3C0;
defparam \pipeline|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N14
cycloneive_lcell_comb \pipeline|Add2~12 (
// Equation(s):
// \pipeline|Add2~12_combout  = ((\pipeline|Add1~0_combout  $ (\pipeline|Mux25~4_combout  $ (\pipeline|Add2~11 )))) # (GND)
// \pipeline|Add2~13  = CARRY((\pipeline|Add1~0_combout  & (\pipeline|Mux25~4_combout  & !\pipeline|Add2~11 )) # (!\pipeline|Add1~0_combout  & ((\pipeline|Mux25~4_combout ) # (!\pipeline|Add2~11 ))))

	.dataa(\pipeline|Add1~0_combout ),
	.datab(\pipeline|Mux25~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|Add2~11 ),
	.combout(\pipeline|Add2~12_combout ),
	.cout(\pipeline|Add2~13 ));
// synopsys translate_off
defparam \pipeline|Add2~12 .lut_mask = 16'h964D;
defparam \pipeline|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N20
cycloneive_lcell_comb \pipeline|gprc_i~164 (
// Equation(s):
// \pipeline|gprc_i~164_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux25~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [7])))))

	.dataa(\pipeline|Mux25~4_combout ),
	.datab(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datac(\pipeline|mem_access_result_i [7]),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~164_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~164 .lut_mask = 16'hEE30;
defparam \pipeline|gprc_i~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N30
cycloneive_lcell_comb \pipeline|gprc_i~165 (
// Equation(s):
// \pipeline|gprc_i~165_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|gprc_i~164_combout  & ((\pipeline|Mux10~4_combout ))) # (!\pipeline|gprc_i~164_combout  & (\pipeline|exec_result_i[1][7]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  
// & (((\pipeline|gprc_i~164_combout ))))

	.dataa(\pipeline|exec_result_i[1][7]~q ),
	.datab(\pipeline|Mux10~4_combout ),
	.datac(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datad(\pipeline|gprc_i~164_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~165_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~165 .lut_mask = 16'hCFA0;
defparam \pipeline|gprc_i~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N24
cycloneive_lcell_comb \pipeline|gprc_i~166 (
// Equation(s):
// \pipeline|gprc_i~166_combout  = (\pipeline|gprc_i~18_combout  & (\pipeline|Add2~12_combout )) # (!\pipeline|gprc_i~18_combout  & ((\pipeline|gprc_i~165_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~12_combout ),
	.datac(\pipeline|gprc_i~18_combout ),
	.datad(\pipeline|gprc_i~165_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~166_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~166 .lut_mask = 16'hCFC0;
defparam \pipeline|gprc_i~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y47_N25
dffeas \pipeline|gprc_i[0][2][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N6
cycloneive_lcell_comb \pipeline|Mux10~2 (
// Equation(s):
// \pipeline|Mux10~2_combout  = (\pipeline|D_i[2][0]~q  & (((\pipeline|D_i[2][1]~q ) # (\pipeline|gprc_i[0][1][7]~q )))) # (!\pipeline|D_i[2][0]~q  & (\pipeline|gprc_i[0][0][7]~q  & (!\pipeline|D_i[2][1]~q )))

	.dataa(\pipeline|gprc_i[0][0][7]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][1][7]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux10~2 .lut_mask = 16'hCEC2;
defparam \pipeline|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N8
cycloneive_lcell_comb \pipeline|Mux10~3 (
// Equation(s):
// \pipeline|Mux10~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux10~2_combout  & (\pipeline|gprc_i[0][3][7]~q )) # (!\pipeline|Mux10~2_combout  & ((\pipeline|gprc_i[0][2][7]~q ))))) # (!\pipeline|D_i[2][1]~q  & (((\pipeline|Mux10~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][7]~q ),
	.datab(\pipeline|gprc_i[0][2][7]~q ),
	.datac(\pipeline|D_i[2][1]~q ),
	.datad(\pipeline|Mux10~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux10~3 .lut_mask = 16'hAFC0;
defparam \pipeline|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N24
cycloneive_lcell_comb \pipeline|Mux10~0 (
// Equation(s):
// \pipeline|Mux10~0_combout  = (\pipeline|D_i[2][0]~q  & (((\pipeline|D_i[2][1]~q )))) # (!\pipeline|D_i[2][0]~q  & ((\pipeline|D_i[2][1]~q  & (\pipeline|gprc_i[0][6][7]~q )) # (!\pipeline|D_i[2][1]~q  & ((\pipeline|gprc_i[0][4][7]~q )))))

	.dataa(\pipeline|gprc_i[0][6][7]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][4][7]~q ),
	.datad(\pipeline|D_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux10~0 .lut_mask = 16'hEE30;
defparam \pipeline|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N10
cycloneive_lcell_comb \pipeline|Mux10~1 (
// Equation(s):
// \pipeline|Mux10~1_combout  = (\pipeline|D_i[2][0]~q  & ((\pipeline|Mux10~0_combout  & (\pipeline|gprc_i[0][7][7]~q )) # (!\pipeline|Mux10~0_combout  & ((\pipeline|gprc_i[0][5][7]~q ))))) # (!\pipeline|D_i[2][0]~q  & (((\pipeline|Mux10~0_combout ))))

	.dataa(\pipeline|gprc_i[0][7][7]~q ),
	.datab(\pipeline|gprc_i[0][5][7]~q ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|Mux10~0_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux10~1 .lut_mask = 16'hAFC0;
defparam \pipeline|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N20
cycloneive_lcell_comb \pipeline|Mux10~4 (
// Equation(s):
// \pipeline|Mux10~4_combout  = (\pipeline|D_i[2][2]~q  & ((\pipeline|Mux10~1_combout ))) # (!\pipeline|D_i[2][2]~q  & (\pipeline|Mux10~3_combout ))

	.dataa(\pipeline|Mux10~3_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[2][2]~q ),
	.datad(\pipeline|Mux10~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux10~4 .lut_mask = 16'hFA0A;
defparam \pipeline|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \pipeline|gprc_i~173 (
// Equation(s):
// \pipeline|gprc_i~173_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux25~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [7]))))

	.dataa(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datab(\pipeline|mem_access_result_i [7]),
	.datac(\pipeline|Mux25~4_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~173_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~173 .lut_mask = 16'hFA44;
defparam \pipeline|gprc_i~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \pipeline|gprc_i~174 (
// Equation(s):
// \pipeline|gprc_i~174_combout  = (\pipeline|gprc_i~173_combout  & ((\pipeline|Mux10~4_combout ) # ((!\pipeline|gprc_i[0][3][8]~0_combout )))) # (!\pipeline|gprc_i~173_combout  & (((\pipeline|exec_result_i[1][7]~q  & \pipeline|gprc_i[0][3][8]~0_combout ))))

	.dataa(\pipeline|Mux10~4_combout ),
	.datab(\pipeline|gprc_i~173_combout ),
	.datac(\pipeline|exec_result_i[1][7]~q ),
	.datad(\pipeline|gprc_i[0][3][8]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~174_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~174 .lut_mask = 16'hB8CC;
defparam \pipeline|gprc_i~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \pipeline|gprc_i~175 (
// Equation(s):
// \pipeline|gprc_i~175_combout  = (\pipeline|gprc_i~30_combout  & ((\pipeline|Add2~12_combout ))) # (!\pipeline|gprc_i~30_combout  & (\pipeline|gprc_i~174_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~174_combout ),
	.datac(\pipeline|gprc_i~30_combout ),
	.datad(\pipeline|Add2~12_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~175_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~175 .lut_mask = 16'hFC0C;
defparam \pipeline|gprc_i~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N13
dffeas \pipeline|gprc_i[0][3][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][7] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N26
cycloneive_lcell_comb \pipeline|Mux25~2 (
// Equation(s):
// \pipeline|Mux25~2_combout  = (\pipeline|S_i[2][1]~q  & (((\pipeline|S_i[2][0]~q )))) # (!\pipeline|S_i[2][1]~q  & ((\pipeline|S_i[2][0]~q  & ((\pipeline|gprc_i[0][1][7]~q ))) # (!\pipeline|S_i[2][0]~q  & (\pipeline|gprc_i[0][0][7]~q ))))

	.dataa(\pipeline|gprc_i[0][0][7]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][1][7]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux25~2 .lut_mask = 16'hF2C2;
defparam \pipeline|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y47_N12
cycloneive_lcell_comb \pipeline|Mux25~3 (
// Equation(s):
// \pipeline|Mux25~3_combout  = (\pipeline|S_i[2][1]~q  & ((\pipeline|Mux25~2_combout  & (\pipeline|gprc_i[0][3][7]~q )) # (!\pipeline|Mux25~2_combout  & ((\pipeline|gprc_i[0][2][7]~q ))))) # (!\pipeline|S_i[2][1]~q  & (((\pipeline|Mux25~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][7]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|Mux25~2_combout ),
	.datad(\pipeline|gprc_i[0][2][7]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux25~3 .lut_mask = 16'hBCB0;
defparam \pipeline|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N4
cycloneive_lcell_comb \pipeline|Mux25~0 (
// Equation(s):
// \pipeline|Mux25~0_combout  = (\pipeline|S_i[2][0]~q  & (((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][6][7]~q ))) # (!\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][4][7]~q ))))

	.dataa(\pipeline|gprc_i[0][4][7]~q ),
	.datab(\pipeline|S_i[2][0]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][6][7]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux25~0 .lut_mask = 16'hF2C2;
defparam \pipeline|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N30
cycloneive_lcell_comb \pipeline|Mux25~1 (
// Equation(s):
// \pipeline|Mux25~1_combout  = (\pipeline|Mux25~0_combout  & ((\pipeline|gprc_i[0][7][7]~q ) # ((!\pipeline|S_i[2][0]~q )))) # (!\pipeline|Mux25~0_combout  & (((\pipeline|gprc_i[0][5][7]~q  & \pipeline|S_i[2][0]~q ))))

	.dataa(\pipeline|gprc_i[0][7][7]~q ),
	.datab(\pipeline|gprc_i[0][5][7]~q ),
	.datac(\pipeline|Mux25~0_combout ),
	.datad(\pipeline|S_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux25~1 .lut_mask = 16'hACF0;
defparam \pipeline|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y45_N8
cycloneive_lcell_comb \pipeline|Mux25~4 (
// Equation(s):
// \pipeline|Mux25~4_combout  = (\pipeline|S_i[2][2]~q  & ((\pipeline|Mux25~1_combout ))) # (!\pipeline|S_i[2][2]~q  & (\pipeline|Mux25~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|Mux25~3_combout ),
	.datac(\pipeline|S_i[2][2]~q ),
	.datad(\pipeline|Mux25~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux25~4 .lut_mask = 16'hFC0C;
defparam \pipeline|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N16
cycloneive_lcell_comb \pipeline|Add2~14 (
// Equation(s):
// \pipeline|Add2~14_combout  = (\pipeline|Mux24~4_combout  & ((\pipeline|Add1~0_combout  & (!\pipeline|Add2~13 )) # (!\pipeline|Add1~0_combout  & (\pipeline|Add2~13  & VCC)))) # (!\pipeline|Mux24~4_combout  & ((\pipeline|Add1~0_combout  & 
// ((\pipeline|Add2~13 ) # (GND))) # (!\pipeline|Add1~0_combout  & (!\pipeline|Add2~13 ))))
// \pipeline|Add2~15  = CARRY((\pipeline|Mux24~4_combout  & (\pipeline|Add1~0_combout  & !\pipeline|Add2~13 )) # (!\pipeline|Mux24~4_combout  & ((\pipeline|Add1~0_combout ) # (!\pipeline|Add2~13 ))))

	.dataa(\pipeline|Mux24~4_combout ),
	.datab(\pipeline|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|Add2~13 ),
	.combout(\pipeline|Add2~14_combout ),
	.cout(\pipeline|Add2~15 ));
// synopsys translate_off
defparam \pipeline|Add2~14 .lut_mask = 16'h694D;
defparam \pipeline|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \pipeline|gprc_i~134 (
// Equation(s):
// \pipeline|gprc_i~134_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|gprc_i[0][4][5]~0_combout ) # ((\pipeline|Mux24~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (!\pipeline|gprc_i[0][4][5]~0_combout  & (\pipeline|mem_access_result_i [8])))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|mem_access_result_i [8]),
	.datad(\pipeline|Mux24~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~134_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~134 .lut_mask = 16'hBA98;
defparam \pipeline|gprc_i~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \pipeline|gprc_i~135 (
// Equation(s):
// \pipeline|gprc_i~135_combout  = (\pipeline|gprc_i[0][4][5]~0_combout  & ((\pipeline|gprc_i~134_combout  & (\pipeline|Mux9~4_combout )) # (!\pipeline|gprc_i~134_combout  & ((\pipeline|exec_result_i[1][8]~q ))))) # (!\pipeline|gprc_i[0][4][5]~0_combout  & 
// (((\pipeline|gprc_i~134_combout ))))

	.dataa(\pipeline|Mux9~4_combout ),
	.datab(\pipeline|gprc_i[0][4][5]~0_combout ),
	.datac(\pipeline|exec_result_i[1][8]~q ),
	.datad(\pipeline|gprc_i~134_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~135_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~135 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \pipeline|gprc_i~136 (
// Equation(s):
// \pipeline|gprc_i~136_combout  = (\pipeline|gprc_i~10_combout  & (\pipeline|Add2~14_combout )) # (!\pipeline|gprc_i~10_combout  & ((\pipeline|gprc_i~135_combout )))

	.dataa(\pipeline|gprc_i~10_combout ),
	.datab(\pipeline|Add2~14_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~135_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~136_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~136 .lut_mask = 16'hDD88;
defparam \pipeline|gprc_i~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N1
dffeas \pipeline|gprc_i[0][4][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][4][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][4][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneive_lcell_comb \dram_control_inst|Mux7~0 (
// Equation(s):
// \dram_control_inst|Mux7~0_combout  = (\pipeline|S_i[1][0]~q  & (((\pipeline|S_i[1][1]~q )))) # (!\pipeline|S_i[1][0]~q  & ((\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][6][8]~q ))) # (!\pipeline|S_i[1][1]~q  & (\pipeline|gprc_i[0][4][8]~q ))))

	.dataa(\pipeline|gprc_i[0][4][8]~q ),
	.datab(\pipeline|S_i[1][0]~q ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][6][8]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux7~0 .lut_mask = 16'hF2C2;
defparam \dram_control_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneive_lcell_comb \dram_control_inst|Mux7~1 (
// Equation(s):
// \dram_control_inst|Mux7~1_combout  = (\dram_control_inst|Mux7~0_combout  & (((\pipeline|gprc_i[0][7][8]~q )) # (!\pipeline|S_i[1][0]~q ))) # (!\dram_control_inst|Mux7~0_combout  & (\pipeline|S_i[1][0]~q  & (\pipeline|gprc_i[0][5][8]~q )))

	.dataa(\dram_control_inst|Mux7~0_combout ),
	.datab(\pipeline|S_i[1][0]~q ),
	.datac(\pipeline|gprc_i[0][5][8]~q ),
	.datad(\pipeline|gprc_i[0][7][8]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux7~1 .lut_mask = 16'hEA62;
defparam \dram_control_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N18
cycloneive_lcell_comb \dram_control_inst|output_data[8]~8 (
// Equation(s):
// \dram_control_inst|output_data[8]~8_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux7~1_combout )) # (!\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux7~3_combout )))))

	.dataa(\dram_control_inst|Mux7~1_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(\dram_control_inst|Mux7~3_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[8]~8 .lut_mask = 16'hB800;
defparam \dram_control_inst|output_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~10 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~10_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~10 .lut_mask = 16'hF4A4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~11 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~11_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~10_combout  & 
// (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~10_combout  
// & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~10_combout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~11 .lut_mask = 16'hEA4A;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N3
dffeas \pipeline|mem_access_result_i[8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[8] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \pipeline|gprc_i~131 (
// Equation(s):
// \pipeline|gprc_i~131_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux24~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [8]))))

	.dataa(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datab(\pipeline|mem_access_result_i [8]),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux24~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~131_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~131 .lut_mask = 16'hF4A4;
defparam \pipeline|gprc_i~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \pipeline|gprc_i~132 (
// Equation(s):
// \pipeline|gprc_i~132_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|gprc_i~131_combout  & ((\pipeline|Mux9~4_combout ))) # (!\pipeline|gprc_i~131_combout  & (\pipeline|exec_result_i[1][8]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & 
// (\pipeline|gprc_i~131_combout ))

	.dataa(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datab(\pipeline|gprc_i~131_combout ),
	.datac(\pipeline|exec_result_i[1][8]~q ),
	.datad(\pipeline|Mux9~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~132_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~132 .lut_mask = 16'hEC64;
defparam \pipeline|gprc_i~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneive_lcell_comb \pipeline|gprc_i~133 (
// Equation(s):
// \pipeline|gprc_i~133_combout  = (\pipeline|gprc_i~6_combout  & ((\pipeline|Add2~14_combout ))) # (!\pipeline|gprc_i~6_combout  & (\pipeline|gprc_i~132_combout ))

	.dataa(\pipeline|gprc_i~132_combout ),
	.datab(\pipeline|Add2~14_combout ),
	.datac(\pipeline|gprc_i~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~133_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~133 .lut_mask = 16'hCACA;
defparam \pipeline|gprc_i~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N3
dffeas \pipeline|gprc_i[0][6][8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][8] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \pipeline|Mux24~0 (
// Equation(s):
// \pipeline|Mux24~0_combout  = (\pipeline|S_i[2][0]~q  & (((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][6][8]~q )) # (!\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][4][8]~q )))))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][6][8]~q ),
	.datac(\pipeline|gprc_i[0][4][8]~q ),
	.datad(\pipeline|S_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux24~0 .lut_mask = 16'hEE50;
defparam \pipeline|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \pipeline|Mux24~1 (
// Equation(s):
// \pipeline|Mux24~1_combout  = (\pipeline|Mux24~0_combout  & ((\pipeline|gprc_i[0][7][8]~q ) # ((!\pipeline|S_i[2][0]~q )))) # (!\pipeline|Mux24~0_combout  & (((\pipeline|S_i[2][0]~q  & \pipeline|gprc_i[0][5][8]~q ))))

	.dataa(\pipeline|Mux24~0_combout ),
	.datab(\pipeline|gprc_i[0][7][8]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][5][8]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux24~1 .lut_mask = 16'hDA8A;
defparam \pipeline|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \pipeline|Mux24~2 (
// Equation(s):
// \pipeline|Mux24~2_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q ) # ((\pipeline|gprc_i[0][1][8]~q )))) # (!\pipeline|S_i[2][0]~q  & (!\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][0][8]~q ))))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][1][8]~q ),
	.datad(\pipeline|gprc_i[0][0][8]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux24~2 .lut_mask = 16'hB9A8;
defparam \pipeline|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \pipeline|Mux24~3 (
// Equation(s):
// \pipeline|Mux24~3_combout  = (\pipeline|Mux24~2_combout  & ((\pipeline|gprc_i[0][3][8]~q ) # ((!\pipeline|S_i[2][1]~q )))) # (!\pipeline|Mux24~2_combout  & (((\pipeline|S_i[2][1]~q  & \pipeline|gprc_i[0][2][8]~q ))))

	.dataa(\pipeline|Mux24~2_combout ),
	.datab(\pipeline|gprc_i[0][3][8]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][2][8]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux24~3 .lut_mask = 16'hDA8A;
defparam \pipeline|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \pipeline|Mux24~4 (
// Equation(s):
// \pipeline|Mux24~4_combout  = (\pipeline|S_i[2][2]~q  & (\pipeline|Mux24~1_combout )) # (!\pipeline|S_i[2][2]~q  & ((\pipeline|Mux24~3_combout )))

	.dataa(\pipeline|S_i[2][2]~q ),
	.datab(\pipeline|Mux24~1_combout ),
	.datac(gnd),
	.datad(\pipeline|Mux24~3_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux24~4 .lut_mask = 16'hDD88;
defparam \pipeline|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N18
cycloneive_lcell_comb \pipeline|Add2~16 (
// Equation(s):
// \pipeline|Add2~16_combout  = ((\pipeline|Add1~0_combout  $ (\pipeline|Mux23~4_combout  $ (\pipeline|Add2~15 )))) # (GND)
// \pipeline|Add2~17  = CARRY((\pipeline|Add1~0_combout  & (\pipeline|Mux23~4_combout  & !\pipeline|Add2~15 )) # (!\pipeline|Add1~0_combout  & ((\pipeline|Mux23~4_combout ) # (!\pipeline|Add2~15 ))))

	.dataa(\pipeline|Add1~0_combout ),
	.datab(\pipeline|Mux23~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|Add2~15 ),
	.combout(\pipeline|Add2~16_combout ),
	.cout(\pipeline|Add2~17 ));
// synopsys translate_off
defparam \pipeline|Add2~16 .lut_mask = 16'h964D;
defparam \pipeline|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N24
cycloneive_lcell_comb \pipeline|gprc_i~125 (
// Equation(s):
// \pipeline|gprc_i~125_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux23~4_combout ) # ((\pipeline|gprc_i[0][3][8]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (((!\pipeline|gprc_i[0][3][8]~0_combout  & \pipeline|mem_access_result_i [9]))))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|Mux23~4_combout ),
	.datac(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datad(\pipeline|mem_access_result_i [9]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~125_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~125 .lut_mask = 16'hADA8;
defparam \pipeline|gprc_i~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N2
cycloneive_lcell_comb \pipeline|gprc_i~126 (
// Equation(s):
// \pipeline|gprc_i~126_combout  = (\pipeline|gprc_i~125_combout  & (((\pipeline|Mux8~4_combout ) # (!\pipeline|gprc_i[0][3][8]~0_combout )))) # (!\pipeline|gprc_i~125_combout  & (\pipeline|exec_result_i[1][9]~q  & (\pipeline|gprc_i[0][3][8]~0_combout )))

	.dataa(\pipeline|exec_result_i[1][9]~q ),
	.datab(\pipeline|gprc_i~125_combout ),
	.datac(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datad(\pipeline|Mux8~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~126_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~126 .lut_mask = 16'hEC2C;
defparam \pipeline|gprc_i~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \pipeline|gprc_i~127 (
// Equation(s):
// \pipeline|gprc_i~127_combout  = (\pipeline|gprc_i~30_combout  & (\pipeline|Add2~16_combout )) # (!\pipeline|gprc_i~30_combout  & ((\pipeline|gprc_i~126_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~16_combout ),
	.datac(\pipeline|gprc_i~30_combout ),
	.datad(\pipeline|gprc_i~126_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~127_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~127 .lut_mask = 16'hCFC0;
defparam \pipeline|gprc_i~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N9
dffeas \pipeline|gprc_i[0][3][9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][9] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N0
cycloneive_lcell_comb \pipeline|Mux23~2 (
// Equation(s):
// \pipeline|Mux23~2_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q ) # ((\pipeline|gprc_i[0][1][9]~q )))) # (!\pipeline|S_i[2][0]~q  & (!\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][0][9]~q )))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][0][9]~q ),
	.datad(\pipeline|gprc_i[0][1][9]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux23~2 .lut_mask = 16'hBA98;
defparam \pipeline|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N18
cycloneive_lcell_comb \pipeline|Mux23~3 (
// Equation(s):
// \pipeline|Mux23~3_combout  = (\pipeline|S_i[2][1]~q  & ((\pipeline|Mux23~2_combout  & (\pipeline|gprc_i[0][3][9]~q )) # (!\pipeline|Mux23~2_combout  & ((\pipeline|gprc_i[0][2][9]~q ))))) # (!\pipeline|S_i[2][1]~q  & (((\pipeline|Mux23~2_combout ))))

	.dataa(\pipeline|gprc_i[0][3][9]~q ),
	.datab(\pipeline|gprc_i[0][2][9]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|Mux23~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux23~3 .lut_mask = 16'hAFC0;
defparam \pipeline|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N12
cycloneive_lcell_comb \pipeline|Mux23~0 (
// Equation(s):
// \pipeline|Mux23~0_combout  = (\pipeline|S_i[2][1]~q  & (((\pipeline|S_i[2][0]~q ) # (\pipeline|gprc_i[0][6][9]~q )))) # (!\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][4][9]~q  & (!\pipeline|S_i[2][0]~q )))

	.dataa(\pipeline|gprc_i[0][4][9]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][6][9]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux23~0 .lut_mask = 16'hCEC2;
defparam \pipeline|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N6
cycloneive_lcell_comb \pipeline|Mux23~1 (
// Equation(s):
// \pipeline|Mux23~1_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|Mux23~0_combout  & (\pipeline|gprc_i[0][7][9]~q )) # (!\pipeline|Mux23~0_combout  & ((\pipeline|gprc_i[0][5][9]~q ))))) # (!\pipeline|S_i[2][0]~q  & (((\pipeline|Mux23~0_combout ))))

	.dataa(\pipeline|gprc_i[0][7][9]~q ),
	.datab(\pipeline|gprc_i[0][5][9]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(\pipeline|Mux23~0_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux23~1 .lut_mask = 16'hAFC0;
defparam \pipeline|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N4
cycloneive_lcell_comb \pipeline|Mux23~4 (
// Equation(s):
// \pipeline|Mux23~4_combout  = (\pipeline|S_i[2][2]~q  & ((\pipeline|Mux23~1_combout ))) # (!\pipeline|S_i[2][2]~q  & (\pipeline|Mux23~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|Mux23~3_combout ),
	.datac(\pipeline|S_i[2][2]~q ),
	.datad(\pipeline|Mux23~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux23~4 .lut_mask = 16'hFC0C;
defparam \pipeline|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N20
cycloneive_lcell_comb \pipeline|Add2~18 (
// Equation(s):
// \pipeline|Add2~18_combout  = (\pipeline|Mux22~4_combout  & ((\pipeline|Add1~0_combout  & (!\pipeline|Add2~17 )) # (!\pipeline|Add1~0_combout  & (\pipeline|Add2~17  & VCC)))) # (!\pipeline|Mux22~4_combout  & ((\pipeline|Add1~0_combout  & 
// ((\pipeline|Add2~17 ) # (GND))) # (!\pipeline|Add1~0_combout  & (!\pipeline|Add2~17 ))))
// \pipeline|Add2~19  = CARRY((\pipeline|Mux22~4_combout  & (\pipeline|Add1~0_combout  & !\pipeline|Add2~17 )) # (!\pipeline|Mux22~4_combout  & ((\pipeline|Add1~0_combout ) # (!\pipeline|Add2~17 ))))

	.dataa(\pipeline|Mux22~4_combout ),
	.datab(\pipeline|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|Add2~17 ),
	.combout(\pipeline|Add2~18_combout ),
	.cout(\pipeline|Add2~19 ));
// synopsys translate_off
defparam \pipeline|Add2~18 .lut_mask = 16'h694D;
defparam \pipeline|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneive_lcell_comb \pipeline|gprc_i~100 (
// Equation(s):
// \pipeline|gprc_i~100_combout  = (\pipeline|gprc_i~26_combout  & ((\pipeline|Add2~18_combout ))) # (!\pipeline|gprc_i~26_combout  & (\pipeline|gprc_i~99_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~99_combout ),
	.datac(\pipeline|gprc_i~26_combout ),
	.datad(\pipeline|Add2~18_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~100_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~100 .lut_mask = 16'hFC0C;
defparam \pipeline|gprc_i~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N13
dffeas \pipeline|gprc_i[0][0][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneive_lcell_comb \dram_control_inst|Mux5~2 (
// Equation(s):
// \dram_control_inst|Mux5~2_combout  = (\pipeline|S_i[1][1]~q  & (((\pipeline|S_i[1][0]~q )))) # (!\pipeline|S_i[1][1]~q  & ((\pipeline|S_i[1][0]~q  & ((\pipeline|gprc_i[0][1][10]~q ))) # (!\pipeline|S_i[1][0]~q  & (\pipeline|gprc_i[0][0][10]~q ))))

	.dataa(\pipeline|gprc_i[0][0][10]~q ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][1][10]~q ),
	.datad(\pipeline|S_i[1][0]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux5~2 .lut_mask = 16'hFC22;
defparam \dram_control_inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneive_lcell_comb \dram_control_inst|Mux5~3 (
// Equation(s):
// \dram_control_inst|Mux5~3_combout  = (\dram_control_inst|Mux5~2_combout  & ((\pipeline|gprc_i[0][3][10]~q ) # ((!\pipeline|S_i[1][1]~q )))) # (!\dram_control_inst|Mux5~2_combout  & (((\pipeline|S_i[1][1]~q  & \pipeline|gprc_i[0][2][10]~q ))))

	.dataa(\dram_control_inst|Mux5~2_combout ),
	.datab(\pipeline|gprc_i[0][3][10]~q ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][2][10]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux5~3 .lut_mask = 16'hDA8A;
defparam \dram_control_inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N24
cycloneive_lcell_comb \dram_control_inst|output_data[10]~6 (
// Equation(s):
// \dram_control_inst|output_data[10]~6_combout  = (\dram_control_inst|write_enable~0_combout  & ((\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux5~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux5~3_combout ))))

	.dataa(\dram_control_inst|Mux5~3_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(\dram_control_inst|Mux5~1_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|output_data[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|output_data[10]~6 .lut_mask = 16'hE200;
defparam \dram_control_inst|output_data[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~6 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~6_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout )) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout )))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~6 .lut_mask = 16'hE5E0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~7 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~7_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~6_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~6_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~6_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~6_combout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~7 .lut_mask = 16'hF858;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N31
dffeas \pipeline|mem_access_result_i[10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[10] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \pipeline|gprc_i~83 (
// Equation(s):
// \pipeline|gprc_i~83_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux22~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [10]))))

	.dataa(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datab(\pipeline|mem_access_result_i [10]),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux22~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~83_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~83 .lut_mask = 16'hF4A4;
defparam \pipeline|gprc_i~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \pipeline|gprc_i~84 (
// Equation(s):
// \pipeline|gprc_i~84_combout  = (\pipeline|gprc_i[0][6][9]~0_combout  & ((\pipeline|gprc_i~83_combout  & ((\pipeline|Mux7~4_combout ))) # (!\pipeline|gprc_i~83_combout  & (\pipeline|exec_result_i[1][10]~q )))) # (!\pipeline|gprc_i[0][6][9]~0_combout  & 
// (((\pipeline|gprc_i~83_combout ))))

	.dataa(\pipeline|exec_result_i[1][10]~q ),
	.datab(\pipeline|Mux7~4_combout ),
	.datac(\pipeline|gprc_i[0][6][9]~0_combout ),
	.datad(\pipeline|gprc_i~83_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~84_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~84 .lut_mask = 16'hCFA0;
defparam \pipeline|gprc_i~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \pipeline|gprc_i~85 (
// Equation(s):
// \pipeline|gprc_i~85_combout  = (\pipeline|gprc_i~6_combout  & ((\pipeline|Add2~18_combout ))) # (!\pipeline|gprc_i~6_combout  & (\pipeline|gprc_i~84_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~84_combout ),
	.datac(\pipeline|gprc_i~6_combout ),
	.datad(\pipeline|Add2~18_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~85_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~85 .lut_mask = 16'hFC0C;
defparam \pipeline|gprc_i~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N17
dffeas \pipeline|gprc_i[0][6][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][6][9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][6][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \pipeline|Mux7~0 (
// Equation(s):
// \pipeline|Mux7~0_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|gprc_i[0][6][10]~q ) # ((\pipeline|D_i[2][0]~q )))) # (!\pipeline|D_i[2][1]~q  & (((!\pipeline|D_i[2][0]~q  & \pipeline|gprc_i[0][4][10]~q ))))

	.dataa(\pipeline|gprc_i[0][6][10]~q ),
	.datab(\pipeline|D_i[2][1]~q ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][4][10]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux7~0 .lut_mask = 16'hCBC8;
defparam \pipeline|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \pipeline|Mux7~1 (
// Equation(s):
// \pipeline|Mux7~1_combout  = (\pipeline|Mux7~0_combout  & ((\pipeline|gprc_i[0][7][10]~q ) # ((!\pipeline|D_i[2][0]~q )))) # (!\pipeline|Mux7~0_combout  & (((\pipeline|D_i[2][0]~q  & \pipeline|gprc_i[0][5][10]~q ))))

	.dataa(\pipeline|Mux7~0_combout ),
	.datab(\pipeline|gprc_i[0][7][10]~q ),
	.datac(\pipeline|D_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][5][10]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux7~1 .lut_mask = 16'hDA8A;
defparam \pipeline|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \pipeline|Mux7~2 (
// Equation(s):
// \pipeline|Mux7~2_combout  = (\pipeline|D_i[2][1]~q  & (\pipeline|D_i[2][0]~q )) # (!\pipeline|D_i[2][1]~q  & ((\pipeline|D_i[2][0]~q  & (\pipeline|gprc_i[0][1][10]~q )) # (!\pipeline|D_i[2][0]~q  & ((\pipeline|gprc_i[0][0][10]~q )))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|D_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][1][10]~q ),
	.datad(\pipeline|gprc_i[0][0][10]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux7~2 .lut_mask = 16'hD9C8;
defparam \pipeline|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \pipeline|Mux7~3 (
// Equation(s):
// \pipeline|Mux7~3_combout  = (\pipeline|D_i[2][1]~q  & ((\pipeline|Mux7~2_combout  & (\pipeline|gprc_i[0][3][10]~q )) # (!\pipeline|Mux7~2_combout  & ((\pipeline|gprc_i[0][2][10]~q ))))) # (!\pipeline|D_i[2][1]~q  & (((\pipeline|Mux7~2_combout ))))

	.dataa(\pipeline|D_i[2][1]~q ),
	.datab(\pipeline|gprc_i[0][3][10]~q ),
	.datac(\pipeline|Mux7~2_combout ),
	.datad(\pipeline|gprc_i[0][2][10]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux7~3 .lut_mask = 16'hDAD0;
defparam \pipeline|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneive_lcell_comb \pipeline|Mux7~4 (
// Equation(s):
// \pipeline|Mux7~4_combout  = (\pipeline|D_i[2][2]~q  & (\pipeline|Mux7~1_combout )) # (!\pipeline|D_i[2][2]~q  & ((\pipeline|Mux7~3_combout )))

	.dataa(\pipeline|Mux7~1_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[2][2]~q ),
	.datad(\pipeline|Mux7~3_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux7~4 .lut_mask = 16'hAFA0;
defparam \pipeline|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \pipeline|gprc_i~95 (
// Equation(s):
// \pipeline|gprc_i~95_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|gprc_i[0][1][3]~0_combout ) # (\pipeline|Mux22~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [10] & (!\pipeline|gprc_i[0][1][3]~0_combout )))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|mem_access_result_i [10]),
	.datac(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datad(\pipeline|Mux22~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~95_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~95 .lut_mask = 16'hAEA4;
defparam \pipeline|gprc_i~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \pipeline|gprc_i~96 (
// Equation(s):
// \pipeline|gprc_i~96_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|gprc_i~95_combout  & ((\pipeline|Mux7~4_combout ))) # (!\pipeline|gprc_i~95_combout  & (\pipeline|exec_result_i[1][10]~q )))) # (!\pipeline|gprc_i[0][1][3]~0_combout  & 
// (((\pipeline|gprc_i~95_combout ))))

	.dataa(\pipeline|exec_result_i[1][10]~q ),
	.datab(\pipeline|Mux7~4_combout ),
	.datac(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datad(\pipeline|gprc_i~95_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~96_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~96 .lut_mask = 16'hCFA0;
defparam \pipeline|gprc_i~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
cycloneive_lcell_comb \pipeline|gprc_i~97 (
// Equation(s):
// \pipeline|gprc_i~97_combout  = (\pipeline|gprc_i~22_combout  & ((\pipeline|Add2~18_combout ))) # (!\pipeline|gprc_i~22_combout  & (\pipeline|gprc_i~96_combout ))

	.dataa(\pipeline|gprc_i~22_combout ),
	.datab(\pipeline|gprc_i~96_combout ),
	.datac(\pipeline|Add2~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|gprc_i~97_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~97 .lut_mask = 16'hE4E4;
defparam \pipeline|gprc_i~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N21
dffeas \pipeline|gprc_i[0][1][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \regnum_inst|Mux37~2 (
// Equation(s):
// \regnum_inst|Mux37~2_combout  = (\pipeline|D_i[0][1]~q  & (\pipeline|D_i[0][0]~q )) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][10]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][10]~q )))))

	.dataa(\pipeline|D_i[0][1]~q ),
	.datab(\pipeline|D_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][1][10]~q ),
	.datad(\pipeline|gprc_i[0][0][10]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux37~2 .lut_mask = 16'hD9C8;
defparam \regnum_inst|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \regnum_inst|Mux37~3 (
// Equation(s):
// \regnum_inst|Mux37~3_combout  = (\regnum_inst|Mux37~2_combout  & (((\pipeline|gprc_i[0][3][10]~q ) # (!\pipeline|D_i[0][1]~q )))) # (!\regnum_inst|Mux37~2_combout  & (\pipeline|gprc_i[0][2][10]~q  & (\pipeline|D_i[0][1]~q )))

	.dataa(\pipeline|gprc_i[0][2][10]~q ),
	.datab(\regnum_inst|Mux37~2_combout ),
	.datac(\pipeline|D_i[0][1]~q ),
	.datad(\pipeline|gprc_i[0][3][10]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux37~3 .lut_mask = 16'hEC2C;
defparam \regnum_inst|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \regnum_inst|Mux37~0 (
// Equation(s):
// \regnum_inst|Mux37~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][10]~q ) # ((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & (((!\pipeline|D_i[0][0]~q  & \pipeline|gprc_i[0][4][10]~q ))))

	.dataa(\pipeline|gprc_i[0][6][10]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|D_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][4][10]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux37~0 .lut_mask = 16'hCBC8;
defparam \regnum_inst|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \regnum_inst|Mux37~1 (
// Equation(s):
// \regnum_inst|Mux37~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux37~0_combout  & (\pipeline|gprc_i[0][7][10]~q )) # (!\regnum_inst|Mux37~0_combout  & ((\pipeline|gprc_i[0][5][10]~q ))))) # (!\pipeline|D_i[0][0]~q  & 
// (((\regnum_inst|Mux37~0_combout ))))

	.dataa(\pipeline|D_i[0][0]~q ),
	.datab(\pipeline|gprc_i[0][7][10]~q ),
	.datac(\regnum_inst|Mux37~0_combout ),
	.datad(\pipeline|gprc_i[0][5][10]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux37~1 .lut_mask = 16'hDAD0;
defparam \regnum_inst|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \regnum_inst|Mux37~4 (
// Equation(s):
// \regnum_inst|Mux37~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux37~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux37~3_combout ))

	.dataa(\pipeline|D_i[0][2]~q ),
	.datab(\regnum_inst|Mux37~3_combout ),
	.datac(gnd),
	.datad(\regnum_inst|Mux37~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux37~4 .lut_mask = 16'hEE44;
defparam \regnum_inst|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \alu_inst|result[10]~134 (
// Equation(s):
// \alu_inst|result[10]~134_combout  = (\alu_inst|result[11]~53_combout  & (((\alu_inst|result[11]~52_combout ) # (!\regnum_inst|Mux37~4_combout )))) # (!\alu_inst|result[11]~53_combout  & (\alu_inst|result~54_combout  & ((!\alu_inst|result[11]~52_combout 
// ))))

	.dataa(\alu_inst|result[11]~53_combout ),
	.datab(\alu_inst|result~54_combout ),
	.datac(\regnum_inst|Mux37~4_combout ),
	.datad(\alu_inst|result[11]~52_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~134_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~134 .lut_mask = 16'hAA4E;
defparam \alu_inst|result[10]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \alu_inst|result[10]~135 (
// Equation(s):
// \alu_inst|result[10]~135_combout  = (\alu_inst|result[11]~52_combout  & ((\alu_inst|result[10]~134_combout  & ((\regnum_inst|Mux36~4_combout ))) # (!\alu_inst|result[10]~134_combout  & (\regnum_inst|Mux45~4_combout )))) # (!\alu_inst|result[11]~52_combout 
//  & (((\alu_inst|result[10]~134_combout ))))

	.dataa(\regnum_inst|Mux45~4_combout ),
	.datab(\alu_inst|result[11]~52_combout ),
	.datac(\regnum_inst|Mux36~4_combout ),
	.datad(\alu_inst|result[10]~134_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~135_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~135 .lut_mask = 16'hF388;
defparam \alu_inst|result[10]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \alu_inst|bis_op|result[10] (
// Equation(s):
// \alu_inst|bis_op|result [10] = (\regnum_inst|Mux37~4_combout ) # ((!\regnum_inst|src_val[3]~18_combout  & (!\regnum_inst|src_val[0]~24_combout  & \alu_inst|bis_op|ShiftLeft0~23_combout )))

	.dataa(\regnum_inst|src_val[3]~18_combout ),
	.datab(\regnum_inst|Mux37~4_combout ),
	.datac(\regnum_inst|src_val[0]~24_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|result [10]),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|result[10] .lut_mask = 16'hCDCC;
defparam \alu_inst|bis_op|result[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \alu_inst|result[10]~136 (
// Equation(s):
// \alu_inst|result[10]~136_combout  = (\alu_inst|result[11]~50_combout  & (((\alu_inst|result[11]~51_combout ) # (\alu_inst|bis_op|result [10])))) # (!\alu_inst|result[11]~50_combout  & (\alu_inst|result[10]~135_combout  & (!\alu_inst|result[11]~51_combout 
// )))

	.dataa(\alu_inst|result[11]~50_combout ),
	.datab(\alu_inst|result[10]~135_combout ),
	.datac(\alu_inst|result[11]~51_combout ),
	.datad(\alu_inst|bis_op|result [10]),
	.cin(gnd),
	.combout(\alu_inst|result[10]~136_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~136 .lut_mask = 16'hAEA4;
defparam \alu_inst|result[10]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \alu_inst|bic_op|result[10]~4 (
// Equation(s):
// \alu_inst|bic_op|result[10]~4_combout  = (\regnum_inst|Mux37~4_combout  & (((\regnum_inst|src_val[0]~23_combout ) # (\regnum_inst|src_val[0]~22_combout )) # (!\alu_inst|bis_op|ShiftLeft0~19_combout )))

	.dataa(\alu_inst|bis_op|ShiftLeft0~19_combout ),
	.datab(\regnum_inst|src_val[0]~23_combout ),
	.datac(\regnum_inst|src_val[0]~22_combout ),
	.datad(\regnum_inst|Mux37~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|bic_op|result[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bic_op|result[10]~4 .lut_mask = 16'hFD00;
defparam \alu_inst|bic_op|result[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \alu_inst|result[10]~137 (
// Equation(s):
// \alu_inst|result[10]~137_combout  = (\alu_inst|result[11]~51_combout  & ((\alu_inst|result[10]~136_combout  & ((\alu_inst|bic_op|result[10]~4_combout ))) # (!\alu_inst|result[10]~136_combout  & (\regnum_inst|src_val[10]~6_combout )))) # 
// (!\alu_inst|result[11]~51_combout  & (((\alu_inst|result[10]~136_combout ))))

	.dataa(\regnum_inst|src_val[10]~6_combout ),
	.datab(\alu_inst|result[11]~51_combout ),
	.datac(\alu_inst|result[10]~136_combout ),
	.datad(\alu_inst|bic_op|result[10]~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~137_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~137 .lut_mask = 16'hF838;
defparam \alu_inst|result[10]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \alu_inst|or_op|result[10] (
// Equation(s):
// \alu_inst|or_op|result [10] = (\regnum_inst|Mux37~4_combout ) # ((\regnum_inst|src_val[15]~2_combout ) # ((\go_to_LR_inst|Mux5~4_combout  & !\pipeline|RC_i [0])))

	.dataa(\regnum_inst|Mux37~4_combout ),
	.datab(\go_to_LR_inst|Mux5~4_combout ),
	.datac(\pipeline|RC_i [0]),
	.datad(\regnum_inst|src_val[15]~2_combout ),
	.cin(gnd),
	.combout(\alu_inst|or_op|result [10]),
	.cout());
// synopsys translate_off
defparam \alu_inst|or_op|result[10] .lut_mask = 16'hFFAE;
defparam \alu_inst|or_op|result[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \alu_inst|result[10]~138 (
// Equation(s):
// \alu_inst|result[10]~138_combout  = (\alu_inst|result[11]~63_combout  & (((\alu_inst|or_op|result [10]) # (!\alu_inst|result~36_combout )))) # (!\alu_inst|result[11]~63_combout  & (\alu_inst|result[10]~137_combout  & ((\alu_inst|result~36_combout ))))

	.dataa(\alu_inst|result[11]~63_combout ),
	.datab(\alu_inst|result[10]~137_combout ),
	.datac(\alu_inst|or_op|result [10]),
	.datad(\alu_inst|result~36_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~138_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~138 .lut_mask = 16'hE4AA;
defparam \alu_inst|result[10]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \alu_inst|result[10]~139 (
// Equation(s):
// \alu_inst|result[10]~139_combout  = (\regnum_inst|src_val[10]~6_combout  & (\alu_inst|result[10]~138_combout  $ (((!\alu_inst|result~36_combout  & \regnum_inst|Mux37~4_combout ))))) # (!\regnum_inst|src_val[10]~6_combout  & 
// (\alu_inst|result[10]~138_combout  & ((\alu_inst|result~36_combout ) # (\regnum_inst|Mux37~4_combout ))))

	.dataa(\regnum_inst|src_val[10]~6_combout ),
	.datab(\alu_inst|result~36_combout ),
	.datac(\regnum_inst|Mux37~4_combout ),
	.datad(\alu_inst|result[10]~138_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~139_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~139 .lut_mask = 16'hDE20;
defparam \alu_inst|result[10]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \alu_inst|result[10]~252 (
// Equation(s):
// \alu_inst|result[10]~252_combout  = (\alu_inst|result[11]~69_combout  & (((\alu_inst|result[11]~229_combout )))) # (!\alu_inst|result[11]~69_combout  & ((\alu_inst|result[11]~229_combout  & ((\alu_inst|subc_op|Add0~22_combout ))) # 
// (!\alu_inst|result[11]~229_combout  & (\alu_inst|result[10]~139_combout ))))

	.dataa(\alu_inst|result[10]~139_combout ),
	.datab(\alu_inst|result[11]~69_combout ),
	.datac(\alu_inst|subc_op|Add0~22_combout ),
	.datad(\alu_inst|result[11]~229_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~252_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~252 .lut_mask = 16'hFC22;
defparam \alu_inst|result[10]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \alu_inst|result[10]~253 (
// Equation(s):
// \alu_inst|result[10]~253_combout  = (\alu_inst|result[11]~69_combout  & (\alu_inst|dadd_op|Add6~6_combout  $ (((\alu_inst|result[10]~252_combout  & !\alu_inst|dadd_op|Add6~4_combout ))))) # (!\alu_inst|result[11]~69_combout  & 
// (((\alu_inst|result[10]~252_combout ))))

	.dataa(\alu_inst|dadd_op|Add6~6_combout ),
	.datab(\alu_inst|result[11]~69_combout ),
	.datac(\alu_inst|result[10]~252_combout ),
	.datad(\alu_inst|dadd_op|Add6~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~253_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~253 .lut_mask = 16'hB878;
defparam \alu_inst|result[10]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \alu_inst|result[10]~140 (
// Equation(s):
// \alu_inst|result[10]~140_combout  = (\alu_inst|result[11]~41_combout  & (((\alu_inst|sub_op|result[10]~20_combout ) # (\alu_inst|result[11]~42_combout )))) # (!\alu_inst|result[11]~41_combout  & (\alu_inst|result[10]~253_combout  & 
// ((!\alu_inst|result[11]~42_combout ))))

	.dataa(\alu_inst|result[10]~253_combout ),
	.datab(\alu_inst|sub_op|result[10]~20_combout ),
	.datac(\alu_inst|result[11]~41_combout ),
	.datad(\alu_inst|result[11]~42_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~140_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~140 .lut_mask = 16'hF0CA;
defparam \alu_inst|result[10]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \alu_inst|result[10]~141 (
// Equation(s):
// \alu_inst|result[10]~141_combout  = (\alu_inst|result[11]~42_combout  & ((\alu_inst|result[10]~140_combout  & ((\alu_inst|add_op|result[10]~20_combout ))) # (!\alu_inst|result[10]~140_combout  & (\alu_inst|addc_op|Add0~22_combout )))) # 
// (!\alu_inst|result[11]~42_combout  & (((\alu_inst|result[10]~140_combout ))))

	.dataa(\alu_inst|addc_op|Add0~22_combout ),
	.datab(\alu_inst|result[11]~42_combout ),
	.datac(\alu_inst|result[10]~140_combout ),
	.datad(\alu_inst|add_op|result[10]~20_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[10]~141_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[10]~141 .lut_mask = 16'hF838;
defparam \alu_inst|result[10]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N31
dffeas \pipeline|exec_result_i[0][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[0][10]~4_combout ),
	.asdata(\alu_inst|result[10]~141_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|WideOr1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][10] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \pipeline|exec_result_i[1][10]~feeder (
// Equation(s):
// \pipeline|exec_result_i[1][10]~feeder_combout  = \pipeline|exec_result_i[0][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|exec_result_i[0][10]~q ),
	.cin(gnd),
	.combout(\pipeline|exec_result_i[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|exec_result_i[1][10]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|exec_result_i[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N3
dffeas \pipeline|exec_result_i[1][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][10] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \pipeline|gprc_i~92 (
// Equation(s):
// \pipeline|gprc_i~92_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux22~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [10]))))

	.dataa(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datab(\pipeline|mem_access_result_i [10]),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux22~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~92_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~92 .lut_mask = 16'hF4A4;
defparam \pipeline|gprc_i~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \pipeline|gprc_i~93 (
// Equation(s):
// \pipeline|gprc_i~93_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|gprc_i~92_combout  & ((\pipeline|Mux7~4_combout ))) # (!\pipeline|gprc_i~92_combout  & (\pipeline|exec_result_i[1][10]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & 
// (((\pipeline|gprc_i~92_combout ))))

	.dataa(\pipeline|exec_result_i[1][10]~q ),
	.datab(\pipeline|Mux7~4_combout ),
	.datac(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datad(\pipeline|gprc_i~92_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~93_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~93 .lut_mask = 16'hCFA0;
defparam \pipeline|gprc_i~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \pipeline|gprc_i~94 (
// Equation(s):
// \pipeline|gprc_i~94_combout  = (\pipeline|gprc_i~18_combout  & ((\pipeline|Add2~18_combout ))) # (!\pipeline|gprc_i~18_combout  & (\pipeline|gprc_i~93_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~93_combout ),
	.datac(\pipeline|gprc_i~18_combout ),
	.datad(\pipeline|Add2~18_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~94_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~94 .lut_mask = 16'hFC0C;
defparam \pipeline|gprc_i~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N11
dffeas \pipeline|gprc_i[0][2][10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][10] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneive_lcell_comb \pipeline|Mux22~2 (
// Equation(s):
// \pipeline|Mux22~2_combout  = (\pipeline|S_i[2][1]~q  & (\pipeline|S_i[2][0]~q )) # (!\pipeline|S_i[2][1]~q  & ((\pipeline|S_i[2][0]~q  & (\pipeline|gprc_i[0][1][10]~q )) # (!\pipeline|S_i[2][0]~q  & ((\pipeline|gprc_i[0][0][10]~q )))))

	.dataa(\pipeline|S_i[2][1]~q ),
	.datab(\pipeline|S_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][1][10]~q ),
	.datad(\pipeline|gprc_i[0][0][10]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux22~2 .lut_mask = 16'hD9C8;
defparam \pipeline|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \pipeline|Mux22~3 (
// Equation(s):
// \pipeline|Mux22~3_combout  = (\pipeline|Mux22~2_combout  & (((\pipeline|gprc_i[0][3][10]~q ) # (!\pipeline|S_i[2][1]~q )))) # (!\pipeline|Mux22~2_combout  & (\pipeline|gprc_i[0][2][10]~q  & (\pipeline|S_i[2][1]~q )))

	.dataa(\pipeline|gprc_i[0][2][10]~q ),
	.datab(\pipeline|Mux22~2_combout ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][3][10]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux22~3 .lut_mask = 16'hEC2C;
defparam \pipeline|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \pipeline|Mux22~0 (
// Equation(s):
// \pipeline|Mux22~0_combout  = (\pipeline|S_i[2][0]~q  & (((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][6][10]~q )) # (!\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][4][10]~q )))))

	.dataa(\pipeline|gprc_i[0][6][10]~q ),
	.datab(\pipeline|S_i[2][0]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][4][10]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux22~0 .lut_mask = 16'hE3E0;
defparam \pipeline|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \pipeline|Mux22~1 (
// Equation(s):
// \pipeline|Mux22~1_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|Mux22~0_combout  & (\pipeline|gprc_i[0][7][10]~q )) # (!\pipeline|Mux22~0_combout  & ((\pipeline|gprc_i[0][5][10]~q ))))) # (!\pipeline|S_i[2][0]~q  & (((\pipeline|Mux22~0_combout ))))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][7][10]~q ),
	.datac(\pipeline|Mux22~0_combout ),
	.datad(\pipeline|gprc_i[0][5][10]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux22~1 .lut_mask = 16'hDAD0;
defparam \pipeline|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \pipeline|Mux22~4 (
// Equation(s):
// \pipeline|Mux22~4_combout  = (\pipeline|S_i[2][2]~q  & ((\pipeline|Mux22~1_combout ))) # (!\pipeline|S_i[2][2]~q  & (\pipeline|Mux22~3_combout ))

	.dataa(\pipeline|Mux22~3_combout ),
	.datab(\pipeline|Mux22~1_combout ),
	.datac(\pipeline|S_i[2][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux22~4 .lut_mask = 16'hCACA;
defparam \pipeline|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N22
cycloneive_lcell_comb \pipeline|Add2~20 (
// Equation(s):
// \pipeline|Add2~20_combout  = ((\pipeline|Mux21~4_combout  $ (\pipeline|Add1~0_combout  $ (\pipeline|Add2~19 )))) # (GND)
// \pipeline|Add2~21  = CARRY((\pipeline|Mux21~4_combout  & ((!\pipeline|Add2~19 ) # (!\pipeline|Add1~0_combout ))) # (!\pipeline|Mux21~4_combout  & (!\pipeline|Add1~0_combout  & !\pipeline|Add2~19 )))

	.dataa(\pipeline|Mux21~4_combout ),
	.datab(\pipeline|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|Add2~19 ),
	.combout(\pipeline|Add2~20_combout ),
	.cout(\pipeline|Add2~21 ));
// synopsys translate_off
defparam \pipeline|Add2~20 .lut_mask = 16'h962B;
defparam \pipeline|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \pipeline|gprc_i~68 (
// Equation(s):
// \pipeline|gprc_i~68_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux21~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [11]))))

	.dataa(\pipeline|mem_access_result_i [11]),
	.datab(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux21~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~68_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~68 .lut_mask = 16'hF2C2;
defparam \pipeline|gprc_i~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \pipeline|gprc_i~69 (
// Equation(s):
// \pipeline|gprc_i~69_combout  = (\pipeline|gprc_i~68_combout  & (((\pipeline|Mux6~4_combout ) # (!\pipeline|gprc_i[0][2][13]~0_combout )))) # (!\pipeline|gprc_i~68_combout  & (\pipeline|exec_result_i[1][11]~q  & ((\pipeline|gprc_i[0][2][13]~0_combout ))))

	.dataa(\pipeline|exec_result_i[1][11]~q ),
	.datab(\pipeline|gprc_i~68_combout ),
	.datac(\pipeline|Mux6~4_combout ),
	.datad(\pipeline|gprc_i[0][2][13]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~69_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~69 .lut_mask = 16'hE2CC;
defparam \pipeline|gprc_i~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \pipeline|gprc_i~70 (
// Equation(s):
// \pipeline|gprc_i~70_combout  = (\pipeline|gprc_i~18_combout  & (\pipeline|Add2~20_combout )) # (!\pipeline|gprc_i~18_combout  & ((\pipeline|gprc_i~69_combout )))

	.dataa(gnd),
	.datab(\pipeline|Add2~20_combout ),
	.datac(\pipeline|gprc_i~18_combout ),
	.datad(\pipeline|gprc_i~69_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~70_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~70 .lut_mask = 16'hCFC0;
defparam \pipeline|gprc_i~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N17
dffeas \pipeline|gprc_i[0][2][11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][11] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \pipeline|Mux21~2 (
// Equation(s):
// \pipeline|Mux21~2_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q ) # ((\pipeline|gprc_i[0][1][11]~q )))) # (!\pipeline|S_i[2][0]~q  & (!\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][0][11]~q ))))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][1][11]~q ),
	.datad(\pipeline|gprc_i[0][0][11]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux21~2 .lut_mask = 16'hB9A8;
defparam \pipeline|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \pipeline|Mux21~3 (
// Equation(s):
// \pipeline|Mux21~3_combout  = (\pipeline|S_i[2][1]~q  & ((\pipeline|Mux21~2_combout  & ((\pipeline|gprc_i[0][3][11]~q ))) # (!\pipeline|Mux21~2_combout  & (\pipeline|gprc_i[0][2][11]~q )))) # (!\pipeline|S_i[2][1]~q  & (((\pipeline|Mux21~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][11]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][3][11]~q ),
	.datad(\pipeline|Mux21~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux21~3 .lut_mask = 16'hF388;
defparam \pipeline|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \pipeline|Mux21~0 (
// Equation(s):
// \pipeline|Mux21~0_combout  = (\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][6][11]~q ) # ((\pipeline|S_i[2][0]~q )))) # (!\pipeline|S_i[2][1]~q  & (((\pipeline|gprc_i[0][4][11]~q  & !\pipeline|S_i[2][0]~q ))))

	.dataa(\pipeline|gprc_i[0][6][11]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][4][11]~q ),
	.datad(\pipeline|S_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux21~0 .lut_mask = 16'hCCB8;
defparam \pipeline|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \pipeline|Mux21~1 (
// Equation(s):
// \pipeline|Mux21~1_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|Mux21~0_combout  & (\pipeline|gprc_i[0][7][11]~q )) # (!\pipeline|Mux21~0_combout  & ((\pipeline|gprc_i[0][5][11]~q ))))) # (!\pipeline|S_i[2][0]~q  & (((\pipeline|Mux21~0_combout ))))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|gprc_i[0][7][11]~q ),
	.datac(\pipeline|gprc_i[0][5][11]~q ),
	.datad(\pipeline|Mux21~0_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux21~1 .lut_mask = 16'hDDA0;
defparam \pipeline|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \pipeline|Mux21~4 (
// Equation(s):
// \pipeline|Mux21~4_combout  = (\pipeline|S_i[2][2]~q  & ((\pipeline|Mux21~1_combout ))) # (!\pipeline|S_i[2][2]~q  & (\pipeline|Mux21~3_combout ))

	.dataa(\pipeline|Mux21~3_combout ),
	.datab(\pipeline|Mux21~1_combout ),
	.datac(\pipeline|S_i[2][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux21~4 .lut_mask = 16'hCACA;
defparam \pipeline|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \pipeline|Add2~22 (
// Equation(s):
// \pipeline|Add2~22_combout  = (\pipeline|Mux20~4_combout  & ((\pipeline|Add1~0_combout  & (!\pipeline|Add2~21 )) # (!\pipeline|Add1~0_combout  & (\pipeline|Add2~21  & VCC)))) # (!\pipeline|Mux20~4_combout  & ((\pipeline|Add1~0_combout  & 
// ((\pipeline|Add2~21 ) # (GND))) # (!\pipeline|Add1~0_combout  & (!\pipeline|Add2~21 ))))
// \pipeline|Add2~23  = CARRY((\pipeline|Mux20~4_combout  & (\pipeline|Add1~0_combout  & !\pipeline|Add2~21 )) # (!\pipeline|Mux20~4_combout  & ((\pipeline|Add1~0_combout ) # (!\pipeline|Add2~21 ))))

	.dataa(\pipeline|Mux20~4_combout ),
	.datab(\pipeline|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|Add2~21 ),
	.combout(\pipeline|Add2~22_combout ),
	.cout(\pipeline|Add2~23 ));
// synopsys translate_off
defparam \pipeline|Add2~22 .lut_mask = 16'h694D;
defparam \pipeline|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N4
cycloneive_lcell_comb \pipeline|gprc_i~47 (
// Equation(s):
// \pipeline|gprc_i~47_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|enable_i[2][22]~q  & (\pipeline|Mux20~4_combout )) # (!\pipeline|enable_i[2][22]~q  & 
// ((\pipeline|mem_access_result_i [12])))))

	.dataa(\pipeline|Mux20~4_combout ),
	.datab(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|mem_access_result_i [12]),
	.cin(gnd),
	.combout(\pipeline|gprc_i~47_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~47 .lut_mask = 16'hE3E0;
defparam \pipeline|gprc_i~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y45_N30
cycloneive_lcell_comb \pipeline|gprc_i~48 (
// Equation(s):
// \pipeline|gprc_i~48_combout  = (\pipeline|gprc_i[0][1][3]~0_combout  & ((\pipeline|gprc_i~47_combout  & (\pipeline|Mux5~4_combout )) # (!\pipeline|gprc_i~47_combout  & ((\pipeline|exec_result_i[1][12]~q ))))) # (!\pipeline|gprc_i[0][1][3]~0_combout  & 
// (((\pipeline|gprc_i~47_combout ))))

	.dataa(\pipeline|Mux5~4_combout ),
	.datab(\pipeline|gprc_i[0][1][3]~0_combout ),
	.datac(\pipeline|gprc_i~47_combout ),
	.datad(\pipeline|exec_result_i[1][12]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~48_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~48 .lut_mask = 16'hBCB0;
defparam \pipeline|gprc_i~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N16
cycloneive_lcell_comb \pipeline|gprc_i~49 (
// Equation(s):
// \pipeline|gprc_i~49_combout  = (\pipeline|gprc_i~22_combout  & (\pipeline|Add2~22_combout )) # (!\pipeline|gprc_i~22_combout  & ((\pipeline|gprc_i~48_combout )))

	.dataa(\pipeline|gprc_i~22_combout ),
	.datab(\pipeline|Add2~22_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~48_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~49_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~49 .lut_mask = 16'hDD88;
defparam \pipeline|gprc_i~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N17
dffeas \pipeline|gprc_i[0][1][12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][1][3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][1][12] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
cycloneive_lcell_comb \pipeline|Mux20~2 (
// Equation(s):
// \pipeline|Mux20~2_combout  = (\pipeline|S_i[2][1]~q  & (((\pipeline|S_i[2][0]~q )))) # (!\pipeline|S_i[2][1]~q  & ((\pipeline|S_i[2][0]~q  & (\pipeline|gprc_i[0][1][12]~q )) # (!\pipeline|S_i[2][0]~q  & ((\pipeline|gprc_i[0][0][12]~q )))))

	.dataa(\pipeline|gprc_i[0][1][12]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][0][12]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux20~2 .lut_mask = 16'hE3E0;
defparam \pipeline|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N12
cycloneive_lcell_comb \pipeline|Mux20~3 (
// Equation(s):
// \pipeline|Mux20~3_combout  = (\pipeline|Mux20~2_combout  & (((\pipeline|gprc_i[0][3][12]~q )) # (!\pipeline|S_i[2][1]~q ))) # (!\pipeline|Mux20~2_combout  & (\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][2][12]~q ))))

	.dataa(\pipeline|Mux20~2_combout ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|gprc_i[0][3][12]~q ),
	.datad(\pipeline|gprc_i[0][2][12]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux20~3 .lut_mask = 16'hE6A2;
defparam \pipeline|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N26
cycloneive_lcell_comb \pipeline|Mux20~0 (
// Equation(s):
// \pipeline|Mux20~0_combout  = (\pipeline|S_i[2][0]~q  & (((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][6][12]~q ))) # (!\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][4][12]~q ))))

	.dataa(\pipeline|gprc_i[0][4][12]~q ),
	.datab(\pipeline|S_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][6][12]~q ),
	.datad(\pipeline|S_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux20~0 .lut_mask = 16'hFC22;
defparam \pipeline|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N4
cycloneive_lcell_comb \pipeline|Mux20~1 (
// Equation(s):
// \pipeline|Mux20~1_combout  = (\pipeline|Mux20~0_combout  & (((\pipeline|gprc_i[0][7][12]~q ) # (!\pipeline|S_i[2][0]~q )))) # (!\pipeline|Mux20~0_combout  & (\pipeline|gprc_i[0][5][12]~q  & ((\pipeline|S_i[2][0]~q ))))

	.dataa(\pipeline|gprc_i[0][5][12]~q ),
	.datab(\pipeline|gprc_i[0][7][12]~q ),
	.datac(\pipeline|Mux20~0_combout ),
	.datad(\pipeline|S_i[2][0]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux20~1 .lut_mask = 16'hCAF0;
defparam \pipeline|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N8
cycloneive_lcell_comb \pipeline|Mux20~4 (
// Equation(s):
// \pipeline|Mux20~4_combout  = (\pipeline|S_i[2][2]~q  & ((\pipeline|Mux20~1_combout ))) # (!\pipeline|S_i[2][2]~q  & (\pipeline|Mux20~3_combout ))

	.dataa(\pipeline|Mux20~3_combout ),
	.datab(\pipeline|S_i[2][2]~q ),
	.datac(gnd),
	.datad(\pipeline|Mux20~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux20~4 .lut_mask = 16'hEE22;
defparam \pipeline|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N26
cycloneive_lcell_comb \pipeline|Add2~24 (
// Equation(s):
// \pipeline|Add2~24_combout  = ((\pipeline|Add1~0_combout  $ (\pipeline|Mux19~4_combout  $ (\pipeline|Add2~23 )))) # (GND)
// \pipeline|Add2~25  = CARRY((\pipeline|Add1~0_combout  & (\pipeline|Mux19~4_combout  & !\pipeline|Add2~23 )) # (!\pipeline|Add1~0_combout  & ((\pipeline|Mux19~4_combout ) # (!\pipeline|Add2~23 ))))

	.dataa(\pipeline|Add1~0_combout ),
	.datab(\pipeline|Mux19~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|Add2~23 ),
	.combout(\pipeline|Add2~24_combout ),
	.cout(\pipeline|Add2~25 ));
// synopsys translate_off
defparam \pipeline|Add2~24 .lut_mask = 16'h964D;
defparam \pipeline|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N28
cycloneive_lcell_comb \pipeline|Add2~26 (
// Equation(s):
// \pipeline|Add2~26_combout  = (\pipeline|Add1~0_combout  & ((\pipeline|Mux18~4_combout  & (!\pipeline|Add2~25 )) # (!\pipeline|Mux18~4_combout  & ((\pipeline|Add2~25 ) # (GND))))) # (!\pipeline|Add1~0_combout  & ((\pipeline|Mux18~4_combout  & 
// (\pipeline|Add2~25  & VCC)) # (!\pipeline|Mux18~4_combout  & (!\pipeline|Add2~25 ))))
// \pipeline|Add2~27  = CARRY((\pipeline|Add1~0_combout  & ((!\pipeline|Add2~25 ) # (!\pipeline|Mux18~4_combout ))) # (!\pipeline|Add1~0_combout  & (!\pipeline|Mux18~4_combout  & !\pipeline|Add2~25 )))

	.dataa(\pipeline|Add1~0_combout ),
	.datab(\pipeline|Mux18~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pipeline|Add2~25 ),
	.combout(\pipeline|Add2~26_combout ),
	.cout(\pipeline|Add2~27 ));
// synopsys translate_off
defparam \pipeline|Add2~26 .lut_mask = 16'h692B;
defparam \pipeline|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N10
cycloneive_lcell_comb \pipeline|gprc_i~364 (
// Equation(s):
// \pipeline|gprc_i~364_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux18~4_combout ) # ((\pipeline|gprc_i[0][7][6]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (((\pipeline|mem_access_result_i [14] & !\pipeline|gprc_i[0][7][6]~0_combout ))))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|Mux18~4_combout ),
	.datac(\pipeline|mem_access_result_i [14]),
	.datad(\pipeline|gprc_i[0][7][6]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~364_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~364 .lut_mask = 16'hAAD8;
defparam \pipeline|gprc_i~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N4
cycloneive_lcell_comb \pipeline|gprc_i~365 (
// Equation(s):
// \pipeline|gprc_i~365_combout  = (\pipeline|gprc_i~364_combout  & ((\pipeline|Mux3~4_combout ) # ((!\pipeline|gprc_i[0][7][6]~0_combout )))) # (!\pipeline|gprc_i~364_combout  & (((\pipeline|gprc_i[0][7][6]~0_combout  & \pipeline|exec_result_i[1][14]~q ))))

	.dataa(\pipeline|gprc_i~364_combout ),
	.datab(\pipeline|Mux3~4_combout ),
	.datac(\pipeline|gprc_i[0][7][6]~0_combout ),
	.datad(\pipeline|exec_result_i[1][14]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~365_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~365 .lut_mask = 16'hDA8A;
defparam \pipeline|gprc_i~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneive_lcell_comb \pipeline|gprc_i~366 (
// Equation(s):
// \pipeline|gprc_i~366_combout  = (\pipeline|gprc_i~14_combout  & (\pipeline|Add2~26_combout )) # (!\pipeline|gprc_i~14_combout  & ((\pipeline|gprc_i~365_combout )))

	.dataa(\pipeline|Add2~26_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~14_combout ),
	.datad(\pipeline|gprc_i~365_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~366_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~366 .lut_mask = 16'hAFA0;
defparam \pipeline|gprc_i~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N25
dffeas \pipeline|gprc_i[0][7][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~366_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][7][6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][7][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
cycloneive_lcell_comb \go_to_LR_inst|Mux1~2 (
// Equation(s):
// \go_to_LR_inst|Mux1~2_combout  = (\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q ) # ((\pipeline|gprc_i[0][6][14]~q )))) # (!\pipeline|S_i[0][1]~q  & (!\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][4][14]~q ))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][6][14]~q ),
	.datad(\pipeline|gprc_i[0][4][14]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux1~2 .lut_mask = 16'hB9A8;
defparam \go_to_LR_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \go_to_LR_inst|Mux1~3 (
// Equation(s):
// \go_to_LR_inst|Mux1~3_combout  = (\pipeline|S_i[0][0]~q  & ((\go_to_LR_inst|Mux1~2_combout  & (\pipeline|gprc_i[0][7][14]~q )) # (!\go_to_LR_inst|Mux1~2_combout  & ((\pipeline|gprc_i[0][5][14]~q ))))) # (!\pipeline|S_i[0][0]~q  & 
// (((\go_to_LR_inst|Mux1~2_combout ))))

	.dataa(\pipeline|gprc_i[0][7][14]~q ),
	.datab(\pipeline|gprc_i[0][5][14]~q ),
	.datac(\pipeline|S_i[0][0]~q ),
	.datad(\go_to_LR_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux1~3 .lut_mask = 16'hAFC0;
defparam \go_to_LR_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N22
cycloneive_lcell_comb \go_to_LR_inst|Mux1~0 (
// Equation(s):
// \go_to_LR_inst|Mux1~0_combout  = (\pipeline|S_i[0][1]~q  & (\pipeline|S_i[0][0]~q )) # (!\pipeline|S_i[0][1]~q  & ((\pipeline|S_i[0][0]~q  & ((\pipeline|gprc_i[0][1][14]~q ))) # (!\pipeline|S_i[0][0]~q  & (\pipeline|gprc_i[0][0][14]~q ))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|S_i[0][0]~q ),
	.datac(\pipeline|gprc_i[0][0][14]~q ),
	.datad(\pipeline|gprc_i[0][1][14]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux1~0 .lut_mask = 16'hDC98;
defparam \go_to_LR_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N4
cycloneive_lcell_comb \go_to_LR_inst|Mux1~1 (
// Equation(s):
// \go_to_LR_inst|Mux1~1_combout  = (\pipeline|S_i[0][1]~q  & ((\go_to_LR_inst|Mux1~0_combout  & (\pipeline|gprc_i[0][3][14]~q )) # (!\go_to_LR_inst|Mux1~0_combout  & ((\pipeline|gprc_i[0][2][14]~q ))))) # (!\pipeline|S_i[0][1]~q  & 
// (((\go_to_LR_inst|Mux1~0_combout ))))

	.dataa(\pipeline|S_i[0][1]~q ),
	.datab(\pipeline|gprc_i[0][3][14]~q ),
	.datac(\go_to_LR_inst|Mux1~0_combout ),
	.datad(\pipeline|gprc_i[0][2][14]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux1~1 .lut_mask = 16'hDAD0;
defparam \go_to_LR_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \regnum_inst|src_val[14]~27 (
// Equation(s):
// \regnum_inst|src_val[14]~27_combout  = (!\pipeline|RC_i [0] & ((\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux1~3_combout )) # (!\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux1~1_combout )))))

	.dataa(\go_to_LR_inst|Mux1~3_combout ),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\go_to_LR_inst|Mux1~1_combout ),
	.datad(\pipeline|RC_i [0]),
	.cin(gnd),
	.combout(\regnum_inst|src_val[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[14]~27 .lut_mask = 16'h00B8;
defparam \regnum_inst|src_val[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \regnum_inst|src_val[14]~28 (
// Equation(s):
// \regnum_inst|src_val[14]~28_combout  = (\regnum_inst|src_val[15]~2_combout ) # (\regnum_inst|src_val[14]~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regnum_inst|src_val[15]~2_combout ),
	.datad(\regnum_inst|src_val[14]~27_combout ),
	.cin(gnd),
	.combout(\regnum_inst|src_val[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|src_val[14]~28 .lut_mask = 16'hFFF0;
defparam \regnum_inst|src_val[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \alu_inst|add_op|result[14]~28 (
// Equation(s):
// \alu_inst|add_op|result[14]~28_combout  = ((\regnum_inst|src_val[14]~28_combout  $ (\regnum_inst|Mux33~4_combout  $ (!\alu_inst|add_op|result[13]~27 )))) # (GND)
// \alu_inst|add_op|result[14]~29  = CARRY((\regnum_inst|src_val[14]~28_combout  & ((\regnum_inst|Mux33~4_combout ) # (!\alu_inst|add_op|result[13]~27 ))) # (!\regnum_inst|src_val[14]~28_combout  & (\regnum_inst|Mux33~4_combout  & 
// !\alu_inst|add_op|result[13]~27 )))

	.dataa(\regnum_inst|src_val[14]~28_combout ),
	.datab(\regnum_inst|Mux33~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|add_op|result[13]~27 ),
	.combout(\alu_inst|add_op|result[14]~28_combout ),
	.cout(\alu_inst|add_op|result[14]~29 ));
// synopsys translate_off
defparam \alu_inst|add_op|result[14]~28 .lut_mask = 16'h698E;
defparam \alu_inst|add_op|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \alu_inst|sub_op|result[14]~28 (
// Equation(s):
// \alu_inst|sub_op|result[14]~28_combout  = ((\regnum_inst|src_val[14]~28_combout  $ (\regnum_inst|Mux33~4_combout  $ (\alu_inst|sub_op|result[13]~27 )))) # (GND)
// \alu_inst|sub_op|result[14]~29  = CARRY((\regnum_inst|src_val[14]~28_combout  & (\regnum_inst|Mux33~4_combout  & !\alu_inst|sub_op|result[13]~27 )) # (!\regnum_inst|src_val[14]~28_combout  & ((\regnum_inst|Mux33~4_combout ) # 
// (!\alu_inst|sub_op|result[13]~27 ))))

	.dataa(\regnum_inst|src_val[14]~28_combout ),
	.datab(\regnum_inst|Mux33~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|sub_op|result[13]~27 ),
	.combout(\alu_inst|sub_op|result[14]~28_combout ),
	.cout(\alu_inst|sub_op|result[14]~29 ));
// synopsys translate_off
defparam \alu_inst|sub_op|result[14]~28 .lut_mask = 16'h964D;
defparam \alu_inst|sub_op|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \alu_inst|result[14]~228 (
// Equation(s):
// \alu_inst|result[14]~228_combout  = (\regnum_inst|Mux33~4_combout  & ((\regnum_inst|src_val[15]~2_combout ) # ((\alu_inst|result[11]~63_combout ) # (\regnum_inst|src_val[14]~27_combout ))))

	.dataa(\regnum_inst|Mux33~4_combout ),
	.datab(\regnum_inst|src_val[15]~2_combout ),
	.datac(\alu_inst|result[11]~63_combout ),
	.datad(\regnum_inst|src_val[14]~27_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~228_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~228 .lut_mask = 16'hAAA8;
defparam \alu_inst|result[14]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \alu_inst|bis_op|ShiftLeft0~17 (
// Equation(s):
// \alu_inst|bis_op|ShiftLeft0~17_combout  = (!\regnum_inst|src_val[3]~18_combout  & (\regnum_inst|src_val[2]~19_combout  & (\regnum_inst|src_val[1]~21_combout  & !\alu_inst|bis_op|ShiftLeft0~15_combout )))

	.dataa(\regnum_inst|src_val[3]~18_combout ),
	.datab(\regnum_inst|src_val[2]~19_combout ),
	.datac(\regnum_inst|src_val[1]~21_combout ),
	.datad(\alu_inst|bis_op|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\alu_inst|bis_op|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|bis_op|ShiftLeft0~17 .lut_mask = 16'h0040;
defparam \alu_inst|bis_op|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \alu_inst|result[14]~62 (
// Equation(s):
// \alu_inst|result[14]~62_combout  = (\alu_inst|bis_op|ShiftLeft0~17_combout  & ((\regnum_inst|src_val[0]~24_combout  & (\regnum_inst|Mux33~4_combout )) # (!\regnum_inst|src_val[0]~24_combout  & ((!\alu_inst|result[11]~51_combout ))))) # 
// (!\alu_inst|bis_op|ShiftLeft0~17_combout  & (\regnum_inst|Mux33~4_combout ))

	.dataa(\regnum_inst|Mux33~4_combout ),
	.datab(\alu_inst|bis_op|ShiftLeft0~17_combout ),
	.datac(\alu_inst|result[11]~51_combout ),
	.datad(\regnum_inst|src_val[0]~24_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~62 .lut_mask = 16'hAA2E;
defparam \alu_inst|result[14]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \alu_inst|result[14]~64 (
// Equation(s):
// \alu_inst|result[14]~64_combout  = (\alu_inst|result[11]~53_combout  & (\alu_inst|result[11]~52_combout )) # (!\alu_inst|result[11]~53_combout  & ((\alu_inst|result[11]~52_combout  & (\regnum_inst|Mux41~4_combout )) # (!\alu_inst|result[11]~52_combout  & 
// ((\alu_inst|result~54_combout )))))

	.dataa(\alu_inst|result[11]~53_combout ),
	.datab(\alu_inst|result[11]~52_combout ),
	.datac(\regnum_inst|Mux41~4_combout ),
	.datad(\alu_inst|result~54_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~64 .lut_mask = 16'hD9C8;
defparam \alu_inst|result[14]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \alu_inst|result[14]~65 (
// Equation(s):
// \alu_inst|result[14]~65_combout  = (\alu_inst|result[11]~53_combout  & ((\alu_inst|result[14]~64_combout  & (\regnum_inst|Mux32~4_combout )) # (!\alu_inst|result[14]~64_combout  & ((!\regnum_inst|Mux33~4_combout ))))) # (!\alu_inst|result[11]~53_combout  
// & (((\alu_inst|result[14]~64_combout ))))

	.dataa(\alu_inst|result[11]~53_combout ),
	.datab(\regnum_inst|Mux32~4_combout ),
	.datac(\regnum_inst|Mux33~4_combout ),
	.datad(\alu_inst|result[14]~64_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~65 .lut_mask = 16'hDD0A;
defparam \alu_inst|result[14]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \alu_inst|result[14]~66 (
// Equation(s):
// \alu_inst|result[14]~66_combout  = (\alu_inst|result[11]~63_combout  & (((\regnum_inst|src_val[14]~28_combout )))) # (!\alu_inst|result[11]~63_combout  & ((\alu_inst|result[11]~51_combout  & (\regnum_inst|src_val[14]~28_combout )) # 
// (!\alu_inst|result[11]~51_combout  & ((\alu_inst|result[14]~65_combout )))))

	.dataa(\alu_inst|result[11]~63_combout ),
	.datab(\alu_inst|result[11]~51_combout ),
	.datac(\regnum_inst|src_val[14]~28_combout ),
	.datad(\alu_inst|result[14]~65_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~66 .lut_mask = 16'hF1E0;
defparam \alu_inst|result[14]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \alu_inst|result[14]~67 (
// Equation(s):
// \alu_inst|result[14]~67_combout  = (\alu_inst|result[11]~63_combout  & (((\alu_inst|result[14]~66_combout )))) # (!\alu_inst|result[11]~63_combout  & ((\alu_inst|result[11]~50_combout  & (\alu_inst|result[14]~62_combout )) # 
// (!\alu_inst|result[11]~50_combout  & ((\alu_inst|result[14]~66_combout )))))

	.dataa(\alu_inst|result[11]~63_combout ),
	.datab(\alu_inst|result[11]~50_combout ),
	.datac(\alu_inst|result[14]~62_combout ),
	.datad(\alu_inst|result[14]~66_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~67 .lut_mask = 16'hFB40;
defparam \alu_inst|result[14]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \alu_inst|result[14]~68 (
// Equation(s):
// \alu_inst|result[14]~68_combout  = (\alu_inst|result~36_combout  & ((\alu_inst|result[14]~67_combout ) # ((\alu_inst|result[14]~228_combout  & \alu_inst|result[11]~63_combout )))) # (!\alu_inst|result~36_combout  & (\alu_inst|result[14]~228_combout  $ 
// (((\alu_inst|result[11]~63_combout  & \alu_inst|result[14]~67_combout )))))

	.dataa(\alu_inst|result[14]~228_combout ),
	.datab(\alu_inst|result~36_combout ),
	.datac(\alu_inst|result[11]~63_combout ),
	.datad(\alu_inst|result[14]~67_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~68 .lut_mask = 16'hDEA2;
defparam \alu_inst|result[14]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \alu_inst|result[14]~72 (
// Equation(s):
// \alu_inst|result[14]~72_combout  = (\alu_inst|result[11]~69_combout  & (\alu_inst|dadd_op|Add9~6_combout  $ (((\alu_inst|result[13]~71_combout  & !\alu_inst|dadd_op|Add9~4_combout ))))) # (!\alu_inst|result[11]~69_combout  & 
// (\alu_inst|result[13]~71_combout ))

	.dataa(\alu_inst|result[13]~71_combout ),
	.datab(\alu_inst|result[11]~69_combout ),
	.datac(\alu_inst|dadd_op|Add9~4_combout ),
	.datad(\alu_inst|dadd_op|Add9~6_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~72 .lut_mask = 16'hE62A;
defparam \alu_inst|result[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \alu_inst|subc_op|Add0~30 (
// Equation(s):
// \alu_inst|subc_op|Add0~30_combout  = (\regnum_inst|Mux33~4_combout  & ((\regnum_inst|src_val[14]~28_combout  & (!\alu_inst|subc_op|Add0~29 )) # (!\regnum_inst|src_val[14]~28_combout  & (\alu_inst|subc_op|Add0~29  & VCC)))) # (!\regnum_inst|Mux33~4_combout 
//  & ((\regnum_inst|src_val[14]~28_combout  & ((\alu_inst|subc_op|Add0~29 ) # (GND))) # (!\regnum_inst|src_val[14]~28_combout  & (!\alu_inst|subc_op|Add0~29 ))))
// \alu_inst|subc_op|Add0~31  = CARRY((\regnum_inst|Mux33~4_combout  & (\regnum_inst|src_val[14]~28_combout  & !\alu_inst|subc_op|Add0~29 )) # (!\regnum_inst|Mux33~4_combout  & ((\regnum_inst|src_val[14]~28_combout ) # (!\alu_inst|subc_op|Add0~29 ))))

	.dataa(\regnum_inst|Mux33~4_combout ),
	.datab(\regnum_inst|src_val[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|subc_op|Add0~29 ),
	.combout(\alu_inst|subc_op|Add0~30_combout ),
	.cout(\alu_inst|subc_op|Add0~31 ));
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~30 .lut_mask = 16'h694D;
defparam \alu_inst|subc_op|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \alu_inst|result[14]~73 (
// Equation(s):
// \alu_inst|result[14]~73_combout  = (\alu_inst|result[14]~72_combout  & (((\alu_inst|result[11]~69_combout ) # (\alu_inst|subc_op|Add0~30_combout )))) # (!\alu_inst|result[14]~72_combout  & (\alu_inst|result[14]~68_combout  & 
// (!\alu_inst|result[11]~69_combout )))

	.dataa(\alu_inst|result[14]~68_combout ),
	.datab(\alu_inst|result[14]~72_combout ),
	.datac(\alu_inst|result[11]~69_combout ),
	.datad(\alu_inst|subc_op|Add0~30_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~73 .lut_mask = 16'hCEC2;
defparam \alu_inst|result[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \alu_inst|addc_op|Add0~30 (
// Equation(s):
// \alu_inst|addc_op|Add0~30_combout  = (\regnum_inst|src_val[14]~28_combout  & ((\regnum_inst|Mux33~4_combout  & (\alu_inst|addc_op|Add0~29  & VCC)) # (!\regnum_inst|Mux33~4_combout  & (!\alu_inst|addc_op|Add0~29 )))) # (!\regnum_inst|src_val[14]~28_combout 
//  & ((\regnum_inst|Mux33~4_combout  & (!\alu_inst|addc_op|Add0~29 )) # (!\regnum_inst|Mux33~4_combout  & ((\alu_inst|addc_op|Add0~29 ) # (GND)))))
// \alu_inst|addc_op|Add0~31  = CARRY((\regnum_inst|src_val[14]~28_combout  & (!\regnum_inst|Mux33~4_combout  & !\alu_inst|addc_op|Add0~29 )) # (!\regnum_inst|src_val[14]~28_combout  & ((!\alu_inst|addc_op|Add0~29 ) # (!\regnum_inst|Mux33~4_combout ))))

	.dataa(\regnum_inst|src_val[14]~28_combout ),
	.datab(\regnum_inst|Mux33~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_inst|addc_op|Add0~29 ),
	.combout(\alu_inst|addc_op|Add0~30_combout ),
	.cout(\alu_inst|addc_op|Add0~31 ));
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~30 .lut_mask = 16'h9617;
defparam \alu_inst|addc_op|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \alu_inst|result[14]~74 (
// Equation(s):
// \alu_inst|result[14]~74_combout  = (\alu_inst|result[11]~41_combout  & (((\alu_inst|result[11]~42_combout )))) # (!\alu_inst|result[11]~41_combout  & ((\alu_inst|result[11]~42_combout  & ((\alu_inst|addc_op|Add0~30_combout ))) # 
// (!\alu_inst|result[11]~42_combout  & (\alu_inst|result[14]~73_combout ))))

	.dataa(\alu_inst|result[14]~73_combout ),
	.datab(\alu_inst|addc_op|Add0~30_combout ),
	.datac(\alu_inst|result[11]~41_combout ),
	.datad(\alu_inst|result[11]~42_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~74 .lut_mask = 16'hFC0A;
defparam \alu_inst|result[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \alu_inst|result[14]~75 (
// Equation(s):
// \alu_inst|result[14]~75_combout  = (\alu_inst|result[11]~41_combout  & ((\alu_inst|result[14]~74_combout  & (\alu_inst|add_op|result[14]~28_combout )) # (!\alu_inst|result[14]~74_combout  & ((\alu_inst|sub_op|result[14]~28_combout ))))) # 
// (!\alu_inst|result[11]~41_combout  & (((\alu_inst|result[14]~74_combout ))))

	.dataa(\alu_inst|add_op|result[14]~28_combout ),
	.datab(\alu_inst|sub_op|result[14]~28_combout ),
	.datac(\alu_inst|result[11]~41_combout ),
	.datad(\alu_inst|result[14]~74_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[14]~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[14]~75 .lut_mask = 16'hAFC0;
defparam \alu_inst|result[14]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \pipeline|exec_result_i[0][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|exec_result_i[0][14]~1_combout ),
	.asdata(\alu_inst|result[14]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pipeline|WideOr1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[0][14] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N13
dffeas \pipeline|exec_result_i[1][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\pipeline|exec_result_i[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|exec_result_i[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|exec_result_i[1][14] .is_wysiwyg = "true";
defparam \pipeline|exec_result_i[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N26
cycloneive_lcell_comb \pipeline|gprc_i~373 (
// Equation(s):
// \pipeline|gprc_i~373_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux18~4_combout ) # ((\pipeline|gprc_i[0][0][2]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (((\pipeline|mem_access_result_i [14] & !\pipeline|gprc_i[0][0][2]~0_combout ))))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|Mux18~4_combout ),
	.datac(\pipeline|mem_access_result_i [14]),
	.datad(\pipeline|gprc_i[0][0][2]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~373_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~373 .lut_mask = 16'hAAD8;
defparam \pipeline|gprc_i~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N20
cycloneive_lcell_comb \pipeline|gprc_i~374 (
// Equation(s):
// \pipeline|gprc_i~374_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|gprc_i~373_combout  & ((\pipeline|Mux3~4_combout ))) # (!\pipeline|gprc_i~373_combout  & (\pipeline|exec_result_i[1][14]~q )))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & 
// (((\pipeline|gprc_i~373_combout ))))

	.dataa(\pipeline|exec_result_i[1][14]~q ),
	.datab(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datac(\pipeline|gprc_i~373_combout ),
	.datad(\pipeline|Mux3~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~374_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~374 .lut_mask = 16'hF838;
defparam \pipeline|gprc_i~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N8
cycloneive_lcell_comb \pipeline|gprc_i~375 (
// Equation(s):
// \pipeline|gprc_i~375_combout  = (\pipeline|gprc_i~26_combout  & ((\pipeline|Add2~26_combout ))) # (!\pipeline|gprc_i~26_combout  & (\pipeline|gprc_i~374_combout ))

	.dataa(\pipeline|gprc_i~374_combout ),
	.datab(\pipeline|gprc_i~26_combout ),
	.datac(gnd),
	.datad(\pipeline|Add2~26_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~375_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~375 .lut_mask = 16'hEE22;
defparam \pipeline|gprc_i~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N9
dffeas \pipeline|gprc_i[0][0][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N12
cycloneive_lcell_comb \dram_control_inst|Mux1~2 (
// Equation(s):
// \dram_control_inst|Mux1~2_combout  = (\pipeline|S_i[1][0]~q  & (((\pipeline|S_i[1][1]~q ) # (\pipeline|gprc_i[0][1][14]~q )))) # (!\pipeline|S_i[1][0]~q  & (\pipeline|gprc_i[0][0][14]~q  & (!\pipeline|S_i[1][1]~q )))

	.dataa(\pipeline|S_i[1][0]~q ),
	.datab(\pipeline|gprc_i[0][0][14]~q ),
	.datac(\pipeline|S_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][1][14]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux1~2 .lut_mask = 16'hAEA4;
defparam \dram_control_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N6
cycloneive_lcell_comb \dram_control_inst|Mux1~3 (
// Equation(s):
// \dram_control_inst|Mux1~3_combout  = (\dram_control_inst|Mux1~2_combout  & (((\pipeline|gprc_i[0][3][14]~q )) # (!\pipeline|S_i[1][1]~q ))) # (!\dram_control_inst|Mux1~2_combout  & (\pipeline|S_i[1][1]~q  & ((\pipeline|gprc_i[0][2][14]~q ))))

	.dataa(\dram_control_inst|Mux1~2_combout ),
	.datab(\pipeline|S_i[1][1]~q ),
	.datac(\pipeline|gprc_i[0][3][14]~q ),
	.datad(\pipeline|gprc_i[0][2][14]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux1~3 .lut_mask = 16'hE6A2;
defparam \dram_control_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N4
cycloneive_lcell_comb \dram_control_inst|Mux1~4 (
// Equation(s):
// \dram_control_inst|Mux1~4_combout  = (\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux1~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux1~3_combout ))

	.dataa(gnd),
	.datab(\dram_control_inst|Mux1~3_combout ),
	.datac(\pipeline|S_i[1][2]~q ),
	.datad(\dram_control_inst|Mux1~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux1~4 .lut_mask = 16'hFC0C;
defparam \dram_control_inst|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout  = (\dram_control_inst|Add4~58_combout  & ((\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Mux1~4_combout )) # (!\pipeline|enable_i[1][33]~q  & 
// ((\dram_control_inst|Add4~65_combout )))))

	.dataa(\dram_control_inst|Add4~58_combout ),
	.datab(\dram_control_inst|Mux1~4_combout ),
	.datac(\pipeline|enable_i[1][33]~q ),
	.datad(\dram_control_inst|Add4~65_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2 .lut_mask = 16'h8A80;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~0 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~0_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~0 .lut_mask = 16'hADA8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~1 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~1_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~0_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout )) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~0_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ))))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~0_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~0_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~1 .lut_mask = 16'hAFC0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N17
dffeas \pipeline|mem_access_result_i[13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[13] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N16
cycloneive_lcell_comb \pipeline|gprc_i~24 (
// Equation(s):
// \pipeline|gprc_i~24_combout  = (\pipeline|enable_i[2][22]~q  & (((\pipeline|Mux19~4_combout ) # (\pipeline|gprc_i[0][0][2]~0_combout )))) # (!\pipeline|enable_i[2][22]~q  & (\pipeline|mem_access_result_i [13] & ((!\pipeline|gprc_i[0][0][2]~0_combout ))))

	.dataa(\pipeline|mem_access_result_i [13]),
	.datab(\pipeline|Mux19~4_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|gprc_i[0][0][2]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~24_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~24 .lut_mask = 16'hF0CA;
defparam \pipeline|gprc_i~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N10
cycloneive_lcell_comb \pipeline|gprc_i~25 (
// Equation(s):
// \pipeline|gprc_i~25_combout  = (\pipeline|gprc_i[0][0][2]~0_combout  & ((\pipeline|gprc_i~24_combout  & ((\pipeline|Mux4~4_combout ))) # (!\pipeline|gprc_i~24_combout  & (\pipeline|exec_result_i[1][13]~q )))) # (!\pipeline|gprc_i[0][0][2]~0_combout  & 
// (\pipeline|gprc_i~24_combout ))

	.dataa(\pipeline|gprc_i[0][0][2]~0_combout ),
	.datab(\pipeline|gprc_i~24_combout ),
	.datac(\pipeline|exec_result_i[1][13]~q ),
	.datad(\pipeline|Mux4~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~25_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~25 .lut_mask = 16'hEC64;
defparam \pipeline|gprc_i~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N2
cycloneive_lcell_comb \pipeline|gprc_i~27 (
// Equation(s):
// \pipeline|gprc_i~27_combout  = (\pipeline|gprc_i~26_combout  & ((\pipeline|Add2~24_combout ))) # (!\pipeline|gprc_i~26_combout  & (\pipeline|gprc_i~25_combout ))

	.dataa(\pipeline|gprc_i~25_combout ),
	.datab(\pipeline|Add2~24_combout ),
	.datac(gnd),
	.datad(\pipeline|gprc_i~26_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~27_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~27 .lut_mask = 16'hCCAA;
defparam \pipeline|gprc_i~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N3
dffeas \pipeline|gprc_i[0][0][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][0][2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][0][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N26
cycloneive_lcell_comb \pipeline|Mux19~2 (
// Equation(s):
// \pipeline|Mux19~2_combout  = (\pipeline|S_i[2][0]~q  & (((\pipeline|S_i[2][1]~q ) # (\pipeline|gprc_i[0][1][13]~q )))) # (!\pipeline|S_i[2][0]~q  & (\pipeline|gprc_i[0][0][13]~q  & (!\pipeline|S_i[2][1]~q )))

	.dataa(\pipeline|gprc_i[0][0][13]~q ),
	.datab(\pipeline|S_i[2][0]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][1][13]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux19~2 .lut_mask = 16'hCEC2;
defparam \pipeline|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
cycloneive_lcell_comb \pipeline|Mux19~3 (
// Equation(s):
// \pipeline|Mux19~3_combout  = (\pipeline|Mux19~2_combout  & ((\pipeline|gprc_i[0][3][13]~q ) # ((!\pipeline|S_i[2][1]~q )))) # (!\pipeline|Mux19~2_combout  & (((\pipeline|S_i[2][1]~q  & \pipeline|gprc_i[0][2][13]~q ))))

	.dataa(\pipeline|Mux19~2_combout ),
	.datab(\pipeline|gprc_i[0][3][13]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][2][13]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux19~3 .lut_mask = 16'hDA8A;
defparam \pipeline|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N2
cycloneive_lcell_comb \pipeline|Mux19~0 (
// Equation(s):
// \pipeline|Mux19~0_combout  = (\pipeline|S_i[2][1]~q  & (((\pipeline|S_i[2][0]~q ) # (\pipeline|gprc_i[0][6][13]~q )))) # (!\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][4][13]~q  & (!\pipeline|S_i[2][0]~q )))

	.dataa(\pipeline|gprc_i[0][4][13]~q ),
	.datab(\pipeline|S_i[2][1]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(\pipeline|gprc_i[0][6][13]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux19~0 .lut_mask = 16'hCEC2;
defparam \pipeline|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N12
cycloneive_lcell_comb \pipeline|Mux19~1 (
// Equation(s):
// \pipeline|Mux19~1_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|Mux19~0_combout  & (\pipeline|gprc_i[0][7][13]~q )) # (!\pipeline|Mux19~0_combout  & ((\pipeline|gprc_i[0][5][13]~q ))))) # (!\pipeline|S_i[2][0]~q  & (\pipeline|Mux19~0_combout ))

	.dataa(\pipeline|S_i[2][0]~q ),
	.datab(\pipeline|Mux19~0_combout ),
	.datac(\pipeline|gprc_i[0][7][13]~q ),
	.datad(\pipeline|gprc_i[0][5][13]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux19~1 .lut_mask = 16'hE6C4;
defparam \pipeline|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N30
cycloneive_lcell_comb \pipeline|Mux19~4 (
// Equation(s):
// \pipeline|Mux19~4_combout  = (\pipeline|S_i[2][2]~q  & ((\pipeline|Mux19~1_combout ))) # (!\pipeline|S_i[2][2]~q  & (\pipeline|Mux19~3_combout ))

	.dataa(gnd),
	.datab(\pipeline|S_i[2][2]~q ),
	.datac(\pipeline|Mux19~3_combout ),
	.datad(\pipeline|Mux19~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux19~4 .lut_mask = 16'hFC30;
defparam \pipeline|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N28
cycloneive_lcell_comb \pipeline|gprc_i~28 (
// Equation(s):
// \pipeline|gprc_i~28_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux19~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [13]))))

	.dataa(\pipeline|mem_access_result_i [13]),
	.datab(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datac(\pipeline|enable_i[2][22]~q ),
	.datad(\pipeline|Mux19~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~28_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~28 .lut_mask = 16'hF2C2;
defparam \pipeline|gprc_i~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y46_N22
cycloneive_lcell_comb \pipeline|gprc_i~29 (
// Equation(s):
// \pipeline|gprc_i~29_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|gprc_i~28_combout  & (\pipeline|Mux4~4_combout )) # (!\pipeline|gprc_i~28_combout  & ((\pipeline|exec_result_i[1][13]~q ))))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & 
// (((\pipeline|gprc_i~28_combout ))))

	.dataa(\pipeline|Mux4~4_combout ),
	.datab(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datac(\pipeline|exec_result_i[1][13]~q ),
	.datad(\pipeline|gprc_i~28_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~29_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~29 .lut_mask = 16'hBBC0;
defparam \pipeline|gprc_i~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \pipeline|gprc_i~31 (
// Equation(s):
// \pipeline|gprc_i~31_combout  = (\pipeline|gprc_i~30_combout  & (\pipeline|Add2~24_combout )) # (!\pipeline|gprc_i~30_combout  & ((\pipeline|gprc_i~29_combout )))

	.dataa(\pipeline|Add2~24_combout ),
	.datab(gnd),
	.datac(\pipeline|gprc_i~30_combout ),
	.datad(\pipeline|gprc_i~29_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~31_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~31 .lut_mask = 16'hAFA0;
defparam \pipeline|gprc_i~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N25
dffeas \pipeline|gprc_i[0][3][13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][13] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
cycloneive_lcell_comb \dram_control_inst|Mux18~2 (
// Equation(s):
// \dram_control_inst|Mux18~2_combout  = (\pipeline|D_i[1][1]~q  & (((\pipeline|D_i[1][0]~q )))) # (!\pipeline|D_i[1][1]~q  & ((\pipeline|D_i[1][0]~q  & ((\pipeline|gprc_i[0][1][13]~q ))) # (!\pipeline|D_i[1][0]~q  & (\pipeline|gprc_i[0][0][13]~q ))))

	.dataa(\pipeline|gprc_i[0][0][13]~q ),
	.datab(\pipeline|D_i[1][1]~q ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][1][13]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux18~2 .lut_mask = 16'hF2C2;
defparam \dram_control_inst|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
cycloneive_lcell_comb \dram_control_inst|Mux18~3 (
// Equation(s):
// \dram_control_inst|Mux18~3_combout  = (\pipeline|D_i[1][1]~q  & ((\dram_control_inst|Mux18~2_combout  & (\pipeline|gprc_i[0][3][13]~q )) # (!\dram_control_inst|Mux18~2_combout  & ((\pipeline|gprc_i[0][2][13]~q ))))) # (!\pipeline|D_i[1][1]~q  & 
// (((\dram_control_inst|Mux18~2_combout ))))

	.dataa(\pipeline|D_i[1][1]~q ),
	.datab(\pipeline|gprc_i[0][3][13]~q ),
	.datac(\dram_control_inst|Mux18~2_combout ),
	.datad(\pipeline|gprc_i[0][2][13]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux18~3 .lut_mask = 16'hDAD0;
defparam \dram_control_inst|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N0
cycloneive_lcell_comb \dram_control_inst|Mux18~0 (
// Equation(s):
// \dram_control_inst|Mux18~0_combout  = (\pipeline|D_i[1][0]~q  & (((\pipeline|D_i[1][1]~q )))) # (!\pipeline|D_i[1][0]~q  & ((\pipeline|D_i[1][1]~q  & ((\pipeline|gprc_i[0][6][13]~q ))) # (!\pipeline|D_i[1][1]~q  & (\pipeline|gprc_i[0][4][13]~q ))))

	.dataa(\pipeline|gprc_i[0][4][13]~q ),
	.datab(\pipeline|D_i[1][0]~q ),
	.datac(\pipeline|D_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][6][13]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux18~0 .lut_mask = 16'hF2C2;
defparam \dram_control_inst|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N26
cycloneive_lcell_comb \dram_control_inst|Mux18~1 (
// Equation(s):
// \dram_control_inst|Mux18~1_combout  = (\pipeline|D_i[1][0]~q  & ((\dram_control_inst|Mux18~0_combout  & (\pipeline|gprc_i[0][7][13]~q )) # (!\dram_control_inst|Mux18~0_combout  & ((\pipeline|gprc_i[0][5][13]~q ))))) # (!\pipeline|D_i[1][0]~q  & 
// (\dram_control_inst|Mux18~0_combout ))

	.dataa(\pipeline|D_i[1][0]~q ),
	.datab(\dram_control_inst|Mux18~0_combout ),
	.datac(\pipeline|gprc_i[0][7][13]~q ),
	.datad(\pipeline|gprc_i[0][5][13]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux18~1 .lut_mask = 16'hE6C4;
defparam \dram_control_inst|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N20
cycloneive_lcell_comb \dram_control_inst|Add4~0 (
// Equation(s):
// \dram_control_inst|Add4~0_combout  = (\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux18~1_combout ))) # (!\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux18~3_combout ))

	.dataa(gnd),
	.datab(\dram_control_inst|Mux18~3_combout ),
	.datac(\dram_control_inst|Mux18~1_combout ),
	.datad(\pipeline|D_i[1][2]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~0 .lut_mask = 16'hF0CC;
defparam \dram_control_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N24
cycloneive_lcell_comb \dram_control_inst|Mux2~4 (
// Equation(s):
// \dram_control_inst|Mux2~4_combout  = (\pipeline|S_i[1][2]~q  & ((\dram_control_inst|Mux2~1_combout ))) # (!\pipeline|S_i[1][2]~q  & (\dram_control_inst|Mux2~3_combout ))

	.dataa(\dram_control_inst|Mux2~3_combout ),
	.datab(\pipeline|S_i[1][2]~q ),
	.datac(gnd),
	.datad(\dram_control_inst|Mux2~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux2~4 .lut_mask = 16'hEE22;
defparam \dram_control_inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N12
cycloneive_lcell_comb \dram_control_inst|Add4~57 (
// Equation(s):
// \dram_control_inst|Add4~57_combout  = (\pipeline|enable_i[1][33]~q  & (((\dram_control_inst|Mux2~4_combout )))) # (!\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Add4~0_combout  & (\dram_control_inst|always0~0_combout )))

	.dataa(\pipeline|enable_i[1][33]~q ),
	.datab(\dram_control_inst|Add4~0_combout ),
	.datac(\dram_control_inst|always0~0_combout ),
	.datad(\dram_control_inst|Mux2~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~57_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~57 .lut_mask = 16'hEA40;
defparam \dram_control_inst|Add4~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N18
cycloneive_lcell_comb \dram_control_inst|Add4~1 (
// Equation(s):
// \dram_control_inst|Add4~1_combout  = (\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Mux2~4_combout ))) # (!\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Add4~0_combout ))

	.dataa(gnd),
	.datab(\pipeline|enable_i[1][39]~q ),
	.datac(\dram_control_inst|Add4~0_combout ),
	.datad(\dram_control_inst|Mux2~4_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~1 .lut_mask = 16'hFC30;
defparam \dram_control_inst|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N26
cycloneive_lcell_comb \dram_control_inst|Add4~54 (
// Equation(s):
// \dram_control_inst|Add4~54_combout  = (\pipeline|OFF_i[1][7]~q  & ((\dram_control_inst|Add4~1_combout  & (\dram_control_inst|Add4~53  & VCC)) # (!\dram_control_inst|Add4~1_combout  & (!\dram_control_inst|Add4~53 )))) # (!\pipeline|OFF_i[1][7]~q  & 
// ((\dram_control_inst|Add4~1_combout  & (!\dram_control_inst|Add4~53 )) # (!\dram_control_inst|Add4~1_combout  & ((\dram_control_inst|Add4~53 ) # (GND)))))
// \dram_control_inst|Add4~55  = CARRY((\pipeline|OFF_i[1][7]~q  & (!\dram_control_inst|Add4~1_combout  & !\dram_control_inst|Add4~53 )) # (!\pipeline|OFF_i[1][7]~q  & ((!\dram_control_inst|Add4~53 ) # (!\dram_control_inst|Add4~1_combout ))))

	.dataa(\pipeline|OFF_i[1][7]~q ),
	.datab(\dram_control_inst|Add4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram_control_inst|Add4~53 ),
	.combout(\dram_control_inst|Add4~54_combout ),
	.cout(\dram_control_inst|Add4~55 ));
// synopsys translate_off
defparam \dram_control_inst|Add4~54 .lut_mask = 16'h9617;
defparam \dram_control_inst|Add4~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N22
cycloneive_lcell_comb \dram_control_inst|Add4~58 (
// Equation(s):
// \dram_control_inst|Add4~58_combout  = (\dram_control_inst|Add4~57_combout ) # ((\dram_control_inst|Add4~54_combout  & (\dram_control_inst|Add4~56_combout  & !\pipeline|enable_i[1][33]~q )))

	.dataa(\dram_control_inst|Add4~57_combout ),
	.datab(\dram_control_inst|Add4~54_combout ),
	.datac(\dram_control_inst|Add4~56_combout ),
	.datad(\pipeline|enable_i[1][33]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~58_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~58 .lut_mask = 16'hAAEA;
defparam \dram_control_inst|Add4~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w[2] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2] = (!\dram_control_inst|Add4~64_combout  & (\dram_control_inst|Add4~58_combout  & \dram_control_inst|write_enable~0_combout ))

	.dataa(\dram_control_inst|Add4~64_combout ),
	.datab(gnd),
	.datac(\dram_control_inst|Add4~58_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w [2]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w[2] .lut_mask = 16'h5000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~28 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~28_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ) # 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~28 .lut_mask = 16'hADA8;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~29 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~29_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~28_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~28_combout  & 
// (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout )))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~28_combout 
// ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~28_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~29 .lut_mask = 16'hCFA0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N5
dffeas \pipeline|mem_access_result_i[14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[14] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N6
cycloneive_lcell_comb \pipeline|gprc_i~376 (
// Equation(s):
// \pipeline|gprc_i~376_combout  = (\pipeline|enable_i[2][22]~q  & ((\pipeline|gprc_i[0][3][8]~0_combout ) # ((\pipeline|Mux18~4_combout )))) # (!\pipeline|enable_i[2][22]~q  & (!\pipeline|gprc_i[0][3][8]~0_combout  & (\pipeline|mem_access_result_i [14])))

	.dataa(\pipeline|enable_i[2][22]~q ),
	.datab(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datac(\pipeline|mem_access_result_i [14]),
	.datad(\pipeline|Mux18~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~376_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~376 .lut_mask = 16'hBA98;
defparam \pipeline|gprc_i~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N12
cycloneive_lcell_comb \pipeline|gprc_i~377 (
// Equation(s):
// \pipeline|gprc_i~377_combout  = (\pipeline|gprc_i~376_combout  & (((\pipeline|Mux3~4_combout )) # (!\pipeline|gprc_i[0][3][8]~0_combout ))) # (!\pipeline|gprc_i~376_combout  & (\pipeline|gprc_i[0][3][8]~0_combout  & (\pipeline|exec_result_i[1][14]~q )))

	.dataa(\pipeline|gprc_i~376_combout ),
	.datab(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datac(\pipeline|exec_result_i[1][14]~q ),
	.datad(\pipeline|Mux3~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~377_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~377 .lut_mask = 16'hEA62;
defparam \pipeline|gprc_i~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \pipeline|gprc_i~378 (
// Equation(s):
// \pipeline|gprc_i~378_combout  = (\pipeline|gprc_i~30_combout  & ((\pipeline|Add2~26_combout ))) # (!\pipeline|gprc_i~30_combout  & (\pipeline|gprc_i~377_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~377_combout ),
	.datac(\pipeline|gprc_i~30_combout ),
	.datad(\pipeline|Add2~26_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~378_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~378 .lut_mask = 16'hFC0C;
defparam \pipeline|gprc_i~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N27
dffeas \pipeline|gprc_i[0][3][14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~378_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][14] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N16
cycloneive_lcell_comb \dram_control_inst|Mux17~2 (
// Equation(s):
// \dram_control_inst|Mux17~2_combout  = (\pipeline|D_i[1][1]~q  & (((\pipeline|D_i[1][0]~q )))) # (!\pipeline|D_i[1][1]~q  & ((\pipeline|D_i[1][0]~q  & ((\pipeline|gprc_i[0][1][14]~q ))) # (!\pipeline|D_i[1][0]~q  & (\pipeline|gprc_i[0][0][14]~q ))))

	.dataa(\pipeline|D_i[1][1]~q ),
	.datab(\pipeline|gprc_i[0][0][14]~q ),
	.datac(\pipeline|D_i[1][0]~q ),
	.datad(\pipeline|gprc_i[0][1][14]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux17~2 .lut_mask = 16'hF4A4;
defparam \dram_control_inst|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N26
cycloneive_lcell_comb \dram_control_inst|Mux17~3 (
// Equation(s):
// \dram_control_inst|Mux17~3_combout  = (\dram_control_inst|Mux17~2_combout  & ((\pipeline|gprc_i[0][3][14]~q ) # ((!\pipeline|D_i[1][1]~q )))) # (!\dram_control_inst|Mux17~2_combout  & (((\pipeline|D_i[1][1]~q  & \pipeline|gprc_i[0][2][14]~q ))))

	.dataa(\pipeline|gprc_i[0][3][14]~q ),
	.datab(\dram_control_inst|Mux17~2_combout ),
	.datac(\pipeline|D_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][2][14]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux17~3 .lut_mask = 16'hBC8C;
defparam \dram_control_inst|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N8
cycloneive_lcell_comb \dram_control_inst|Mux17~0 (
// Equation(s):
// \dram_control_inst|Mux17~0_combout  = (\pipeline|D_i[1][0]~q  & (((\pipeline|D_i[1][1]~q )))) # (!\pipeline|D_i[1][0]~q  & ((\pipeline|D_i[1][1]~q  & ((\pipeline|gprc_i[0][6][14]~q ))) # (!\pipeline|D_i[1][1]~q  & (\pipeline|gprc_i[0][4][14]~q ))))

	.dataa(\pipeline|gprc_i[0][4][14]~q ),
	.datab(\pipeline|D_i[1][0]~q ),
	.datac(\pipeline|D_i[1][1]~q ),
	.datad(\pipeline|gprc_i[0][6][14]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux17~0 .lut_mask = 16'hF2C2;
defparam \dram_control_inst|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N10
cycloneive_lcell_comb \dram_control_inst|Mux17~1 (
// Equation(s):
// \dram_control_inst|Mux17~1_combout  = (\dram_control_inst|Mux17~0_combout  & (((\pipeline|gprc_i[0][7][14]~q ) # (!\pipeline|D_i[1][0]~q )))) # (!\dram_control_inst|Mux17~0_combout  & (\pipeline|gprc_i[0][5][14]~q  & ((\pipeline|D_i[1][0]~q ))))

	.dataa(\pipeline|gprc_i[0][5][14]~q ),
	.datab(\pipeline|gprc_i[0][7][14]~q ),
	.datac(\dram_control_inst|Mux17~0_combout ),
	.datad(\pipeline|D_i[1][0]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Mux17~1 .lut_mask = 16'hCAF0;
defparam \dram_control_inst|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N20
cycloneive_lcell_comb \dram_control_inst|Add4~59 (
// Equation(s):
// \dram_control_inst|Add4~59_combout  = (\pipeline|D_i[1][2]~q  & ((\dram_control_inst|Mux17~1_combout ))) # (!\pipeline|D_i[1][2]~q  & (\dram_control_inst|Mux17~3_combout ))

	.dataa(\dram_control_inst|Mux17~3_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[1][2]~q ),
	.datad(\dram_control_inst|Mux17~1_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~59_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~59 .lut_mask = 16'hFA0A;
defparam \dram_control_inst|Add4~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N30
cycloneive_lcell_comb \dram_control_inst|Add4~60 (
// Equation(s):
// \dram_control_inst|Add4~60_combout  = (\pipeline|enable_i[1][39]~q  & ((\dram_control_inst|Mux1~4_combout ))) # (!\pipeline|enable_i[1][39]~q  & (\dram_control_inst|Add4~59_combout ))

	.dataa(\dram_control_inst|Add4~59_combout ),
	.datab(\dram_control_inst|Mux1~4_combout ),
	.datac(gnd),
	.datad(\pipeline|enable_i[1][39]~q ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~60_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~60 .lut_mask = 16'hCCAA;
defparam \dram_control_inst|Add4~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N28
cycloneive_lcell_comb \dram_control_inst|Add4~61 (
// Equation(s):
// \dram_control_inst|Add4~61_combout  = \dram_control_inst|Add4~60_combout  $ (\dram_control_inst|Add4~55  $ (!\pipeline|OFF_i[1][7]~q ))

	.dataa(\dram_control_inst|Add4~60_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|OFF_i[1][7]~q ),
	.cin(\dram_control_inst|Add4~55 ),
	.combout(\dram_control_inst|Add4~61_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~61 .lut_mask = 16'h5AA5;
defparam \dram_control_inst|Add4~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N2
cycloneive_lcell_comb \dram_control_inst|Add4~63 (
// Equation(s):
// \dram_control_inst|Add4~63_combout  = (\pipeline|enable_i[1][33]~q  & (((\dram_control_inst|Mux1~4_combout )))) # (!\pipeline|enable_i[1][33]~q  & (\dram_control_inst|Add4~59_combout  & ((\dram_control_inst|always0~0_combout ))))

	.dataa(\dram_control_inst|Add4~59_combout ),
	.datab(\pipeline|enable_i[1][33]~q ),
	.datac(\dram_control_inst|Mux1~4_combout ),
	.datad(\dram_control_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~63_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~63 .lut_mask = 16'hE2C0;
defparam \dram_control_inst|Add4~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N12
cycloneive_lcell_comb \dram_control_inst|Add4~64 (
// Equation(s):
// \dram_control_inst|Add4~64_combout  = (\dram_control_inst|Add4~63_combout ) # ((\dram_control_inst|Add4~61_combout  & (!\pipeline|enable_i[1][33]~q  & \dram_control_inst|Add4~56_combout )))

	.dataa(\dram_control_inst|Add4~61_combout ),
	.datab(\pipeline|enable_i[1][33]~q ),
	.datac(\dram_control_inst|Add4~56_combout ),
	.datad(\dram_control_inst|Add4~63_combout ),
	.cin(gnd),
	.combout(\dram_control_inst|Add4~64_combout ),
	.cout());
// synopsys translate_off
defparam \dram_control_inst|Add4~64 .lut_mask = 16'hFF20;
defparam \dram_control_inst|Add4~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w[2] (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2] = (\dram_control_inst|Add4~64_combout  & (\dram_control_inst|Add4~58_combout  & \dram_control_inst|write_enable~0_combout ))

	.dataa(\dram_control_inst|Add4~64_combout ),
	.datab(gnd),
	.datac(\dram_control_inst|Add4~58_combout ),
	.datad(\dram_control_inst|write_enable~0_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w [2]),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w[2] .lut_mask = 16'hA000;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~30 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~30_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ))) # 
// (!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~30 .lut_mask = 16'hF4A4;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~31 (
// Equation(s):
// \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~31_combout  = (\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~30_combout  & 
// ((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ) # ((!\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~30_combout 
//  & (((\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  & \dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datab(\dram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datac(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~30_combout ),
	.datad(\dram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~31 .lut_mask = 16'hACF0;
defparam \dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y52_N15
dffeas \pipeline|mem_access_result_i[15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|mem_access_result_i [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|mem_access_result_i[15] .is_wysiwyg = "true";
defparam \pipeline|mem_access_result_i[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N12
cycloneive_lcell_comb \pipeline|gprc_i~388 (
// Equation(s):
// \pipeline|gprc_i~388_combout  = (\pipeline|gprc_i[0][3][8]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][3][8]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux0~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [15]))))

	.dataa(\pipeline|mem_access_result_i [15]),
	.datab(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datac(\pipeline|Mux0~4_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~388_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~388 .lut_mask = 16'hFC22;
defparam \pipeline|gprc_i~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N28
cycloneive_lcell_comb \pipeline|gprc_i~389 (
// Equation(s):
// \pipeline|gprc_i~389_combout  = (\pipeline|gprc_i~388_combout  & (((\pipeline|Mux2~4_combout ) # (!\pipeline|gprc_i[0][3][8]~0_combout )))) # (!\pipeline|gprc_i~388_combout  & (\pipeline|exec_result_i[1][15]~q  & (\pipeline|gprc_i[0][3][8]~0_combout )))

	.dataa(\pipeline|gprc_i~388_combout ),
	.datab(\pipeline|exec_result_i[1][15]~q ),
	.datac(\pipeline|gprc_i[0][3][8]~0_combout ),
	.datad(\pipeline|Mux2~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~389_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~389 .lut_mask = 16'hEA4A;
defparam \pipeline|gprc_i~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \pipeline|gprc_i~390 (
// Equation(s):
// \pipeline|gprc_i~390_combout  = (\pipeline|gprc_i~30_combout  & ((\pipeline|Add2~28_combout ))) # (!\pipeline|gprc_i~30_combout  & (\pipeline|gprc_i~389_combout ))

	.dataa(gnd),
	.datab(\pipeline|gprc_i~389_combout ),
	.datac(\pipeline|gprc_i~30_combout ),
	.datad(\pipeline|Add2~28_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~390_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~390 .lut_mask = 16'hFC0C;
defparam \pipeline|gprc_i~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N29
dffeas \pipeline|gprc_i[0][3][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][3][8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][3][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N16
cycloneive_lcell_comb \pipeline|Mux0~2 (
// Equation(s):
// \pipeline|Mux0~2_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|gprc_i[0][1][15]~q ) # ((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & (((\pipeline|gprc_i[0][0][15]~q  & !\pipeline|S_i[2][1]~q ))))

	.dataa(\pipeline|gprc_i[0][1][15]~q ),
	.datab(\pipeline|gprc_i[0][0][15]~q ),
	.datac(\pipeline|S_i[2][0]~q ),
	.datad(\pipeline|S_i[2][1]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux0~2 .lut_mask = 16'hF0AC;
defparam \pipeline|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N2
cycloneive_lcell_comb \pipeline|Mux0~3 (
// Equation(s):
// \pipeline|Mux0~3_combout  = (\pipeline|S_i[2][1]~q  & ((\pipeline|Mux0~2_combout  & ((\pipeline|gprc_i[0][3][15]~q ))) # (!\pipeline|Mux0~2_combout  & (\pipeline|gprc_i[0][2][15]~q )))) # (!\pipeline|S_i[2][1]~q  & (((\pipeline|Mux0~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][15]~q ),
	.datab(\pipeline|gprc_i[0][3][15]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|Mux0~2_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux0~3 .lut_mask = 16'hCFA0;
defparam \pipeline|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N2
cycloneive_lcell_comb \pipeline|Mux0~0 (
// Equation(s):
// \pipeline|Mux0~0_combout  = (\pipeline|S_i[2][0]~q  & (((\pipeline|S_i[2][1]~q )))) # (!\pipeline|S_i[2][0]~q  & ((\pipeline|S_i[2][1]~q  & (\pipeline|gprc_i[0][6][15]~q )) # (!\pipeline|S_i[2][1]~q  & ((\pipeline|gprc_i[0][4][15]~q )))))

	.dataa(\pipeline|gprc_i[0][6][15]~q ),
	.datab(\pipeline|S_i[2][0]~q ),
	.datac(\pipeline|S_i[2][1]~q ),
	.datad(\pipeline|gprc_i[0][4][15]~q ),
	.cin(gnd),
	.combout(\pipeline|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux0~0 .lut_mask = 16'hE3E0;
defparam \pipeline|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N4
cycloneive_lcell_comb \pipeline|Mux0~1 (
// Equation(s):
// \pipeline|Mux0~1_combout  = (\pipeline|S_i[2][0]~q  & ((\pipeline|Mux0~0_combout  & ((\pipeline|gprc_i[0][7][15]~q ))) # (!\pipeline|Mux0~0_combout  & (\pipeline|gprc_i[0][5][15]~q )))) # (!\pipeline|S_i[2][0]~q  & (((\pipeline|Mux0~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][15]~q ),
	.datab(\pipeline|S_i[2][0]~q ),
	.datac(\pipeline|gprc_i[0][7][15]~q ),
	.datad(\pipeline|Mux0~0_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux0~1 .lut_mask = 16'hF388;
defparam \pipeline|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y46_N14
cycloneive_lcell_comb \pipeline|Mux0~4 (
// Equation(s):
// \pipeline|Mux0~4_combout  = (\pipeline|S_i[2][2]~q  & ((\pipeline|Mux0~1_combout ))) # (!\pipeline|S_i[2][2]~q  & (\pipeline|Mux0~3_combout ))

	.dataa(\pipeline|Mux0~3_combout ),
	.datab(gnd),
	.datac(\pipeline|S_i[2][2]~q ),
	.datad(\pipeline|Mux0~1_combout ),
	.cin(gnd),
	.combout(\pipeline|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Mux0~4 .lut_mask = 16'hFA0A;
defparam \pipeline|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N30
cycloneive_lcell_comb \pipeline|Add2~28 (
// Equation(s):
// \pipeline|Add2~28_combout  = \pipeline|Add1~0_combout  $ (\pipeline|Add2~27  $ (\pipeline|Mux0~4_combout ))

	.dataa(\pipeline|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pipeline|Mux0~4_combout ),
	.cin(\pipeline|Add2~27 ),
	.combout(\pipeline|Add2~28_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|Add2~28 .lut_mask = 16'hA55A;
defparam \pipeline|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N20
cycloneive_lcell_comb \pipeline|gprc_i~379 (
// Equation(s):
// \pipeline|gprc_i~379_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & (((\pipeline|enable_i[2][22]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|enable_i[2][22]~q  & ((\pipeline|Mux0~4_combout ))) # (!\pipeline|enable_i[2][22]~q  & 
// (\pipeline|mem_access_result_i [15]))))

	.dataa(\pipeline|mem_access_result_i [15]),
	.datab(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datac(\pipeline|Mux0~4_combout ),
	.datad(\pipeline|enable_i[2][22]~q ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~379_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~379 .lut_mask = 16'hFC22;
defparam \pipeline|gprc_i~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
cycloneive_lcell_comb \pipeline|gprc_i~380 (
// Equation(s):
// \pipeline|gprc_i~380_combout  = (\pipeline|gprc_i[0][2][13]~0_combout  & ((\pipeline|gprc_i~379_combout  & ((\pipeline|Mux2~4_combout ))) # (!\pipeline|gprc_i~379_combout  & (\pipeline|exec_result_i[1][15]~q )))) # (!\pipeline|gprc_i[0][2][13]~0_combout  
// & (((\pipeline|gprc_i~379_combout ))))

	.dataa(\pipeline|gprc_i[0][2][13]~0_combout ),
	.datab(\pipeline|exec_result_i[1][15]~q ),
	.datac(\pipeline|gprc_i~379_combout ),
	.datad(\pipeline|Mux2~4_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~380_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~380 .lut_mask = 16'hF858;
defparam \pipeline|gprc_i~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y46_N24
cycloneive_lcell_comb \pipeline|gprc_i~381 (
// Equation(s):
// \pipeline|gprc_i~381_combout  = (\pipeline|gprc_i~18_combout  & (\pipeline|Add2~28_combout )) # (!\pipeline|gprc_i~18_combout  & ((\pipeline|gprc_i~380_combout )))

	.dataa(\pipeline|gprc_i~18_combout ),
	.datab(gnd),
	.datac(\pipeline|Add2~28_combout ),
	.datad(\pipeline|gprc_i~380_combout ),
	.cin(gnd),
	.combout(\pipeline|gprc_i~381_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|gprc_i~381 .lut_mask = 16'hF5A0;
defparam \pipeline|gprc_i~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y46_N25
dffeas \pipeline|gprc_i[0][2][15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|gprc_i~381_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|gprc_i[0][2][13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|gprc_i[0][2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|gprc_i[0][2][15] .is_wysiwyg = "true";
defparam \pipeline|gprc_i[0][2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N24
cycloneive_lcell_comb \regnum_inst|Mux32~2 (
// Equation(s):
// \regnum_inst|Mux32~2_combout  = (\pipeline|D_i[0][1]~q  & (((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & ((\pipeline|D_i[0][0]~q  & (\pipeline|gprc_i[0][1][15]~q )) # (!\pipeline|D_i[0][0]~q  & ((\pipeline|gprc_i[0][0][15]~q )))))

	.dataa(\pipeline|gprc_i[0][1][15]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|gprc_i[0][0][15]~q ),
	.datad(\pipeline|D_i[0][0]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux32~2 .lut_mask = 16'hEE30;
defparam \regnum_inst|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N28
cycloneive_lcell_comb \regnum_inst|Mux32~3 (
// Equation(s):
// \regnum_inst|Mux32~3_combout  = (\pipeline|D_i[0][1]~q  & ((\regnum_inst|Mux32~2_combout  & ((\pipeline|gprc_i[0][3][15]~q ))) # (!\regnum_inst|Mux32~2_combout  & (\pipeline|gprc_i[0][2][15]~q )))) # (!\pipeline|D_i[0][1]~q  & 
// (((\regnum_inst|Mux32~2_combout ))))

	.dataa(\pipeline|gprc_i[0][2][15]~q ),
	.datab(\pipeline|gprc_i[0][3][15]~q ),
	.datac(\pipeline|D_i[0][1]~q ),
	.datad(\regnum_inst|Mux32~2_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux32~3 .lut_mask = 16'hCFA0;
defparam \regnum_inst|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N18
cycloneive_lcell_comb \regnum_inst|Mux32~0 (
// Equation(s):
// \regnum_inst|Mux32~0_combout  = (\pipeline|D_i[0][1]~q  & ((\pipeline|gprc_i[0][6][15]~q ) # ((\pipeline|D_i[0][0]~q )))) # (!\pipeline|D_i[0][1]~q  & (((!\pipeline|D_i[0][0]~q  & \pipeline|gprc_i[0][4][15]~q ))))

	.dataa(\pipeline|gprc_i[0][6][15]~q ),
	.datab(\pipeline|D_i[0][1]~q ),
	.datac(\pipeline|D_i[0][0]~q ),
	.datad(\pipeline|gprc_i[0][4][15]~q ),
	.cin(gnd),
	.combout(\regnum_inst|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux32~0 .lut_mask = 16'hCBC8;
defparam \regnum_inst|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N28
cycloneive_lcell_comb \regnum_inst|Mux32~1 (
// Equation(s):
// \regnum_inst|Mux32~1_combout  = (\pipeline|D_i[0][0]~q  & ((\regnum_inst|Mux32~0_combout  & ((\pipeline|gprc_i[0][7][15]~q ))) # (!\regnum_inst|Mux32~0_combout  & (\pipeline|gprc_i[0][5][15]~q )))) # (!\pipeline|D_i[0][0]~q  & 
// (((\regnum_inst|Mux32~0_combout ))))

	.dataa(\pipeline|gprc_i[0][5][15]~q ),
	.datab(\pipeline|gprc_i[0][7][15]~q ),
	.datac(\pipeline|D_i[0][0]~q ),
	.datad(\regnum_inst|Mux32~0_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux32~1 .lut_mask = 16'hCFA0;
defparam \regnum_inst|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N30
cycloneive_lcell_comb \regnum_inst|Mux32~4 (
// Equation(s):
// \regnum_inst|Mux32~4_combout  = (\pipeline|D_i[0][2]~q  & ((\regnum_inst|Mux32~1_combout ))) # (!\pipeline|D_i[0][2]~q  & (\regnum_inst|Mux32~3_combout ))

	.dataa(\regnum_inst|Mux32~3_combout ),
	.datab(gnd),
	.datac(\pipeline|D_i[0][2]~q ),
	.datad(\regnum_inst|Mux32~1_combout ),
	.cin(gnd),
	.combout(\regnum_inst|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \regnum_inst|Mux32~4 .lut_mask = 16'hFA0A;
defparam \regnum_inst|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \alu_inst|sub_op|result[15]~30 (
// Equation(s):
// \alu_inst|sub_op|result[15]~30_combout  = \regnum_inst|Mux32~4_combout  $ (\alu_inst|sub_op|result[14]~29  $ (!\regnum_inst|src_val[15]~30_combout ))

	.dataa(\regnum_inst|Mux32~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regnum_inst|src_val[15]~30_combout ),
	.cin(\alu_inst|sub_op|result[14]~29 ),
	.combout(\alu_inst|sub_op|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|sub_op|result[15]~30 .lut_mask = 16'h5AA5;
defparam \alu_inst|sub_op|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \alu_inst|result~244 (
// Equation(s):
// \alu_inst|result~244_combout  = ((!\regnum_inst|src_val[0]~23_combout  & !\regnum_inst|src_val[0]~22_combout )) # (!\alu_inst|bis_op|ShiftLeft0~17_combout )

	.dataa(\regnum_inst|src_val[0]~23_combout ),
	.datab(gnd),
	.datac(\alu_inst|bis_op|ShiftLeft0~17_combout ),
	.datad(\regnum_inst|src_val[0]~22_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~244_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~244 .lut_mask = 16'h0F5F;
defparam \alu_inst|result~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \alu_inst|result~200 (
// Equation(s):
// \alu_inst|result~200_combout  = (\regnum_inst|Mux40~4_combout  & (!\pipeline|enable_i[0][25]~q  & ((\pipeline|enable_i[0][26]~q ) # (\pipeline|enable_i[0][27]~q ))))

	.dataa(\pipeline|enable_i[0][26]~q ),
	.datab(\regnum_inst|Mux40~4_combout ),
	.datac(\pipeline|enable_i[0][27]~q ),
	.datad(\pipeline|enable_i[0][25]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~200_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~200 .lut_mask = 16'h00C8;
defparam \alu_inst|result~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \alu_inst|result~201 (
// Equation(s):
// \alu_inst|result~201_combout  = (!\pipeline|enable_i[0][24]~q  & ((\alu_inst|result~200_combout ) # ((\pipeline|enable_i[0][25]~q  & !\regnum_inst|Mux32~4_combout ))))

	.dataa(\alu_inst|result~200_combout ),
	.datab(\pipeline|enable_i[0][25]~q ),
	.datac(\regnum_inst|Mux32~4_combout ),
	.datad(\pipeline|enable_i[0][24]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~201_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~201 .lut_mask = 16'h00AE;
defparam \alu_inst|result~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \alu_inst|result~202 (
// Equation(s):
// \alu_inst|result~202_combout  = (\alu_inst|result~201_combout ) # ((\pipeline|PSW_i [0] & \pipeline|enable_i[0][24]~q ))

	.dataa(gnd),
	.datab(\alu_inst|result~201_combout ),
	.datac(\pipeline|PSW_i [0]),
	.datad(\pipeline|enable_i[0][24]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~202_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~202 .lut_mask = 16'hFCCC;
defparam \alu_inst|result~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \alu_inst|result~203 (
// Equation(s):
// \alu_inst|result~203_combout  = (\pipeline|enable_i[0][21]~q  & (\regnum_inst|src_val[15]~30_combout )) # (!\pipeline|enable_i[0][21]~q  & (((!\pipeline|enable_i[0][23]~q  & \alu_inst|result~202_combout ))))

	.dataa(\pipeline|enable_i[0][21]~q ),
	.datab(\regnum_inst|src_val[15]~30_combout ),
	.datac(\pipeline|enable_i[0][23]~q ),
	.datad(\alu_inst|result~202_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~203_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~203 .lut_mask = 16'h8D88;
defparam \alu_inst|result~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \alu_inst|result~204 (
// Equation(s):
// \alu_inst|result~204_combout  = (\pipeline|enable_i[0][20]~q  & (((\regnum_inst|Mux32~4_combout )) # (!\alu_inst|result~244_combout ))) # (!\pipeline|enable_i[0][20]~q  & (((\alu_inst|result~203_combout ))))

	.dataa(\alu_inst|result~244_combout ),
	.datab(\regnum_inst|Mux32~4_combout ),
	.datac(\alu_inst|result~203_combout ),
	.datad(\pipeline|enable_i[0][20]~q ),
	.cin(gnd),
	.combout(\alu_inst|result~204_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~204 .lut_mask = 16'hDDF0;
defparam \alu_inst|result~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \alu_inst|result~205 (
// Equation(s):
// \alu_inst|result~205_combout  = (\pipeline|enable_i[0][19]~q  & (\alu_inst|result~244_combout  & (\regnum_inst|Mux32~4_combout ))) # (!\pipeline|enable_i[0][19]~q  & (((\alu_inst|result~204_combout ))))

	.dataa(\alu_inst|result~244_combout ),
	.datab(\pipeline|enable_i[0][19]~q ),
	.datac(\regnum_inst|Mux32~4_combout ),
	.datad(\alu_inst|result~204_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~205_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~205 .lut_mask = 16'hB380;
defparam \alu_inst|result~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \alu_inst|result~206 (
// Equation(s):
// \alu_inst|result~206_combout  = (\pipeline|enable_i[0][17]~q  & (((\regnum_inst|src_val[15]~30_combout ) # (\regnum_inst|Mux32~4_combout )))) # (!\pipeline|enable_i[0][17]~q  & (\alu_inst|result~205_combout ))

	.dataa(\pipeline|enable_i[0][17]~q ),
	.datab(\alu_inst|result~205_combout ),
	.datac(\regnum_inst|src_val[15]~30_combout ),
	.datad(\regnum_inst|Mux32~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~206_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~206 .lut_mask = 16'hEEE4;
defparam \alu_inst|result~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \alu_inst|result~207 (
// Equation(s):
// \alu_inst|result~207_combout  = (\pipeline|enable_i[0][16]~q  & (((\regnum_inst|src_val[15]~30_combout  & \regnum_inst|Mux32~4_combout )))) # (!\pipeline|enable_i[0][16]~q  & (\alu_inst|result~206_combout ))

	.dataa(\alu_inst|result~206_combout ),
	.datab(\pipeline|enable_i[0][16]~q ),
	.datac(\regnum_inst|src_val[15]~30_combout ),
	.datad(\regnum_inst|Mux32~4_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~207_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~207 .lut_mask = 16'hE222;
defparam \alu_inst|result~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \alu_inst|result~208 (
// Equation(s):
// \alu_inst|result~208_combout  = (\pipeline|enable_i[0][15]~q  & (\regnum_inst|Mux32~4_combout  $ ((\regnum_inst|src_val[15]~30_combout )))) # (!\pipeline|enable_i[0][15]~q  & (((\alu_inst|result~207_combout ))))

	.dataa(\pipeline|enable_i[0][15]~q ),
	.datab(\regnum_inst|Mux32~4_combout ),
	.datac(\regnum_inst|src_val[15]~30_combout ),
	.datad(\alu_inst|result~207_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~208_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~208 .lut_mask = 16'h7D28;
defparam \alu_inst|result~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \alu_inst|result~209 (
// Equation(s):
// \alu_inst|result~209_combout  = (\alu_inst|result~44_combout  & ((\pipeline|enable_i[0][14]~q  & (\alu_inst|sub_op|result[15]~30_combout )) # (!\pipeline|enable_i[0][14]~q  & ((\alu_inst|result~208_combout )))))

	.dataa(\pipeline|enable_i[0][14]~q ),
	.datab(\alu_inst|result~44_combout ),
	.datac(\alu_inst|sub_op|result[15]~30_combout ),
	.datad(\alu_inst|result~208_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~209_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~209 .lut_mask = 16'hC480;
defparam \alu_inst|result~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \alu_inst|subc_op|Add0~32 (
// Equation(s):
// \alu_inst|subc_op|Add0~32_combout  = \regnum_inst|src_val[15]~30_combout  $ (\alu_inst|subc_op|Add0~31  $ (\regnum_inst|Mux32~4_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[15]~30_combout ),
	.datac(gnd),
	.datad(\regnum_inst|Mux32~4_combout ),
	.cin(\alu_inst|subc_op|Add0~31 ),
	.combout(\alu_inst|subc_op|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|subc_op|Add0~32 .lut_mask = 16'hC33C;
defparam \alu_inst|subc_op|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \alu_inst|result~210 (
// Equation(s):
// \alu_inst|result~210_combout  = (\alu_inst|result[11]~69_combout  & (!\alu_inst|dadd_op|Add9~6_combout  & (!\alu_inst|dadd_op|Add9~4_combout  & \alu_inst|dadd_op|Add9~8_combout )))

	.dataa(\alu_inst|result[11]~69_combout ),
	.datab(\alu_inst|dadd_op|Add9~6_combout ),
	.datac(\alu_inst|dadd_op|Add9~4_combout ),
	.datad(\alu_inst|dadd_op|Add9~8_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~210_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~210 .lut_mask = 16'h0200;
defparam \alu_inst|result~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \alu_inst|result~211 (
// Equation(s):
// \alu_inst|result~211_combout  = (\alu_inst|result~209_combout ) # ((\alu_inst|result~210_combout ) # ((\pipeline|enable_i[0][12]~q  & \alu_inst|subc_op|Add0~32_combout )))

	.dataa(\pipeline|enable_i[0][12]~q ),
	.datab(\alu_inst|result~209_combout ),
	.datac(\alu_inst|subc_op|Add0~32_combout ),
	.datad(\alu_inst|result~210_combout ),
	.cin(gnd),
	.combout(\alu_inst|result~211_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result~211 .lut_mask = 16'hFFEC;
defparam \alu_inst|result~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \alu_inst|addc_op|Add0~32 (
// Equation(s):
// \alu_inst|addc_op|Add0~32_combout  = \regnum_inst|src_val[15]~30_combout  $ (\alu_inst|addc_op|Add0~31  $ (!\regnum_inst|Mux32~4_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[15]~30_combout ),
	.datac(gnd),
	.datad(\regnum_inst|Mux32~4_combout ),
	.cin(\alu_inst|addc_op|Add0~31 ),
	.combout(\alu_inst|addc_op|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|addc_op|Add0~32 .lut_mask = 16'h3CC3;
defparam \alu_inst|addc_op|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \alu_inst|result[15]~246 (
// Equation(s):
// \alu_inst|result[15]~246_combout  = (\pipeline|enable_i[0][10]~q  & (\alu_inst|addc_op|Add0~32_combout )) # (!\pipeline|enable_i[0][10]~q  & (((\alu_inst|sub_op|result[15]~30_combout  & \pipeline|enable_i[0][11]~q ))))

	.dataa(\pipeline|enable_i[0][10]~q ),
	.datab(\alu_inst|addc_op|Add0~32_combout ),
	.datac(\alu_inst|sub_op|result[15]~30_combout ),
	.datad(\pipeline|enable_i[0][11]~q ),
	.cin(gnd),
	.combout(\alu_inst|result[15]~246_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[15]~246 .lut_mask = 16'hD888;
defparam \alu_inst|result[15]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \alu_inst|add_op|result[15]~30 (
// Equation(s):
// \alu_inst|add_op|result[15]~30_combout  = \regnum_inst|src_val[15]~30_combout  $ (\alu_inst|add_op|result[14]~29  $ (\regnum_inst|Mux32~4_combout ))

	.dataa(gnd),
	.datab(\regnum_inst|src_val[15]~30_combout ),
	.datac(gnd),
	.datad(\regnum_inst|Mux32~4_combout ),
	.cin(\alu_inst|add_op|result[14]~29 ),
	.combout(\alu_inst|add_op|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|add_op|result[15]~30 .lut_mask = 16'hC33C;
defparam \alu_inst|add_op|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \alu_inst|result[15]~247 (
// Equation(s):
// \alu_inst|result[15]~247_combout  = (\pipeline|enable_i[0][9]~q  & ((\alu_inst|add_op|result[15]~30_combout ))) # (!\pipeline|enable_i[0][9]~q  & (\alu_inst|result[15]~246_combout ))

	.dataa(\pipeline|enable_i[0][9]~q ),
	.datab(\alu_inst|result[15]~246_combout ),
	.datac(gnd),
	.datad(\alu_inst|add_op|result[15]~30_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[15]~247_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[15]~247 .lut_mask = 16'hEE44;
defparam \alu_inst|result[15]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \alu_inst|result[15]~212 (
// Equation(s):
// \alu_inst|result[15]~212_combout  = (\alu_inst|result[15]~247_combout ) # ((!\pipeline|enable_i[0][9]~q  & (\alu_inst|result~211_combout  & \alu_inst|result[15]~38_combout )))

	.dataa(\pipeline|enable_i[0][9]~q ),
	.datab(\alu_inst|result~211_combout ),
	.datac(\alu_inst|result[15]~247_combout ),
	.datad(\alu_inst|result[15]~38_combout ),
	.cin(gnd),
	.combout(\alu_inst|result[15]~212_combout ),
	.cout());
// synopsys translate_off
defparam \alu_inst|result[15]~212 .lut_mask = 16'hF4F0;
defparam \alu_inst|result[15]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \pipeline|PSW_i[2]~9 (
// Equation(s):
// \pipeline|PSW_i[2]~9_combout  = (\update_psw_inst|WideOr0~3_combout  & (((\alu_inst|result[15]~212_combout )))) # (!\update_psw_inst|WideOr0~3_combout  & ((\pipeline|PSW_i[2]~8_combout ) # ((\pipeline|PSW_i [2]))))

	.dataa(\update_psw_inst|WideOr0~3_combout ),
	.datab(\pipeline|PSW_i[2]~8_combout ),
	.datac(\pipeline|PSW_i [2]),
	.datad(\alu_inst|result[15]~212_combout ),
	.cin(gnd),
	.combout(\pipeline|PSW_i[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[2]~9 .lut_mask = 16'hFE54;
defparam \pipeline|PSW_i[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N11
dffeas \pipeline|PSW_i[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|PSW_i[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|PSW_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|PSW_i[2] .is_wysiwyg = "true";
defparam \pipeline|PSW_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \decode|Equal3~1 (
// Equation(s):
// \decode|Equal3~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout )

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.cin(gnd),
	.combout(\decode|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal3~1 .lut_mask = 16'h00AA;
defparam \decode|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \pipeline|enable_i~11 (
// Equation(s):
// \pipeline|enable_i~11_combout  = (\decode|Equal1~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & (!\pipeline|enable_i~8_combout  & \decode|Equal3~1_combout )))

	.dataa(\decode|Equal1~0_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\decode|Equal3~1_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~11_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~11 .lut_mask = 16'h0800;
defparam \pipeline|enable_i~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N15
dffeas \pipeline|enable_i[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][4] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \decode|Equal1~1 (
// Equation(s):
// \decode|Equal1~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.cin(gnd),
	.combout(\decode|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal1~1 .lut_mask = 16'h0008;
defparam \decode|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \decode|Equal3~0 (
// Equation(s):
// \decode|Equal3~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & (\decode|Equal1~1_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datab(gnd),
	.datac(\decode|Equal1~1_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.cin(gnd),
	.combout(\decode|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal3~0 .lut_mask = 16'h00A0;
defparam \decode|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \pipeline|enable_i[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|Equal3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][3] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \branch_inst|branch_fail_o~1 (
// Equation(s):
// \branch_inst|branch_fail_o~1_combout  = (\pipeline|PSW_i [0] & (\pipeline|enable_i[0][4]~q )) # (!\pipeline|PSW_i [0] & ((\pipeline|enable_i[0][3]~q )))

	.dataa(\pipeline|enable_i[0][4]~q ),
	.datab(gnd),
	.datac(\pipeline|PSW_i [0]),
	.datad(\pipeline|enable_i[0][3]~q ),
	.cin(gnd),
	.combout(\branch_inst|branch_fail_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|branch_fail_o~1 .lut_mask = 16'hAFA0;
defparam \branch_inst|branch_fail_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \pipeline|enable_i~10 (
// Equation(s):
// \pipeline|enable_i~10_combout  = (\decode|Equal1~1_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout  & (!\pipeline|enable_i~8_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout )))

	.dataa(\decode|Equal1~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.datac(\pipeline|enable_i~8_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i~10_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i~10 .lut_mask = 16'h0008;
defparam \pipeline|enable_i~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N3
dffeas \pipeline|enable_i[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][5] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \decode|Equal6~0 (
// Equation(s):
// \decode|Equal6~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & (\decode|Equal1~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & 
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datab(\decode|Equal1~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.cin(gnd),
	.combout(\decode|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal6~0 .lut_mask = 16'h4000;
defparam \decode|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N23
dffeas \pipeline|enable_i[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|Equal6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][6] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \pipeline|PSW_i[4]~10 (
// Equation(s):
// \pipeline|PSW_i[4]~10_combout  = (\update_psw_inst|WideOr0~3_combout  & ((\alu_inst|result[15]~212_combout  & (!\regnum_inst|src_val[15]~30_combout  & !\regnum_inst|Mux32~4_combout )) # (!\alu_inst|result[15]~212_combout  & 
// (\regnum_inst|src_val[15]~30_combout  & \regnum_inst|Mux32~4_combout ))))

	.dataa(\update_psw_inst|WideOr0~3_combout ),
	.datab(\alu_inst|result[15]~212_combout ),
	.datac(\regnum_inst|src_val[15]~30_combout ),
	.datad(\regnum_inst|Mux32~4_combout ),
	.cin(gnd),
	.combout(\pipeline|PSW_i[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[4]~10 .lut_mask = 16'h2008;
defparam \pipeline|PSW_i[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \decode|V~2 (
// Equation(s):
// \decode|V~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & !\decode|V~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\decode|V~1_combout ),
	.cin(gnd),
	.combout(\decode|V~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|V~2 .lut_mask = 16'h00F0;
defparam \decode|V~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N13
dffeas \pipeline|V_i[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|V~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|V_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|V_i[0] .is_wysiwyg = "true";
defparam \pipeline|V_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \update_psw_inst|psw_msk[4]~0 (
// Equation(s):
// \update_psw_inst|psw_msk[4]~0_combout  = (!\pipeline|enable_i[0][24]~q  & (\pipeline|enable_i[0][30]~q  & (!\pipeline|enable_i[0][23]~q  & \pipeline|V_i [0])))

	.dataa(\pipeline|enable_i[0][24]~q ),
	.datab(\pipeline|enable_i[0][30]~q ),
	.datac(\pipeline|enable_i[0][23]~q ),
	.datad(\pipeline|V_i [0]),
	.cin(gnd),
	.combout(\update_psw_inst|psw_msk[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \update_psw_inst|psw_msk[4]~0 .lut_mask = 16'h0400;
defparam \update_psw_inst|psw_msk[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \pipeline|PSW_i[4]~11 (
// Equation(s):
// \pipeline|PSW_i[4]~11_combout  = (\pipeline|PSW_i[4]~10_combout ) # ((!\update_psw_inst|WideOr0~3_combout  & (\pipeline|PSW_i [4] & !\update_psw_inst|psw_msk[4]~0_combout )))

	.dataa(\update_psw_inst|WideOr0~3_combout ),
	.datab(\pipeline|PSW_i[4]~10_combout ),
	.datac(\pipeline|PSW_i [4]),
	.datad(\update_psw_inst|psw_msk[4]~0_combout ),
	.cin(gnd),
	.combout(\pipeline|PSW_i[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[4]~11 .lut_mask = 16'hCCDC;
defparam \pipeline|PSW_i[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N17
dffeas \pipeline|PSW_i[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|PSW_i[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|PSW_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|PSW_i[4] .is_wysiwyg = "true";
defparam \pipeline|PSW_i[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \pipeline|enable_i[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|Equal7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][7] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \branch_inst|branch_fail_o~0 (
// Equation(s):
// \branch_inst|branch_fail_o~0_combout  = (\pipeline|enable_i[0][6]~q  & ((\pipeline|enable_i[0][7]~q ) # (\pipeline|PSW_i [4] $ (\pipeline|PSW_i [2])))) # (!\pipeline|enable_i[0][6]~q  & (\pipeline|enable_i[0][7]~q  & (\pipeline|PSW_i [4] $ 
// (!\pipeline|PSW_i [2]))))

	.dataa(\pipeline|enable_i[0][6]~q ),
	.datab(\pipeline|PSW_i [4]),
	.datac(\pipeline|enable_i[0][7]~q ),
	.datad(\pipeline|PSW_i [2]),
	.cin(gnd),
	.combout(\branch_inst|branch_fail_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|branch_fail_o~0 .lut_mask = 16'hE2B8;
defparam \branch_inst|branch_fail_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \branch_inst|branch_fail_o~2 (
// Equation(s):
// \branch_inst|branch_fail_o~2_combout  = (\branch_inst|branch_fail_o~1_combout ) # ((\branch_inst|branch_fail_o~0_combout ) # ((!\pipeline|PSW_i [2] & \pipeline|enable_i[0][5]~q )))

	.dataa(\pipeline|PSW_i [2]),
	.datab(\branch_inst|branch_fail_o~1_combout ),
	.datac(\pipeline|enable_i[0][5]~q ),
	.datad(\branch_inst|branch_fail_o~0_combout ),
	.cin(gnd),
	.combout(\branch_inst|branch_fail_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|branch_fail_o~2 .lut_mask = 16'hFFDC;
defparam \branch_inst|branch_fail_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \decode|Equal1~2 (
// Equation(s):
// \decode|Equal1~2_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & (\decode|Equal1~1_combout  & !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datab(gnd),
	.datac(\decode|Equal1~1_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.cin(gnd),
	.combout(\decode|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal1~2 .lut_mask = 16'h0050;
defparam \decode|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \pipeline|enable_i[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|Equal1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][1] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \decode|Z~0 (
// Equation(s):
// \decode|Z~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  & !\decode|V~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ),
	.datad(\decode|V~1_combout ),
	.cin(gnd),
	.combout(\decode|Z~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Z~0 .lut_mask = 16'h00F0;
defparam \decode|Z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N17
dffeas \pipeline|Z_i[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|Z~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|Z_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|Z_i[0] .is_wysiwyg = "true";
defparam \pipeline|Z_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \pipeline|PSW_i[1]~0 (
// Equation(s):
// \pipeline|PSW_i[1]~0_combout  = (\pipeline|PSW_i [1]) # ((\update_psw_inst|WideOr2~0_combout  & (\pipeline|enable_i[0][30]~q  & \pipeline|Z_i [0])))

	.dataa(\update_psw_inst|WideOr2~0_combout ),
	.datab(\pipeline|enable_i[0][30]~q ),
	.datac(\pipeline|PSW_i [1]),
	.datad(\pipeline|Z_i [0]),
	.cin(gnd),
	.combout(\pipeline|PSW_i[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[1]~0 .lut_mask = 16'hF8F0;
defparam \pipeline|PSW_i[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \pipeline|PSW_i[1]~1 (
// Equation(s):
// \pipeline|PSW_i[1]~1_combout  = (\alu_inst|result~36_combout  & (\pipeline|PSW_i[1]~0_combout  & (\alu_inst|result~37_combout  & !\update_psw_inst|WideOr0~2_combout )))

	.dataa(\alu_inst|result~36_combout ),
	.datab(\pipeline|PSW_i[1]~0_combout ),
	.datac(\alu_inst|result~37_combout ),
	.datad(\update_psw_inst|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\pipeline|PSW_i[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[1]~1 .lut_mask = 16'h0080;
defparam \pipeline|PSW_i[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \pipeline|PSW_i[1]~2 (
// Equation(s):
// \pipeline|PSW_i[1]~2_combout  = (!\alu_inst|result[3]~199_combout  & (!\alu_inst|result[6]~181_combout  & (!\alu_inst|result[5]~173_combout  & !\alu_inst|result[2]~189_combout )))

	.dataa(\alu_inst|result[3]~199_combout ),
	.datab(\alu_inst|result[6]~181_combout ),
	.datac(\alu_inst|result[5]~173_combout ),
	.datad(\alu_inst|result[2]~189_combout ),
	.cin(gnd),
	.combout(\pipeline|PSW_i[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[1]~2 .lut_mask = 16'h0001;
defparam \pipeline|PSW_i[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \pipeline|PSW_i[1]~3 (
// Equation(s):
// \pipeline|PSW_i[1]~3_combout  = (\update_psw_inst|WideOr0~3_combout  & (!\alu_inst|result[8]~152_combout  & (!\alu_inst|result[1]~163_combout  & \pipeline|PSW_i[1]~2_combout )))

	.dataa(\update_psw_inst|WideOr0~3_combout ),
	.datab(\alu_inst|result[8]~152_combout ),
	.datac(\alu_inst|result[1]~163_combout ),
	.datad(\pipeline|PSW_i[1]~2_combout ),
	.cin(gnd),
	.combout(\pipeline|PSW_i[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[1]~3 .lut_mask = 16'h0200;
defparam \pipeline|PSW_i[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \pipeline|PSW_i[1]~4 (
// Equation(s):
// \pipeline|PSW_i[1]~4_combout  = (!\alu_inst|result[4]~133_combout  & (!\alu_inst|result[10]~141_combout  & (!\alu_inst|result[0]~121_combout  & \pipeline|PSW_i[1]~3_combout )))

	.dataa(\alu_inst|result[4]~133_combout ),
	.datab(\alu_inst|result[10]~141_combout ),
	.datac(\alu_inst|result[0]~121_combout ),
	.datad(\pipeline|PSW_i[1]~3_combout ),
	.cin(gnd),
	.combout(\pipeline|PSW_i[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[1]~4 .lut_mask = 16'h0100;
defparam \pipeline|PSW_i[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \pipeline|PSW_i[1]~5 (
// Equation(s):
// \pipeline|PSW_i[1]~5_combout  = (!\alu_inst|result[11]~97_combout  & (\pipeline|PSW_i[1]~4_combout  & !\alu_inst|result[9]~107_combout ))

	.dataa(\alu_inst|result[11]~97_combout ),
	.datab(\pipeline|PSW_i[1]~4_combout ),
	.datac(\alu_inst|result[9]~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pipeline|PSW_i[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[1]~5 .lut_mask = 16'h0404;
defparam \pipeline|PSW_i[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \pipeline|PSW_i[1]~6 (
// Equation(s):
// \pipeline|PSW_i[1]~6_combout  = (\pipeline|PSW_i[1]~5_combout  & (!\alu_inst|result[12]~61_combout  & (!\alu_inst|result[14]~75_combout  & !\alu_inst|result[13]~87_combout )))

	.dataa(\pipeline|PSW_i[1]~5_combout ),
	.datab(\alu_inst|result[12]~61_combout ),
	.datac(\alu_inst|result[14]~75_combout ),
	.datad(\alu_inst|result[13]~87_combout ),
	.cin(gnd),
	.combout(\pipeline|PSW_i[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[1]~6 .lut_mask = 16'h0002;
defparam \pipeline|PSW_i[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \pipeline|PSW_i[1]~7 (
// Equation(s):
// \pipeline|PSW_i[1]~7_combout  = (\pipeline|PSW_i[1]~1_combout ) # ((!\alu_inst|result[7]~227_combout  & (!\alu_inst|result[15]~212_combout  & \pipeline|PSW_i[1]~6_combout )))

	.dataa(\alu_inst|result[7]~227_combout ),
	.datab(\pipeline|PSW_i[1]~1_combout ),
	.datac(\alu_inst|result[15]~212_combout ),
	.datad(\pipeline|PSW_i[1]~6_combout ),
	.cin(gnd),
	.combout(\pipeline|PSW_i[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|PSW_i[1]~7 .lut_mask = 16'hCDCC;
defparam \pipeline|PSW_i[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N9
dffeas \pipeline|PSW_i[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|PSW_i[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|PSW_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|PSW_i[1] .is_wysiwyg = "true";
defparam \pipeline|PSW_i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \decode|Equal2~0 (
// Equation(s):
// \decode|Equal2~0_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  & (\decode|Equal1~0_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.datab(\decode|Equal1~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.cin(gnd),
	.combout(\decode|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal2~0 .lut_mask = 16'h0040;
defparam \decode|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \pipeline|enable_i[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][2] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \branch_inst|branch_fail_o~3 (
// Equation(s):
// \branch_inst|branch_fail_o~3_combout  = (\branch_inst|branch_fail_o~2_combout ) # ((\pipeline|PSW_i [1] & ((\pipeline|enable_i[0][2]~q ))) # (!\pipeline|PSW_i [1] & (\pipeline|enable_i[0][1]~q )))

	.dataa(\branch_inst|branch_fail_o~2_combout ),
	.datab(\pipeline|enable_i[0][1]~q ),
	.datac(\pipeline|PSW_i [1]),
	.datad(\pipeline|enable_i[0][2]~q ),
	.cin(gnd),
	.combout(\branch_inst|branch_fail_o~3_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|branch_fail_o~3 .lut_mask = 16'hFEAE;
defparam \branch_inst|branch_fail_o~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \pcounter|WideOr0 (
// Equation(s):
// \pcounter|WideOr0~combout  = (!\pcounter|WideOr0~1_combout  & !\pcounter|WideOr0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pcounter|WideOr0~1_combout ),
	.datad(\pcounter|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\pcounter|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|WideOr0 .lut_mask = 16'h000F;
defparam \pcounter|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N19
dffeas \pcounter|true_PC[13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[13]~14_combout ),
	.asdata(\controller|LBPC2 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[13] .is_wysiwyg = "true";
defparam \pcounter|true_PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~26 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~26_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~26 .lut_mask = 16'hE3E0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~26_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~26_combout 
//  & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~26_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27 .lut_mask = 16'hE2CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N25
dffeas \controller|PC_next[12] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[12]~37_combout ),
	.asdata(\controller|Add2~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[12] .is_wysiwyg = "true";
defparam \controller|PC_next[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N25
dffeas \controller|LBPC1[12] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[12] .is_wysiwyg = "true";
defparam \controller|LBPC1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \branch_inst|LR_o[12]~feeder (
// Equation(s):
// \branch_inst|LR_o[12]~feeder_combout  = \controller|LBPC1 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [12]),
	.cin(gnd),
	.combout(\branch_inst|LR_o[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|LR_o[12]~feeder .lut_mask = 16'hFF00;
defparam \branch_inst|LR_o[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N19
dffeas \branch_inst|LR_o[12] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\branch_inst|LR_o[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[12] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \pcounter|true_PC[12]~13 (
// Equation(s):
// \pcounter|true_PC[12]~13_combout  = (\go_to_LR_inst|link_back_o~8_combout  & ((\branch_inst|LR_o [12]))) # (!\go_to_LR_inst|link_back_o~8_combout  & (\controller|PC_next [12]))

	.dataa(\go_to_LR_inst|link_back_o~8_combout ),
	.datab(\controller|PC_next [12]),
	.datac(gnd),
	.datad(\branch_inst|LR_o [12]),
	.cin(gnd),
	.combout(\pcounter|true_PC[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[12]~13 .lut_mask = 16'hEE44;
defparam \pcounter|true_PC[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \controller|LBPC2[12]~feeder (
// Equation(s):
// \controller|LBPC2[12]~feeder_combout  = \controller|LBPC1 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|LBPC1 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|LBPC2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[12]~feeder .lut_mask = 16'hF0F0;
defparam \controller|LBPC2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N27
dffeas \controller|LBPC2[12] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[12] .is_wysiwyg = "true";
defparam \controller|LBPC2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N3
dffeas \pcounter|true_PC[12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[12]~13_combout ),
	.asdata(\controller|LBPC2 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[12] .is_wysiwyg = "true";
defparam \pcounter|true_PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~12 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~12_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & 
// ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~12 .lut_mask = 16'hF0CA;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~12_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~12_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~12_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~12_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13 .lut_mask = 16'hBBC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N23
dffeas \controller|PC_next[11] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[11]~35_combout ),
	.asdata(\controller|Add2~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[11] .is_wysiwyg = "true";
defparam \controller|PC_next[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N23
dffeas \controller|LBPC1[11] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[11] .is_wysiwyg = "true";
defparam \controller|LBPC1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N9
dffeas \branch_inst|LR_o[11] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[11] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \pcounter|true_PC[11]~12 (
// Equation(s):
// \pcounter|true_PC[11]~12_combout  = (\go_to_LR_inst|link_back_o~8_combout  & ((\branch_inst|LR_o [11]))) # (!\go_to_LR_inst|link_back_o~8_combout  & (\controller|PC_next [11]))

	.dataa(\controller|PC_next [11]),
	.datab(\branch_inst|LR_o [11]),
	.datac(gnd),
	.datad(\go_to_LR_inst|link_back_o~8_combout ),
	.cin(gnd),
	.combout(\pcounter|true_PC[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[11]~12 .lut_mask = 16'hCCAA;
defparam \pcounter|true_PC[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \controller|LBPC2[11]~feeder (
// Equation(s):
// \controller|LBPC2[11]~feeder_combout  = \controller|LBPC1 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|LBPC1 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|LBPC2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[11]~feeder .lut_mask = 16'hF0F0;
defparam \controller|LBPC2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N31
dffeas \controller|LBPC2[11] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[11] .is_wysiwyg = "true";
defparam \controller|LBPC2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N15
dffeas \pcounter|true_PC[11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[11]~12_combout ),
	.asdata(\controller|LBPC2 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[11] .is_wysiwyg = "true";
defparam \pcounter|true_PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14 .lut_mask = 16'hFA0C;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14_combout  
// & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15 .lut_mask = 16'hDA8A;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N21
dffeas \controller|PC_next[10] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[10]~33_combout ),
	.asdata(\controller|Add2~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[10] .is_wysiwyg = "true";
defparam \controller|PC_next[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N21
dffeas \controller|LBPC1[10] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[10] .is_wysiwyg = "true";
defparam \controller|LBPC1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N7
dffeas \branch_inst|LR_o[10] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[10] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \pcounter|true_PC[10]~11 (
// Equation(s):
// \pcounter|true_PC[10]~11_combout  = (\go_to_LR_inst|link_back_o~8_combout  & ((\branch_inst|LR_o [10]))) # (!\go_to_LR_inst|link_back_o~8_combout  & (\controller|PC_next [10]))

	.dataa(\controller|PC_next [10]),
	.datab(\go_to_LR_inst|link_back_o~8_combout ),
	.datac(gnd),
	.datad(\branch_inst|LR_o [10]),
	.cin(gnd),
	.combout(\pcounter|true_PC[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[10]~11 .lut_mask = 16'hEE22;
defparam \pcounter|true_PC[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \controller|LBPC2[10]~feeder (
// Equation(s):
// \controller|LBPC2[10]~feeder_combout  = \controller|LBPC1 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [10]),
	.cin(gnd),
	.combout(\controller|LBPC2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[10]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N13
dffeas \controller|LBPC2[10] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[10] .is_wysiwyg = "true";
defparam \controller|LBPC2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N17
dffeas \pcounter|true_PC[10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[10]~11_combout ),
	.asdata(\controller|LBPC2 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[10] .is_wysiwyg = "true";
defparam \pcounter|true_PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~24 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~24_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~24 .lut_mask = 16'hF0AC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~24_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~24_combout  
// & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~24_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25 .lut_mask = 16'hE2CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N19
dffeas \controller|PC_next[9] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[9]~31_combout ),
	.asdata(\controller|Add2~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[9] .is_wysiwyg = "true";
defparam \controller|PC_next[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \controller|LBPC1[9]~feeder (
// Equation(s):
// \controller|LBPC1[9]~feeder_combout  = \controller|Add2~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|Add2~16_combout ),
	.cin(gnd),
	.combout(\controller|LBPC1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC1[9]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N21
dffeas \controller|LBPC1[9] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[9] .is_wysiwyg = "true";
defparam \controller|LBPC1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \branch_inst|LR_o[9]~feeder (
// Equation(s):
// \branch_inst|LR_o[9]~feeder_combout  = \controller|LBPC1 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [9]),
	.cin(gnd),
	.combout(\branch_inst|LR_o[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|LR_o[9]~feeder .lut_mask = 16'hFF00;
defparam \branch_inst|LR_o[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N13
dffeas \branch_inst|LR_o[9] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\branch_inst|LR_o[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[9] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \pcounter|true_PC[9]~10 (
// Equation(s):
// \pcounter|true_PC[9]~10_combout  = (\go_to_LR_inst|link_back_o~8_combout  & ((\branch_inst|LR_o [9]))) # (!\go_to_LR_inst|link_back_o~8_combout  & (\controller|PC_next [9]))

	.dataa(\controller|PC_next [9]),
	.datab(\go_to_LR_inst|link_back_o~8_combout ),
	.datac(gnd),
	.datad(\branch_inst|LR_o [9]),
	.cin(gnd),
	.combout(\pcounter|true_PC[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[9]~10 .lut_mask = 16'hEE22;
defparam \pcounter|true_PC[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \controller|LBPC2[9]~feeder (
// Equation(s):
// \controller|LBPC2[9]~feeder_combout  = \controller|LBPC1 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [9]),
	.cin(gnd),
	.combout(\controller|LBPC2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[9]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N23
dffeas \controller|LBPC2[9] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[9] .is_wysiwyg = "true";
defparam \controller|LBPC2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N11
dffeas \pcounter|true_PC[9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[9]~10_combout ),
	.asdata(\controller|LBPC2 [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[9] .is_wysiwyg = "true";
defparam \pcounter|true_PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28 .lut_mask = 16'hEE50;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~28_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29 .lut_mask = 16'hF838;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N17
dffeas \controller|PC_next[8] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[8]~29_combout ),
	.asdata(\controller|Add2~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[8] .is_wysiwyg = "true";
defparam \controller|PC_next[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N17
dffeas \controller|LBPC1[8] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[8] .is_wysiwyg = "true";
defparam \controller|LBPC1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N27
dffeas \branch_inst|LR_o[8] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[8] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \pcounter|true_PC[8]~9 (
// Equation(s):
// \pcounter|true_PC[8]~9_combout  = (\go_to_LR_inst|link_back_o~8_combout  & ((\branch_inst|LR_o [8]))) # (!\go_to_LR_inst|link_back_o~8_combout  & (\controller|PC_next [8]))

	.dataa(\controller|PC_next [8]),
	.datab(\go_to_LR_inst|link_back_o~8_combout ),
	.datac(gnd),
	.datad(\branch_inst|LR_o [8]),
	.cin(gnd),
	.combout(\pcounter|true_PC[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[8]~9 .lut_mask = 16'hEE22;
defparam \pcounter|true_PC[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \controller|LBPC2[8]~feeder (
// Equation(s):
// \controller|LBPC2[8]~feeder_combout  = \controller|LBPC1 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [8]),
	.cin(gnd),
	.combout(\controller|LBPC2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[8]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N9
dffeas \controller|LBPC2[8] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[8] .is_wysiwyg = "true";
defparam \controller|LBPC2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N7
dffeas \pcounter|true_PC[8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[8]~9_combout ),
	.asdata(\controller|LBPC2 [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[8] .is_wysiwyg = "true";
defparam \pcounter|true_PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30 .lut_mask = 16'hF2C2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30_combout  
// & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~30_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31 .lut_mask = 16'hE4AA;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N15
dffeas \controller|PC_next[7] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[7]~27_combout ),
	.asdata(\controller|Add2~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[7] .is_wysiwyg = "true";
defparam \controller|PC_next[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N15
dffeas \controller|LBPC1[7] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[7] .is_wysiwyg = "true";
defparam \controller|LBPC1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N25
dffeas \branch_inst|LR_o[7] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[7] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \pcounter|true_PC[7]~8 (
// Equation(s):
// \pcounter|true_PC[7]~8_combout  = (\go_to_LR_inst|link_back_o~8_combout  & ((\branch_inst|LR_o [7]))) # (!\go_to_LR_inst|link_back_o~8_combout  & (\controller|PC_next [7]))

	.dataa(\controller|PC_next [7]),
	.datab(\go_to_LR_inst|link_back_o~8_combout ),
	.datac(gnd),
	.datad(\branch_inst|LR_o [7]),
	.cin(gnd),
	.combout(\pcounter|true_PC[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[7]~8 .lut_mask = 16'hEE22;
defparam \pcounter|true_PC[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \controller|LBPC2[7]~feeder (
// Equation(s):
// \controller|LBPC2[7]~feeder_combout  = \controller|LBPC1 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|LBPC1 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|LBPC2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[7]~feeder .lut_mask = 16'hF0F0;
defparam \controller|LBPC2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N27
dffeas \controller|LBPC2[7] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[7] .is_wysiwyg = "true";
defparam \controller|LBPC2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N19
dffeas \pcounter|true_PC[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[7]~8_combout ),
	.asdata(\controller|LBPC2 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[7] .is_wysiwyg = "true";
defparam \pcounter|true_PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~10 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~10_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~10 .lut_mask = 16'hEE30;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~10_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~10_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~10_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11 .lut_mask = 16'hBBC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N13
dffeas \controller|PC_next[6] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[6]~25_combout ),
	.asdata(\controller|Add2~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[6] .is_wysiwyg = "true";
defparam \controller|PC_next[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \controller|LBPC1[6]~feeder (
// Equation(s):
// \controller|LBPC1[6]~feeder_combout  = \controller|Add2~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|Add2~10_combout ),
	.cin(gnd),
	.combout(\controller|LBPC1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC1[6]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N17
dffeas \controller|LBPC1[6] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[6] .is_wysiwyg = "true";
defparam \controller|LBPC1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \branch_inst|LR_o[6]~feeder (
// Equation(s):
// \branch_inst|LR_o[6]~feeder_combout  = \controller|LBPC1 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [6]),
	.cin(gnd),
	.combout(\branch_inst|LR_o[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|LR_o[6]~feeder .lut_mask = 16'hFF00;
defparam \branch_inst|LR_o[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N23
dffeas \branch_inst|LR_o[6] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\branch_inst|LR_o[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[6] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \pcounter|true_PC[6]~7 (
// Equation(s):
// \pcounter|true_PC[6]~7_combout  = (\go_to_LR_inst|link_back_o~8_combout  & ((\branch_inst|LR_o [6]))) # (!\go_to_LR_inst|link_back_o~8_combout  & (\controller|PC_next [6]))

	.dataa(\go_to_LR_inst|link_back_o~8_combout ),
	.datab(\controller|PC_next [6]),
	.datac(gnd),
	.datad(\branch_inst|LR_o [6]),
	.cin(gnd),
	.combout(\pcounter|true_PC[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[6]~7 .lut_mask = 16'hEE44;
defparam \pcounter|true_PC[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \controller|LBPC2[6]~feeder (
// Equation(s):
// \controller|LBPC2[6]~feeder_combout  = \controller|LBPC1 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [6]),
	.cin(gnd),
	.combout(\controller|LBPC2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[6]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N15
dffeas \controller|LBPC2[6] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[6] .is_wysiwyg = "true";
defparam \controller|LBPC2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \pcounter|true_PC[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[6]~7_combout ),
	.asdata(\controller|LBPC2 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[6] .is_wysiwyg = "true";
defparam \pcounter|true_PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~6 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~6_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ) # 
// (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & 
// ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~6 .lut_mask = 16'hF0CA;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~6_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~6_combout  
// & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~6_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7 .lut_mask = 16'hE2CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N11
dffeas \controller|PC_next[5] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[5]~23_combout ),
	.asdata(\controller|Add2~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[5] .is_wysiwyg = "true";
defparam \controller|PC_next[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \controller|LBPC1[5] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[5] .is_wysiwyg = "true";
defparam \controller|LBPC1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \branch_inst|LR_o[5]~feeder (
// Equation(s):
// \branch_inst|LR_o[5]~feeder_combout  = \controller|LBPC1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [5]),
	.cin(gnd),
	.combout(\branch_inst|LR_o[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|LR_o[5]~feeder .lut_mask = 16'hFF00;
defparam \branch_inst|LR_o[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N23
dffeas \branch_inst|LR_o[5] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\branch_inst|LR_o[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[5] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \pcounter|true_PC[5]~6 (
// Equation(s):
// \pcounter|true_PC[5]~6_combout  = (\go_to_LR_inst|link_back_o~8_combout  & ((\branch_inst|LR_o [5]))) # (!\go_to_LR_inst|link_back_o~8_combout  & (\controller|PC_next [5]))

	.dataa(\controller|PC_next [5]),
	.datab(\go_to_LR_inst|link_back_o~8_combout ),
	.datac(gnd),
	.datad(\branch_inst|LR_o [5]),
	.cin(gnd),
	.combout(\pcounter|true_PC[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[5]~6 .lut_mask = 16'hEE22;
defparam \pcounter|true_PC[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \controller|LBPC2[5]~feeder (
// Equation(s):
// \controller|LBPC2[5]~feeder_combout  = \controller|LBPC1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [5]),
	.cin(gnd),
	.combout(\controller|LBPC2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[5]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N21
dffeas \controller|LBPC2[5] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[5] .is_wysiwyg = "true";
defparam \controller|LBPC2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N11
dffeas \pcounter|true_PC[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[5]~6_combout ),
	.asdata(\controller|LBPC2 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[5] .is_wysiwyg = "true";
defparam \pcounter|true_PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~8 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~8_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~8 .lut_mask = 16'hFA44;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~8_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~8_combout  
// & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~8_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9 .lut_mask = 16'hEA4A;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N9
dffeas \controller|PC_next[4] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[4]~21_combout ),
	.asdata(\controller|Add2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[4] .is_wysiwyg = "true";
defparam \controller|PC_next[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N9
dffeas \controller|LBPC1[4] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[4] .is_wysiwyg = "true";
defparam \controller|LBPC1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \branch_inst|LR_o[4]~feeder (
// Equation(s):
// \branch_inst|LR_o[4]~feeder_combout  = \controller|LBPC1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [4]),
	.cin(gnd),
	.combout(\branch_inst|LR_o[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|LR_o[4]~feeder .lut_mask = 16'hFF00;
defparam \branch_inst|LR_o[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N29
dffeas \branch_inst|LR_o[4] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\branch_inst|LR_o[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[4] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \pcounter|true_PC[4]~5 (
// Equation(s):
// \pcounter|true_PC[4]~5_combout  = (\go_to_LR_inst|link_back_o~8_combout  & ((\branch_inst|LR_o [4]))) # (!\go_to_LR_inst|link_back_o~8_combout  & (\controller|PC_next [4]))

	.dataa(\go_to_LR_inst|link_back_o~8_combout ),
	.datab(\controller|PC_next [4]),
	.datac(gnd),
	.datad(\branch_inst|LR_o [4]),
	.cin(gnd),
	.combout(\pcounter|true_PC[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[4]~5 .lut_mask = 16'hEE44;
defparam \pcounter|true_PC[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \controller|LBPC2[4]~feeder (
// Equation(s):
// \controller|LBPC2[4]~feeder_combout  = \controller|LBPC1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [4]),
	.cin(gnd),
	.combout(\controller|LBPC2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[4]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N31
dffeas \controller|LBPC2[4] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[4] .is_wysiwyg = "true";
defparam \controller|LBPC2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N13
dffeas \pcounter|true_PC[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[4]~5_combout ),
	.asdata(\controller|LBPC2 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[4] .is_wysiwyg = "true";
defparam \pcounter|true_PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~22 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~22_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~22 .lut_mask = 16'hB9A8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~22_combout  & 
// (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~22_combout 
//  & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~22_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23 .lut_mask = 16'hEC2C;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \controller|Equal0~1 (
// Equation(s):
// \controller|Equal0~1_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.cin(gnd),
	.combout(\controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Equal0~1 .lut_mask = 16'h0030;
defparam \controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \pipeline|enable_i[0][0]~feeder (
// Equation(s):
// \pipeline|enable_i[0][0]~feeder_combout  = \controller|Equal0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|Equal0~1_combout ),
	.cin(gnd),
	.combout(\pipeline|enable_i[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pipeline|enable_i[0][0]~feeder .lut_mask = 16'hFF00;
defparam \pipeline|enable_i[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N15
dffeas \pipeline|enable_i[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pipeline|enable_i[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|enable_i[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|enable_i[0][0] .is_wysiwyg = "true";
defparam \pipeline|enable_i[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N3
dffeas \branch_inst|LR_o[3] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\branch_inst|LR_o[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[3] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N7
dffeas \controller|PC_next[3] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[3]~19_combout ),
	.asdata(\controller|Add2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[3] .is_wysiwyg = "true";
defparam \controller|PC_next[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \pcounter|true_PC[3]~4 (
// Equation(s):
// \pcounter|true_PC[3]~4_combout  = (\go_to_LR_inst|link_back_o~8_combout  & (\branch_inst|LR_o [3])) # (!\go_to_LR_inst|link_back_o~8_combout  & ((\controller|PC_next [3])))

	.dataa(\branch_inst|LR_o [3]),
	.datab(\go_to_LR_inst|link_back_o~8_combout ),
	.datac(gnd),
	.datad(\controller|PC_next [3]),
	.cin(gnd),
	.combout(\pcounter|true_PC[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[3]~4 .lut_mask = 16'hBB88;
defparam \pcounter|true_PC[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \controller|LBPC2[3]~feeder (
// Equation(s):
// \controller|LBPC2[3]~feeder_combout  = \controller|LBPC1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\controller|LBPC1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\controller|LBPC2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[3]~feeder .lut_mask = 16'hF0F0;
defparam \controller|LBPC2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N23
dffeas \controller|LBPC2[3] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[3] .is_wysiwyg = "true";
defparam \controller|LBPC2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N1
dffeas \pcounter|true_PC[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[3]~4_combout ),
	.asdata(\controller|LBPC2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[3] .is_wysiwyg = "true";
defparam \pcounter|true_PC[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A;
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]) # 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 .lut_mask = 16'hB9A8;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 .lut_mask = 16'hF388;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout ),
	.datac(gnd),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hDD88;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~4 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~4_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~4 .lut_mask = 16'hF2C2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~4_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~4_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~4_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~4_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5 .lut_mask = 16'hBBC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N5
dffeas \controller|PC_next[2] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[2]~17_combout ),
	.asdata(\controller|Add2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[2] .is_wysiwyg = "true";
defparam \controller|PC_next[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N5
dffeas \controller|LBPC1[2] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[2] .is_wysiwyg = "true";
defparam \controller|LBPC1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N19
dffeas \branch_inst|LR_o[2] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[2] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \pcounter|true_PC[2]~3 (
// Equation(s):
// \pcounter|true_PC[2]~3_combout  = (\go_to_LR_inst|link_back_o~8_combout  & ((\branch_inst|LR_o [2]))) # (!\go_to_LR_inst|link_back_o~8_combout  & (\controller|PC_next [2]))

	.dataa(\go_to_LR_inst|link_back_o~8_combout ),
	.datab(\controller|PC_next [2]),
	.datac(gnd),
	.datad(\branch_inst|LR_o [2]),
	.cin(gnd),
	.combout(\pcounter|true_PC[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[2]~3 .lut_mask = 16'hEE44;
defparam \pcounter|true_PC[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N21
dffeas \controller|LBPC2[2] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[2] .is_wysiwyg = "true";
defparam \controller|LBPC2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N1
dffeas \pcounter|true_PC[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[2]~3_combout ),
	.asdata(\controller|LBPC2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[2] .is_wysiwyg = "true";
defparam \pcounter|true_PC[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~1_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w [2]),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout )))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0 .lut_mask = 16'hFA0C;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w [2]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_in~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~0_combout ),
	.ena1(\pram|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pcounter|true_PC [13],\pcounter|true_PC [12],\pcounter|true_PC [11],\pcounter|true_PC [10],\pcounter|true_PC [9],\pcounter|true_PC [8],\pcounter|true_PC [7],\pcounter|true_PC [6],\pcounter|true_PC [5],\pcounter|true_PC [4],\pcounter|true_PC [3],\pcounter|true_PC [2],\pcounter|true_PC [1]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "program_memory.mif";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 32768;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 16;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M9K";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout  
// & (((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1 .lut_mask = 16'hB8CC;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N3
dffeas \controller|PC_next[1] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[1]~15_combout ),
	.asdata(\controller|Add2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[1] .is_wysiwyg = "true";
defparam \controller|PC_next[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N3
dffeas \controller|LBPC1[1] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[1] .is_wysiwyg = "true";
defparam \controller|LBPC1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N13
dffeas \branch_inst|LR_o[1] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[1] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \pcounter|true_PC[1]~2 (
// Equation(s):
// \pcounter|true_PC[1]~2_combout  = (\go_to_LR_inst|link_back_o~8_combout  & ((\branch_inst|LR_o [1]))) # (!\go_to_LR_inst|link_back_o~8_combout  & (\controller|PC_next [1]))

	.dataa(\go_to_LR_inst|link_back_o~8_combout ),
	.datab(\controller|PC_next [1]),
	.datac(gnd),
	.datad(\branch_inst|LR_o [1]),
	.cin(gnd),
	.combout(\pcounter|true_PC[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[1]~2 .lut_mask = 16'hEE44;
defparam \pcounter|true_PC[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N19
dffeas \controller|LBPC2[1] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[1] .is_wysiwyg = "true";
defparam \controller|LBPC2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N29
dffeas \pcounter|true_PC[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[1]~2_combout ),
	.asdata(\controller|LBPC2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[1] .is_wysiwyg = "true";
defparam \pcounter|true_PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~20 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~20_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~20 .lut_mask = 16'hF4A4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~20_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ) # ((!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~20_combout 
//  & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~20_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21 .lut_mask = 16'hBC8C;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \controller|Add0~26 (
// Equation(s):
// \controller|Add0~26_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout  & ((\pcounter|true_PC [14] & (\controller|Add0~25  & VCC)) # (!\pcounter|true_PC [14] & (!\controller|Add0~25 )))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout  & ((\pcounter|true_PC [14] & (!\controller|Add0~25 )) # (!\pcounter|true_PC [14] & ((\controller|Add0~25 ) # (GND)))))
// \controller|Add0~27  = CARRY((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout  & (!\pcounter|true_PC [14] & !\controller|Add0~25 )) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout  & ((!\controller|Add0~25 ) # (!\pcounter|true_PC [14]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.datab(\pcounter|true_PC [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add0~25 ),
	.combout(\controller|Add0~26_combout ),
	.cout(\controller|Add0~27 ));
// synopsys translate_off
defparam \controller|Add0~26 .lut_mask = 16'h9617;
defparam \controller|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \controller|Add0~28 (
// Equation(s):
// \controller|Add0~28_combout  = \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout  $ (\pcounter|true_PC [15] $ (!\controller|Add0~27 ))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.datab(\pcounter|true_PC [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\controller|Add0~27 ),
	.combout(\controller|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add0~28 .lut_mask = 16'h6969;
defparam \controller|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \controller|PC_next[14]~41 (
// Equation(s):
// \controller|PC_next[14]~41_combout  = (\controller|Add0~26_combout  & (!\controller|PC_next[13]~40 )) # (!\controller|Add0~26_combout  & ((\controller|PC_next[13]~40 ) # (GND)))
// \controller|PC_next[14]~42  = CARRY((!\controller|PC_next[13]~40 ) # (!\controller|Add0~26_combout ))

	.dataa(gnd),
	.datab(\controller|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|PC_next[13]~40 ),
	.combout(\controller|PC_next[14]~41_combout ),
	.cout(\controller|PC_next[14]~42 ));
// synopsys translate_off
defparam \controller|PC_next[14]~41 .lut_mask = 16'h3C3F;
defparam \controller|PC_next[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \controller|PC_next[15]~43 (
// Equation(s):
// \controller|PC_next[15]~43_combout  = \controller|PC_next[14]~42  $ (!\controller|Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|Add0~28_combout ),
	.cin(\controller|PC_next[14]~42 ),
	.combout(\controller|PC_next[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \controller|PC_next[15]~43 .lut_mask = 16'hF00F;
defparam \controller|PC_next[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \controller|Add2~26 (
// Equation(s):
// \controller|Add2~26_combout  = (\pcounter|true_PC [14] & (!\controller|Add2~25 )) # (!\pcounter|true_PC [14] & ((\controller|Add2~25 ) # (GND)))
// \controller|Add2~27  = CARRY((!\controller|Add2~25 ) # (!\pcounter|true_PC [14]))

	.dataa(\pcounter|true_PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\controller|Add2~25 ),
	.combout(\controller|Add2~26_combout ),
	.cout(\controller|Add2~27 ));
// synopsys translate_off
defparam \controller|Add2~26 .lut_mask = 16'h5A5F;
defparam \controller|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \controller|Add2~28 (
// Equation(s):
// \controller|Add2~28_combout  = \controller|Add2~27  $ (!\pcounter|true_PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcounter|true_PC [15]),
	.cin(\controller|Add2~27 ),
	.combout(\controller|Add2~28_combout ),
	.cout());
// synopsys translate_off
defparam \controller|Add2~28 .lut_mask = 16'hF00F;
defparam \controller|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y37_N31
dffeas \controller|PC_next[15] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[15]~43_combout ),
	.asdata(\controller|Add2~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[15] .is_wysiwyg = "true";
defparam \controller|PC_next[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N31
dffeas \controller|LBPC1[15] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[15] .is_wysiwyg = "true";
defparam \controller|LBPC1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \branch_inst|LR_o[15]~feeder (
// Equation(s):
// \branch_inst|LR_o[15]~feeder_combout  = \controller|LBPC1 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [15]),
	.cin(gnd),
	.combout(\branch_inst|LR_o[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|LR_o[15]~feeder .lut_mask = 16'hFF00;
defparam \branch_inst|LR_o[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N17
dffeas \branch_inst|LR_o[15] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\branch_inst|LR_o[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[15] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \pcounter|true_PC[15]~1 (
// Equation(s):
// \pcounter|true_PC[15]~1_combout  = (\go_to_LR_inst|link_back_o~8_combout  & ((\branch_inst|LR_o [15]))) # (!\go_to_LR_inst|link_back_o~8_combout  & (\controller|PC_next [15]))

	.dataa(\controller|PC_next [15]),
	.datab(\branch_inst|LR_o [15]),
	.datac(gnd),
	.datad(\go_to_LR_inst|link_back_o~8_combout ),
	.cin(gnd),
	.combout(\pcounter|true_PC[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[15]~1 .lut_mask = 16'hCCAA;
defparam \pcounter|true_PC[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N27
dffeas \controller|LBPC2[15] (
	.clk(!\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\controller|LBPC1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[15] .is_wysiwyg = "true";
defparam \controller|LBPC2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N25
dffeas \pcounter|true_PC[15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[15]~1_combout ),
	.asdata(\controller|LBPC2 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[15] .is_wysiwyg = "true";
defparam \pcounter|true_PC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N19
dffeas \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pcounter|true_PC [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ))))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18 .lut_mask = 16'hAFC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18_combout 
// )))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19 .lut_mask = 16'hF4A4;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \decode|Equal22~3 (
// Equation(s):
// \decode|Equal22~3_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout  & (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout  & 
// !\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ))

	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~9_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~21_combout ),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~29_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~3 .lut_mask = 16'h0030;
defparam \decode|Equal22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \decode|Equal22~4 (
// Equation(s):
// \decode|Equal22~4_combout  = (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout  & (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout  & 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout  & \decode|Equal22~3_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~23_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~7_combout ),
	.datad(\decode|Equal22~3_combout ),
	.cin(gnd),
	.combout(\decode|Equal22~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal22~4 .lut_mask = 16'h0100;
defparam \decode|Equal22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \decode|S~0 (
// Equation(s):
// \decode|S~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout  & (((!\decode|Equal18~1_combout ) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout )) # 
// (!\decode|Equal22~4_combout )))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19_combout ),
	.datab(\decode|Equal22~4_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~17_combout ),
	.datad(\decode|Equal18~1_combout ),
	.cin(gnd),
	.combout(\decode|S~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|S~0 .lut_mask = 16'h2AAA;
defparam \decode|S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \decode|S[2]~1 (
// Equation(s):
// \decode|S[2]~1_combout  = (\controller|Equal0~0_combout  & ((\decode|S~0_combout ) # ((!\decode|async_dep~23_combout ) # (!\decode|RC~5_combout ))))

	.dataa(\decode|S~0_combout ),
	.datab(\decode|RC~5_combout ),
	.datac(\controller|Equal0~0_combout ),
	.datad(\decode|async_dep~23_combout ),
	.cin(gnd),
	.combout(\decode|S[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|S[2]~1 .lut_mask = 16'hB0F0;
defparam \decode|S[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \decode|S[2]~2 (
// Equation(s):
// \decode|S[2]~2_combout  = (\decode|S[2]~1_combout  & \pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout )

	.dataa(gnd),
	.datab(\decode|S[2]~1_combout ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|S[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|S[2]~2 .lut_mask = 16'hC0C0;
defparam \decode|S[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N19
dffeas \pipeline|S_i[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\decode|S[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|S_i[0][2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pipeline|S_i[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pipeline|S_i[0][2] .is_wysiwyg = "true";
defparam \pipeline|S_i[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N8
cycloneive_lcell_comb \go_to_LR_inst|link_back_o~5 (
// Equation(s):
// \go_to_LR_inst|link_back_o~5_combout  = (\go_to_LR_inst|Mux8~3_combout  & (\go_to_LR_inst|Mux9~3_combout  & \go_to_LR_inst|Mux11~3_combout ))

	.dataa(\go_to_LR_inst|Mux8~3_combout ),
	.datab(\go_to_LR_inst|Mux9~3_combout ),
	.datac(gnd),
	.datad(\go_to_LR_inst|Mux11~3_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|link_back_o~5_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|link_back_o~5 .lut_mask = 16'h8800;
defparam \go_to_LR_inst|link_back_o~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N18
cycloneive_lcell_comb \go_to_LR_inst|link_back_o~4 (
// Equation(s):
// \go_to_LR_inst|link_back_o~4_combout  = (\go_to_LR_inst|Mux11~1_combout  & (\go_to_LR_inst|Mux9~1_combout  & \go_to_LR_inst|Mux8~1_combout ))

	.dataa(gnd),
	.datab(\go_to_LR_inst|Mux11~1_combout ),
	.datac(\go_to_LR_inst|Mux9~1_combout ),
	.datad(\go_to_LR_inst|Mux8~1_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|link_back_o~4_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|link_back_o~4 .lut_mask = 16'hC000;
defparam \go_to_LR_inst|link_back_o~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N2
cycloneive_lcell_comb \go_to_LR_inst|link_back_o~6 (
// Equation(s):
// \go_to_LR_inst|link_back_o~6_combout  = (\go_to_LR_inst|Mux10~4_combout  & ((\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|link_back_o~5_combout )) # (!\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|link_back_o~4_combout )))))

	.dataa(\pipeline|S_i[0][2]~q ),
	.datab(\go_to_LR_inst|link_back_o~5_combout ),
	.datac(\go_to_LR_inst|Mux10~4_combout ),
	.datad(\go_to_LR_inst|link_back_o~4_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|link_back_o~6_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|link_back_o~6 .lut_mask = 16'hD080;
defparam \go_to_LR_inst|link_back_o~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneive_lcell_comb \go_to_LR_inst|link_back_o~1 (
// Equation(s):
// \go_to_LR_inst|link_back_o~1_combout  = (\go_to_LR_inst|Mux3~3_combout  & (\go_to_LR_inst|Mux2~3_combout  & (\go_to_LR_inst|Mux0~3_combout  & \go_to_LR_inst|Mux1~3_combout )))

	.dataa(\go_to_LR_inst|Mux3~3_combout ),
	.datab(\go_to_LR_inst|Mux2~3_combout ),
	.datac(\go_to_LR_inst|Mux0~3_combout ),
	.datad(\go_to_LR_inst|Mux1~3_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|link_back_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|link_back_o~1 .lut_mask = 16'h8000;
defparam \go_to_LR_inst|link_back_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \go_to_LR_inst|link_back_o~0 (
// Equation(s):
// \go_to_LR_inst|link_back_o~0_combout  = (\go_to_LR_inst|Mux3~1_combout  & (\go_to_LR_inst|Mux1~1_combout  & (\go_to_LR_inst|Mux2~1_combout  & \go_to_LR_inst|Mux0~1_combout )))

	.dataa(\go_to_LR_inst|Mux3~1_combout ),
	.datab(\go_to_LR_inst|Mux1~1_combout ),
	.datac(\go_to_LR_inst|Mux2~1_combout ),
	.datad(\go_to_LR_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|link_back_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|link_back_o~0 .lut_mask = 16'h8000;
defparam \go_to_LR_inst|link_back_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \go_to_LR_inst|link_back_o~2 (
// Equation(s):
// \go_to_LR_inst|link_back_o~2_combout  = (\pipeline|enable_i[0][33]~q  & ((\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|link_back_o~1_combout )) # (!\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|link_back_o~0_combout )))))

	.dataa(\pipeline|enable_i[0][33]~q ),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(\go_to_LR_inst|link_back_o~1_combout ),
	.datad(\go_to_LR_inst|link_back_o~0_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|link_back_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|link_back_o~2 .lut_mask = 16'hA280;
defparam \go_to_LR_inst|link_back_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \go_to_LR_inst|Mux15~4 (
// Equation(s):
// \go_to_LR_inst|Mux15~4_combout  = (\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux15~1_combout )) # (!\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux15~3_combout )))

	.dataa(\go_to_LR_inst|Mux15~1_combout ),
	.datab(gnd),
	.datac(\go_to_LR_inst|Mux15~3_combout ),
	.datad(\pipeline|S_i[0][2]~q ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux15~4 .lut_mask = 16'hAAF0;
defparam \go_to_LR_inst|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \go_to_LR_inst|link_back_o~7 (
// Equation(s):
// \go_to_LR_inst|link_back_o~7_combout  = (\go_to_LR_inst|Mux12~4_combout  & (\go_to_LR_inst|Mux14~4_combout  & (\go_to_LR_inst|Mux13~4_combout  & \go_to_LR_inst|Mux15~4_combout )))

	.dataa(\go_to_LR_inst|Mux12~4_combout ),
	.datab(\go_to_LR_inst|Mux14~4_combout ),
	.datac(\go_to_LR_inst|Mux13~4_combout ),
	.datad(\go_to_LR_inst|Mux15~4_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|link_back_o~7_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|link_back_o~7 .lut_mask = 16'h8000;
defparam \go_to_LR_inst|link_back_o~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \go_to_LR_inst|Mux7~4 (
// Equation(s):
// \go_to_LR_inst|Mux7~4_combout  = (\pipeline|S_i[0][2]~q  & ((\go_to_LR_inst|Mux7~1_combout ))) # (!\pipeline|S_i[0][2]~q  & (\go_to_LR_inst|Mux7~3_combout ))

	.dataa(\go_to_LR_inst|Mux7~3_combout ),
	.datab(\pipeline|S_i[0][2]~q ),
	.datac(gnd),
	.datad(\go_to_LR_inst|Mux7~1_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|Mux7~4 .lut_mask = 16'hEE22;
defparam \go_to_LR_inst|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \go_to_LR_inst|link_back_o~3 (
// Equation(s):
// \go_to_LR_inst|link_back_o~3_combout  = (\go_to_LR_inst|Mux6~4_combout  & (\go_to_LR_inst|Mux5~4_combout  & (\go_to_LR_inst|Mux7~4_combout  & \go_to_LR_inst|Mux4~4_combout )))

	.dataa(\go_to_LR_inst|Mux6~4_combout ),
	.datab(\go_to_LR_inst|Mux5~4_combout ),
	.datac(\go_to_LR_inst|Mux7~4_combout ),
	.datad(\go_to_LR_inst|Mux4~4_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|link_back_o~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|link_back_o~3 .lut_mask = 16'h8000;
defparam \go_to_LR_inst|link_back_o~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \go_to_LR_inst|link_back_o~8 (
// Equation(s):
// \go_to_LR_inst|link_back_o~8_combout  = (\go_to_LR_inst|link_back_o~6_combout  & (\go_to_LR_inst|link_back_o~2_combout  & (\go_to_LR_inst|link_back_o~7_combout  & \go_to_LR_inst|link_back_o~3_combout )))

	.dataa(\go_to_LR_inst|link_back_o~6_combout ),
	.datab(\go_to_LR_inst|link_back_o~2_combout ),
	.datac(\go_to_LR_inst|link_back_o~7_combout ),
	.datad(\go_to_LR_inst|link_back_o~3_combout ),
	.cin(gnd),
	.combout(\go_to_LR_inst|link_back_o~8_combout ),
	.cout());
// synopsys translate_off
defparam \go_to_LR_inst|link_back_o~8 .lut_mask = 16'h8000;
defparam \go_to_LR_inst|link_back_o~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N29
dffeas \controller|PC_next[14] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|PC_next[14]~41_combout ),
	.asdata(\controller|Add2~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|PC_next [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|PC_next[14] .is_wysiwyg = "true";
defparam \controller|PC_next[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N29
dffeas \controller|LBPC1[14] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|Add2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC1[14] .is_wysiwyg = "true";
defparam \controller|LBPC1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \branch_inst|LR_o[14]~feeder (
// Equation(s):
// \branch_inst|LR_o[14]~feeder_combout  = \controller|LBPC1 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [14]),
	.cin(gnd),
	.combout(\branch_inst|LR_o[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \branch_inst|LR_o[14]~feeder .lut_mask = 16'hFF00;
defparam \branch_inst|LR_o[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N25
dffeas \branch_inst|LR_o[14] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\branch_inst|LR_o[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pipeline|enable_i[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\branch_inst|LR_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \branch_inst|LR_o[14] .is_wysiwyg = "true";
defparam \branch_inst|LR_o[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \pcounter|true_PC[14]~0 (
// Equation(s):
// \pcounter|true_PC[14]~0_combout  = (\go_to_LR_inst|link_back_o~8_combout  & ((\branch_inst|LR_o [14]))) # (!\go_to_LR_inst|link_back_o~8_combout  & (\controller|PC_next [14]))

	.dataa(\go_to_LR_inst|link_back_o~8_combout ),
	.datab(\controller|PC_next [14]),
	.datac(gnd),
	.datad(\branch_inst|LR_o [14]),
	.cin(gnd),
	.combout(\pcounter|true_PC[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|true_PC[14]~0 .lut_mask = 16'hEE44;
defparam \pcounter|true_PC[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \controller|LBPC2[14]~feeder (
// Equation(s):
// \controller|LBPC2[14]~feeder_combout  = \controller|LBPC1 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\controller|LBPC1 [14]),
	.cin(gnd),
	.combout(\controller|LBPC2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controller|LBPC2[14]~feeder .lut_mask = 16'hFF00;
defparam \controller|LBPC2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N1
dffeas \controller|LBPC2[14] (
	.clk(!\clk~clkctrl_outclk ),
	.d(\controller|LBPC2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|LBPC2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|LBPC2[14] .is_wysiwyg = "true";
defparam \controller|LBPC2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N7
dffeas \pcounter|true_PC[14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\pcounter|true_PC[14]~0_combout ),
	.asdata(\controller|LBPC2 [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\branch_inst|branch_fail_o~3_combout ),
	.ena(\pcounter|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|true_PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|true_PC[14] .is_wysiwyg = "true";
defparam \pcounter|true_PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout  = (\pcounter|true_PC [14] & \pcounter|true_PC [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\pcounter|true_PC [14]),
	.datad(\pcounter|true_PC [15]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2 .lut_mask = 16'hF000;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode906w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1])))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ))) # 
// (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1] & (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 .lut_mask = 16'hF2C2;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 (
// Equation(s):
// \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout  = (\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & ((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  & 
// (\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 )) # (!\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout  & 
// ((\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ))))) # (!\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0] & (((\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout 
// ))))

	.dataa(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datac(\pram|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 .lut_mask = 16'hAFC0;
defparam \pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\pram|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hD8D8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N9
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hFA00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N20
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N22
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hA5A5;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 .lut_mask = 16'hFF20;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N23
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 .lut_mask = 16'hF7FF;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N4
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~9_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .lut_mask = 16'h888F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N15
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N16
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y40_N17
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N18
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(gnd),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12 ),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y40_N19
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N21
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout ),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'hA0A4;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h5D08;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N28
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'hF0A3;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N30
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h4100;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N26
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'hF3A1;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h4010;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h0340;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N2
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hE4A0;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N12
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h5F00;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N14
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 .lut_mask = 16'hFFA8;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N13
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N24
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h3222;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N25
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N10
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h3222;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N11
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N0
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'h3202;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N1
dffeas \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N8
cycloneive_lcell_comb \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datab(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hF0EE;
defparam \pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h55AA;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h5A5F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hCC00;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18 .lut_mask = 16'hFF40;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y42_N13
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hC30C;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y42_N15
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(gnd),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y42_N17
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N4
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17 .lut_mask = 16'hEFFF;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N18
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hF00F;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y42_N19
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N26
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~17_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .lut_mask = 16'h8F88;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y42_N11
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hC4C5;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h8F80;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N6
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0520;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N8
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'hB888;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N12
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'h7070;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N14
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 .lut_mask = 16'hFFE0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N13
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N30
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h80C0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'hC8C9;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N28
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h2322;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N0
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h00EC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N1
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N10
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h3202;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N11
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h616A;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y42_N22
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'hD090;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y42_N24
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h00AC;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y42_N25
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N2
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N3
dffeas \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'h0002;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N16
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'hF0C0;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N20
cycloneive_lcell_comb \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 (
	.dataa(\dram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(\dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cin(gnd),
	.combout(\dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .lut_mask = 16'hBBB8;
defparam \dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\pram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.datad(\dram|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hEA40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFCFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 .lut_mask = 16'hFF20;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y42_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y42_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13 .lut_mask = 16'hFFFD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 .lut_mask = 16'hB3A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y42_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y42_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h3C6D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hFF40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 .lut_mask = 16'hFFA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h5540;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h5444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0140;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h1818;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h4540;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hD9C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .lut_mask = 16'h5A5A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 .lut_mask = 16'hAB03;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h0402;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h1141;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'hAEAE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h3FDA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'hCCCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h6712;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'hFF0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'hE48E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'hFF0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'h5A50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h2002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hEEE0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFFBA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h80C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hCFCE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y64_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
