<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Hexagon/RDFRegisters.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_44384080de1e1933d0286d6003f85ecf.html">Hexagon</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">RDFRegisters.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="RDFRegisters_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- RDFRegisters.cpp ---------------------------------------------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#include &quot;<a class="code" href="RDFRegisters_8h.html">RDFRegisters.h</a>&quot;</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &lt;set&gt;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">using namespace </span>rdf;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a3563b475b0733207551aacf5d81184ed">   27</a></span><a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a3563b475b0733207551aacf5d81184ed">PhysicalRegisterInfo::PhysicalRegisterInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;tri,</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    : <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(tri) {</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>  RegInfos.resize(TRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> BadRC(TRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC : TRI.<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a1b57440df29489b2a05e7b04bdfc7c96">regclasses</a>()) {</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <span class="keywordflow">for</span> (<a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> R : *RC) {</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>      RegInfo &amp;RI = RegInfos[R];</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>      <span class="keywordflow">if</span> (RI.RegClass != <span class="keyword">nullptr</span> &amp;&amp; !BadRC[R]) {</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>        <span class="keywordflow">if</span> (RC-&gt;LaneMask != RI.RegClass-&gt;LaneMask) {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>          BadRC.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(R);</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>          RI.RegClass = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>        }</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>      } <span class="keywordflow">else</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>        RI.RegClass = RC;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    }</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>  }</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>  UnitInfos.resize(TRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>());</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classuint32__t.html">uint32_t</a> U = 0, NU = TRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>(); U != NU; ++U) {</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    <span class="keywordflow">if</span> (UnitInfos[U].Reg != 0)</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <a class="code hl_class" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> R(U, &amp;TRI);</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(R.isValid());</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <a class="code hl_class" href="classuint32__t.html">RegisterId</a> <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = *R;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    ++R;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="keywordflow">if</span> (R.isValid()) {</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>      UnitInfos[U].Mask = <a class="code hl_function" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>();</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>      UnitInfos[U].Reg = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, &amp;TRI); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>        std::pair&lt;uint32_t,LaneBitmask&gt; <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>        UnitInfo &amp;UI = UnitInfos[<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.first];</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>        UI.Reg = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>        <span class="keywordflow">if</span> (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second.any()) {</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>          UI.Mask = <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>          <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = RegInfos[<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>].RegClass)</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>            UI.Mask = RC-&gt;LaneMask;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>            UI.Mask = <a class="code hl_function" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>();</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>        }</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>      }</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    }</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  }</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *RM : TRI.<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a624dd05ba6172741caf3e1efcd6d5b39">getRegMasks</a>())</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    RegMasks.<a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">insert</a>(RM);</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a> : mf)</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;In : <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>)</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op : In.operands())</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>        <span class="keywordflow">if</span> (Op.isRegMask())</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>          RegMasks.<a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">insert</a>(Op.getRegMask());</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  MaskInfos.resize(RegMasks.<a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">size</a>()+1);</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classuint32__t.html">uint32_t</a> M = 1, NM = RegMasks.<a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">size</a>(); M &lt;= NM; ++M) {</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> PU(TRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>());</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *MB = RegMasks.<a class="code hl_function" href="structllvm_1_1rdf_1_1IndexedSet.html#a9ea0780e44bdf21e392dff8529e4681e">get</a>(M);</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = TRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(); i != e; ++i) {</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>      <span class="keywordflow">if</span> (!(MB[i/32] &amp; (1u &lt;&lt; (i%32))))</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> U(i, &amp;TRI); U.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++U)</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>        PU.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(*U);</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    }</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    MaskInfos[M].Units = PU.<a class="code hl_function" href="classllvm_1_1BitVector.html#a927a42e9ba460032b09028af4e9eb57a">flip</a>();</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  }</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>}</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a94e6621743c912df37ced36580ffcdfc">   97</a></span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> PhysicalRegisterInfo::normalize(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="keywordflow">return</span> RR;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>}</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ac5af74be4da538726ecda6e4ecbe88eb">  101</a></span>std::set&lt;RegisterId&gt; <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ac5af74be4da538726ecda6e4ecbe88eb">PhysicalRegisterInfo::getAliasSet</a>(<a class="code hl_class" href="classuint32__t.html">RegisterId</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <span class="comment">// Do not include RR in the alias set.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  std::set&lt;RegisterId&gt; AS;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(Reg) || <a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(Reg));</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(Reg)) {</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="comment">// XXX SLOW</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *MB = <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a7ed460e206904e6731fb5a812a74d874">getRegMaskBits</a>(Reg);</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, e = TRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>(); i != e; ++i) {</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>      <span class="keywordflow">if</span> (MB[i/32] &amp; (1u &lt;&lt; (i%32)))</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>        <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>      AS.insert(i);</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    }</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *RM : RegMasks) {</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>      <a class="code hl_class" href="classuint32__t.html">RegisterId</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">getRegMaskId</a>(RM);</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> != Reg &amp;&amp; aliasMM(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(Reg), <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)))</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>        AS.insert(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    }</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="keywordflow">return</span> AS;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  }</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(Reg, &amp;TRI, <span class="keyword">false</span>); AI.<a class="code hl_function" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>(); ++AI)</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    AS.insert(*AI);</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *RM : RegMasks) {</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <a class="code hl_class" href="classuint32__t.html">RegisterId</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">getRegMaskId</a>(RM);</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="keywordflow">if</span> (aliasRM(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(Reg), <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)))</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>      AS.insert(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  }</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <span class="keywordflow">return</span> AS;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>}</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="keywordtype">bool</span> PhysicalRegisterInfo::aliasRR(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(<a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>.Reg));</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(RB.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>));</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <a class="code hl_class" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> UMA(<a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>.Reg, &amp;TRI);</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <a class="code hl_class" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> UMB(RB.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>, &amp;TRI);</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <span class="comment">// Reg units are returned in the numerical order.</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  <span class="keywordflow">while</span> (UMA.isValid() &amp;&amp; UMB.isValid()) {</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <span class="comment">// Skip units that are masked off in RA.</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    std::pair&lt;RegisterId,LaneBitmask&gt; PA = *UMA;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="keywordflow">if</span> (PA.second.any() &amp;&amp; (PA.second &amp; <a class="code hl_variable" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>.Mask).none()) {</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>      ++UMA;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    }</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="comment">// Skip units that are masked off in RB.</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    std::pair&lt;RegisterId,LaneBitmask&gt; PB = *UMB;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <span class="keywordflow">if</span> (PB.second.any() &amp;&amp; (PB.second &amp; RB.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>).none()) {</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>      ++UMB;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    }</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="keywordflow">if</span> (PA.first == PB.first)</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    <span class="keywordflow">if</span> (PA.first &lt; PB.first)</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>      ++UMA;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PB.first &lt; PA.first)</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>      ++UMB;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  }</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>}</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="keywordtype">bool</span> PhysicalRegisterInfo::aliasRM(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR, <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RM)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">TargetRegisterInfo::isPhysicalRegister</a>(RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>) &amp;&amp; <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>.Reg));</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *MB = <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a7ed460e206904e6731fb5a812a74d874">getRegMaskBits</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>.Reg);</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <span class="keywordtype">bool</span> Preserved = MB[RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>/32] &amp; (1u &lt;&lt; (RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>%32));</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="comment">// If the lane mask information is &quot;full&quot;, e.g. when the given lane mask</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="comment">// is a superset of the lane mask from the register class, check the regmask</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <span class="comment">// bit directly.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <span class="keywordflow">if</span> (RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a> == <a class="code hl_function" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>())</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <span class="keywordflow">return</span> !Preserved;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = RegInfos[RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>].RegClass;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="keywordflow">if</span> (RC != <span class="keyword">nullptr</span> &amp;&amp; (RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a> &amp; RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#a0363c6cc08fe464f66f9e53239bb35e3">LaneMask</a>) == RC-&gt;<a class="code hl_variable" href="classllvm_1_1TargetRegisterClass.html#a0363c6cc08fe464f66f9e53239bb35e3">LaneMask</a>)</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="keywordflow">return</span> !Preserved;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="comment">// Otherwise, check all subregisters whose lane mask overlaps the given</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="comment">// mask. For each such register, if it is preserved by the regmask, then</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="comment">// clear the corresponding bits in the given mask. If at the end, all</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="comment">// bits have been cleared, the register does not alias the regmask (i.e.</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="comment">// is it preserved by it).</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code hl_enumvalue" href="namespacellvm_1_1ARM.html#ac2456158e5acb44477d8ecfa2d04dbdea69691c7bdcc3ce6d5d8a1361f22d04ac">M</a> = RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCSubRegIndexIterator.html">MCSubRegIndexIterator</a> <a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>(RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>, &amp;TRI); <a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.isValid(); ++SI) {</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> SM = TRI.<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a>(<a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.getSubRegIndex());</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <span class="keywordflow">if</span> ((SM &amp; RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>).none())</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <span class="keywordtype">unsigned</span> SR = <a class="code hl_enumvalue" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>.getSubReg();</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <span class="keywordflow">if</span> (!(MB[SR/32] &amp; (1u &lt;&lt; (SR%32))))</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="comment">// The subregister SR is preserved.</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1ARM.html#ac2456158e5acb44477d8ecfa2d04dbdea69691c7bdcc3ce6d5d8a1361f22d04ac">M</a> &amp;= ~SM;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm_1_1ARM.html#ac2456158e5acb44477d8ecfa2d04dbdea69691c7bdcc3ce6d5d8a1361f22d04ac">M</a>.none())</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  }</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>}</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="keywordtype">bool</span> PhysicalRegisterInfo::aliasMM(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RM, <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RN)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>.Reg) &amp;&amp; <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4">RN</a>.Reg));</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <span class="keywordtype">unsigned</span> NumRegs = TRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>();</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *BM = <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a7ed460e206904e6731fb5a812a74d874">getRegMaskBits</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>.Reg);</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *BN = <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a7ed460e206904e6731fb5a812a74d874">getRegMaskBits</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4">RN</a>.Reg);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> w = 0, nw = NumRegs/32; w != nw; ++w) {</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    <span class="comment">// Intersect the negations of both words. Disregard reg=0,</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <span class="comment">// i.e. 0th bit in the 0th word.</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a> = ~BM[w] &amp; ~BN[w];</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <span class="keywordflow">if</span> (w == 0)</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a> &amp;= ~1;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  }</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="comment">// Check the remaining registers in the last word.</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="keywordtype">unsigned</span> TailRegs = NumRegs % 32;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="keywordflow">if</span> (TailRegs == 0)</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keywordtype">unsigned</span> TW = NumRegs / 32;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> TailMask = (1u &lt;&lt; TailRegs) - 1;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="keywordflow">if</span> (~BM[TW] &amp; ~BN[TW] &amp; TailMask)</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>}</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ad1e916faef142397ee6fdf5e6e1a5474">  225</a></span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ad1e916faef142397ee6fdf5e6e1a5474">PhysicalRegisterInfo::mapTo</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR, <span class="keywordtype">unsigned</span> R)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <span class="keywordflow">if</span> (RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> == R)</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="keywordflow">return</span> RR;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = TRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ae2ea5bfc0ef3badd1de7a50d190adba3">getSubRegIndex</a>(R, RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>))</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(R, TRI.<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a938dce5c56b702795d4850328f88b559">composeSubRegIndexLaneMask</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>));</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a> = TRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ae2ea5bfc0ef3badd1de7a50d190adba3">getSubRegIndex</a>(RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>, R)) {</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <span class="keyword">const</span> RegInfo &amp;RI = RegInfos[R];</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> RCM = RI.RegClass ? RI.RegClass-&gt;LaneMask</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>                                  : <a class="code hl_function" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>();</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> M = TRI.<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#a650a5c87ca87589eb69d4be3af841ee3">reverseComposeSubRegIndexLaneMask</a>(<a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>);</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(R, M &amp; RCM);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  }</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid arguments: unrelated registers?&quot;</span>);</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>}</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a11eed31a4a2d388968084ca63ea3f928">  240</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a11eed31a4a2d388968084ca63ea3f928">RegisterAggr::hasAliasOf</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">PhysicalRegisterInfo::isRegMaskId</a>(RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>))</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    <span class="keywordflow">return</span> Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#a352d7cd6ee10aa08d981fc1c67efe786">anyCommon</a>(PRI.<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a0b41fbff427a806361170cffabc62e41">getMaskUnits</a>(RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>));</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> U(RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>, &amp;PRI.<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a37e1235677602b5f723384757dc64d68">getTRI</a>()); U.<a class="code hl_function" href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">isValid</a>(); ++U) {</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    std::pair&lt;uint32_t,LaneBitmask&gt; <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = *U;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second.none() || (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second &amp; RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>).any())</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>      <span class="keywordflow">if</span> (Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.first))</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  }</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>}</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a295d6a3ed95a4226eb64114db94b8dbf">  253</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a295d6a3ed95a4226eb64114db94b8dbf">RegisterAggr::hasCoverOf</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">PhysicalRegisterInfo::isRegMaskId</a>(RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>)) {</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code hl_class" href="classT.html">T</a>(PRI.<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a0b41fbff427a806361170cffabc62e41">getMaskUnits</a>(RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>));</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classT.html">T</a>.reset(Units).none();</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  }</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> U(RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>, &amp;PRI.<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a37e1235677602b5f723384757dc64d68">getTRI</a>()); U.<a class="code hl_function" href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">isValid</a>(); ++U) {</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    std::pair&lt;uint32_t,LaneBitmask&gt; <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = *U;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second.none() || (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second &amp; RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>).any())</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>      <span class="keywordflow">if</span> (!Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.first))</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  }</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>}</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">  268</a></span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">RegisterAggr::insert</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) {</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">PhysicalRegisterInfo::isRegMaskId</a>(RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>)) {</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    Units |= PRI.<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a0b41fbff427a806361170cffabc62e41">getMaskUnits</a>(RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>);</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  }</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> U(RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>, &amp;PRI.<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a37e1235677602b5f723384757dc64d68">getTRI</a>()); U.<a class="code hl_function" href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">isValid</a>(); ++U) {</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    std::pair&lt;uint32_t,LaneBitmask&gt; <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = *U;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second.none() || (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second &amp; RR.<a class="code hl_variable" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>).any())</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>      Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">set</a>(<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.first);</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  }</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>}</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a8a072bd407729af355c4437ef1508a7e">  282</a></span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">RegisterAggr::insert</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG) {</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  Units |= RG.Units;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>}</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">  287</a></span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">RegisterAggr::intersect</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) {</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">intersect</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a>(PRI).<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">insert</a>(RR));</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>}</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a3e379585544c02454abc754823fa58ae">  291</a></span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">RegisterAggr::intersect</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG) {</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  Units &amp;= RG.Units;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>}</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">  296</a></span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code hl_function" href="classllvm_1_1AllocatorList.html#ae8ad5f07308cf0dca49e8fad30b2aea7">RegisterAggr::clear</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) {</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">clear</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a>(PRI).<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">insert</a>(RR));</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>}</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a41ea9818c03f4abc3abc673306dbbabd">  300</a></span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code hl_function" href="classllvm_1_1AllocatorList.html#ae8ad5f07308cf0dca49e8fad30b2aea7">RegisterAggr::clear</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG) {</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#a168122d6ac4ed2a8b722e01b592ad289">reset</a>(RG.Units);</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>}</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#acbfda31693da28d8b0a67fbc6fdef351">  305</a></span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#acbfda31693da28d8b0a67fbc6fdef351">RegisterAggr::intersectWith</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> <a class="code hl_class" href="classT.html">T</a>(PRI);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  <a class="code hl_class" href="classT.html">T</a>.insert(RR).intersect(*<span class="keyword">this</span>);</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classT.html">T</a>.empty())</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>();</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> NR = <a class="code hl_class" href="classT.html">T</a>.makeRegRef();</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NR);</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <span class="keywordflow">return</span> NR;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>}</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a65cdb708065271fdefb9fba495cf5d95">  315</a></span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a65cdb708065271fdefb9fba495cf5d95">RegisterAggr::clearIn</a>(<a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a>(PRI).<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">insert</a>(RR).<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">clear</a>(*this).<a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#abc07de2121e406824a1f20ea6fb48a3e">makeRegRef</a>();</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>}</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#abc07de2121e406824a1f20ea6fb48a3e">  319</a></span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code hl_function" href="structllvm_1_1rdf_1_1RegisterAggr.html#abc07de2121e406824a1f20ea6fb48a3e">RegisterAggr::makeRegRef</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <span class="keywordtype">int</span> U = Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>();</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  <span class="keywordflow">if</span> (U &lt; 0)</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>();</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <span class="keyword">auto</span> AliasedRegs = [<span class="keyword">this</span>] (<a class="code hl_class" href="classuint32__t.html">uint32_t</a> Unit, <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Regs) {</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> R(Unit, &amp;PRI.<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a37e1235677602b5f723384757dc64d68">getTRI</a>()); R.isValid(); ++R)</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> S(*R, &amp;PRI.<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a37e1235677602b5f723384757dc64d68">getTRI</a>(), <span class="keyword">true</span>); S.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++S)</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>        Regs.set(*S);</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  };</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="comment">// Find the set of all registers that are aliased to all the units</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <span class="comment">// in this aggregate.</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <span class="comment">// Get all the registers aliased to the first unit in the bit vector.</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> Regs(PRI.<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a37e1235677602b5f723384757dc64d68">getTRI</a>().<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  AliasedRegs(U, Regs);</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  U = Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#a9941bbcdd7fadda44146fcc6f91af71f">find_next</a>(U);</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <span class="comment">// For each other unit, intersect it with the set of all registers</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  <span class="comment">// aliased that unit.</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="keywordflow">while</span> (U &gt;= 0) {</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> AR(PRI.<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a37e1235677602b5f723384757dc64d68">getTRI</a>().<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    AliasedRegs(U, AR);</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    Regs &amp;= AR;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    U = Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#a9941bbcdd7fadda44146fcc6f91af71f">find_next</a>(U);</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  }</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  <span class="comment">// If there is at least one register remaining, pick the first one,</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <span class="comment">// and consolidate the masks of all of its units contained in this</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <span class="comment">// aggregate.</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = Regs.<a class="code hl_function" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>();</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> &lt;= 0)</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>();</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <a class="code hl_struct" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> M;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, &amp;PRI.<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a37e1235677602b5f723384757dc64d68">getTRI</a>()); <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    std::pair&lt;uint32_t,LaneBitmask&gt; <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>    <span class="keywordflow">if</span> (Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.first))</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>      M |= <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second.none() ? <a class="code hl_function" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>() : <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  }</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, M);</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>}</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a6abd2aa0f11136094b477ae60a74c627">  364</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1GISelCSEInfo.html#ad618ee9072d3c262117d573f41b18dc8">RegisterAggr::print</a>(<a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  OS &lt;&lt; <span class="charliteral">&#39;{&#39;</span>;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> U = Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>(); U &gt;= 0; U = Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#a9941bbcdd7fadda44146fcc6f91af71f">find_next</a>(U))</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>    OS &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; <a class="code hl_function" href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">printRegUnit</a>(U, &amp;PRI.<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a37e1235677602b5f723384757dc64d68">getTRI</a>());</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  OS &lt;&lt; <span class="stringliteral">&quot; }&quot;</span>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>}</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a41bd52e81b4309fa079509947b6a2422">  371</a></span><a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">RegisterAggr::rr_iterator::rr_iterator</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG,</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>      <span class="keywordtype">bool</span> End)</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>    : Owner(&amp;RG) {</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> U = RG.Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">find_first</a>(); U &gt;= 0; U = RG.Units.<a class="code hl_function" href="classllvm_1_1BitVector.html#a9941bbcdd7fadda44146fcc6f91af71f">find_next</a>(U)) {</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>    <a class="code hl_struct" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> R = RG.PRI.<a class="code hl_function" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#aff74ab74f8d91f36b55b0eba3ba18edc">getRefForUnit</a>(U);</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    Masks[R.Reg] |= R.Mask;</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  }</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  Pos = End ? Masks.end() : Masks.begin();</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  Index = End ? Masks.size() : 0;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>}</div>
<div class="ttc" id="aBitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aLaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div><div class="ttdoc">A common definition of LaneBitmask for use in TableGen and CodeGen.</div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aRDFRegisters_8h_html"><div class="ttname"><a href="RDFRegisters_8h.html">RDFRegisters.h</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdeci">@ SI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06142">SIInstrInfo.cpp:6142</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">SIOptimizeExecMaskingPreRA.cpp:75</a></div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassllvm_1_1AllocatorList_html_ae8ad5f07308cf0dca49e8fad30b2aea7"><div class="ttname"><a href="classllvm_1_1AllocatorList.html#ae8ad5f07308cf0dca49e8fad30b2aea7">llvm::AllocatorList::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00213">AllocatorList.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a168122d6ac4ed2a8b722e01b592ad289"><div class="ttname"><a href="classllvm_1_1BitVector.html#a168122d6ac4ed2a8b722e01b592ad289">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00438">BitVector.h:438</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a2da3bac3ad70ccb97150626385ebd6a7"><div class="ttname"><a href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">llvm::BitVector::find_first</a></div><div class="ttdeci">int find_first() const</div><div class="ttdoc">find_first - Returns the index of the first set bit, -1 if none of the bits are set.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00331">BitVector.h:331</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a352d7cd6ee10aa08d981fc1c67efe786"><div class="ttname"><a href="classllvm_1_1BitVector.html#a352d7cd6ee10aa08d981fc1c67efe786">llvm::BitVector::anyCommon</a></div><div class="ttdeci">bool anyCommon(const BitVector &amp;RHS) const</div><div class="ttdoc">Test if any common bits are set.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00523">BitVector.h:523</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a62237ebe27691377a942abe7446332ec"><div class="ttname"><a href="classllvm_1_1BitVector.html#a62237ebe27691377a942abe7446332ec">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a927a42e9ba460032b09028af4e9eb57a"><div class="ttname"><a href="classllvm_1_1BitVector.html#a927a42e9ba460032b09028af4e9eb57a">llvm::BitVector::flip</a></div><div class="ttdeci">BitVector &amp; flip()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00477">BitVector.h:477</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a9941bbcdd7fadda44146fcc6f91af71f"><div class="ttname"><a href="classllvm_1_1BitVector.html#a9941bbcdd7fadda44146fcc6f91af71f">llvm::BitVector::find_next</a></div><div class="ttdeci">int find_next(unsigned Prev) const</div><div class="ttdoc">find_next - Returns the index of the next set bit following the &quot;Prev&quot; bit.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00339">BitVector.h:339</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelCSEInfo_html_ad618ee9072d3c262117d573f41b18dc8"><div class="ttname"><a href="classllvm_1_1GISelCSEInfo.html#ad618ee9072d3c262117d573f41b18dc8">llvm::GISelCSEInfo::print</a></div><div class="ttdeci">void print()</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00257">CSEInfo.cpp:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00668">MCRegisterInfo.h:668</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00693">MCRegisterInfo.h:693</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00566">MCRegisterInfo.h:566</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitMaskIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html">llvm::MCRegUnitMaskIterator</a></div><div class="ttdoc">MCRegUnitMaskIterator enumerates a list of register units and their associated lane masks for Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00594">MCRegisterInfo.h:594</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitMaskIterator_html_a73b0d1192402b944dbc7aac0db77258d"><div class="ttname"><a href="classllvm_1_1MCRegUnitMaskIterator.html#a73b0d1192402b944dbc7aac0db77258d">llvm::MCRegUnitMaskIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00615">MCRegisterInfo.h:615</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegUnitRootIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html">llvm::MCRegUnitRootIterator</a></div><div class="ttdoc">MCRegUnitRootIterator enumerates the root registers of a register unit.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00634">MCRegisterInfo.h:634</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00214">MCRegisterInfo.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a1c0e50e50918b2c91b99e1188d41c901"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">llvm::MCRegisterInfo::getNumRegUnits</a></div><div class="ttdeci">unsigned getNumRegUnits() const</div><div class="ttdoc">Return the number of (native) register units in the target.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00390">MCRegisterInfo.h:390</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ae2ea5bfc0ef3badd1de7a50d190adba3"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ae2ea5bfc0ef3badd1de7a50d190adba3">llvm::MCRegisterInfo::getSubRegIndex</a></div><div class="ttdeci">unsigned getSubRegIndex(unsigned RegNo, unsigned SubRegNo) const</div><div class="ttdoc">For a given register pair, return the sub-register index if the second register is a sub-register of ...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00043">MCRegisterInfo.cpp:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00376">MCRegisterInfo.h:376</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubRegIndexIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIndexIterator.html">llvm::MCSubRegIndexIterator</a></div><div class="ttdoc">Iterator that enumerates the sub-registers of a Reg and the associated sub-register indices.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00496">MCRegisterInfo.h:496</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdoc">MCSuperRegIterator enumerates all super-registers of Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00530">MCRegisterInfo.h:530</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a0363c6cc08fe464f66f9e53239bb35e3"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a0363c6cc08fe464f66f9e53239bb35e3">llvm::TargetRegisterClass::LaneMask</a></div><div class="ttdeci">const LaneBitmask LaneMask</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00054">TargetRegisterInfo.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a1b57440df29489b2a05e7b04bdfc7c96"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a1b57440df29489b2a05e7b04bdfc7c96">llvm::TargetRegisterInfo::regclasses</a></div><div class="ttdeci">iterator_range&lt; regclass_iterator &gt; regclasses() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00690">TargetRegisterInfo.h:690</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a624dd05ba6172741caf3e1efcd6d5b39"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a624dd05ba6172741caf3e1efcd6d5b39">llvm::TargetRegisterInfo::getRegMasks</a></div><div class="ttdeci">virtual ArrayRef&lt; const uint32_t * &gt; getRegMasks() const =0</div><div class="ttdoc">Return all the call-preserved register masks defined for this target.</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a650a5c87ca87589eb69d4be3af841ee3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a650a5c87ca87589eb69d4be3af841ee3">llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask</a></div><div class="ttdeci">LaneBitmask reverseComposeSubRegIndexLaneMask(unsigned IdxA, LaneBitmask LaneMask) const</div><div class="ttdoc">Transform a lanemask given for a virtual register to the corresponding lanemask before using subregis...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00622">TargetRegisterInfo.h:622</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a7a23b6fb3b79b0c2bf4bf4f0cb042840"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">llvm::TargetRegisterInfo::getSubRegIndexLaneMask</a></div><div class="ttdeci">LaneBitmask getSubRegIndexLaneMask(unsigned SubIdx) const</div><div class="ttdoc">Return a bitmask representing the parts of a register that are covered by SubIdx.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00390">TargetRegisterInfo.h:390</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a938dce5c56b702795d4850328f88b559"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a938dce5c56b702795d4850328f88b559">llvm::TargetRegisterInfo::composeSubRegIndexLaneMask</a></div><div class="ttdeci">LaneBitmask composeSubRegIndexLaneMask(unsigned IdxA, LaneBitmask Mask) const</div><div class="ttdoc">Transforms a LaneMask computed for one subregister to the lanemask that would have been computed when...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00608">TargetRegisterInfo.h:608</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00045">raw_ostream.h:45</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM_html_ac2456158e5acb44477d8ecfa2d04dbdea69691c7bdcc3ce6d5d8a1361f22d04ac"><div class="ttname"><a href="namespacellvm_1_1ARM.html#ac2456158e5acb44477d8ecfa2d04dbdea69691c7bdcc3ce6d5d8a1361f22d04ac">llvm::ARM::ProfileKind::M</a></div><div class="ttdeci">@ M</div></div>
<div class="ttc" id="anamespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4">llvm::NVPTX::PTXCvtMode::RN</a></div><div class="ttdeci">@ RN</div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00118">NVPTX.h:118</a></div></div>
<div class="ttc" id="anamespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">llvm::NVPTX::PTXCvtMode::RM</a></div><div class="ttdeci">@ RM</div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00120">NVPTX.h:120</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a34302b557354b8a09796c30b9f7408ab"><div class="ttname"><a href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">llvm::printRegUnit</a></div><div class="ttdeci">Printable printRegUnit(unsigned Unit, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print register units on a raw_ostream.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00121">TargetRegisterInfo.cpp:121</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1LaneBitmask_html_a3714a639930eab71d7202da05ad82990"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">llvm::LaneBitmask::getAll</a></div><div class="ttdeci">static constexpr LaneBitmask getAll()</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00083">LaneBitmask.h:83</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_a9ea0780e44bdf21e392dff8529e4681e"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#a9ea0780e44bdf21e392dff8529e4681e">llvm::rdf::IndexedSet::get</a></div><div class="ttdeci">T get(uint32_t Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00039">RDFRegisters.h:39</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_ac62ecd3cfdf2e296b9f1823059d320d2"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">llvm::rdf::IndexedSet::size</a></div><div class="ttdeci">uint32_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00060">RDFRegisters.h:60</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1IndexedSet_html_af88b83bb9522ef69494ba28a194a9abe"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">llvm::rdf::IndexedSet::insert</a></div><div class="ttdeci">uint32_t insert(T Val)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00045">RDFRegisters.h:45</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a0b41fbff427a806361170cffabc62e41"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a0b41fbff427a806361170cffabc62e41">llvm::rdf::PhysicalRegisterInfo::getMaskUnits</a></div><div class="ttdeci">const BitVector &amp; getMaskUnits(RegisterId MaskId) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00127">RDFRegisters.h:127</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a112859e582ad6783c922bac9f63d377c"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">llvm::rdf::PhysicalRegisterInfo::getRegMaskId</a></div><div class="ttdeci">RegisterId getRegMaskId(const uint32_t *RM) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00105">RDFRegisters.h:105</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a3563b475b0733207551aacf5d81184ed"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a3563b475b0733207551aacf5d81184ed">llvm::rdf::PhysicalRegisterInfo::PhysicalRegisterInfo</a></div><div class="ttdeci">PhysicalRegisterInfo(const TargetRegisterInfo &amp;tri, const MachineFunction &amp;mf)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00027">RDFRegisters.cpp:27</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a37e1235677602b5f723384757dc64d68"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a37e1235677602b5f723384757dc64d68">llvm::rdf::PhysicalRegisterInfo::getTRI</a></div><div class="ttdeci">const TargetRegisterInfo &amp; getTRI() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00132">RDFRegisters.h:132</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a68e30cc6f9e515acedd1fd29d9b20e6c"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">llvm::rdf::PhysicalRegisterInfo::isRegMaskId</a></div><div class="ttdeci">static bool isRegMaskId(RegisterId R)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00101">RDFRegisters.h:101</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a7ed460e206904e6731fb5a812a74d874"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a7ed460e206904e6731fb5a812a74d874">llvm::rdf::PhysicalRegisterInfo::getRegMaskBits</a></div><div class="ttdeci">const uint32_t * getRegMaskBits(RegisterId R) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00109">RDFRegisters.h:109</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_ac5af74be4da538726ecda6e4ecbe88eb"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ac5af74be4da538726ecda6e4ecbe88eb">llvm::rdf::PhysicalRegisterInfo::getAliasSet</a></div><div class="ttdeci">std::set&lt; RegisterId &gt; getAliasSet(RegisterId Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00101">RDFRegisters.cpp:101</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_ad1e916faef142397ee6fdf5e6e1a5474"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#ad1e916faef142397ee6fdf5e6e1a5474">llvm::rdf::PhysicalRegisterInfo::mapTo</a></div><div class="ttdeci">RegisterRef mapTo(RegisterRef RR, unsigned R) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00225">RDFRegisters.cpp:225</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1PhysicalRegisterInfo_html_aff74ab74f8d91f36b55b0eba3ba18edc"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#aff74ab74f8d91f36b55b0eba3ba18edc">llvm::rdf::PhysicalRegisterInfo::getRefForUnit</a></div><div class="ttdeci">RegisterRef getRefForUnit(uint32_t U) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00123">RDFRegisters.h:123</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">llvm::rdf::RegisterAggr::rr_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00184">RDFRegisters.h:184</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html">llvm::rdf::RegisterAggr</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00157">RDFRegisters.h:157</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a115df2d18201fc3979314d7080727d78"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">llvm::rdf::RegisterAggr::insert</a></div><div class="ttdeci">RegisterAggr &amp; insert(RegisterRef RR)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00268">RDFRegisters.cpp:268</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a11eed31a4a2d388968084ca63ea3f928"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a11eed31a4a2d388968084ca63ea3f928">llvm::rdf::RegisterAggr::hasAliasOf</a></div><div class="ttdeci">bool hasAliasOf(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00240">RDFRegisters.cpp:240</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a295d6a3ed95a4226eb64114db94b8dbf"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a295d6a3ed95a4226eb64114db94b8dbf">llvm::rdf::RegisterAggr::hasCoverOf</a></div><div class="ttdeci">bool hasCoverOf(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00253">RDFRegisters.cpp:253</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_a65cdb708065271fdefb9fba495cf5d95"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a65cdb708065271fdefb9fba495cf5d95">llvm::rdf::RegisterAggr::clearIn</a></div><div class="ttdeci">RegisterRef clearIn(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00315">RDFRegisters.cpp:315</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_abc07de2121e406824a1f20ea6fb48a3e"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#abc07de2121e406824a1f20ea6fb48a3e">llvm::rdf::RegisterAggr::makeRegRef</a></div><div class="ttdeci">RegisterRef makeRegRef() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00319">RDFRegisters.cpp:319</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_acbfda31693da28d8b0a67fbc6fdef351"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#acbfda31693da28d8b0a67fbc6fdef351">llvm::rdf::RegisterAggr::intersectWith</a></div><div class="ttdeci">RegisterRef intersectWith(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00305">RDFRegisters.cpp:305</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_ae601f880fc8e1562995e6449a20dd5e7"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#ae601f880fc8e1562995e6449a20dd5e7">llvm::rdf::RegisterAggr::intersect</a></div><div class="ttdeci">RegisterAggr &amp; intersect(RegisterRef RR)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00287">RDFRegisters.cpp:287</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterAggr_html_ae9c3cbe6e22ac5bd7675ae6a8a3131ff"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#ae9c3cbe6e22ac5bd7675ae6a8a3131ff">llvm::rdf::RegisterAggr::clear</a></div><div class="ttdeci">RegisterAggr &amp; clear(RegisterRef RR)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00296">RDFRegisters.cpp:296</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html">llvm::rdf::RegisterRef</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00071">RDFRegisters.h:71</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_a5ad5cb9affeee19ca5894e5d950ea869"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">llvm::rdf::RegisterRef::Mask</a></div><div class="ttdeci">LaneBitmask Mask</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00073">RDFRegisters.h:73</a></div></div>
<div class="ttc" id="astructllvm_1_1rdf_1_1RegisterRef_html_aff344ef4b411a5f449ef8839d98f1750"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">llvm::rdf::RegisterRef::Reg</a></div><div class="ttdeci">RegisterId Reg</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00072">RDFRegisters.h:72</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:24:04 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
