// Seed: 2397797936
module module_0 (
    input  wand  id_0,
    output uwire id_1
);
  assign id_1 = -1;
  parameter id_3 = -1'b0;
  bit id_4 = id_4;
  always @(posedge id_4)
    if (-1 & -1'd0) begin : LABEL_0
      id_4 <= -1;
    end else deassign id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd80,
    parameter id_7 = 32'd53,
    parameter id_9 = 32'd71
) (
    input supply1 _id_0,
    input uwire id_1,
    input wor id_2,
    input supply0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input uwire _id_7,
    input tri1 id_8,
    input supply1 _id_9
);
  logic [(  id_0  -  id_9  ) : 1  -  id_7] id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
