# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../fpga_real_time_clock.srcs/sim_1/new/fpga_sim.vhd" \

# Do not sort compile order
nosort
