

================================================================
== Vitis HLS Report for 'bubble_sort'
================================================================
* Date:           Mon Feb 24 14:44:00 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prac
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.050 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  2196266|  10.000 ns|  21.963 ms|    2|  2196267|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max   | min | max |                      Type                     |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
        |grp_bubble_sort_Pipeline_VITIS_LOOP_61_1_fu_233  |bubble_sort_Pipeline_VITIS_LOOP_61_1  |        3|       41|  30.000 ns|  0.410 us|    2|   40|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_bubble_sort_Pipeline_VITIS_LOOP_21_4_fu_239  |bubble_sort_Pipeline_VITIS_LOOP_21_4  |        3|       77|  30.000 ns|  0.770 us|    2|   76|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_bubble_sort_Pipeline_VITIS_LOOP_39_6_fu_250  |bubble_sort_Pipeline_VITIS_LOOP_39_6  |        3|       77|  30.000 ns|  0.770 us|    2|   76|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +----------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |   Latency  |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_9_1      |        0|  2196222|  3 ~ 115590|          -|          -|  0 ~ 19|        no|
        | + VITIS_LOOP_14_2    |        0|   115587|    7 ~ 6083|          -|          -|  0 ~ 19|        no|
        |  ++ VITIS_LOOP_18_3  |        0|     3038|      8 ~ 82|          -|          -|  0 ~ 37|        no|
        |  ++ VITIS_LOOP_36_5  |        0|     3038|      8 ~ 82|          -|          -|  0 ~ 37|        no|
        +----------------------+---------+---------+------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 20 
3 --> 4 
4 --> 5 2 
5 --> 6 19 
6 --> 7 12 
7 --> 8 11 
8 --> 9 
9 --> 10 
10 --> 11 6 
11 --> 19 
12 --> 13 
13 --> 14 
14 --> 15 19 
15 --> 16 4 
16 --> 17 19 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [bubble_sort.cpp:39]   --->   Operation 21 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv33 = alloca i32 1"   --->   Operation 22 'alloca' 'indvars_iv33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [bubble_sort.cpp:3]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %errorFlag"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %errorFlag, void @empty_1, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 1, i5 %indvars_iv33"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln39 = store i5 0, i5 %k" [bubble_sort.cpp:39]   --->   Operation 29 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.body" [bubble_sort.cpp:9]   --->   Operation 30 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i = load i5 %k" [bubble_sort.cpp:14]   --->   Operation 31 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvars_iv33_load = load i5 %indvars_iv33" [bubble_sort.cpp:9]   --->   Operation 32 'load' 'indvars_iv33_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%icmp_ln9 = icmp_ult  i5 %i, i5 19" [bubble_sort.cpp:9]   --->   Operation 33 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%add_ln14 = add i5 %i, i5 1" [bubble_sort.cpp:14]   --->   Operation 34 'add' 'add_ln14' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.end126, void %for.body.split" [bubble_sort.cpp:9]   --->   Operation 35 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i5 %i" [bubble_sort.cpp:9]   --->   Operation 36 'zext' 'zext_ln9' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln9" [bubble_sort.cpp:13]   --->   Operation 37 'getelementptr' 'M_addr' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%A = load i5 %M_addr" [bubble_sort.cpp:13]   --->   Operation 38 'load' 'A' <Predicate = (icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%errorFlag_read = read i32 @_ssdm_op_Read.ap_none.i32P0A, i32 %errorFlag" [bubble_sort.cpp:57->bubble_sort.cpp:49]   --->   Operation 39 'read' 'errorFlag_read' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.55ns)   --->   "%icmp_ln57 = icmp_eq  i32 %errorFlag_read, i32 0" [bubble_sort.cpp:57->bubble_sort.cpp:49]   --->   Operation 40 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln9)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %if.then130, void %for.body.i.preheader" [bubble_sort.cpp:57->bubble_sort.cpp:49]   --->   Operation 41 'br' 'br_ln57' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.00ns)   --->   "%targetBlock1 = call i1 @bubble_sort_Pipeline_VITIS_LOOP_61_1, i32 %M"   --->   Operation 42 'call' 'targetBlock1' <Predicate = (!icmp_ln9 & icmp_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 19, i64 9" [bubble_sort.cpp:9]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [bubble_sort.cpp:9]   --->   Operation 44 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%A = load i5 %M_addr" [bubble_sort.cpp:13]   --->   Operation 45 'load' 'A' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln14 = br void %for.body6" [bubble_sort.cpp:14]   --->   Operation 46 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.36>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%j = phi i5 %add_ln14_1, void %for.cond3, i5 %indvars_iv33_load, void %for.body.split" [bubble_sort.cpp:14]   --->   Operation 47 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%A_2 = phi i32 %A_1, void %for.cond3, i32 %A, void %for.body.split"   --->   Operation 48 'phi' 'A_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.78ns)   --->   "%icmp_ln14 = icmp_ult  i5 %j, i5 20" [bubble_sort.cpp:14]   --->   Operation 49 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.cond, void %for.body6.split" [bubble_sort.cpp:14]   --->   Operation 50 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.32ns)   --->   "%M_load = load i5 %M_addr" [bubble_sort.cpp:17]   --->   Operation 51 'load' 'M_load' <Predicate = (icmp_ln14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 52 [1/1] (1.78ns)   --->   "%add_ln9 = add i5 %indvars_iv33_load, i5 1" [bubble_sort.cpp:9]   --->   Operation 52 'add' 'add_ln9' <Predicate = (!icmp_ln14)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln9 = store i5 %add_ln9, i5 %indvars_iv33" [bubble_sort.cpp:9]   --->   Operation 53 'store' 'store_ln9' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_4 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln39 = store i5 %add_ln14, i5 %k" [bubble_sort.cpp:39]   --->   Operation 54 'store' 'store_ln39' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.body" [bubble_sort.cpp:9]   --->   Operation 55 'br' 'br_ln9' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.46>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %j" [bubble_sort.cpp:14]   --->   Operation 56 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 19, i64 9" [bubble_sort.cpp:14]   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [bubble_sort.cpp:14]   --->   Operation 58 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (2.32ns)   --->   "%M_load = load i5 %M_addr" [bubble_sort.cpp:17]   --->   Operation 59 'load' 'M_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_5 : Operation 60 [1/1] (2.55ns)   --->   "%icmp_ln17 = icmp_eq  i32 %A_2, i32 %M_load" [bubble_sort.cpp:17]   --->   Operation 60 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %if.then13, void %VITIS_LOOP_18_3" [bubble_sort.cpp:17]   --->   Operation 61 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.78ns)   --->   "%icmp_ln18 = icmp_ult  i5 %i, i5 %j" [bubble_sort.cpp:18]   --->   Operation 62 'icmp' 'icmp_ln18' <Predicate = (icmp_ln17)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.end47, void %for.body18.preheader" [bubble_sort.cpp:18]   --->   Operation 63 'br' 'br_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.58ns)   --->   "%br_ln18 = br void %for.body18" [bubble_sort.cpp:18]   --->   Operation 64 'br' 'br_ln18' <Predicate = (icmp_ln17 & icmp_ln18)> <Delay = 1.58>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %errorFlag, i32 104" [bubble_sort.cpp:17]   --->   Operation 65 'write' 'write_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln17 = br void %cleanup124" [bubble_sort.cpp:17]   --->   Operation 66 'br' 'br_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%k_1 = phi i5 %add_ln18, void %for.cond15, i5 %i, void %for.body18.preheader"   --->   Operation 67 'phi' 'k_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.78ns)   --->   "%icmp_ln18_1 = icmp_ult  i5 %k_1, i5 %j" [bubble_sort.cpp:18]   --->   Operation 68 'icmp' 'icmp_ln18_1' <Predicate = (icmp_ln18)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %for.end47.loopexit, void %for.body18.split" [bubble_sort.cpp:18]   --->   Operation 69 'br' 'br_ln18' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %k_1" [bubble_sort.cpp:18]   --->   Operation 70 'zext' 'zext_ln18' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%M_addr_2 = getelementptr i32 %M, i64 0, i64 %zext_ln18" [bubble_sort.cpp:19]   --->   Operation 71 'getelementptr' 'M_addr_2' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (2.32ns)   --->   "%M_load_3 = load i5 %M_addr_2" [bubble_sort.cpp:19]   --->   Operation 72 'load' 'M_load_3' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47"   --->   Operation 73 'br' 'br_ln0' <Predicate = (icmp_ln18 & !icmp_ln18_1)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%M_addr_3 = getelementptr i32 %M, i64 0, i64 %zext_ln14" [bubble_sort.cpp:26]   --->   Operation 74 'getelementptr' 'M_addr_3' <Predicate = (!icmp_ln18_1) | (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (2.32ns)   --->   "%B = load i5 %M_addr_3" [bubble_sort.cpp:26]   --->   Operation 75 'load' 'B' <Predicate = (!icmp_ln18_1) | (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 7 <SV = 6> <Delay = 6.46>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 37, i64 18" [bubble_sort.cpp:18]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [bubble_sort.cpp:18]   --->   Operation 77 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/2] (2.32ns)   --->   "%M_load_3 = load i5 %M_addr_2" [bubble_sort.cpp:19]   --->   Operation 78 'load' 'M_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_7 : Operation 79 [1/1] (2.55ns)   --->   "%icmp_ln19 = icmp_ugt  i32 %A_2, i32 %M_load_3" [bubble_sort.cpp:19]   --->   Operation 79 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %if.end25, void %cleanup45.thread" [bubble_sort.cpp:19]   --->   Operation 80 'br' 'br_ln19' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln18 = add i5 %k_1, i5 1" [bubble_sort.cpp:18]   --->   Operation 81 'add' 'add_ln18' <Predicate = (!icmp_ln19)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.95>
ST_8 : Operation 82 [2/2] (4.95ns)   --->   "%targetBlock = call i1 @bubble_sort_Pipeline_VITIS_LOOP_21_4, i5 %i, i5 %j, i32 %M, i32 %A_2" [bubble_sort.cpp:14]   --->   Operation 82 'call' 'targetBlock' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.05>
ST_9 : Operation 83 [1/2] (8.05ns)   --->   "%targetBlock = call i1 @bubble_sort_Pipeline_VITIS_LOOP_21_4, i5 %i, i5 %j, i32 %M, i32 %A_2" [bubble_sort.cpp:14]   --->   Operation 83 'call' 'targetBlock' <Predicate = true> <Delay = 8.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.58>
ST_10 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %targetBlock, void %cleanup45.thread, void %for.cond15" [bubble_sort.cpp:14]   --->   Operation 84 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body18" [bubble_sort.cpp:18]   --->   Operation 85 'br' 'br_ln18' <Predicate = (targetBlock)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%storemerge2 = phi i6 43, void %if.end25, i6 41, void %for.body18.split"   --->   Operation 86 'phi' 'storemerge2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i6 %storemerge2" [bubble_sort.cpp:19]   --->   Operation 87 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %sext_ln19" [bubble_sort.cpp:19]   --->   Operation 88 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %errorFlag, i32 %zext_ln19" [bubble_sort.cpp:19]   --->   Operation 89 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup124"   --->   Operation 90 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 7.19>
ST_12 : Operation 91 [1/2] (2.32ns)   --->   "%B = load i5 %M_addr_3" [bubble_sort.cpp:26]   --->   Operation 91 'load' 'B' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_12 : Operation 92 [1/1] (2.55ns)   --->   "%icmp_ln27 = icmp_sgt  i32 %A_2, i32 %B" [bubble_sort.cpp:27]   --->   Operation 92 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (1.58ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %if.end62, void %if.then53" [bubble_sort.cpp:27]   --->   Operation 93 'br' 'br_ln27' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %B, i5 %M_addr" [bubble_sort.cpp:28]   --->   Operation 94 'store' 'store_ln28' <Predicate = (icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_12 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %A_2, i5 %M_addr_3" [bubble_sort.cpp:29]   --->   Operation 95 'store' 'store_ln29' <Predicate = (icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_12 : Operation 96 [1/1] (1.58ns)   --->   "%br_ln31 = br void %if.end62" [bubble_sort.cpp:31]   --->   Operation 96 'br' 'br_ln31' <Predicate = (icmp_ln27)> <Delay = 1.58>
ST_12 : Operation 97 [1/1] (1.78ns)   --->   "%add_ln14_1 = add i5 %j, i5 1" [bubble_sort.cpp:14]   --->   Operation 97 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 2.32>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%A_1 = phi i32 %B, void %if.then53, i32 %A_2, void %for.end47"   --->   Operation 98 'phi' 'A_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [2/2] (2.32ns)   --->   "%M_load_5 = load i5 %M_addr" [bubble_sort.cpp:35]   --->   Operation 99 'load' 'M_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>

State 14 <SV = 8> <Delay = 6.46>
ST_14 : Operation 100 [1/2] (2.32ns)   --->   "%M_load_5 = load i5 %M_addr" [bubble_sort.cpp:35]   --->   Operation 100 'load' 'M_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_14 : Operation 101 [1/1] (2.55ns)   --->   "%icmp_ln35 = icmp_eq  i32 %A_1, i32 %M_load_5" [bubble_sort.cpp:35]   --->   Operation 101 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %cleanup107.thread.loopexit45, void %VITIS_LOOP_36_5" [bubble_sort.cpp:35]   --->   Operation 102 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln18, void %for.cond3, void %for.body72.preheader" [bubble_sort.cpp:36]   --->   Operation 103 'br' 'br_ln36' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (1.58ns)   --->   "%br_ln36 = br void %for.body72" [bubble_sort.cpp:36]   --->   Operation 104 'br' 'br_ln36' <Predicate = (icmp_ln18 & icmp_ln35)> <Delay = 1.58>
ST_14 : Operation 105 [1/1] (1.58ns)   --->   "%br_ln0 = br void %cleanup107.thread"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!icmp_ln35)> <Delay = 1.58>

State 15 <SV = 9> <Delay = 2.32>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%k_3 = phi i5 %add_ln36, void %for.cond69, i5 %i, void %for.body72.preheader"   --->   Operation 106 'phi' 'k_3' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (1.78ns)   --->   "%icmp_ln36 = icmp_ult  i5 %k_3, i5 %j" [bubble_sort.cpp:36]   --->   Operation 107 'icmp' 'icmp_ln36' <Predicate = (icmp_ln18)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.cond3.loopexit, void %for.body72.split" [bubble_sort.cpp:36]   --->   Operation 108 'br' 'br_ln36' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %k_3" [bubble_sort.cpp:36]   --->   Operation 109 'zext' 'zext_ln36' <Predicate = (icmp_ln18 & icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%M_addr_4 = getelementptr i32 %M, i64 0, i64 %zext_ln36" [bubble_sort.cpp:37]   --->   Operation 110 'getelementptr' 'M_addr_4' <Predicate = (icmp_ln18 & icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 111 [2/2] (2.32ns)   --->   "%M_load_6 = load i5 %M_addr_4" [bubble_sort.cpp:37]   --->   Operation 111 'load' 'M_load_6' <Predicate = (icmp_ln18 & icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond3"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln18 & !icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body6" [bubble_sort.cpp:14]   --->   Operation 113 'br' 'br_ln14' <Predicate = (!icmp_ln36) | (!icmp_ln18)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 6.46>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 37, i64 18" [bubble_sort.cpp:36]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [bubble_sort.cpp:36]   --->   Operation 115 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/2] (2.32ns)   --->   "%M_load_6 = load i5 %M_addr_4" [bubble_sort.cpp:37]   --->   Operation 116 'load' 'M_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_16 : Operation 117 [1/1] (2.55ns)   --->   "%icmp_ln37 = icmp_ugt  i32 %A_1, i32 %M_load_6" [bubble_sort.cpp:37]   --->   Operation 117 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (1.58ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %if.end79, void %cleanup107.thread.loopexit" [bubble_sort.cpp:37]   --->   Operation 118 'br' 'br_ln37' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 119 [1/1] (1.78ns)   --->   "%add_ln36 = add i5 %k_3, i5 1" [bubble_sort.cpp:36]   --->   Operation 119 'add' 'add_ln36' <Predicate = (!icmp_ln37)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 4.95>
ST_17 : Operation 120 [2/2] (4.95ns)   --->   "%targetBlock2 = call i1 @bubble_sort_Pipeline_VITIS_LOOP_39_6, i5 %i, i5 %j, i32 %M, i32 %A_1" [bubble_sort.cpp:14]   --->   Operation 120 'call' 'targetBlock2' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 12> <Delay = 8.05>
ST_18 : Operation 121 [1/2] (8.05ns)   --->   "%targetBlock2 = call i1 @bubble_sort_Pipeline_VITIS_LOOP_39_6, i5 %i, i5 %j, i32 %M, i32 %A_1" [bubble_sort.cpp:14]   --->   Operation 121 'call' 'targetBlock2' <Predicate = true> <Delay = 8.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 13> <Delay = 3.17>
ST_19 : Operation 122 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %targetBlock2, void %cleanup107.thread.loopexit, void %for.cond69" [bubble_sort.cpp:14]   --->   Operation 122 'br' 'br_ln14' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln35 & !icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln35 & !icmp_ln37)> <Delay = 1.58>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body72" [bubble_sort.cpp:36]   --->   Operation 123 'br' 'br_ln36' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln35 & !icmp_ln37 & targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln35 & !icmp_ln37 & targetBlock2)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%storemerge1_ph = phi i6 46, void %for.body72.split, i6 48, void %if.end79"   --->   Operation 124 'phi' 'storemerge1_ph' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln35 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln35 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln35 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln35 & icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (1.58ns)   --->   "%br_ln0 = br void %cleanup107.thread"   --->   Operation 125 'br' 'br_ln0' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln35 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln35 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln35 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln35 & icmp_ln37)> <Delay = 1.58>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%storemerge1 = phi i6 %storemerge1_ph, void %cleanup107.thread.loopexit, i6 45, void %cleanup107.thread.loopexit45"   --->   Operation 126 'phi' 'storemerge1' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !icmp_ln35) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i6 %storemerge1" [bubble_sort.cpp:35]   --->   Operation 127 'sext' 'sext_ln35' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !icmp_ln35) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %sext_ln35" [bubble_sort.cpp:35]   --->   Operation 128 'zext' 'zext_ln35' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !icmp_ln35) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %errorFlag, i32 %zext_ln35" [bubble_sort.cpp:35]   --->   Operation 129 'write' 'write_ln35' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !icmp_ln35) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup124"   --->   Operation 130 'br' 'br_ln0' <Predicate = (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18_1 & !icmp_ln35) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !targetBlock2) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & icmp_ln37) | (icmp_ln9 & icmp_ln17 & !icmp_ln18 & !icmp_ln35)> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end131"   --->   Operation 131 'br' 'br_ln0' <Predicate = (icmp_ln9 & !targetBlock2) | (icmp_ln9 & icmp_ln37) | (icmp_ln9 & !icmp_ln35) | (icmp_ln9 & icmp_ln18 & icmp_ln18_1) | (icmp_ln9 & !icmp_ln17)> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [bubble_sort.cpp:52]   --->   Operation 132 'ret' 'ret_ln52' <Predicate = (!targetBlock2) | (icmp_ln37) | (!icmp_ln35) | (icmp_ln18 & icmp_ln18_1) | (!icmp_ln17) | (!icmp_ln9)> <Delay = 0.00>

State 20 <SV = 2> <Delay = 8.05>
ST_20 : Operation 133 [1/2] (8.05ns)   --->   "%targetBlock1 = call i1 @bubble_sort_Pipeline_VITIS_LOOP_61_1, i32 %M"   --->   Operation 133 'call' 'targetBlock1' <Predicate = (icmp_ln57)> <Delay = 8.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %targetBlock1, void %if.then130, void %if.end131"   --->   Operation 134 'br' 'br_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_none.i32P0A, i32 %errorFlag, i32 114" [bubble_sort.cpp:50]   --->   Operation 135 'write' 'write_ln50' <Predicate = (!targetBlock1) | (!icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln51 = br void %if.end131" [bubble_sort.cpp:51]   --->   Operation 136 'br' 'br_ln51' <Predicate = (!targetBlock1) | (!icmp_ln57)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ errorFlag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                      (alloca           ) [ 011111111111111111111]
indvars_iv33           (alloca           ) [ 011111111111111111111]
spectopmodule_ln3      (spectopmodule    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000]
store_ln39             (store            ) [ 000000000000000000000]
br_ln9                 (br               ) [ 000000000000000000000]
i                      (load             ) [ 000111111111111111111]
indvars_iv33_load      (load             ) [ 000111111111111111111]
icmp_ln9               (icmp             ) [ 001111111111111111111]
add_ln14               (add              ) [ 000111111111111111111]
br_ln9                 (br               ) [ 000000000000000000000]
zext_ln9               (zext             ) [ 000000000000000000000]
M_addr                 (getelementptr    ) [ 000111111111111111111]
errorFlag_read         (read             ) [ 000000000000000000000]
icmp_ln57              (icmp             ) [ 001111111111111111111]
br_ln57                (br               ) [ 000000000000000000000]
speclooptripcount_ln9  (speclooptripcount) [ 000000000000000000000]
specloopname_ln9       (specloopname     ) [ 000000000000000000000]
A                      (load             ) [ 001111111111111111111]
br_ln14                (br               ) [ 001111111111111111111]
j                      (phi              ) [ 001011111111111111111]
A_2                    (phi              ) [ 000011111110110000000]
icmp_ln14              (icmp             ) [ 001111111111111111111]
br_ln14                (br               ) [ 000000000000000000000]
add_ln9                (add              ) [ 000000000000000000000]
store_ln9              (store            ) [ 000000000000000000000]
store_ln39             (store            ) [ 000000000000000000000]
br_ln9                 (br               ) [ 000000000000000000000]
zext_ln14              (zext             ) [ 000000111110000000000]
speclooptripcount_ln14 (speclooptripcount) [ 000000000000000000000]
specloopname_ln14      (specloopname     ) [ 000000000000000000000]
M_load                 (load             ) [ 000000000000000000000]
icmp_ln17              (icmp             ) [ 001111111111111111111]
br_ln17                (br               ) [ 000000000000000000000]
icmp_ln18              (icmp             ) [ 001111111111111111111]
br_ln18                (br               ) [ 000000000000000000000]
br_ln18                (br               ) [ 001111111111111111111]
write_ln17             (write            ) [ 000000000000000000000]
br_ln17                (br               ) [ 000000000000000000000]
k_1                    (phi              ) [ 000000110000000000000]
icmp_ln18_1            (icmp             ) [ 001111111111111111111]
br_ln18                (br               ) [ 000000000000000000000]
zext_ln18              (zext             ) [ 000000000000000000000]
M_addr_2               (getelementptr    ) [ 000000010000000000000]
br_ln0                 (br               ) [ 000000000000000000000]
M_addr_3               (getelementptr    ) [ 000000000000100000000]
speclooptripcount_ln18 (speclooptripcount) [ 000000000000000000000]
specloopname_ln18      (specloopname     ) [ 000000000000000000000]
M_load_3               (load             ) [ 000000000000000000000]
icmp_ln19              (icmp             ) [ 001111111111111111111]
br_ln19                (br               ) [ 001111111111111111111]
add_ln18               (add              ) [ 001111101111111111111]
targetBlock            (call             ) [ 000000000010000000000]
br_ln14                (br               ) [ 001111111111111111111]
br_ln18                (br               ) [ 001111111111111111111]
storemerge2            (phi              ) [ 000000000001000000000]
sext_ln19              (sext             ) [ 000000000000000000000]
zext_ln19              (zext             ) [ 000000000000000000000]
write_ln19             (write            ) [ 000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000]
B                      (load             ) [ 001111111111111111111]
icmp_ln27              (icmp             ) [ 001111111111111111111]
br_ln27                (br               ) [ 001111111111111111111]
store_ln28             (store            ) [ 000000000000000000000]
store_ln29             (store            ) [ 000000000000000000000]
br_ln31                (br               ) [ 001111111111111111111]
add_ln14_1             (add              ) [ 001111111111011111111]
A_1                    (phi              ) [ 001111111111011111111]
M_load_5               (load             ) [ 000000000000000000000]
icmp_ln35              (icmp             ) [ 001111111111111111111]
br_ln35                (br               ) [ 000000000000000000000]
br_ln36                (br               ) [ 000000000000000000000]
br_ln36                (br               ) [ 001111111111111111111]
br_ln0                 (br               ) [ 001111111111111111111]
k_3                    (phi              ) [ 000000000000000110000]
icmp_ln36              (icmp             ) [ 001111111111111111111]
br_ln36                (br               ) [ 000000000000000000000]
zext_ln36              (zext             ) [ 000000000000000000000]
M_addr_4               (getelementptr    ) [ 000000000000000010000]
br_ln0                 (br               ) [ 000000000000000000000]
br_ln14                (br               ) [ 001111111111111111111]
speclooptripcount_ln36 (speclooptripcount) [ 000000000000000000000]
specloopname_ln36      (specloopname     ) [ 000000000000000000000]
M_load_6               (load             ) [ 000000000000000000000]
icmp_ln37              (icmp             ) [ 001111111111111111111]
br_ln37                (br               ) [ 001111111111111111111]
add_ln36               (add              ) [ 001111111111111101111]
targetBlock2           (call             ) [ 001111111111111110011]
br_ln14                (br               ) [ 000000000000000000000]
br_ln36                (br               ) [ 001111111111111111111]
storemerge1_ph         (phi              ) [ 000000000000000000010]
br_ln0                 (br               ) [ 000000000000000000000]
storemerge1            (phi              ) [ 000000000000000000010]
sext_ln35              (sext             ) [ 000000000000000000000]
zext_ln35              (zext             ) [ 000000000000000000000]
write_ln35             (write            ) [ 000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000]
ret_ln52               (ret              ) [ 000000000000000000000]
targetBlock1           (call             ) [ 001111111111111111111]
br_ln0                 (br               ) [ 000000000000000000000]
write_ln50             (write            ) [ 000000000000000000000]
br_ln51                (br               ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="errorFlag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorFlag"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bubble_sort_Pipeline_VITIS_LOOP_61_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bubble_sort_Pipeline_VITIS_LOOP_21_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bubble_sort_Pipeline_VITIS_LOOP_39_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="k_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvars_iv33_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv33/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="errorFlag_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="errorFlag_read/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/5 write_ln19/11 write_ln35/19 write_ln50/20 "/>
</bind>
</comp>

<comp id="101" class="1004" name="M_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="3"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="5" slack="0"/>
<pin id="131" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
<pin id="133" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="A/2 M_load/4 M_load_3/6 B/6 store_ln28/12 store_ln29/12 M_load_5/13 M_load_6/15 "/>
</bind>
</comp>

<comp id="114" class="1004" name="M_addr_2_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_2/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="M_addr_3_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="1"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_3/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="M_addr_4_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_4/15 "/>
</bind>
</comp>

<comp id="143" class="1005" name="j_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="1"/>
<pin id="145" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="A_2_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_2 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="A_2_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="32" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="A_2/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="k_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="1"/>
<pin id="166" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="k_1_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="5" slack="4"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/6 "/>
</bind>
</comp>

<comp id="174" class="1005" name="storemerge2_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="1"/>
<pin id="176" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="storemerge2 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="storemerge2_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="6" slack="4"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge2/11 "/>
</bind>
</comp>

<comp id="187" class="1005" name="A_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_1 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="A_1_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="32" slack="4"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="A_1/13 "/>
</bind>
</comp>

<comp id="199" class="1005" name="k_3_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="1"/>
<pin id="201" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_3 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_3_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="5" slack="8"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_3/15 "/>
</bind>
</comp>

<comp id="209" class="1005" name="storemerge1_ph_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="3"/>
<pin id="211" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="storemerge1_ph (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="storemerge1_ph_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="3"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1_ph/19 "/>
</bind>
</comp>

<comp id="221" class="1005" name="storemerge1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="5"/>
<pin id="223" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="storemerge1 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="storemerge1_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="6" slack="5"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1/19 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_bubble_sort_Pipeline_VITIS_LOOP_61_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_bubble_sort_Pipeline_VITIS_LOOP_21_4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="6"/>
<pin id="242" dir="0" index="2" bw="5" slack="4"/>
<pin id="243" dir="0" index="3" bw="32" slack="0"/>
<pin id="244" dir="0" index="4" bw="32" slack="4"/>
<pin id="245" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_bubble_sort_Pipeline_VITIS_LOOP_39_6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="10"/>
<pin id="253" dir="0" index="2" bw="5" slack="8"/>
<pin id="254" dir="0" index="3" bw="32" slack="0"/>
<pin id="255" dir="0" index="4" bw="32" slack="4"/>
<pin id="256" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock2/17 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="5" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln39_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="5" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="1"/>
<pin id="273" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="indvars_iv33_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="1"/>
<pin id="276" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv33_load/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln9_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln14_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln9_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln57_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln14_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln9_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln9_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="0" index="1" bw="5" slack="3"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln39_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="2"/>
<pin id="318" dir="0" index="1" bw="5" slack="3"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln14_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln17_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln18_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="3"/>
<pin id="332" dir="0" index="1" bw="5" slack="1"/>
<pin id="333" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln18_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="2"/>
<pin id="338" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln18_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln19_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="3"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln18_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="1"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln19_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/11 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln19_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/11 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln27_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="3"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/12 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln14_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="3"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/12 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln35_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/14 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln36_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="5" slack="6"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/15 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln36_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/15 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln37_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="3"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/16 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln36_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="1"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/16 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sext_ln35_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/19 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln35_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/19 "/>
</bind>
</comp>

<comp id="417" class="1005" name="k_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="424" class="1005" name="indvars_iv33_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv33 "/>
</bind>
</comp>

<comp id="431" class="1005" name="i_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="3"/>
<pin id="433" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="443" class="1005" name="icmp_ln9_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="12"/>
<pin id="445" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="447" class="1005" name="add_ln14_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="2"/>
<pin id="449" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="452" class="1005" name="M_addr_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="1"/>
<pin id="454" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="M_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="icmp_ln57_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="462" class="1005" name="A_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A "/>
</bind>
</comp>

<comp id="470" class="1005" name="zext_ln14_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="475" class="1005" name="icmp_ln17_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="9"/>
<pin id="477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="479" class="1005" name="icmp_ln18_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln18_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="8"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="M_addr_2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="1"/>
<pin id="489" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_2 "/>
</bind>
</comp>

<comp id="492" class="1005" name="M_addr_3_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="1"/>
<pin id="494" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_3 "/>
</bind>
</comp>

<comp id="500" class="1005" name="add_ln18_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="1"/>
<pin id="502" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="505" class="1005" name="targetBlock_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="509" class="1005" name="B_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="517" class="1005" name="add_ln14_1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="1"/>
<pin id="519" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14_1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="icmp_ln35_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="5"/>
<pin id="524" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="529" class="1005" name="M_addr_4_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="1"/>
<pin id="531" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_4 "/>
</bind>
</comp>

<comp id="534" class="1005" name="icmp_ln37_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="3"/>
<pin id="536" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="538" class="1005" name="add_ln36_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="1"/>
<pin id="540" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="543" class="1005" name="targetBlock2_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="targetBlock2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="50" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="52" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="76" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="134"><net_src comp="108" pin="3"/><net_sink comp="108" pin=4"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="152"><net_src comp="146" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="163"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="173"><net_src comp="167" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="64" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="174" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="174" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="197"><net_src comp="153" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="208"><net_src comp="202" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="212"><net_src comp="70" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="72" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="74" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="213" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="221" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="143" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="249"><net_src comp="153" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="257"><net_src comp="68" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="143" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="260"><net_src comp="187" pin="1"/><net_sink comp="250" pin=4"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="271" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="271" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="298"><net_src comp="86" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="146" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="143" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="153" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="108" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="143" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="167" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="143" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="167" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="350"><net_src comp="153" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="108" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="164" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="24" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="179" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="371"><net_src comp="153" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="108" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="143" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="24" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="187" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="108" pin="7"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="202" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="143" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="202" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="400"><net_src comp="187" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="108" pin="7"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="199" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="24" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="225" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="420"><net_src comp="78" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="427"><net_src comp="82" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="434"><net_src comp="271" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="446"><net_src comp="277" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="283" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="455"><net_src comp="101" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="461"><net_src comp="294" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="108" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="473"><net_src comp="320" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="478"><net_src comp="324" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="330" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="335" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="114" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="495"><net_src comp="122" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="503"><net_src comp="352" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="508"><net_src comp="239" pin="5"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="108" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="520"><net_src comp="373" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="525"><net_src comp="379" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="135" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="537"><net_src comp="396" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="402" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="546"><net_src comp="250" pin="5"/><net_sink comp="543" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M | {12 }
	Port: errorFlag | {5 11 19 20 }
 - Input state : 
	Port: bubble_sort : M | {2 3 4 5 6 7 8 9 12 13 14 15 16 17 18 20 }
	Port: bubble_sort : errorFlag | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln39 : 1
	State 2
		icmp_ln9 : 1
		add_ln14 : 1
		br_ln9 : 2
		zext_ln9 : 1
		M_addr : 2
		A : 3
		br_ln57 : 1
	State 3
	State 4
		icmp_ln14 : 1
		br_ln14 : 2
		store_ln9 : 1
	State 5
		icmp_ln17 : 1
		br_ln17 : 2
		br_ln18 : 1
	State 6
		icmp_ln18_1 : 1
		br_ln18 : 2
		zext_ln18 : 1
		M_addr_2 : 2
		M_load_3 : 3
		B : 1
	State 7
		icmp_ln19 : 1
		br_ln19 : 2
	State 8
	State 9
	State 10
	State 11
		sext_ln19 : 1
		zext_ln19 : 2
		write_ln19 : 3
	State 12
		icmp_ln27 : 1
		br_ln27 : 2
		store_ln28 : 1
	State 13
	State 14
		icmp_ln35 : 1
		br_ln35 : 2
	State 15
		icmp_ln36 : 1
		br_ln36 : 2
		zext_ln36 : 1
		M_addr_4 : 2
		M_load_6 : 3
	State 16
		icmp_ln37 : 1
		br_ln37 : 2
	State 17
	State 18
	State 19
		storemerge1_ph : 1
		storemerge1 : 2
		sext_ln35 : 3
		zext_ln35 : 4
		write_ln35 : 5
	State 20
		br_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|
|          | grp_bubble_sort_Pipeline_VITIS_LOOP_61_1_fu_233 |  3.176  |    22   |    83   |
|   call   | grp_bubble_sort_Pipeline_VITIS_LOOP_21_4_fu_239 |  1.588  |    49   |    74   |
|          | grp_bubble_sort_Pipeline_VITIS_LOOP_39_6_fu_250 |  1.588  |    49   |    74   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                 icmp_ln9_fu_277                 |    0    |    0    |    13   |
|          |                 icmp_ln57_fu_294                |    0    |    0    |    39   |
|          |                 icmp_ln14_fu_300                |    0    |    0    |    13   |
|          |                 icmp_ln17_fu_324                |    0    |    0    |    39   |
|          |                 icmp_ln18_fu_330                |    0    |    0    |    13   |
|   icmp   |                icmp_ln18_1_fu_335               |    0    |    0    |    13   |
|          |                 icmp_ln19_fu_346                |    0    |    0    |    39   |
|          |                 icmp_ln27_fu_367                |    0    |    0    |    39   |
|          |                 icmp_ln35_fu_379                |    0    |    0    |    39   |
|          |                 icmp_ln36_fu_385                |    0    |    0    |    13   |
|          |                 icmp_ln37_fu_396                |    0    |    0    |    39   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                 add_ln14_fu_283                 |    0    |    0    |    13   |
|          |                  add_ln9_fu_306                 |    0    |    0    |    13   |
|    add   |                 add_ln18_fu_352                 |    0    |    0    |    13   |
|          |                add_ln14_1_fu_373                |    0    |    0    |    13   |
|          |                 add_ln36_fu_402                 |    0    |    0    |    13   |
|----------|-------------------------------------------------|---------|---------|---------|
|   read   |            errorFlag_read_read_fu_86            |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   write  |                 grp_write_fu_92                 |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                 zext_ln9_fu_289                 |    0    |    0    |    0    |
|          |                 zext_ln14_fu_320                |    0    |    0    |    0    |
|   zext   |                 zext_ln18_fu_341                |    0    |    0    |    0    |
|          |                 zext_ln19_fu_362                |    0    |    0    |    0    |
|          |                 zext_ln36_fu_391                |    0    |    0    |    0    |
|          |                 zext_ln35_fu_412                |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   sext   |                 sext_ln19_fu_358                |    0    |    0    |    0    |
|          |                 sext_ln35_fu_408                |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   Total  |                                                 |  6.352  |   120   |   595   |
|----------|-------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      A_1_reg_187     |   32   |
|      A_2_reg_153     |   32   |
|       A_reg_462      |   32   |
|       B_reg_509      |   32   |
|   M_addr_2_reg_487   |    5   |
|   M_addr_3_reg_492   |    5   |
|   M_addr_4_reg_529   |    5   |
|    M_addr_reg_452    |    5   |
|  add_ln14_1_reg_517  |    5   |
|   add_ln14_reg_447   |    5   |
|   add_ln18_reg_500   |    5   |
|   add_ln36_reg_538   |    5   |
|       i_reg_431      |    5   |
|   icmp_ln17_reg_475  |    1   |
|  icmp_ln18_1_reg_483 |    1   |
|   icmp_ln18_reg_479  |    1   |
|   icmp_ln35_reg_522  |    1   |
|   icmp_ln37_reg_534  |    1   |
|   icmp_ln57_reg_458  |    1   |
|   icmp_ln9_reg_443   |    1   |
| indvars_iv33_reg_424 |    5   |
|       j_reg_143      |    5   |
|      k_1_reg_164     |    5   |
|      k_3_reg_199     |    5   |
|       k_reg_417      |    5   |
|storemerge1_ph_reg_209|    6   |
|  storemerge1_reg_221 |    6   |
|  storemerge2_reg_174 |    6   |
| targetBlock2_reg_543 |    1   |
|  targetBlock_reg_505 |    1   |
|   zext_ln14_reg_470  |   64   |
+----------------------+--------+
|         Total        |   289  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------|------|------|------|--------||---------||---------||---------|
|   grp_write_fu_92   |  p2  |   4  |   8  |   32   ||    0    ||    14   |
|  grp_access_fu_108  |  p0  |   6  |   5  |   30   ||    0    ||    31   |
|  grp_access_fu_108  |  p2  |   3  |   0  |    0   ||    0    ||    14   |
| storemerge2_reg_174 |  p0  |   2  |   6  |   12   |
|---------------------|------|------|------|--------||---------||---------||---------|
|        Total        |      |      |      |   74   ||  7.1871 ||    0    ||    59   |
|---------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |   120  |   595  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    0   |   59   |
|  Register |    -   |   289  |    -   |
+-----------+--------+--------+--------+
|   Total   |   13   |   409  |   654  |
+-----------+--------+--------+--------+
