module CT(
    input wire A,B,C,
    output reg Y0,Y1,Y2
);
always @(*) begin
     Y0=(A&B);
     Y1=(A&C);
     Y2=(B&C);
end
endmodule