/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [7:0] _04_;
  wire [9:0] _05_;
  wire [2:0] _06_;
  reg [6:0] _07_;
  reg [3:0] _08_;
  reg [2:0] _09_;
  wire [4:0] _10_;
  wire [17:0] _11_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [24:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_44z;
  wire [9:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [11:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = celloutsig_0_11z ? celloutsig_0_16z : celloutsig_0_17z[2];
  assign celloutsig_0_22z = _01_ ? celloutsig_0_20z : celloutsig_0_14z;
  assign celloutsig_0_3z = ~(celloutsig_0_1z & celloutsig_0_1z);
  assign celloutsig_0_70z = ~(_02_ & celloutsig_0_21z[15]);
  assign celloutsig_1_14z = ~(celloutsig_1_2z & celloutsig_1_3z);
  assign celloutsig_1_17z = ~(celloutsig_1_8z & celloutsig_1_6z[6]);
  assign celloutsig_0_16z = ~(celloutsig_0_1z & celloutsig_0_13z[15]);
  assign celloutsig_0_23z = ~celloutsig_0_16z;
  assign celloutsig_1_3z = celloutsig_1_2z | ~(celloutsig_1_2z);
  assign celloutsig_0_14z = celloutsig_0_8z[8] | ~(celloutsig_0_3z);
  assign celloutsig_0_6z = celloutsig_0_2z | in_data[10];
  assign celloutsig_0_24z = celloutsig_0_18z | celloutsig_0_21z[2];
  assign celloutsig_0_20z = celloutsig_0_9z[11] ^ celloutsig_0_16z;
  assign celloutsig_0_29z = celloutsig_0_11z ^ celloutsig_0_22z;
  assign celloutsig_0_4z = in_data[23:14] + { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, _05_[5:4], _03_, _01_, _04_[5], celloutsig_0_2z };
  reg [4:0] _27_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _27_ <= 5'h00;
    else _27_ <= in_data[57:53];
  assign { _05_[5:4], _03_, _01_, _04_[5] } = _27_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _07_ <= 7'h00;
    else _07_ <= celloutsig_0_13z[11:5];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 4'h0;
    else _08_ <= in_data[87:84];
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _09_ <= 3'h0;
    else _09_ <= { celloutsig_1_9z[10], celloutsig_1_2z, celloutsig_1_5z };
  reg [4:0] _31_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _31_ <= 5'h00;
    else _31_ <= celloutsig_0_4z[7:3];
  assign { _10_[4:3], _00_, _10_[1:0] } = _31_;
  reg [17:0] _32_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _32_ <= 18'h00000;
    else _32_ <= { in_data[17:2], celloutsig_0_14z, celloutsig_0_20z };
  assign { _11_[17:11], _02_, _11_[9:4], _06_, _11_[0] } = _32_;
  assign celloutsig_1_2z = in_data[169:164] > { in_data[160], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[36:13] > { in_data[88:87], celloutsig_0_1z, _05_[5:4], _03_, _01_, _04_[5], celloutsig_0_1z, _05_[5:4], _03_, _01_, _04_[5], _05_[5:4], _03_, _01_, _04_[5], _05_[5:4], _03_, _01_, _04_[5] };
  assign celloutsig_1_0z = in_data[151:131] < in_data[122:102];
  assign celloutsig_1_1z = in_data[143:136] < { in_data[175:173], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_0z & ~(celloutsig_1_1z);
  assign celloutsig_1_15z = celloutsig_1_5z & ~(celloutsig_1_2z);
  assign celloutsig_0_11z = celloutsig_0_5z[1] & ~(celloutsig_0_2z);
  assign celloutsig_1_9z = { celloutsig_1_4z[6:4], celloutsig_1_4z[4], celloutsig_1_4z[2:1], celloutsig_1_4z[4], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z } % { 1'h1, in_data[145:138], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_9z[4:0], celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_1z } % { 1'h1, in_data[118:115], _09_ };
  assign celloutsig_0_12z = { celloutsig_0_4z[9:7], celloutsig_0_1z, celloutsig_0_5z } % { 1'h1, celloutsig_0_9z[7:1] };
  assign celloutsig_0_44z = celloutsig_0_3z ? { celloutsig_0_5z[2], celloutsig_0_5z, celloutsig_0_40z, celloutsig_0_43z } : { celloutsig_0_8z[4:0], celloutsig_0_10z, celloutsig_0_38z };
  assign celloutsig_0_21z = _01_ ? in_data[89:65] : { celloutsig_0_9z[5:3], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_5z = { celloutsig_1_4z[7:5], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } != { in_data[176:171], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_37z = - { celloutsig_0_13z[15:14], celloutsig_0_8z };
  assign celloutsig_0_7z = - { in_data[72:62], celloutsig_0_1z };
  assign celloutsig_0_8z = - { _05_[4], _03_, _01_, celloutsig_0_3z, _05_[5:4], _03_, _01_, _04_[5] };
  assign celloutsig_0_38z = { celloutsig_0_12z[7:1], celloutsig_0_3z, celloutsig_0_14z, _05_[5:4], _03_, _01_, _04_[5], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_29z, _07_, celloutsig_0_4z, celloutsig_0_5z } !== { in_data[78:44], celloutsig_0_1z, celloutsig_0_20z, _10_[4:3], _00_, _10_[1:0] };
  assign celloutsig_0_43z = { celloutsig_0_9z[9:6], celloutsig_0_23z } !== { in_data[49], celloutsig_0_5z };
  assign celloutsig_1_11z = { in_data[151:143], celloutsig_1_1z, celloutsig_1_1z } !== celloutsig_1_9z;
  assign celloutsig_1_13z = { in_data[158:153], celloutsig_1_5z } !== { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_0_1z = in_data[71] !== _01_;
  assign celloutsig_0_5z = ~ { _05_[5:4], _03_, _01_ };
  assign celloutsig_0_17z = ~ celloutsig_0_12z[7:4];
  assign celloutsig_1_18z = | { celloutsig_1_17z, celloutsig_1_16z[1:0], _09_, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_12z[4:3], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } - { celloutsig_0_7z[10:2], _05_[5:4], _03_, _01_, _04_[5], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_12z = celloutsig_1_9z[7:4] ~^ { celloutsig_1_4z[6:4], celloutsig_1_4z[4] };
  assign celloutsig_0_9z = in_data[44:30] ^ { celloutsig_0_2z, celloutsig_0_8z, _05_[5:4], _03_, _01_, _04_[5] };
  assign celloutsig_0_40z = ~((celloutsig_0_17z[0] & celloutsig_0_5z[1]) | celloutsig_0_24z);
  assign celloutsig_0_10z = ~((celloutsig_0_8z[5] & celloutsig_0_3z) | celloutsig_0_6z);
  assign celloutsig_0_71z = ~((_08_[1] & celloutsig_0_44z[1]) | (celloutsig_0_37z[8] & celloutsig_0_10z));
  assign { celloutsig_1_4z[4], celloutsig_1_4z[1], celloutsig_1_4z[2], celloutsig_1_4z[7:5] } = ~ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[136:134] };
  assign { celloutsig_1_6z[1], celloutsig_1_6z[18:2] } = ~ { celloutsig_1_5z, in_data[182:166] };
  assign { celloutsig_1_16z[4], celloutsig_1_16z[10], celloutsig_1_16z[1], celloutsig_1_16z[11], celloutsig_1_16z[0], celloutsig_1_16z[3] } = ~ { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z };
  assign { _04_[7:6], _04_[4:0] } = { _03_, _01_, celloutsig_0_1z, celloutsig_0_17z };
  assign { _05_[9:6], _05_[3:0] } = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, _03_, _01_, _04_[5], celloutsig_0_2z };
  assign _10_[2] = _00_;
  assign { _11_[10], _11_[3:1] } = { _02_, _06_ };
  assign { celloutsig_1_16z[9:5], celloutsig_1_16z[2] } = { celloutsig_1_16z[11:10], celloutsig_1_16z[11], celloutsig_1_16z[11], celloutsig_1_16z[11], celloutsig_1_16z[4] };
  assign { celloutsig_1_4z[3], celloutsig_1_4z[0] } = { celloutsig_1_4z[4], celloutsig_1_4z[4] };
  assign celloutsig_1_6z[0] = celloutsig_1_6z[1];
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
