 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: T-2022.03
Date   : Wed Mar 22 23:50:52 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: sum_reg_reg[3][5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cdata_wr[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  sum_reg_reg[3][5]/CK (DFFRX1)                           0.00       0.50 r
  sum_reg_reg[3][5]/Q (DFFRX1)                            0.57       1.07 f
  add_7_root_add_101/B[5] (CONV_DW01_add_26)              0.00       1.07 f
  add_7_root_add_101/U550/Y (BUFX4)                       0.18       1.25 f
  add_7_root_add_101/U857/Y (NOR2X4)                      0.21       1.46 r
  add_7_root_add_101/U594/Y (OAI21X4)                     0.16       1.63 f
  add_7_root_add_101/U558/Y (AOI21X2)                     0.22       1.85 r
  add_7_root_add_101/U402/Y (OAI21X4)                     0.15       1.99 f
  add_7_root_add_101/U642/Y (INVX1)                       0.21       2.20 r
  add_7_root_add_101/U499/Y (BUFX12)                      0.20       2.41 r
  add_7_root_add_101/U887/Y (OAI21X2)                     0.11       2.52 f
  add_7_root_add_101/U672/Y (XNOR2X4)                     0.16       2.68 f
  add_7_root_add_101/SUM[10] (CONV_DW01_add_26)           0.00       2.68 f
  add_2_root_add_0_root_add_101/A[10] (CONV_DW01_add_27)
                                                          0.00       2.68 f
  add_2_root_add_0_root_add_101/U720/Y (NOR2X1)           0.24       2.92 r
  add_2_root_add_0_root_add_101/U648/Y (BUFX4)            0.18       3.10 r
  add_2_root_add_0_root_add_101/U740/Y (CLKINVX1)         0.13       3.23 f
  add_2_root_add_0_root_add_101/U723/Y (NAND2X2)          0.19       3.42 r
  add_2_root_add_0_root_add_101/U612/Y (NOR2X4)           0.09       3.51 f
  add_2_root_add_0_root_add_101/U518/Y (NAND2X2)          0.12       3.63 r
  add_2_root_add_0_root_add_101/U611/Y (AND2X8)           0.16       3.79 r
  add_2_root_add_0_root_add_101/U260/Y (OAI21X4)          0.14       3.93 f
  add_2_root_add_0_root_add_101/U601/Y (INVX12)           0.14       4.07 r
  add_2_root_add_0_root_add_101/U630/Y (INVX16)           0.05       4.12 f
  add_2_root_add_0_root_add_101/U629/Y (NAND2X8)          0.05       4.18 r
  add_2_root_add_0_root_add_101/U586/Y (NAND2X4)          0.09       4.27 f
  add_2_root_add_0_root_add_101/U549/Y (CLKINVX1)         0.12       4.39 r
  add_2_root_add_0_root_add_101/U526/Y (NAND2X2)          0.14       4.53 f
  add_2_root_add_0_root_add_101/U617/Y (NAND2X8)          0.12       4.65 r
  add_2_root_add_0_root_add_101/SUM[19] (CONV_DW01_add_27)
                                                          0.00       4.65 r
  add_1_root_add_0_root_add_101/B[19] (CONV_DW01_add_28)
                                                          0.00       4.65 r
  add_1_root_add_0_root_add_101/U636/Y (NAND2X6)          0.09       4.73 f
  add_1_root_add_0_root_add_101/U538/Y (INVX3)            0.09       4.82 r
  add_1_root_add_0_root_add_101/U537/Y (CLKAND2X3)        0.18       5.00 r
  add_1_root_add_0_root_add_101/U535/Y (NOR2X2)           0.11       5.11 f
  add_1_root_add_0_root_add_101/U509/Y (OAI21X2)          0.22       5.33 r
  add_1_root_add_0_root_add_101/U243/Y (AOI21X4)          0.12       5.45 f
  add_1_root_add_0_root_add_101/U617/Y (NAND2X8)          0.12       5.57 r
  add_1_root_add_0_root_add_101/U626/Y (INVX16)           0.08       5.66 f
  add_1_root_add_0_root_add_101/U625/Y (OAI21X2)          0.17       5.83 r
  add_1_root_add_0_root_add_101/U473/Y (XNOR2X2)          0.24       6.07 r
  add_1_root_add_0_root_add_101/SUM[24] (CONV_DW01_add_28)
                                                          0.00       6.07 r
  add_0_root_add_0_root_add_101/B[24] (CONV_DW01_add_29)
                                                          0.00       6.07 r
  add_0_root_add_0_root_add_101/U618/Y (OR2X2)            0.33       6.41 r
  add_0_root_add_0_root_add_101/U639/Y (AOI21X4)          0.17       6.57 f
  add_0_root_add_0_root_add_101/U650/Y (OAI21X4)          0.16       6.73 r
  add_0_root_add_0_root_add_101/U626/Y (AND2X1)           0.32       7.05 r
  add_0_root_add_0_root_add_101/U625/Y (NOR2X4)           0.13       7.19 f
  add_0_root_add_0_root_add_101/U68/Y (OAI21X4)           0.15       7.33 r
  add_0_root_add_0_root_add_101/U66/Y (AOI21X4)           0.09       7.42 f
  add_0_root_add_0_root_add_101/U7/Y (OAI21X4)            0.14       7.57 r
  add_0_root_add_0_root_add_101/U1/Y (XNOR2X4)            0.19       7.76 r
  add_0_root_add_0_root_add_101/SUM[42] (CONV_DW01_add_29)
                                                          0.00       7.76 r
  U872/Y (CLKINVX12)                                      0.22       7.98 f
  U733/Y (CLKAND2X2)                                      0.28       8.26 f
  add_103_round/A[10] (CONV_DW01_inc_4)                   0.00       8.26 f
  add_103_round/U178/Y (NAND2X1)                          0.22       8.48 r
  add_103_round/U124/Y (OR2X6)                            0.22       8.69 r
  add_103_round/U130/Y (INVX4)                            0.10       8.79 f
  add_103_round/U26/Y (NAND2X8)                           0.07       8.86 r
  add_103_round/U148/Y (NOR2X8)                           0.08       8.94 f
  add_103_round/U147/Y (NAND2X1)                          0.20       9.14 r
  add_103_round/U159/Y (XOR2X4)                           0.18       9.32 f
  add_103_round/SUM[19] (CONV_DW01_inc_4)                 0.00       9.32 f
  U1454/Y (AO22X4)                                        0.23       9.55 f
  U782/Y (CLKBUFX20)                                      0.34       9.90 f
  cdata_wr[18] (out)                                      0.00       9.90 f
  data arrival time                                                  9.90

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  output external delay                                  -0.50       9.90
  data required time                                                 9.90
  --------------------------------------------------------------------------
  data required time                                                 9.90
  data arrival time                                                 -9.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
