// Seed: 1874492899
module module_0 #(
    parameter id_1 = 32'd8
);
  wire ["" : -1] _id_1;
  logic [7:0] id_2 = id_2[id_1==-1], id_3;
  uwire id_4;
  wire  id_5;
  wire  id_6;
  assign id_4 = 1;
endmodule
module module_0 (
    input tri0 module_1,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri id_4,
    input supply0 id_5,
    input tri id_6,
    output tri1 id_7
);
  always @(1 or -1 == -1) begin : LABEL_0
    id_7 += id_6;
  end
  module_0 modCall_1 ();
endmodule
