Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: FrameGenChk_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FrameGenChk_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FrameGenChk_top"
Output Format                      : NGC
Target Device                      : xc6vlx130t-1-ff1156

---- Source Options
Top Module Name                    : FrameGenChk_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir/aurora8b10b/example_design" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_valid_data_counter.v" into library work
Parsing module <aurora8b10b_VALID_DATA_COUNTER>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_storage_switch_control.v" into library work
Parsing module <aurora8b10b_STORAGE_SWITCH_CONTROL>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_storage_mux.v" into library work
Parsing module <aurora8b10b_STORAGE_MUX>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_storage_count_control.v" into library work
Parsing module <aurora8b10b_STORAGE_COUNT_CONTROL>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_storage_ce_control.v" into library work
Parsing module <aurora8b10b_STORAGE_CE_CONTROL>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_sideband_output.v" into library work
Parsing module <aurora8b10b_SIDEBAND_OUTPUT>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_rx_ll_deframer.v" into library work
Parsing module <aurora8b10b_RX_LL_DEFRAMER>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_output_switch_control.v" into library work
Parsing module <aurora8b10b_OUTPUT_SWITCH_CONTROL>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_output_mux.v" into library work
Parsing module <aurora8b10b_OUTPUT_MUX>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_left_align_mux.v" into library work
Parsing module <aurora8b10b_LEFT_ALIGN_MUX>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_left_align_control.v" into library work
Parsing module <aurora8b10b_LEFT_ALIGN_CONTROL>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_tx_ll_datapath.v" into library work
Parsing module <aurora8b10b_TX_LL_DATAPATH>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_tx_ll_control.v" into library work
Parsing module <aurora8b10b_TX_LL_CONTROL>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_sym_gen_4byte.v" into library work
Parsing module <aurora8b10b_SYM_GEN_4BYTE>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_sym_dec_4byte.v" into library work
Parsing module <aurora8b10b_SYM_DEC_4BYTE>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_rx_ll_pdu_datapath.v" into library work
Parsing module <aurora8b10b_RX_LL_PDU_DATAPATH>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_lane_init_sm_4byte.v" into library work
Parsing module <aurora8b10b_LANE_INIT_SM_4BYTE>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_idle_and_ver_gen.v" into library work
Parsing module <aurora8b10b_IDLE_AND_VER_GEN>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_hotplug.v" into library work
Parsing module <aurora8b10b_hotplug>.
Parsing module <aurora8b10b_cir_fifo>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_err_detect_4byte.v" into library work
Parsing module <aurora8b10b_ERR_DETECT_4BYTE>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_chbond_count_dec_4byte.v" into library work
Parsing module <aurora8b10b_CHBOND_COUNT_DEC_4BYTE>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_channel_init_sm.v" into library work
Parsing module <aurora8b10b_CHANNEL_INIT_SM>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_channel_err_detect.v" into library work
Parsing module <aurora8b10b_CHANNEL_ERR_DETECT>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_gtx.v" into library work
Parsing module <aurora8b10b_gtx>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_tx_ll.v" into library work
Parsing module <aurora8b10b_TX_LL>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_rx_ll.v" into library work
Parsing module <aurora8b10b_RX_LL>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_ll_to_axi.v" into library work
Parsing module <aurora8b10b_LL_TO_AXI>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_global_logic.v" into library work
Parsing module <aurora8b10b_GLOBAL_LOGIC>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_axi_to_ll.v" into library work
Parsing module <aurora8b10b_AXI_TO_LL>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_aurora_lane_4byte.v" into library work
Parsing module <aurora8b10b_AURORA_LANE_4BYTE>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_transceiver_wrapper.v" into library work
Parsing module <aurora8b10b_GTX_WRAPPER>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\traffic_gen_check\aurora8b10b_frame_gen.v" into library work
Parsing module <aurora8b10b_FRAME_GEN>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\traffic_gen_check\aurora8b10b_frame_check.v" into library work
Parsing module <aurora8b10b_FRAME_CHECK>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\clock_module\aurora8b10b_clock_module.v" into library work
Parsing module <aurora8b10b_CLOCK_MODULE>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\cc_manager\aurora8b10b_standard_cc_module.v" into library work
Parsing module <aurora8b10b_STANDARD_CC_MODULE>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\aurora8b10b_reset_logic.v" into library work
Parsing module <aurora8b10b_RESET_LOGIC>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v" into library work
Parsing module <aurora8b10b>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\aurora8b10b_exdes.v" into library work
Parsing module <aurora8b10b_exdes>.
Parsing module <v6_icon>.
Parsing module <v6_vio>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora_data_fifo.v" into library work
Parsing module <aurora_data_fifo>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_standard_cc_module.v" into library work
Parsing module <aurora_STANDARD_CC_MODULE>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_reset_logic.v" into library work
Parsing module <aurora_RESET_LOGIC>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_clock_module.v" into library work
Parsing module <aurora_CLOCK_MODULE>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_test.v" into library work
Parsing module <aurora_test>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_ll_to_axi.v" into library work
Parsing module <aurora_LL_TO_AXI>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_frame_gen.v" into library work
Parsing module <aurora_FRAME_GEN>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_frame_check.v" into library work
Parsing module <aurora_FRAME_CHECK>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_axi_to_ll.v" into library work
Parsing module <aurora_AXI_TO_LL>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\Loop_Buf.v" into library work
Parsing module <Loop_Buf>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_Module.v" into library work
Parsing module <FrameGenChk_Module>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_looptest.v" into library work
Parsing module <aurora_looptest>.
Analyzing Verilog file "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_top.v" into library work
Parsing module <FrameGenChk_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FrameGenChk_top>.

Elaborating module <FrameGenChk_Module>.

Elaborating module <aurora_LL_TO_AXI(DATA_WIDTH=32,STRB_WIDTH=4,REM_WIDTH=2)>.

Elaborating module <aurora_FRAME_GEN>.
WARNING:HDLCompiler:413 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_frame_gen.v" Line 180: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_frame_gen.v" Line 189: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_frame_gen.v" Line 197: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <aurora_AXI_TO_LL(DATA_WIDTH=32,STRB_WIDTH=4,REM_WIDTH=2)>.

Elaborating module <aurora_FRAME_CHECK>.
WARNING:HDLCompiler:413 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_frame_check.v" Line 256: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <Loop_Buf>.

Elaborating module <aurora_looptest>.
WARNING:HDLCompiler:1016 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_test.v" Line 228: Port s_axis_tready is not connected to this instance

Elaborating module <aurora_test>.

Elaborating module <aurora_data_fifo>.
WARNING:HDLCompiler:1499 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora_data_fifo.v" Line 39: Empty module <aurora_data_fifo> remains a black box.

Elaborating module <aurora_CLOCK_MODULE>.

Elaborating module <MMCM_ADV(CLKFBOUT_MULT_F=8.0,DIVCLK_DIVIDE=2,CLKFBOUT_PHASE=0,CLKIN1_PERIOD=6.4,CLKIN2_PERIOD=10,CLKOUT0_DIVIDE_F=8.0,CLKOUT0_PHASE=0,CLKOUT1_DIVIDE=4,CLKOUT1_PHASE=0,CLKOUT2_DIVIDE=8,CLKOUT2_PHASE=0,CLKOUT3_DIVIDE=4,CLKOUT3_PHASE=0,CLOCK_HOLD="TRUE")>.
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_clock_module.v" Line 135: Assignment to clkout2_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_clock_module.v" Line 137: Assignment to clkout3_o ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_test.v" Line 272: Assignment to tied_to_gnd_vec_i ignored, since the identifier is never used

Elaborating module <aurora8b10b(SIM_GTXRESET_SPEEDUP=1)>.
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v" Line 290: Assignment to tied_to_gnd_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v" Line 292: Assignment to tied_to_ground_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v" Line 293: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v" Line 295: Assignment to all_soft_err_i ignored, since the identifier is never used

Elaborating module <aurora8b10b_AURORA_LANE_4BYTE>.

Elaborating module <aurora8b10b_LANE_INIT_SM_4BYTE>.

Elaborating module <FDR>.
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_lane_init_sm_4byte.v" Line 365: Assignment to prev_char_was_comma_r ignored, since the identifier is never used

Elaborating module <aurora8b10b_CHBOND_COUNT_DEC_4BYTE>.

Elaborating module <aurora8b10b_SYM_GEN_4BYTE>.

Elaborating module <aurora8b10b_SYM_DEC_4BYTE>.

Elaborating module <aurora8b10b_ERR_DETECT_4BYTE>.

Elaborating module <aurora8b10b_hotplug>.

Elaborating module <aurora8b10b_cir_fifo>.

Elaborating module <aurora8b10b_GTX_WRAPPER(SIM_GTXRESET_SPEEDUP=1)>.
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_transceiver_wrapper.v" Line 222: Assignment to tied_to_ground_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_transceiver_wrapper.v" Line 223: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_transceiver_wrapper.v" Line 224: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_transceiver_wrapper.v" Line 231: Assignment to chbondi ignored, since the identifier is never used

Elaborating module <aurora8b10b_gtx(GTX_SIM_GTXRESET_SPEEDUP=1,GTX_TX_CLK_SOURCE="RXPLL",GTX_POWER_SAVE=10'b0110100)>.
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_gtx.v" Line 171: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module
<GTXE1(SIM_RECEIVER_DETECT_PASS="TRUE",SIM_TX_ELEC_IDLE_LEVEL="X",SIM_GTXRESET_SPEEDUP=1,SIM_VERSION="2.0",SIM_TXREFCLK_SOURCE=3'b0,SIM_RXREFCLK_SOURCE=3'b0,TX_CLK_SOURCE="RXPLL",TX_OVERSAMPLE_MODE="FALSE",TXPLL_COM_CFG=24'b01000010110100000001010,TXPLL_CP_CFG=8'b0111,TXPLL_DIVSEL_FB=5,TXPLL_DIVSEL_OUT=1,TXPLL_DIVSEL_REF=2,TXPLL_DIVSEL45_FB=5,TXPLL_LKDET_CFG=3'b111,TX_CLK25_DIVIDER=5,TXPLL_SATA=2'b0,TX_TDCC_CFG=2'b11,PMA_CAS_CLK_EN="FALSE",POWER_SAVE=10'b0110100,GEN_TXUSRCLK="FALSE",TX_DATA_WIDTH=40,TX_USRCLK_CFG=6'b0,TXOUTCLK_CTRL="TXOUTCLKPMA_DIV2",TXOUTCLK_DLY=10'b0,TX_PMADATA_OPT=1'b0,PMA_TX_CFG=20'b10000000000010000010,TX_BUFFER_USE="TRUE",TX_BYTECLK_CFG=6'b0,TX_EN_RATE_RESET_BUF="TRUE",TX_XCLK_SEL="TXOUT",TX_DLYALIGN_CTRINC=4'b0100,TX_DLYALIGN_LPFINC=4'b0110,TX_DLYALIGN_MONSEL=3'b0,TX_DLYALIGN_OVRDSETTING=8'b10000000,GEARBOX_ENDEC=3'b0,TXGEARBOX_USE="FALSE",TX_DRIVE_MODE="DIRECT",TX_IDLE_ASSERT_DELAY=3'b100,TX_IDLE_DEASSERT_DELAY=3'b010,TXDRIVE_LOOPBACK_HIZ="FALSE",TXDRIVE_LOOPBACK_PD="FALSE",COM_BURST_
VAL=4'b1111,TX_DEEMPH_0=5'b11010,TX_DEEMPH_1=5'b10000,TX_MARGIN_FULL_0=7'b1001110,TX_MARGIN_FULL_1=7'b1001001,TX_MARGIN_FULL_2=7'b1000101,TX_MARGIN_FULL_3=7'b1000010,TX_MARGIN_FULL_4=7'b1000000,TX_MARGIN_LOW_0=7'b1000110,TX_MARGIN_LOW_1=7'b1000100,TX_MARGIN_LOW_2=7'b1000010,TX_MARGIN_LOW_3=7'b1000000,TX_MARGIN_LOW_4=7'b1000000,RX_OVERSAMPLE_MODE="FALSE",RXPLL_COM_CFG=24'b01000010110100000001010,RXPLL_CP_CFG=8'b0111,RXPLL_DIVSEL_FB=5,RXPLL_DIVSEL_OUT=1,RXPLL_DIVSEL_REF=2,RXPLL_DIVSEL45_FB=5,RXPLL_LKDET_CFG=3'b111,RX_CLK25_DIVIDER=5,GEN_RXUSRCLK="FALSE",RX_DATA_WIDTH=40,RXRECCLK_CTRL="RXRECCLKPMA_DIV2",RXRECCLK_DLY=10'b0,RXUSRCLK_DLY=16'b0,AC_CAP_DIS="TRUE",CDR_PH_ADJ_TIME=5'b10100,OOBDETECT_THRESHOLD=3'b011,PMA_CDR_SCAN=27'b110010000000100000001001100,PMA_RX_CFG=25'b010111001110000001001001,RCV_TERM_GND="FALSE",RCV_TERM_VTTRX="FALSE",RX_EN_IDLE_HOLD_CDR="FALSE",RX_EN_IDLE_RESET_FR="TRUE",RX_EN_IDLE_RESET_PH="TRUE",TX_DETECT_RX_CFG=14'b01100000110010,TERMINATION_CTRL=5'b0,TERMINATION_OVRD="FALSE",CM_TRIM=2'b01,
PMA_RXSYNC_CFG=7'b0,PMA_CFG=76'b01000000000000000000000001000000000000000000000000000000000000000011,BGTEST_CFG=2'b0,BIAS_CFG=17'b0,DFE_CAL_TIME=5'b01100,DFE_CFG=8'b011011,RX_EN_IDLE_HOLD_DFE="TRUE",RX_EYE_OFFSET=8'b01001100,RX_EYE_SCANMODE=2'b0,RXPRBSERR_LOOPBACK=1'b0,ALIGN_COMMA_WORD=2,COMMA_10B_ENABLE=10'b1111111111,COMMA_DOUBLE="FALSE",DEC_MCOMMA_DETECT="TRUE",DEC_PCOMMA_DETECT="TRUE",DEC_VALID_COMMA_ONLY="FALSE",MCOMMA_10B_VALUE=10'b1010000011,MCOMMA_DETECT="TRUE",PCOMMA_10B_VALUE=10'b0101111100,PCOMMA_DETECT="TRUE",RX_DECODE_SEQ_MATCH="TRUE",RX_SLIDE_AUTO_WAIT=5,RX_SLIDE_MODE="OFF",SHOW_REALIGN_COMMA="FALSE",RX_LOS_INVALID_INCR=8,RX_LOS_THRESHOLD=128,RX_LOSS_OF_SYNC_FSM="FALSE",RXGEARBOX_USE="FALSE",RX_BUFFER_USE="TRUE",RX_EN_IDLE_RESET_BUF="TRUE",RX_EN_MODE_RESET_BUF="TRUE",RX_EN_RATE_RESET_BUF="TRUE",RX_EN_REALIGN_RESET_BUF="FALSE",RX_EN_REALIGN_RESET_BUF2="FALSE",RX_FIFO_ADDR_MODE="FULL",RX_IDLE_HI_CNT=4'b1000,RX_IDLE_LO_CNT=4'b0,RX_XCLK_SEL="RXREC",RX_DLYALIGN_CTRINC=4'b0100,RX_DLYALIGN_EDGESET=5'b0
10,RX_DLYALIGN_LPFINC=4'b0110,RX_DLYALIGN_MONSEL=3'b0,RX_DLYALIGN_OVRDSETTING=8'b10000000,CLK_COR_ADJ_LEN=4,CLK_COR_DET_LEN=4,CLK_COR_INSERT_IDLE_FLAG="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=32,CLK_COR_MIN_LAT=28,CLK_COR_PRECEDENCE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_1_1=10'b0111110111,CLK_COR_SEQ_1_2=10'b0111110111,CLK_COR_SEQ_1_3=10'b0111110111,CLK_COR_SEQ_1_4=10'b0111110111,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0100000000,CLK_COR_SEQ_2_2=10'b0100000000,CLK_COR_SEQ_2_3=10'b0100000000,CLK_COR_SEQ_2_4=10'b0100000000,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",CLK_CORRECT_USE="TRUE",CHAN_BOND_1_MAX_SKEW=7,CHAN_BOND_2_MAX_SKEW=7,CHAN_BOND_KEEP_ALIGN="FALSE",CHAN_BOND_SEQ_1_1=10'b0101111100,CHAN_BOND_SEQ_1_2=10'b0,CHAN_BOND_SEQ_1_3=10'b0,CHAN_BOND_SEQ_1_4=10'b0,CHAN_BOND_SEQ_1_ENABLE=4'b01,CHAN_BOND_SEQ_2_1=10'b0,CHAN_BOND_SEQ_2_2=10'b0,CHAN_BOND_SEQ_2_3=10'b0,CHAN_BOND_SEQ_2_4=10'b0,CHAN_BOND_SEQ_2_CFG=5'b0,CHAN_BOND_SEQ_2_ENABLE=4'b0,CHAN_BOND_SEQ_2_USE="FALSE",CHAN_BOND_SE
Q_LEN=1,PCI_EXPRESS_MODE="FALSE",SAS_MAX_COMSAS=52,SAS_MIN_COMSAS=40,SATA_BURST_VAL=3'b100,SATA_IDLE_VAL=3'b100,SATA_MAX_BURST=7,SATA_MAX_INIT=22,SATA_MAX_WAKE=7,SATA_MIN_BURST=4,SATA_MIN_INIT=12,SATA_MIN_WAKE=4,TRANS_TIME_FROM_P2=12'b0111100,TRANS_TIME_NON_P2=8'b011001,TRANS_TIME_RATE=8'b11111111,TRANS_TIME_TO_P2=10'b01100100>.
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_transceiver_wrapper.v" Line 276: Assignment to open_rxbufstatus_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_transceiver_wrapper.v" Line 305: Assignment to open_txbufstatus_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_transceiver_wrapper.v" Line 311: Assignment to tx_plllkdet_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v" Line 417: Assignment to open_rx_rec1_clk_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v" Line 418: Assignment to open_rx_rec2_clk_i ignored, since the identifier is never used

Elaborating module <aurora8b10b_GLOBAL_LOGIC>.

Elaborating module <aurora8b10b_CHANNEL_INIT_SM>.

Elaborating module <FD(INIT=1'b1)>.

Elaborating module <aurora8b10b_IDLE_AND_VER_GEN>.
WARNING:HDLCompiler:413 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_idle_and_ver_gen.v" Line 179: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <SRL16(INIT=16'b0)>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <aurora8b10b_CHANNEL_ERR_DETECT>.

Elaborating module <aurora8b10b_AXI_TO_LL(DATA_WIDTH=32,STRB_WIDTH=4,REM_WIDTH=2)>.

Elaborating module <aurora8b10b_TX_LL>.

Elaborating module <aurora8b10b_TX_LL_DATAPATH>.

Elaborating module <aurora8b10b_TX_LL_CONTROL>.

Elaborating module <aurora8b10b_LL_TO_AXI(DATA_WIDTH=32,STRB_WIDTH=4,REM_WIDTH=2)>.

Elaborating module <aurora8b10b_RX_LL>.

Elaborating module <aurora8b10b_RX_LL_PDU_DATAPATH>.

Elaborating module <aurora8b10b_RX_LL_DEFRAMER>.

Elaborating module <MUXCY>.

Elaborating module <aurora8b10b_LEFT_ALIGN_CONTROL>.
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_rx_ll_pdu_datapath.v" Line 247: Assignment to stage_2_data_v_r ignored, since the identifier is never used

Elaborating module <aurora8b10b_VALID_DATA_COUNTER>.

Elaborating module <aurora8b10b_LEFT_ALIGN_MUX>.

Elaborating module <aurora8b10b_STORAGE_COUNT_CONTROL>.
WARNING:HDLCompiler:413 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_storage_count_control.v" Line 117: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_storage_count_control.v" Line 118: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <aurora8b10b_STORAGE_CE_CONTROL>.

Elaborating module <aurora8b10b_STORAGE_SWITCH_CONTROL>.

Elaborating module <aurora8b10b_OUTPUT_SWITCH_CONTROL>.

Elaborating module <aurora8b10b_SIDEBAND_OUTPUT>.

Elaborating module <aurora8b10b_STORAGE_MUX>.

Elaborating module <aurora8b10b_OUTPUT_MUX>.
WARNING:HDLCompiler:552 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v" Line 558: Input port AXI4_S_IP_TREADY is not connected on this instance
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_test.v" Line 336: Assignment to drdy_out_unused_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_test.v" Line 337: Assignment to drpdo_out_unused_i ignored, since the identifier is never used

Elaborating module <aurora_STANDARD_CC_MODULE>.

Elaborating module <aurora_RESET_LOGIC>.

Elaborating module <IBUF>.
WARNING:HDLCompiler:552 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_test.v" Line 228: Input port m_axis_tready is not connected on this instance
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_top.v" Line 317: Assignment to pll_not_locked_i_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_top.v" Line 318: Assignment to tx_lock_i_1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_top.v" Line 345: Assignment to pll_not_locked_i_2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_top.v" Line 346: Assignment to tx_lock_i_2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_top.v" Line 171: Net <err_count_i_2[0]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FrameGenChk_top>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_top.v".
        USE_CHIPSCOPE = 0
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_top.v" line 281: Output port <pll_not_locked_i_1> of the instance <aurora_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_top.v" line 281: Output port <tx_lock_i_1> of the instance <aurora_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_top.v" line 281: Output port <pll_not_locked_i_2> of the instance <aurora_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_top.v" line 281: Output port <tx_lock_i_2> of the instance <aurora_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <err_count_i_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <SOFT_ERR_1>.
    Found 1-bit register for signal <FRAME_ERR_1>.
    Found 8-bit register for signal <ERR_COUNT_1>.
    Found 1-bit register for signal <LANE_UP_1>.
    Found 1-bit register for signal <CHANNEL_UP_1>.
    Found 1-bit register for signal <HARD_ERR_2>.
    Found 1-bit register for signal <SOFT_ERR_2>.
    Found 1-bit register for signal <FRAME_ERR_2>.
    Found 1-bit register for signal <LANE_UP_2>.
    Found 1-bit register for signal <CHANNEL_UP_2>.
    Found 1-bit register for signal <HARD_ERR_1>.
    WARNING:Xst:2404 -  FFs/Latches <ERR_COUNT_2<0:7>> (without init value) have a constant value of 0 in block <FrameGenChk_top>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <FrameGenChk_top> synthesized.

Synthesizing Unit <FrameGenChk_Module>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_Module.v".
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\FrameGenChk_Module.v" line 89: Output port <AXI4_S_IP_TX_TREADY> of the instance <frame_chk_axi_to_ll_pdu_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <FrameGenChk_Module> synthesized.

Synthesizing Unit <aurora_LL_TO_AXI>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_ll_to_axi.v".
        DATA_WIDTH = 32
        STRB_WIDTH = 4
        USE_UFC_REM = 0
        REM_WIDTH = 2
WARNING:Xst:647 - Input <LL_IP_SOF_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit adder for signal <LL_IP_REM[0]_GND_3_o_add_2_OUT> created at line 117.
    Found 4-bit shifter logical right for signal <PWR_3_o_LL_IP_REM[0]_shift_right_3_OUT> created at line 117
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <aurora_LL_TO_AXI> synthesized.

Synthesizing Unit <aurora_FRAME_GEN>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_frame_gen.v".
    Found 16-bit register for signal <data_lfsr_r>.
    Found 8-bit register for signal <frame_size_r>.
    Found 8-bit register for signal <bytes_sent_r>.
    Found 4-bit register for signal <ifg_size_r>.
    Found 1-bit register for signal <idle_r>.
    Found 1-bit register for signal <single_cycle_frame_r>.
    Found 1-bit register for signal <sof_r>.
    Found 1-bit register for signal <data_cycle_r>.
    Found 1-bit register for signal <eof_r>.
    Found 1-bit register for signal <TX_SOF_N>.
    Found 1-bit register for signal <TX_EOF_N>.
    Found 1-bit register for signal <TX_SRC_RDY_N>.
    Found 5-bit register for signal <channel_up_cnt>.
    Found 5-bit adder for signal <channel_up_cnt[4]_GND_4_o_add_2_OUT> created at line 143.
    Found 8-bit adder for signal <frame_size_r[0]_GND_4_o_add_15_OUT> created at line 180.
    Found 8-bit adder for signal <bytes_sent_r[0]_GND_4_o_add_20_OUT> created at line 189.
    Found 4-bit adder for signal <ifg_size_r[0]_GND_4_o_add_26_OUT> created at line 197.
    Found 8-bit comparator equal for signal <n0059> created at line 236
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <aurora_FRAME_GEN> synthesized.

Synthesizing Unit <aurora_AXI_TO_LL>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_axi_to_ll.v".
        DATA_WIDTH = 32
        STRB_WIDTH = 4
        REM_WIDTH = 2
    Found 1-bit register for signal <new_pkt_r>.
    Found 2-bit subtractor for signal <LL_OP_REM> created at line 127.
    Found 2-bit adder for signal <n0033> created at line 127.
    Found 2-bit adder for signal <n0036> created at line 127.
    Found 2-bit adder for signal <BUS_0001_GND_5_o_add_3_OUT> created at line 127.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <aurora_AXI_TO_LL> synthesized.

Synthesizing Unit <aurora_FRAME_CHECK>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_frame_check.v".
    Register <RX_REM_2SLACK> equivalent to <RX_REM_1SLACK> has been removed
    Found 1-bit register for signal <RX_SRC_RDY_N_SLACK>.
    Found 2-bit register for signal <RX_REM_1SLACK>.
    Found 1-bit register for signal <RX_SOF_N_SLACK>.
    Found 1-bit register for signal <RX_EOF_N_SLACK>.
    Found 1-bit register for signal <data_valid_r>.
    Found 1-bit register for signal <data_in_frame_r>.
    Found 32-bit register for signal <RX_D_R>.
    Found 32-bit register for signal <pdu_cmp_data_r>.
    Found 16-bit register for signal <data_lfsr_r>.
    Found 1-bit register for signal <data_err_detected_r>.
    Found 9-bit register for signal <err_count_r>.
    Found 32-bit register for signal <RX_D_SLACK>.
    Found 9-bit adder for signal <err_count_r[0]_GND_6_o_add_58_OUT> created at line 256.
    Found 32-bit comparator not equal for signal <n0096> created at line 239
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 129 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  51 Multiplexer(s).
Unit <aurora_FRAME_CHECK> synthesized.

Synthesizing Unit <Loop_Buf>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\Loop_Buf.v".
    Found 4-bit register for signal <TKEEP>.
    Found 1-bit register for signal <TLAST>.
    Found 1-bit register for signal <TVALID>.
    Found 32-bit register for signal <TDATA>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <Loop_Buf> synthesized.

Synthesizing Unit <aurora_looptest>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_looptest.v".
    Summary:
	no macro.
Unit <aurora_looptest> synthesized.

Synthesizing Unit <aurora_test>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_test.v".
        SIM_GTXRESET_SPEEDUP = 1
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_test.v" line 228: Output port <s_axis_tready> of the instance <rx_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_test.v" line 289: Output port <DRPDO_OUT> of the instance <aurora_module_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_test.v" line 289: Output port <DRDY_OUT> of the instance <aurora_module_i> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <lane_up_r2>.
    Found 1-bit register for signal <lane_up_r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <aurora_test> synthesized.

Synthesizing Unit <aurora_CLOCK_MODULE>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_clock_module.v".
        MULT = 8.000000
        DIVIDE = 2
        CLK_PERIOD = 6.400000
        OUT0_DIVIDE = 8.000000
        OUT1_DIVIDE = 4
        OUT2_DIVIDE = 8
        OUT3_DIVIDE = 4
    Summary:
	no macro.
Unit <aurora_CLOCK_MODULE> synthesized.

Synthesizing Unit <aurora8b10b>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v".
        SIM_GTXRESET_SPEEDUP = 1
WARNING:Xst:2898 - Port 'AXI4_S_IP_TREADY', unconnected in block instance 'll_to_axi_pdu_i', is tied to GND.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v" line 327: Output port <CHANNEL_BOND_LOAD> of the instance <aurora8b10b_aurora_lane_4byte_0_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v" line 392: Output port <RXRECCLK1_OUT> of the instance <gtx_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v" line 392: Output port <RXRECCLK2_OUT> of the instance <gtx_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v" line 392: Output port <TXOUTCLK2_OUT> of the instance <gtx_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b.v" line 558: Output port <LL_OP_DST_RDY_N> of the instance <ll_to_axi_pdu_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <aurora8b10b> synthesized.

Synthesizing Unit <aurora8b10b_AURORA_LANE_4BYTE>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_aurora_lane_4byte.v".
WARNING:Xst:647 - Input <CHANNEL_UP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <aurora8b10b_AURORA_LANE_4BYTE> synthesized.

Synthesizing Unit <aurora8b10b_LANE_INIT_SM_4BYTE>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_lane_init_sm_4byte.v".
    Found 1-bit register for signal <ack_r>.
    Found 1-bit register for signal <polarity_r>.
    Found 1-bit register for signal <realign_r>.
    Found 1-bit register for signal <align_r>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <begin_r>.
    Found 1-bit register for signal <ENABLE_ERR_DETECT>.
    Found 8-bit register for signal <counter1_r>.
    Found 1-bit register for signal <reset_count_r>.
    Found 4-bit register for signal <RX_CHAR_IS_COMMA_R>.
    Found 1-bit register for signal <consecutive_commas_r>.
    Found 16-bit register for signal <counter2_r>.
    Found 4-bit register for signal <counter3_r>.
    Found 16-bit register for signal <counter4_r>.
    Found 16-bit register for signal <counter5_r>.
    Found 1-bit register for signal <prev_count_128d_done_r>.
    Found 1-bit register for signal <do_watchdog_count_r>.
    Found 1-bit register for signal <rx_polarity_r>.
    Found 1-bit register for signal <ready_r>.
    Found 8-bit adder for signal <counter1_r[0]_GND_16_o_add_3_OUT> created at line 329.
    Found 1-bit comparator not equal for signal <n0072> created at line 352
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <aurora8b10b_LANE_INIT_SM_4BYTE> synthesized.

Synthesizing Unit <aurora8b10b_CHBOND_COUNT_DEC_4BYTE>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_chbond_count_dec_4byte.v".
        CHANNEL_BOND_LOAD_CODE = 6'b100111
    WARNING:Xst:2404 -  FFs/Latches <CHANNEL_BOND_LOAD<0:0>> (without init value) have a constant value of 0 in block <aurora8b10b_CHBOND_COUNT_DEC_4BYTE>.
    Summary:
	no macro.
Unit <aurora8b10b_CHBOND_COUNT_DEC_4BYTE> synthesized.

Synthesizing Unit <aurora8b10b_SYM_GEN_4BYTE>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_sym_gen_4byte.v".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <gen_ecp_r>.
    Found 2-bit register for signal <gen_pad_r>.
    Found 32-bit register for signal <tx_pe_data_r>.
    Found 2-bit register for signal <tx_pe_data_v_r>.
    Found 1-bit register for signal <gen_cc_r>.
    Found 1-bit register for signal <gen_a_r>.
    Found 4-bit register for signal <gen_k_r>.
    Found 4-bit register for signal <gen_r_r>.
    Found 4-bit register for signal <gen_v_r>.
    Found 1-bit register for signal <gen_sp_r>.
    Found 1-bit register for signal <gen_spa_r>.
    Found 1-bit register for signal <TX_DATA<31>>.
    Found 1-bit register for signal <TX_DATA<30>>.
    Found 1-bit register for signal <TX_DATA<29>>.
    Found 1-bit register for signal <TX_DATA<28>>.
    Found 1-bit register for signal <TX_DATA<27>>.
    Found 1-bit register for signal <TX_DATA<26>>.
    Found 1-bit register for signal <TX_DATA<25>>.
    Found 1-bit register for signal <TX_DATA<24>>.
    Found 1-bit register for signal <TX_CHAR_IS_K<3>>.
    Found 1-bit register for signal <TX_DATA<23>>.
    Found 1-bit register for signal <TX_DATA<22>>.
    Found 1-bit register for signal <TX_DATA<21>>.
    Found 1-bit register for signal <TX_DATA<20>>.
    Found 1-bit register for signal <TX_DATA<19>>.
    Found 1-bit register for signal <TX_DATA<18>>.
    Found 1-bit register for signal <TX_DATA<17>>.
    Found 1-bit register for signal <TX_DATA<16>>.
    Found 1-bit register for signal <TX_CHAR_IS_K<2>>.
    Found 1-bit register for signal <TX_DATA<15>>.
    Found 1-bit register for signal <TX_DATA<14>>.
    Found 1-bit register for signal <TX_DATA<13>>.
    Found 1-bit register for signal <TX_DATA<12>>.
    Found 1-bit register for signal <TX_DATA<11>>.
    Found 1-bit register for signal <TX_DATA<10>>.
    Found 1-bit register for signal <TX_DATA<9>>.
    Found 1-bit register for signal <TX_DATA<8>>.
    Found 1-bit register for signal <TX_CHAR_IS_K<1>>.
    Found 1-bit register for signal <TX_DATA<7>>.
    Found 1-bit register for signal <TX_DATA<6>>.
    Found 1-bit register for signal <TX_DATA<5>>.
    Found 1-bit register for signal <TX_DATA<4>>.
    Found 1-bit register for signal <TX_DATA<3>>.
    Found 1-bit register for signal <TX_DATA<2>>.
    Found 1-bit register for signal <TX_DATA<1>>.
    Found 1-bit register for signal <TX_DATA<0>>.
    Found 1-bit register for signal <TX_CHAR_IS_K<0>>.
    Found 2-bit register for signal <gen_scp_r>.
    Summary:
	inferred  92 D-type flip-flop(s).
	inferred 129 Multiplexer(s).
Unit <aurora8b10b_SYM_GEN_4BYTE> synthesized.

Synthesizing Unit <aurora8b10b_SYM_DEC_4BYTE>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_sym_dec_4byte.v".
        K_CHAR_0 = 4'b1011
        K_CHAR_1 = 4'b1100
        SP_DATA_0 = 4'b0100
        SP_DATA_1 = 4'b1010
        SPA_DATA_0 = 4'b0010
        SPA_DATA_1 = 4'b1100
        SP_NEG_DATA_0 = 4'b1011
        SP_NEG_DATA_1 = 4'b0101
        SPA_NEG_DATA_0 = 4'b1101
        SPA_NEG_DATA_1 = 4'b0011
        PAD_0 = 4'b1001
        PAD_1 = 4'b1100
        SCP_0 = 4'b0101
        SCP_1 = 4'b1100
        SCP_2 = 4'b1111
        SCP_3 = 4'b1011
        ECP_0 = 4'b1111
        ECP_1 = 4'b1101
        ECP_2 = 4'b1111
        ECP_3 = 4'b1110
        A_CHAR_0 = 4'b0111
        A_CHAR_1 = 4'b1100
        VER_DATA_0 = 4'b1110
        VER_DATA_1 = 4'b1000
        CC_CHAR_0 = 4'b1111
        CC_CHAR_1 = 4'b0111
WARNING:Xst:647 - Input <RX_CHAR_IS_COMMA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <previous_cycle_data_r>.
    Found 3-bit register for signal <previous_cycle_control_r>.
    Found 1-bit register for signal <word_aligned_data_r<0>>.
    Found 1-bit register for signal <word_aligned_data_r<1>>.
    Found 1-bit register for signal <word_aligned_data_r<2>>.
    Found 1-bit register for signal <word_aligned_data_r<3>>.
    Found 1-bit register for signal <word_aligned_data_r<4>>.
    Found 1-bit register for signal <word_aligned_data_r<5>>.
    Found 1-bit register for signal <word_aligned_data_r<6>>.
    Found 1-bit register for signal <word_aligned_data_r<7>>.
    Found 1-bit register for signal <word_aligned_data_r<8>>.
    Found 1-bit register for signal <word_aligned_data_r<9>>.
    Found 1-bit register for signal <word_aligned_data_r<10>>.
    Found 1-bit register for signal <word_aligned_data_r<11>>.
    Found 1-bit register for signal <word_aligned_data_r<12>>.
    Found 1-bit register for signal <word_aligned_data_r<13>>.
    Found 1-bit register for signal <word_aligned_data_r<14>>.
    Found 1-bit register for signal <word_aligned_data_r<15>>.
    Found 1-bit register for signal <word_aligned_data_r<16>>.
    Found 1-bit register for signal <word_aligned_data_r<17>>.
    Found 1-bit register for signal <word_aligned_data_r<18>>.
    Found 1-bit register for signal <word_aligned_data_r<19>>.
    Found 1-bit register for signal <word_aligned_data_r<20>>.
    Found 1-bit register for signal <word_aligned_data_r<21>>.
    Found 1-bit register for signal <word_aligned_data_r<22>>.
    Found 1-bit register for signal <word_aligned_data_r<23>>.
    Found 1-bit register for signal <word_aligned_data_r<24>>.
    Found 1-bit register for signal <word_aligned_data_r<25>>.
    Found 1-bit register for signal <word_aligned_data_r<26>>.
    Found 1-bit register for signal <word_aligned_data_r<27>>.
    Found 1-bit register for signal <word_aligned_data_r<28>>.
    Found 1-bit register for signal <word_aligned_data_r<29>>.
    Found 1-bit register for signal <word_aligned_data_r<30>>.
    Found 1-bit register for signal <word_aligned_data_r<31>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<0>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<1>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<2>>.
    Found 1-bit register for signal <word_aligned_control_bits_r<3>>.
    Found 32-bit register for signal <rx_pe_data_r>.
    Found 32-bit register for signal <RX_PE_DATA>.
    Found 4-bit register for signal <rx_pe_control_r>.
    Found 4-bit register for signal <rx_pad_d_r>.
    Found 2-bit register for signal <RX_PAD>.
    Found 2-bit register for signal <RX_PE_DATA_V>.
    Found 8-bit register for signal <rx_scp_d_r>.
    Found 2-bit register for signal <RX_SCP>.
    Found 8-bit register for signal <rx_ecp_d_r>.
    Found 2-bit register for signal <RX_ECP>.
    Found 8-bit register for signal <rx_sp_r>.
    Found 1-bit register for signal <RX_SP>.
    Found 8-bit register for signal <rx_spa_r>.
    Found 1-bit register for signal <RX_SPA>.
    Found 2-bit register for signal <rx_sp_neg_d_r>.
    Found 2-bit register for signal <rx_spa_neg_d_r>.
    Found 1-bit register for signal <RX_NEG>.
    Found 8-bit register for signal <got_a_d_r>.
    Found 4-bit register for signal <GOT_A>.
    Found 8-bit register for signal <rx_v_d_r>.
    Found 1-bit register for signal <GOT_V>.
    Found 1-bit register for signal <first_v_received_r>.
    Found 8-bit register for signal <rx_cc_r>.
    Found 1-bit register for signal <RX_CC>.
    Found 2-bit register for signal <left_align_select_r>.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[7]_Mux_16_o> created at line 248.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[6]_Mux_17_o> created at line 248.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[5]_Mux_18_o> created at line 248.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[4]_Mux_19_o> created at line 248.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[3]_Mux_20_o> created at line 248.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[2]_Mux_21_o> created at line 248.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[1]_Mux_22_o> created at line 248.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_data_r[0]_Mux_23_o> created at line 248.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[31]_Mux_25_o> created at line 260.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[30]_Mux_26_o> created at line 260.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[29]_Mux_27_o> created at line 260.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[28]_Mux_28_o> created at line 260.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[27]_Mux_29_o> created at line 260.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[26]_Mux_30_o> created at line 260.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[25]_Mux_31_o> created at line 260.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[24]_Mux_32_o> created at line 260.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[23]_Mux_34_o> created at line 272.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[22]_Mux_35_o> created at line 272.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[21]_Mux_36_o> created at line 272.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[20]_Mux_37_o> created at line 272.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[19]_Mux_38_o> created at line 272.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[18]_Mux_39_o> created at line 272.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[17]_Mux_40_o> created at line 272.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[16]_Mux_41_o> created at line 272.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[15]_Mux_43_o> created at line 284.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[14]_Mux_44_o> created at line 284.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[13]_Mux_45_o> created at line 284.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[12]_Mux_46_o> created at line 284.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[11]_Mux_47_o> created at line 284.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[10]_Mux_48_o> created at line 284.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[9]_Mux_49_o> created at line 284.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_DATA[8]_Mux_50_o> created at line 284.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_previous_cycle_control_r[0]_Mux_52_o> created at line 296.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_CHAR_IS_K[3]_Mux_54_o> created at line 308.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_CHAR_IS_K[2]_Mux_56_o> created at line 320.
    Found 1-bit 4-to-1 multiplexer for signal <left_align_select_r[0]_RX_CHAR_IS_K[1]_Mux_58_o> created at line 332.
    Summary:
	inferred 215 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <aurora8b10b_SYM_DEC_4BYTE> synthesized.

Synthesizing Unit <aurora8b10b_ERR_DETECT_4BYTE>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_err_detect_4byte.v".
    Found 2-bit register for signal <SOFT_ERR>.
    Found 1-bit register for signal <hard_err_gt>.
    Found 1-bit register for signal <hard_err_frm_soft_err>.
    Found 1-bit register for signal <start_r>.
    Found 1-bit register for signal <cnt_soft_err_r>.
    Found 1-bit register for signal <cnt_good_code_r>.
    Found 3-bit register for signal <err_cnt_r>.
    Found 4-bit register for signal <good_cnt_r>.
    Found 4-bit register for signal <soft_err_r>.
    Found 3-bit subtractor for signal <err_cnt_r[2]_GND_21_o_sub_27_OUT> created at line 211.
    Found 3-bit adder for signal <err_cnt_r[2]_GND_21_o_add_27_OUT> created at line 213.
    Found 4-bit adder for signal <good_cnt_r[3]_GND_21_o_add_34_OUT> created at line 219.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <aurora8b10b_ERR_DETECT_4BYTE> synthesized.

Synthesizing Unit <aurora8b10b_hotplug>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_hotplug.v".
        ENABLE_HOTPLUG = 1
    Found 1-bit register for signal <link_reset_0>.
    Found 1-bit register for signal <link_reset_1>.
    Found 2-bit register for signal <link_reset_r>.
    Found 20-bit register for signal <count_for_reset_r>.
    Found 20-bit adder for signal <count_for_reset_r[19]_GND_22_o_add_1_OUT> created at line 135.
    Found 20-bit comparator greater for signal <PWR_24_o_count_for_reset_r[19]_LessThan_6_o> created at line 141
    Found 20-bit comparator greater for signal <count_for_reset_r[19]_PWR_24_o_LessThan_7_o> created at line 141
    Found 20-bit comparator greater for signal <PWR_24_o_count_for_reset_r[19]_LessThan_8_o> created at line 142
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <aurora8b10b_hotplug> synthesized.

Synthesizing Unit <aurora8b10b_cir_fifo>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_hotplug.v".
    Found 3-bit register for signal <wr_ptr>.
    Found 3-bit register for signal <rd_ptr>.
    Found 1-bit register for signal <mem<6>>.
    Found 1-bit register for signal <mem<5>>.
    Found 1-bit register for signal <mem<4>>.
    Found 1-bit register for signal <mem<3>>.
    Found 1-bit register for signal <mem<2>>.
    Found 1-bit register for signal <mem<1>>.
    Found 1-bit register for signal <mem<0>>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <mem<7>>.
    Found 3-bit adder for signal <wr_ptr[2]_GND_23_o_add_1_OUT> created at line 187.
    Found 3-bit adder for signal <rd_ptr[2]_GND_23_o_add_3_OUT> created at line 200.
    Found 1-bit 8-to-1 multiplexer for signal <rd_ptr[2]_mem[7]_Mux_4_o> created at line 201.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora8b10b_cir_fifo> synthesized.

Synthesizing Unit <aurora8b10b_GTX_WRAPPER>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_transceiver_wrapper.v".
        SIM_GTXRESET_SPEEDUP = 1
WARNING:Xst:647 - Input <ENCHANSYNC_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_transceiver_wrapper.v" line 248: Output port <RXCLKCORCNT_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_transceiver_wrapper.v" line 248: Output port <RXRESETDONE_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_transceiver_wrapper.v" line 248: Output port <TXPLLLKDET_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_transceiver_wrapper.v" line 248: Output port <TXRESETDONE_OUT> of the instance <GTXE1_INST> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RXRECCLK1_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RXRECCLK2_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TXOUTCLK2_OUT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <aurora8b10b_GTX_WRAPPER> synthesized.

Synthesizing Unit <aurora8b10b_gtx>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\example_design\gt\aurora8b10b_gtx.v".
        GTX_SIM_GTXRESET_SPEEDUP = 1
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = 10'b0000110100
    Summary:
	no macro.
Unit <aurora8b10b_gtx> synthesized.

Synthesizing Unit <aurora8b10b_GLOBAL_LOGIC>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_global_logic.v".
    Summary:
	no macro.
Unit <aurora8b10b_GLOBAL_LOGIC> synthesized.

Synthesizing Unit <aurora8b10b_CHANNEL_INIT_SM>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_channel_init_sm.v".
WARNING:Xst:647 - Input <GOT_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CH_BOND_DONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CHANNEL_BOND_LOAD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <verify_r>.
    Found 1-bit register for signal <ready_r>.
    Found 1-bit register for signal <ready_r2>.
    Found 1-bit register for signal <CHANNEL_UP>.
    Found 1-bit register for signal <START_RX>.
    Found 8-bit register for signal <free_count_r>.
    Found 16-bit register for signal <verify_watchdog_r>.
    Found 1-bit register for signal <all_lanes_v_r>.
    Found 1-bit register for signal <got_first_v_r>.
    Found 16-bit register for signal <v_count_r>.
    Found 1-bit register for signal <bad_v_r>.
    Found 3-bit register for signal <rxver_count_r>.
    Found 8-bit register for signal <txver_count_r>.
    Found 1-bit register for signal <wait_for_lane_up_r>.
    Found 8-bit adder for signal <free_count_r[0]_GND_29_o_add_5_OUT> created at line 273.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
Unit <aurora8b10b_CHANNEL_INIT_SM> synthesized.

Synthesizing Unit <aurora8b10b_IDLE_AND_VER_GEN>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_idle_and_ver_gen.v".
    Found 3-bit register for signal <down_count_r>.
    Found 3-bit register for signal <downcounter_r>.
    Found 1-bit register for signal <prev_cycle_gen_ver_r>.
    Found 1-bit register for signal <DID_VER>.
    Found 4-bit register for signal <lfsr_reg>.
    Found 3-bit subtractor for signal <GND_31_o_GND_31_o_sub_8_OUT<2:0>> created at line 179.
    Found 8x3-bit Read Only RAM for signal <lfsr_reg[1]_PWR_33_o_wide_mux_4_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <aurora8b10b_IDLE_AND_VER_GEN> synthesized.

Synthesizing Unit <aurora8b10b_CHANNEL_ERR_DETECT>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_channel_err_detect.v".
    Found 1-bit register for signal <hard_err_r>.
    Found 1-bit register for signal <CHANNEL_SOFT_ERR>.
    Found 1-bit register for signal <CHANNEL_HARD_ERR>.
    Found 1-bit register for signal <lane_up_r>.
    Found 1-bit register for signal <RESET_CHANNEL>.
    Found 2-bit register for signal <soft_err_r>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <aurora8b10b_CHANNEL_ERR_DETECT> synthesized.

Synthesizing Unit <aurora8b10b_AXI_TO_LL>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_axi_to_ll.v".
        DATA_WIDTH = 32
        STRB_WIDTH = 4
        REM_WIDTH = 2
    Found 1-bit register for signal <new_pkt_r>.
    Found 2-bit subtractor for signal <LL_OP_REM> created at line 127.
    Found 2-bit adder for signal <n0033> created at line 127.
    Found 2-bit adder for signal <n0036> created at line 127.
    Found 2-bit adder for signal <BUS_0001_GND_35_o_add_3_OUT> created at line 127.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <aurora8b10b_AXI_TO_LL> synthesized.

Synthesizing Unit <aurora8b10b_TX_LL>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_tx_ll.v".
    Summary:
	no macro.
Unit <aurora8b10b_TX_LL> synthesized.

Synthesizing Unit <aurora8b10b_TX_LL_DATAPATH>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_tx_ll_datapath.v".
    Found 16-bit register for signal <storage_r>.
    Found 32-bit register for signal <tx_pe_data_r>.
    Found 1-bit register for signal <storage_v_r>.
    Found 2-bit register for signal <tx_pe_data_v_r>.
    Found 1-bit register for signal <storage_pad_r>.
    Found 2-bit register for signal <gen_pad_r>.
    Found 32-bit register for signal <TX_PE_DATA>.
    Found 2-bit register for signal <TX_PE_DATA_V>.
    Found 2-bit register for signal <GEN_PAD>.
    Found 1-bit register for signal <in_frame_r>.
    Summary:
	inferred  91 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <aurora8b10b_TX_LL_DATAPATH> synthesized.

Synthesizing Unit <aurora8b10b_TX_LL_CONTROL>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_tx_ll_control.v".
WARNING:Xst:647 - Input <TX_REM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WARN_CC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <idle_r>.
    Found 1-bit register for signal <sof_to_data_r>.
    Found 1-bit register for signal <data_r>.
    Found 1-bit register for signal <data_to_eof_1_r>.
    Found 1-bit register for signal <data_to_eof_2_r>.
    Found 1-bit register for signal <eof_r>.
    Found 1-bit register for signal <sof_to_eof_1_r>.
    Found 1-bit register for signal <sof_to_eof_2_r>.
    Found 1-bit register for signal <sof_and_eof_r>.
    Found 1-bit register for signal <GEN_SCP>.
    Found 1-bit register for signal <GEN_ECP>.
    Found 1-bit register for signal <TX_DST_RDY_N>.
    Found 1-bit register for signal <do_cc_r>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <aurora8b10b_TX_LL_CONTROL> synthesized.

Synthesizing Unit <aurora8b10b_LL_TO_AXI>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_ll_to_axi.v".
        DATA_WIDTH = 32
        STRB_WIDTH = 4
        USE_UFC_REM = 0
        REM_WIDTH = 2
WARNING:Xst:647 - Input <LL_IP_SOF_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit adder for signal <LL_IP_REM[0]_GND_39_o_add_2_OUT> created at line 117.
    Found 4-bit shifter logical right for signal <PWR_42_o_LL_IP_REM[0]_shift_right_3_OUT> created at line 117
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <aurora8b10b_LL_TO_AXI> synthesized.

Synthesizing Unit <aurora8b10b_RX_LL>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_rx_ll.v".
    Summary:
	no macro.
Unit <aurora8b10b_RX_LL> synthesized.

Synthesizing Unit <aurora8b10b_RX_LL_PDU_DATAPATH>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_rx_ll_pdu_datapath.v".
INFO:Xst:3210 - "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_rx_ll_pdu_datapath.v" line 242: Output port <VALID> of the instance <stage_2_left_align_control_i> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <stage_1_data_r>.
    Found 1-bit register for signal <stage_1_pad_r>.
    Found 2-bit register for signal <stage_1_ecp_r>.
    Found 2-bit register for signal <stage_1_scp_r>.
    Found 32-bit register for signal <stage_2_data_r>.
    Found 1-bit register for signal <stage_2_pad_r>.
    Found 1-bit register for signal <stage_2_start_with_data_r>.
    Found 1-bit register for signal <stage_2_end_before_start_r>.
    Found 1-bit register for signal <stage_2_end_after_start_r>.
    Found 1-bit register for signal <stage_2_start_detected_r>.
    Found 1-bit register for signal <stage_2_frame_err_r>.
    Found 1-bit register for signal <RX_SOF_N>.
    Found 1-bit register for signal <RX_EOF_N>.
    Found 2-bit register for signal <RX_REM>.
    Found 1-bit register for signal <RX_SRC_RDY_N>.
    Found 1-bit register for signal <FRAME_ERR>.
    Found 1-bit register for signal <stage_1_start_detected_r>.
    Summary:
	inferred  82 D-type flip-flop(s).
Unit <aurora8b10b_RX_LL_PDU_DATAPATH> synthesized.

Synthesizing Unit <aurora8b10b_RX_LL_DEFRAMER>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_rx_ll_deframer.v".
    Found 2-bit register for signal <DEFRAMED_DATA_V>.
    Found 2-bit register for signal <IN_FRAME>.
    Found 2-bit register for signal <AFTER_SCP>.
    Found 1-bit register for signal <in_frame_r>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <aurora8b10b_RX_LL_DEFRAMER> synthesized.

Synthesizing Unit <aurora8b10b_LEFT_ALIGN_CONTROL>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_left_align_control.v".
    Found 2-bit register for signal <VALID>.
    Found 4-bit register for signal <MUX_SELECT>.
    Found 4x2-bit Read Only RAM for signal <_n0019>
    WARNING:Xst:2404 -  FFs/Latches <MUX_SELECT<5:4>> (without init value) have a constant value of 0 in block <aurora8b10b_LEFT_ALIGN_CONTROL>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <aurora8b10b_LEFT_ALIGN_CONTROL> synthesized.

Synthesizing Unit <aurora8b10b_VALID_DATA_COUNTER>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_valid_data_counter.v".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <count_c> created at line 114.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <aurora8b10b_VALID_DATA_COUNTER> synthesized.

Synthesizing Unit <aurora8b10b_LEFT_ALIGN_MUX>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_left_align_mux.v".
    Found 32-bit register for signal <MUXED_DATA>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <aurora8b10b_LEFT_ALIGN_MUX> synthesized.

Synthesizing Unit <aurora8b10b_STORAGE_COUNT_CONTROL>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_storage_count_control.v".
    Found 2-bit register for signal <storage_count_r>.
    Found 3-bit adder for signal <n0016> created at line 108.
    Found 2-bit subtractor for signal <remainder_c<1:2>> created at line 100.
    Found 2-bit 3-to-1 multiplexer for signal <storage_count_c> created at line 116.
    Found 3-bit comparator greater for signal <overflow_c> created at line 112
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <aurora8b10b_STORAGE_COUNT_CONTROL> synthesized.

Synthesizing Unit <aurora8b10b_STORAGE_CE_CONTROL>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_storage_ce_control.v".
    Found 2-bit register for signal <STORAGE_CE>.
    Found 3-bit adder for signal <n0016> created at line 113.
    Found 3-bit comparator greater for signal <excess_c> created at line 113
    Found 2-bit comparator greater for signal <STORAGE_COUNT[0]_GND_48_o_LessThan_3_o> created at line 115
    Found 2-bit comparator greater for signal <STORAGE_COUNT[0]_PWR_51_o_LessThan_4_o> created at line 116
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <aurora8b10b_STORAGE_CE_CONTROL> synthesized.

Synthesizing Unit <aurora8b10b_STORAGE_SWITCH_CONTROL>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_storage_switch_control.v".
    Found 6-bit register for signal <STORAGE_SELECT>.
    WARNING:Xst:2404 -  FFs/Latches <STORAGE_SELECT<9:6>> (without init value) have a constant value of 0 in block <aurora8b10b_STORAGE_SWITCH_CONTROL>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <aurora8b10b_STORAGE_SWITCH_CONTROL> synthesized.

Synthesizing Unit <aurora8b10b_OUTPUT_SWITCH_CONTROL>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_output_switch_control.v".
    Found 1-bit register for signal <OUTPUT_SELECT>.
    WARNING:Xst:2404 -  FFs/Latches <OUTPUT_SELECT<9:1>> (without init value) have a constant value of 0 in block <aurora8b10b_OUTPUT_SWITCH_CONTROL>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <aurora8b10b_OUTPUT_SWITCH_CONTROL> synthesized.

Synthesizing Unit <aurora8b10b_SIDEBAND_OUTPUT>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_sideband_output.v".
    Found 1-bit register for signal <start_storage_r>.
    Found 1-bit register for signal <end_storage_r>.
    Found 1-bit register for signal <pad_storage_r>.
    Found 1-bit register for signal <SRC_RDY_N>.
    Found 1-bit register for signal <FRAME_ERR_RESULT>.
    Found 1-bit register for signal <SOF_N>.
    Found 1-bit register for signal <EOF_N>.
    Found 2-bit register for signal <RX_REM>.
    Found 1-bit register for signal <start_next_r>.
    Found 3-bit subtractor for signal <STORAGE_COUNT[0]_GND_51_o_sub_15_OUT> created at line 276.
    Found 3-bit subtractor for signal <total_lanes_c[1]_GND_51_o_sub_17_OUT> created at line 277.
    Found 3-bit adder for signal <_n0080> created at line 243.
    Found 3-bit comparator greater for signal <excess_c> created at line 245
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <aurora8b10b_SIDEBAND_OUTPUT> synthesized.

Synthesizing Unit <aurora8b10b_STORAGE_MUX>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_storage_mux.v".
    Found 1-bit register for signal <STORAGE_DATA<1>>.
    Found 1-bit register for signal <STORAGE_DATA<2>>.
    Found 1-bit register for signal <STORAGE_DATA<3>>.
    Found 1-bit register for signal <STORAGE_DATA<4>>.
    Found 1-bit register for signal <STORAGE_DATA<5>>.
    Found 1-bit register for signal <STORAGE_DATA<6>>.
    Found 1-bit register for signal <STORAGE_DATA<7>>.
    Found 1-bit register for signal <STORAGE_DATA<8>>.
    Found 1-bit register for signal <STORAGE_DATA<9>>.
    Found 1-bit register for signal <STORAGE_DATA<10>>.
    Found 1-bit register for signal <STORAGE_DATA<11>>.
    Found 1-bit register for signal <STORAGE_DATA<12>>.
    Found 1-bit register for signal <STORAGE_DATA<13>>.
    Found 1-bit register for signal <STORAGE_DATA<14>>.
    Found 1-bit register for signal <STORAGE_DATA<15>>.
    Found 1-bit register for signal <STORAGE_DATA<16>>.
    Found 1-bit register for signal <STORAGE_DATA<17>>.
    Found 1-bit register for signal <STORAGE_DATA<18>>.
    Found 1-bit register for signal <STORAGE_DATA<19>>.
    Found 1-bit register for signal <STORAGE_DATA<20>>.
    Found 1-bit register for signal <STORAGE_DATA<21>>.
    Found 1-bit register for signal <STORAGE_DATA<22>>.
    Found 1-bit register for signal <STORAGE_DATA<23>>.
    Found 1-bit register for signal <STORAGE_DATA<24>>.
    Found 1-bit register for signal <STORAGE_DATA<25>>.
    Found 1-bit register for signal <STORAGE_DATA<26>>.
    Found 1-bit register for signal <STORAGE_DATA<27>>.
    Found 1-bit register for signal <STORAGE_DATA<28>>.
    Found 1-bit register for signal <STORAGE_DATA<29>>.
    Found 1-bit register for signal <STORAGE_DATA<30>>.
    Found 1-bit register for signal <STORAGE_DATA<31>>.
    Found 1-bit register for signal <STORAGE_DATA<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <aurora8b10b_STORAGE_MUX> synthesized.

Synthesizing Unit <aurora8b10b_OUTPUT_MUX>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\ipcore_dir\aurora8b10b\src\aurora8b10b_output_mux.v".
WARNING:Xst:647 - Input <LEFT_ALIGNED_DATA<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <OUTPUT_DATA>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <aurora8b10b_OUTPUT_MUX> synthesized.

Synthesizing Unit <aurora_STANDARD_CC_MODULE>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_standard_cc_module.v".
WARNING:Xst:647 - Input <PLL_NOT_LOCKED> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_13d_flop_r>.
    Found 15-bit register for signal <count_16d_srl_r>.
    Found 1-bit register for signal <count_16d_flop_r>.
    Found 11-bit register for signal <count_12d_srl_r>.
    Found 1-bit register for signal <count_12d_flop_r>.
    Found 6-bit register for signal <prepare_count_r<4:9>>.
    Found 1-bit register for signal <WARN_CC>.
    Found 1-bit register for signal <reset_r>.
    Found 6-bit register for signal <cc_count_r>.
    Found 1-bit register for signal <DO_CC>.
    Found 12-bit register for signal <count_13d_srl_r>.
    Summary:
	inferred  56 D-type flip-flop(s).
Unit <aurora_STANDARD_CC_MODULE> synthesized.

Synthesizing Unit <aurora_RESET_LOGIC>.
    Related source file is "D:\GLIB Firmware\branches\zttest\prj\Aurora\test7\aurora_reset_logic.v".
    Found 4-bit register for signal <reset_debounce_r>.
    Found 1-bit register for signal <reset_debounce_r2>.
    Found 1-bit register for signal <reset_debounce_r3>.
    Found 1-bit register for signal <reset_debounce_r4>.
    Found 4-bit register for signal <debounce_gt_rst_r>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <aurora_RESET_LOGIC> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x2-bit single-port Read Only RAM                     : 2
 8x3-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 56
 2-bit adder                                           : 14
 2-bit subtractor                                      : 5
 20-bit adder                                          : 2
 3-bit adder                                           : 18
 3-bit addsub                                          : 2
 3-bit subtractor                                      : 4
 4-bit adder                                           : 3
 5-bit adder                                           : 1
 8-bit adder                                           : 6
 9-bit adder                                           : 1
# Registers                                            : 589
 1-bit register                                        : 393
 11-bit register                                       : 2
 12-bit register                                       : 2
 15-bit register                                       : 2
 16-bit register                                       : 14
 2-bit register                                        : 61
 20-bit register                                       : 2
 24-bit register                                       : 2
 3-bit register                                        : 22
 32-bit register                                       : 24
 4-bit register                                        : 34
 5-bit register                                        : 1
 6-bit register                                        : 6
 8-bit register                                        : 23
 9-bit register                                        : 1
# Comparators                                          : 20
 1-bit comparator not equal                            : 2
 2-bit comparator greater                              : 4
 20-bit comparator greater                             : 6
 3-bit comparator greater                              : 6
 32-bit comparator not equal                           : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 481
 1-bit 2-to-1 multiplexer                              : 385
 1-bit 4-to-1 multiplexer                              : 72
 1-bit 8-to-1 multiplexer                              : 6
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 2-bit 3-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 3
 4-bit shifter logical right                           : 3
# Xors                                                 : 8
 1-bit xor2                                            : 6
 1-bit xor4                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/aurora_data_fifo.ngc>.
Loading core <aurora_data_fifo> for timing and area information for instance <tx_fifo>.
Loading core <aurora_data_fifo> for timing and area information for instance <rx_fifo>.
WARNING:Xst:1290 - Hierarchical block <aurora8b10b_chbond_count_dec_4byte_i> is unconnected in block <aurora8b10b_aurora_lane_4byte_0_i>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <aurora8b10b_chbond_count_dec_4byte_i> is unconnected in block <aurora8b10b_aurora_lane_4byte_0_i>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_4> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_4> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_3> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_7> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_sp_r_0> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_spa_r_0> <rx_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_2> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_ecp_d_r_2> <rx_cc_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_1> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following 3 FFs/Latches, which will be removed : <rx_sp_r_1> <rx_spa_r_1> <rx_v_d_r_1> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_6> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_ecp_d_r_6> <rx_cc_r_6> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_5> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_5> 
INFO:Xst:2261 - The FF/Latch <MUX_SELECT_0> in Unit <stage_2_left_align_control_i> is equivalent to the following 2 FFs/Latches, which will be removed : <MUX_SELECT_1> <MUX_SELECT_2> 
INFO:Xst:2261 - The FF/Latch <STORAGE_SELECT_1> in Unit <stage_3_storage_switch_control_i> is equivalent to the following 3 FFs/Latches, which will be removed : <STORAGE_SELECT_2> <STORAGE_SELECT_3> <STORAGE_SELECT_4> 
INFO:Xst:2261 - The FF/Latch <cc_count_r_2> in Unit <standard_cc_module_i> is equivalent to the following 2 FFs/Latches, which will be removed : <cc_count_r_1> <cc_count_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_4> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_4> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_3> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_7> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_sp_r_0> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_spa_r_0> <rx_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_2> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_ecp_d_r_2> <rx_cc_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_1> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following 3 FFs/Latches, which will be removed : <rx_sp_r_1> <rx_spa_r_1> <rx_v_d_r_1> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_6> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_ecp_d_r_6> <rx_cc_r_6> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_5> in Unit <aurora8b10b_sym_dec_4byte_i> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_5> 
INFO:Xst:2261 - The FF/Latch <MUX_SELECT_0> in Unit <stage_2_left_align_control_i> is equivalent to the following 2 FFs/Latches, which will be removed : <MUX_SELECT_1> <MUX_SELECT_2> 
INFO:Xst:2261 - The FF/Latch <STORAGE_SELECT_1> in Unit <stage_3_storage_switch_control_i> is equivalent to the following 3 FFs/Latches, which will be removed : <STORAGE_SELECT_2> <STORAGE_SELECT_3> <STORAGE_SELECT_4> 
INFO:Xst:2261 - The FF/Latch <cc_count_r_2> in Unit <standard_cc_module_i> is equivalent to the following 2 FFs/Latches, which will be removed : <cc_count_r_1> <cc_count_r_0> 
WARNING:Xst:1710 - FF/Latch <gen_scp_r_1> (without init value) has a constant value of 0 in block <aurora8b10b_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ecp_r_0> (without init value) has a constant value of 0 in block <aurora8b10b_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_v_r_0> (without init value) has a constant value of 0 in block <aurora8b10b_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MUX_SELECT_0> (without init value) has a constant value of 0 in block <stage_2_left_align_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <STORAGE_SELECT_1> (without init value) has a constant value of 0 in block <stage_3_storage_switch_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cc_count_r_2> has a constant value of 0 in block <standard_cc_module_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_scp_r_1> (without init value) has a constant value of 0 in block <aurora8b10b_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_ecp_r_0> (without init value) has a constant value of 0 in block <aurora8b10b_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_v_r_0> (without init value) has a constant value of 0 in block <aurora8b10b_sym_gen_4byte_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MUX_SELECT_0> (without init value) has a constant value of 0 in block <stage_2_left_align_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <STORAGE_SELECT_1> (without init value) has a constant value of 0 in block <stage_3_storage_switch_control_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cc_count_r_2> has a constant value of 0 in block <standard_cc_module_i>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <aurora8b10b_CHANNEL_INIT_SM>.
The following registers are absorbed into counter <free_count_r>: 1 register on signal <free_count_r>.
Unit <aurora8b10b_CHANNEL_INIT_SM> synthesized (advanced).

Synthesizing (advanced) Unit <aurora8b10b_ERR_DETECT_4BYTE>.
The following registers are absorbed into counter <err_cnt_r>: 1 register on signal <err_cnt_r>.
The following registers are absorbed into counter <good_cnt_r>: 1 register on signal <good_cnt_r>.
Unit <aurora8b10b_ERR_DETECT_4BYTE> synthesized (advanced).

Synthesizing (advanced) Unit <aurora8b10b_IDLE_AND_VER_GEN>.
The following registers are absorbed into counter <downcounter_r>: 1 register on signal <downcounter_r>.
INFO:Xst:3231 - The small RAM <Mram_lfsr_reg[1]_PWR_33_o_wide_mux_4_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lfsr_reg<1:3>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <aurora8b10b_IDLE_AND_VER_GEN> synthesized (advanced).

Synthesizing (advanced) Unit <aurora8b10b_LANE_INIT_SM_4BYTE>.
The following registers are absorbed into counter <counter1_r>: 1 register on signal <counter1_r>.
Unit <aurora8b10b_LANE_INIT_SM_4BYTE> synthesized (advanced).

Synthesizing (advanced) Unit <aurora8b10b_LEFT_ALIGN_CONTROL>.
INFO:Xst:3231 - The small RAM <Mram__n0019> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PREVIOUS_STAGE_VALID> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <aurora8b10b_LEFT_ALIGN_CONTROL> synthesized (advanced).

Synthesizing (advanced) Unit <aurora8b10b_cir_fifo>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
Unit <aurora8b10b_cir_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <aurora8b10b_hotplug>.
The following registers are absorbed into counter <count_for_reset_r>: 1 register on signal <count_for_reset_r>.
Unit <aurora8b10b_hotplug> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_FRAME_CHECK>.
The following registers are absorbed into counter <err_count_r>: 1 register on signal <err_count_r>.
Unit <aurora_FRAME_CHECK> synthesized (advanced).

Synthesizing (advanced) Unit <aurora_FRAME_GEN>.
The following registers are absorbed into counter <channel_up_cnt>: 1 register on signal <channel_up_cnt>.
The following registers are absorbed into counter <ifg_size_r>: 1 register on signal <ifg_size_r>.
The following registers are absorbed into counter <frame_size_r>: 1 register on signal <frame_size_r>.
The following registers are absorbed into counter <bytes_sent_r>: 1 register on signal <bytes_sent_r>.
Unit <aurora_FRAME_GEN> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 4x2-bit single-port distributed Read Only RAM         : 2
 8x3-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 24
 2-bit adder                                           : 8
 2-bit adder carry in                                  : 3
 2-bit subtractor                                      : 7
 3-bit adder                                           : 6
# Counters                                             : 29
 20-bit up counter                                     : 2
 3-bit down counter                                    : 2
 3-bit up counter                                      : 12
 3-bit updown counter                                  : 2
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 8-bit up counter                                      : 6
 9-bit up counter                                      : 1
# Registers                                            : 1975
 Flip-Flops                                            : 1975
# Comparators                                          : 20
 1-bit comparator not equal                            : 2
 2-bit comparator greater                              : 4
 20-bit comparator greater                             : 6
 3-bit comparator greater                              : 6
 32-bit comparator not equal                           : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 479
 1-bit 2-to-1 multiplexer                              : 385
 1-bit 4-to-1 multiplexer                              : 72
 1-bit 8-to-1 multiplexer                              : 6
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 2-bit 3-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 3
 4-bit shifter logical right                           : 3
# Xors                                                 : 8
 1-bit xor2                                            : 6
 1-bit xor4                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <MUX_SELECT_0> (without init value) has a constant value of 0 in block <aurora8b10b_LEFT_ALIGN_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MUX_SELECT_1> (without init value) has a constant value of 0 in block <aurora8b10b_LEFT_ALIGN_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MUX_SELECT_2> (without init value) has a constant value of 0 in block <aurora8b10b_LEFT_ALIGN_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <STORAGE_SELECT_1> (without init value) has a constant value of 0 in block <aurora8b10b_STORAGE_SWITCH_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <STORAGE_SELECT_2> (without init value) has a constant value of 0 in block <aurora8b10b_STORAGE_SWITCH_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <STORAGE_SELECT_3> (without init value) has a constant value of 0 in block <aurora8b10b_STORAGE_SWITCH_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <STORAGE_SELECT_4> (without init value) has a constant value of 0 in block <aurora8b10b_STORAGE_SWITCH_CONTROL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cc_count_r_2> has a constant value of 0 in block <aurora_STANDARD_CC_MODULE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cc_count_r_1> has a constant value of 0 in block <aurora_STANDARD_CC_MODULE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cc_count_r_0> has a constant value of 0 in block <aurora_STANDARD_CC_MODULE>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_4> in Unit <aurora8b10b_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_4> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_3> in Unit <aurora8b10b_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_7> 
INFO:Xst:2261 - The FF/Latch <rx_pad_d_r_1> in Unit <aurora8b10b_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_3> 
INFO:Xst:2261 - The FF/Latch <rx_sp_r_0> in Unit <aurora8b10b_SYM_DEC_4BYTE> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_spa_r_0> <rx_v_d_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_2> in Unit <aurora8b10b_SYM_DEC_4BYTE> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_ecp_d_r_2> <rx_cc_r_2> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_1> in Unit <aurora8b10b_SYM_DEC_4BYTE> is equivalent to the following 3 FFs/Latches, which will be removed : <rx_sp_r_1> <rx_spa_r_1> <rx_v_d_r_1> 
INFO:Xst:2261 - The FF/Latch <rx_ecp_d_r_0> in Unit <aurora8b10b_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_cc_r_0> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_6> in Unit <aurora8b10b_SYM_DEC_4BYTE> is equivalent to the following 2 FFs/Latches, which will be removed : <rx_ecp_d_r_6> <rx_cc_r_6> 
INFO:Xst:2261 - The FF/Latch <rx_scp_d_r_5> in Unit <aurora8b10b_SYM_DEC_4BYTE> is equivalent to the following FF/Latch, which will be removed : <rx_spa_r_5> 
INFO:Xst:2261 - The FF/Latch <gen_scp_r_1> in Unit <aurora8b10b_SYM_GEN_4BYTE> is equivalent to the following FF/Latch, which will be removed : <gen_ecp_r_0> 
WARNING:Xst:1710 - FF/Latch <gen_scp_r_1> (without init value) has a constant value of 0 in block <aurora8b10b_SYM_GEN_4BYTE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <stage_2_left_align_control_i/VALID_0> of sequential type is unconnected in block <aurora8b10b_RX_LL_PDU_DATAPATH>.
WARNING:Xst:2677 - Node <stage_2_left_align_control_i/VALID_1> of sequential type is unconnected in block <aurora8b10b_RX_LL_PDU_DATAPATH>.

Optimizing unit <FrameGenChk_top> ...

Optimizing unit <aurora_test> ...

Optimizing unit <aurora_RESET_LOGIC> ...

Optimizing unit <aurora8b10b_AXI_TO_LL> ...

Optimizing unit <aurora8b10b_TX_LL_DATAPATH> ...

Optimizing unit <aurora8b10b_TX_LL_CONTROL> ...

Optimizing unit <aurora8b10b_LANE_INIT_SM_4BYTE> ...

Optimizing unit <aurora8b10b_SYM_GEN_4BYTE> ...

Optimizing unit <aurora8b10b_ERR_DETECT_4BYTE> ...

Optimizing unit <aurora8b10b_hotplug> ...

Optimizing unit <aurora8b10b_cir_fifo> ...

Optimizing unit <aurora8b10b_SYM_DEC_4BYTE> ...

Optimizing unit <aurora8b10b_CHANNEL_ERR_DETECT> ...

Optimizing unit <aurora8b10b_CHANNEL_INIT_SM> ...

Optimizing unit <aurora8b10b_IDLE_AND_VER_GEN> ...

Optimizing unit <aurora8b10b_RX_LL_PDU_DATAPATH> ...

Optimizing unit <aurora8b10b_RX_LL_DEFRAMER> ...

Optimizing unit <aurora8b10b_LEFT_ALIGN_MUX> ...

Optimizing unit <aurora8b10b_STORAGE_COUNT_CONTROL> ...

Optimizing unit <aurora8b10b_STORAGE_CE_CONTROL> ...

Optimizing unit <aurora8b10b_STORAGE_SWITCH_CONTROL> ...

Optimizing unit <aurora8b10b_SIDEBAND_OUTPUT> ...

Optimizing unit <aurora8b10b_STORAGE_MUX> ...

Optimizing unit <aurora8b10b_OUTPUT_MUX> ...

Optimizing unit <aurora_STANDARD_CC_MODULE> ...

Optimizing unit <aurora_AXI_TO_LL> ...

Optimizing unit <aurora_FRAME_GEN> ...

Optimizing unit <aurora_FRAME_CHECK> ...

Optimizing unit <Loop_Buf> ...
WARNING:Xst:1710 - FF/Latch <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/gen_v_r_0> (without init value) has a constant value of 0 in block <FrameGenChk_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/gen_v_r_0> (without init value) has a constant value of 0 in block <FrameGenChk_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/GOT_A_0> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/GOT_A_1> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/GOT_A_2> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/GOT_A_3> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_0> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_1> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_2> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_3> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_4> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_5> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_6> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_7> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/GOT_A_0> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/GOT_A_1> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/GOT_A_2> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/GOT_A_3> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_0> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_1> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_2> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_3> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_4> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_5> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_6> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_dec_4byte_i/got_a_d_r_7> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/RX_SOF_N> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_start_detected_r> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/RX_SOF_N> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_start_detected_r> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/SOF_N> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/start_next_r> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/start_storage_r> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/SOF_N> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/start_next_r> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/sideband_output_i/start_storage_r> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_1/standard_cc_module_i/WARN_CC> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <aurora_i/aurora_i_2/standard_cc_module_i/WARN_CC> of sequential type is unconnected in block <FrameGenChk_top>.
WARNING:Xst:2677 - Node <frame_1/frame_gen_i/TX_SOF_N> of sequential type is unconnected in block <FrameGenChk_top>.
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/gen_k_flop_3_i> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch, which will be removed : <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/down_count_r_2> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_0> in Unit <FrameGenChk_top> is equivalent to the following 2 FFs/Latches, which will be removed : <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_0> <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_0> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_1> in Unit <FrameGenChk_top> is equivalent to the following 2 FFs/Latches, which will be removed : <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_1> <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_1> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_2> in Unit <FrameGenChk_top> is equivalent to the following 2 FFs/Latches, which will be removed : <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_2> <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_2> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_0> in Unit <FrameGenChk_top> is equivalent to the following 2 FFs/Latches, which will be removed : <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_0> <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_0> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_1> in Unit <FrameGenChk_top> is equivalent to the following 2 FFs/Latches, which will be removed : <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_1> <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_1> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_spa_cir_fifo_i/wr_ptr_2> in Unit <FrameGenChk_top> is equivalent to the following 2 FFs/Latches, which will be removed : <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_sp_cir_fifo_i/wr_ptr_2> <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/rx_cc_cir_fifo_i/wr_ptr_2> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_lane_init_sm_4byte_i/counter2_r_0> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch, which will be removed : <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/gen_spa_r> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_start_detected_r> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch, which will be removed : <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/AFTER_SCP_1> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/gen_v_r_1> in Unit <FrameGenChk_top> is equivalent to the following 2 FFs/Latches, which will be removed : <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/gen_v_r_2> <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/gen_v_r_3> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/gen_r_flop_3_i> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch, which will be removed : <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/lfsr_reg_2> 
INFO:Xst:2261 - The FF/Latch <LANE_UP_1> in Unit <FrameGenChk_top> is equivalent to the following 2 FFs/Latches, which will be removed : <aurora_i/aurora_i_1/lane_up_r> <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/channel_err_detect_i/lane_up_r> 
INFO:Xst:2261 - The FF/Latch <LANE_UP_2> in Unit <FrameGenChk_top> is equivalent to the following 2 FFs/Latches, which will be removed : <aurora_i/aurora_i_2/lane_up_r> <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/channel_err_detect_i/lane_up_r> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/gen_v_r_1> in Unit <FrameGenChk_top> is equivalent to the following 2 FFs/Latches, which will be removed : <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/gen_v_r_2> <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/gen_v_r_3> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_lane_init_sm_4byte_i/counter2_r_0> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch, which will be removed : <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/gen_spa_r> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/gen_k_flop_3_i> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch, which will be removed : <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/down_count_r_2> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/gen_r_flop_3_i> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch, which will be removed : <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/lfsr_reg_2> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_start_detected_r> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch, which will be removed : <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/AFTER_SCP_1> 
INFO:Xst:3203 - The FF/Latch <aurora_i/aurora_i_2/lane_up_r2> in Unit <FrameGenChk_top> is the opposite to the following FF/Latch, which will be removed : <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/channel_err_detect_i/RESET_CHANNEL> 
INFO:Xst:3203 - The FF/Latch <aurora_i/aurora_i_1/lane_up_r2> in Unit <FrameGenChk_top> is the opposite to the following FF/Latch, which will be removed : <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/channel_err_detect_i/RESET_CHANNEL> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/lfsr_reg_1> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch, which will be removed : <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/gen_r_r_3> 
INFO:Xst:2261 - The FF/Latch <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/lfsr_reg_1> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch, which will be removed : <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/gen_r_r_3> 
Found area constraint ratio of 100 (+ 5) on block FrameGenChk_top, actual ratio is 4.
INFO:Xst:2260 - The FF/Latch <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/gen_r_flop_2_i> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch : <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/lfsr_reg_1> 
INFO:Xst:2260 - The FF/Latch <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/gen_r_flop_2_i> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch : <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/lfsr_reg_1> 
INFO:Xst:2260 - The FF/Latch <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/gen_r_flop_1_i> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch : <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/lfsr_reg_0> 
INFO:Xst:2260 - The FF/Latch <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/gen_r_flop_1_i> in Unit <FrameGenChk_top> is equivalent to the following FF/Latch : <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/idle_and_ver_gen_i/lfsr_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <aurora_i/aurora_i_1/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <aurora_i/aurora_i_1/rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <aurora_i/aurora_i_1/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <aurora_i/aurora_i_1/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <aurora_i/aurora_i_1/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <aurora_i/aurora_i_1/tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <aurora_i/aurora_i_1/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <aurora_i/aurora_i_1/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <aurora_i/aurora_i_2/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <aurora_i/aurora_i_2/rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <aurora_i/aurora_i_2/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <aurora_i/aurora_i_2/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <aurora_i/aurora_i_2/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <aurora_i/aurora_i_2/tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <aurora_i/aurora_i_2/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <aurora_i/aurora_i_2/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <aurora_i/aurora_i_1/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <aurora_i/aurora_i_1/rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <aurora_i/aurora_i_1/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <aurora_i/aurora_i_1/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <aurora_i/aurora_i_1/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <aurora_i/aurora_i_1/tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <aurora_i/aurora_i_1/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <aurora_i/aurora_i_1/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <aurora_i/aurora_i_2/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <aurora_i/aurora_i_2/rx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <aurora_i/aurora_i_2/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <aurora_i/aurora_i_2/rx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <aurora_i/aurora_i_2/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <aurora_i/aurora_i_2/tx_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <aurora_i/aurora_i_2/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <aurora_i/aurora_i_2/tx_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 

Final Macro Processing ...

Processing Unit <FrameGenChk_top> :
	Found 2-bit shift register for signal <HARD_ERR_1_OBUF>.
	Found 2-bit shift register for signal <HARD_ERR_2_OBUF>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_1>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_2>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_3>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_4>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_5>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_6>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_7>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_8>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_9>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_10>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_11>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_12>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_13>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_14>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_15>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_1>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_2>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_3>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_4>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_5>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_6>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_7>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_8>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_9>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_10>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_11>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_12>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_13>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_14>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_15>.
	Found 16-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_lane_init_sm_4byte_i/counter5_r_15>.
	Found 16-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_lane_init_sm_4byte_i/counter4_r_15>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_lane_init_sm_4byte_i/counter3_r_3>.
	Found 15-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_lane_init_sm_4byte_i/counter2_r_15>.
	Found 16-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_lane_init_sm_4byte_i/counter5_r_15>.
	Found 16-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_lane_init_sm_4byte_i/counter4_r_15>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_lane_init_sm_4byte_i/counter3_r_3>.
	Found 15-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_lane_init_sm_4byte_i/counter2_r_15>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_1>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_2>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_3>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_4>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_5>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_6>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_7>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_8>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_9>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_10>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_11>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_12>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_13>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_14>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_15>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_16>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_17>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_18>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_19>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_20>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_21>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_22>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_23>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_24>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_25>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_26>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_27>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_28>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_29>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_30>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_31>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_0>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_1>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_2>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_3>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_4>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_5>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_6>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_7>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_8>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_9>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_10>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_11>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_12>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_13>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_14>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_15>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_16>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_17>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_18>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_19>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_20>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_21>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_22>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_23>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_24>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_25>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_26>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_27>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_28>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_29>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_30>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_sym_gen_4byte_i/tx_pe_data_r_31>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/channel_init_sm_i/CHANNEL_UP>.
	Found 8-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/channel_init_sm_i/txver_count_r_7>.
	Found 3-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/channel_init_sm_i/rxver_count_r_2>.
	Found 16-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/channel_init_sm_i/verify_watchdog_r_15>.
	Found 15-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_global_logic_i/channel_init_sm_i/v_count_r_15>.
	Found 2-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/channel_init_sm_i/CHANNEL_UP>.
	Found 8-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/channel_init_sm_i/txver_count_r_7>.
	Found 3-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/channel_init_sm_i/rxver_count_r_2>.
	Found 16-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/channel_init_sm_i/verify_watchdog_r_15>.
	Found 15-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_global_logic_i/channel_init_sm_i/v_count_r_15>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_0>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_1>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_2>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_3>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_4>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_5>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_6>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_7>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_8>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_9>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_10>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_11>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_12>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_13>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_14>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_15>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_16>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_17>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_18>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_19>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_20>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_21>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_22>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_23>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_24>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_25>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_26>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_27>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_28>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_29>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_30>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_31>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_0>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_1>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_2>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_3>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_4>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_5>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_6>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_7>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_8>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_9>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_10>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_11>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_12>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_13>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_14>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_15>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_16>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_17>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_18>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_19>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_20>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_21>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_22>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_23>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_24>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_25>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_26>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_27>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_28>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_29>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_30>.
	Found 4-bit shift register for signal <aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_rx_ll_i/rx_ll_pdu_datapath_i/stage_2_data_r_31>.
	Found 12-bit shift register for signal <aurora_i/aurora_i_1/standard_cc_module_i/count_13d_srl_r_11>.
	Found 5-bit shift register for signal <aurora_i/aurora_i_1/standard_cc_module_i/prepare_count_r_9>.
	Found 12-bit shift register for signal <aurora_i/aurora_i_2/standard_cc_module_i/count_13d_srl_r_11>.
	Found 5-bit shift register for signal <aurora_i/aurora_i_2/standard_cc_module_i/prepare_count_r_9>.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <aurora_i/aurora_i_1/standard_cc_module_i/count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 11-bit shift register was found for signal <aurora_i/aurora_i_1/standard_cc_module_i/count_12d_srl_r_10> and currently occupies 11 logic cells (5 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <aurora_i/aurora_i_2/standard_cc_module_i/count_16d_srl_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 11-bit shift register was found for signal <aurora_i/aurora_i_2/standard_cc_module_i/count_12d_srl_r_10> and currently occupies 11 logic cells (5 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <FrameGenChk_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1334
 Flip-Flops                                            : 1334
# Shift Registers                                      : 184
 12-bit shift register                                 : 2
 15-bit shift register                                 : 4
 16-bit shift register                                 : 6
 2-bit shift register                                  : 100
 3-bit shift register                                  : 2
 4-bit shift register                                  : 66
 5-bit shift register                                  : 2
 8-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FrameGenChk_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1843
#      GND                         : 9
#      INV                         : 89
#      LUT1                        : 88
#      LUT2                        : 273
#      LUT3                        : 278
#      LUT4                        : 327
#      LUT5                        : 137
#      LUT6                        : 343
#      MUXCY                       : 187
#      MUXF7                       : 6
#      VCC                         : 9
#      XORCY                       : 97
# FlipFlops/Latches                : 2284
#      FD                          : 658
#      FDC                         : 356
#      FDCE                        : 224
#      FDE                         : 476
#      FDP                         : 74
#      FDPE                        : 8
#      FDR                         : 196
#      FDRE                        : 219
#      FDS                         : 26
#      FDSE                        : 47
# RAMS                             : 8
#      RAMB18E1                    : 4
#      RAMB36E1                    : 4
# Shift Registers                  : 186
#      SRL16                       : 2
#      SRLC16E                     : 184
# Clock Buffers                    : 8
#      BUFG                        : 6
#      BUFGP                       : 2
# IO Buffers                       : 40
#      IBUF                        : 10
#      OBUF                        : 30
# GigabitIOs                       : 2
#      GTXE1                       : 2
# Others                           : 2
#      MMCM_ADV                    : 2

Device utilization summary:
---------------------------

Selected Device : 6vlx130tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2284  out of  160000     1%  
 Number of Slice LUTs:                 1721  out of  80000     2%  
    Number used as Logic:              1535  out of  80000     1%  
    Number used as Memory:              186  out of  27840     0%  
       Number used as SRL:              186

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2703
   Number with an unused Flip Flop:     419  out of   2703    15%  
   Number with an unused LUT:           982  out of   2703    36%  
   Number of fully used LUT-FF pairs:  1302  out of   2703    48%  
   Number of unique control sets:       162

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    600     7%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of    264     2%  
    Number using Block RAM only:          6
 Number of BUFG/BUFGCTRLs:                8  out of     32    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
aurora_i/aurora_i_1/tx_out_clk_i   | MMCM_ADV:CLKOUT0       | 1088  |
aurora_i/aurora_i_2/tx_out_clk_i   | MMCM_ADV:CLKOUT0       | 940   |
INIT_CLK_1                         | IBUF+BUFG              | 40    |
INIT_CLK_2                         | IBUF+BUFG              | 40    |
io_clk_1                           | BUFGP                  | 189   |
io_clk_2                           | BUFGP                  | 189   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                      | Buffer(FF name)                                                                                                                                                                                                                    | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
aurora_i/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(aurora_i/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(aurora_i/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram)| 12    |
aurora_i/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(aurora_i/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(aurora_i/aurora_i_1/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 12    |
aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram)| 12    |
aurora_i/aurora_i_2/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(aurora_i/aurora_i_2/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(aurora_i/aurora_i_2/tx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 12    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.483ns (Maximum Frequency: 402.739MHz)
   Minimum input arrival time before clock: 1.873ns
   Maximum output required time after clock: 0.783ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aurora_i/aurora_i_1/tx_out_clk_i'
  Clock period: 1.588ns (frequency: 629.597MHz)
  Total number of paths / destination ports: 5100 / 1877
-------------------------------------------------------------------------
Delay:               3.177ns (Levels of Logic = 3)
  Source:            aurora_i/aurora_i_1/reset_logic_i/reset_debounce_r4 (FF)
  Destination:       frame_1/frame_gen_i/bytes_sent_r_7 (FF)
  Source Clock:      aurora_i/aurora_i_1/tx_out_clk_i rising 0.5X
  Destination Clock: aurora_i/aurora_i_1/tx_out_clk_i rising 0.5X

  Data Path: aurora_i/aurora_i_1/reset_logic_i/reset_debounce_r4 to frame_1/frame_gen_i/bytes_sent_r_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.375   0.431  aurora_i/aurora_i_1/reset_logic_i/reset_debounce_r4 (aurora_i/aurora_i_1/reset_logic_i/reset_debounce_r4)
     LUT2:I1->O           56   0.068   0.649  aurora_i/aurora_i_1/reset_logic_i/SYSTEM_RESET1 (system_reset_i_1)
     LUT6:I4->O           38   0.068   0.645  frame_1/frame_gen_i/reset_c1 (frame_1/frame_gen_i/reset_c)
     LUT2:I0->O            7   0.068   0.439  frame_1/frame_gen_i/Mcount_bytes_sent_r_val1 (frame_1/frame_gen_i/Mcount_bytes_sent_r_val)
     FDRE:R                    0.434          frame_1/frame_gen_i/bytes_sent_r_1
    ----------------------------------------
    Total                      3.177ns (1.013ns logic, 2.164ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'aurora_i/aurora_i_2/tx_out_clk_i'
  Clock period: 1.494ns (frequency: 669.344MHz)
  Total number of paths / destination ports: 3703 / 1534
-------------------------------------------------------------------------
Delay:               2.988ns (Levels of Logic = 3)
  Source:            aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_err_detect_4byte_i/good_cnt_r_1 (FF)
  Destination:       aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_err_detect_4byte_i/err_cnt_r_2 (FF)
  Source Clock:      aurora_i/aurora_i_2/tx_out_clk_i rising 0.5X
  Destination Clock: aurora_i/aurora_i_2/tx_out_clk_i rising 0.5X

  Data Path: aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_err_detect_4byte_i/good_cnt_r_1 to aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_err_detect_4byte_i/err_cnt_r_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.375   0.518  aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_err_detect_4byte_i/good_cnt_r_1 (aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_err_detect_4byte_i/good_cnt_r_1)
     LUT2:I0->O            4   0.068   0.798  aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_err_detect_4byte_i/_n0100_inv_SW0 (N42)
     LUT6:I0->O            1   0.068   0.417  aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_err_detect_4byte_i/err_cnt_r[2]_good_cnt_r[3]_AND_120_o (aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_err_detect_4byte_i/err_cnt_r[2]_good_cnt_r[3]_AND_120_o_inv_inv)
     LUT6:I5->O            3   0.068   0.413  aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_err_detect_4byte_i/_n0100_inv (aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_err_detect_4byte_i/_n0100_inv)
     FDRE:CE                   0.263          aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_err_detect_4byte_i/err_cnt_r_0
    ----------------------------------------
    Total                      2.988ns (0.842ns logic, 2.146ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'INIT_CLK_1'
  Clock period: 2.211ns (frequency: 452.284MHz)
  Total number of paths / destination ports: 372 / 59
-------------------------------------------------------------------------
Delay:               2.211ns (Levels of Logic = 3)
  Source:            aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/count_for_reset_r_1 (FF)
  Destination:       aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/link_reset_1,link_reset_0_1 (FF)
  Source Clock:      INIT_CLK_1 rising
  Destination Clock: INIT_CLK_1 rising

  Data Path: aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/count_for_reset_r_1 to aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/link_reset_1,link_reset_0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.375   0.781  aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/count_for_reset_r_1 (aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/count_for_reset_r_1)
     LUT5:I0->O            2   0.068   0.423  aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/count_for_reset_r[19]_PWR_24_o_LessThan_7_o_inv_SW0_SW0 (N90)
     LUT6:I5->O            1   0.068   0.417  aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/link_reset_1,link_reset_0_1_rstpot_SW0 (N94)
     LUT6:I5->O            1   0.068   0.000  aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/link_reset_1,link_reset_0_1_rstpot (aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/link_reset_1,link_reset_0_1_rstpot)
     FD:D                      0.011          aurora_i/aurora_i_1/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/link_reset_1,link_reset_0_1
    ----------------------------------------
    Total                      2.211ns (0.590ns logic, 1.621ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'INIT_CLK_2'
  Clock period: 2.211ns (frequency: 452.284MHz)
  Total number of paths / destination ports: 372 / 59
-------------------------------------------------------------------------
Delay:               2.211ns (Levels of Logic = 3)
  Source:            aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/count_for_reset_r_1 (FF)
  Destination:       aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/link_reset_1,link_reset_0_1 (FF)
  Source Clock:      INIT_CLK_2 rising
  Destination Clock: INIT_CLK_2 rising

  Data Path: aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/count_for_reset_r_1 to aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/link_reset_1,link_reset_0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.375   0.781  aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/count_for_reset_r_1 (aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/count_for_reset_r_1)
     LUT5:I0->O            2   0.068   0.423  aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/count_for_reset_r[19]_PWR_24_o_LessThan_7_o_inv_SW0_SW0 (N92)
     LUT6:I5->O            1   0.068   0.417  aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/link_reset_1,link_reset_0_1_rstpot_SW0 (N96)
     LUT6:I5->O            1   0.068   0.000  aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/link_reset_1,link_reset_0_1_rstpot (aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/link_reset_1,link_reset_0_1_rstpot)
     FD:D                      0.011          aurora_i/aurora_i_2/aurora_module_i/aurora8b10b_aurora_lane_4byte_0_i/aurora8b10b_hotplug_i/link_reset_1,link_reset_0_1
    ----------------------------------------
    Total                      2.211ns (0.590ns logic, 1.621ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'io_clk_1'
  Clock period: 2.483ns (frequency: 402.739MHz)
  Total number of paths / destination ports: 882 / 430
-------------------------------------------------------------------------
Delay:               2.483ns (Levels of Logic = 1)
  Source:            aurora_i/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:       aurora_i/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36 (FF)
  Source Clock:      io_clk_1 rising
  Destination Clock: io_clk_1 rising

  Data Path: aurora_i/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to aurora_i/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36E1:CLKARDCLK->DOBDO27    1   2.073   0.399  ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (DOUTB<36>)
     end scope: 'aurora_i/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:DOUTB<36>'
     FDE:D                     0.011          U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36
    ----------------------------------------
    Total                      2.483ns (2.084ns logic, 0.399ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'io_clk_2'
  Clock period: 2.483ns (frequency: 402.739MHz)
  Total number of paths / destination ports: 882 / 430
-------------------------------------------------------------------------
Delay:               2.483ns (Levels of Logic = 1)
  Source:            aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:       aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36 (FF)
  Source Clock:      io_clk_2 rising
  Destination Clock: io_clk_2 rising

  Data Path: aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36E1:CLKARDCLK->DOBDO27    1   2.073   0.399  ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (DOUTB<36>)
     end scope: 'aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:DOUTB<36>'
     FDE:D                     0.011          U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_36
    ----------------------------------------
    Total                      2.483ns (2.084ns logic, 0.399ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'INIT_CLK_1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.419ns (Levels of Logic = 1)
  Source:            GT_RESET_IN (PAD)
  Destination:       aurora_i/aurora_i_1/reset_logic_i/debounce_gt_rst_r_0 (FF)
  Destination Clock: INIT_CLK_1 rising

  Data Path: GT_RESET_IN to aurora_i/aurora_i_1/reset_logic_i/debounce_gt_rst_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.003   0.405  GT_RESET_IN_IBUF (GT_RESET_IN_IBUF)
     FD:D                      0.011          aurora_i/aurora_i_1/reset_logic_i/debounce_gt_rst_r_0
    ----------------------------------------
    Total                      0.419ns (0.014ns logic, 0.405ns route)
                                       (3.3% logic, 96.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aurora_i/aurora_i_1/tx_out_clk_i'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.873ns (Levels of Logic = 4)
  Source:            RESET (PAD)
  Destination:       aurora_i/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Destination Clock: aurora_i/aurora_i_1/tx_out_clk_i rising 0.5X

  Data Path: RESET to aurora_i/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.003   0.413  RESET_IBUF (RESET_IBUF)
     INV:I->O              4   0.086   0.419  aurora_i/aurora_i_2/s_tx_aresetn1_INV_0 (aurora_i/aurora_i_1/s_tx_aresetn)
     begin scope: 'aurora_i/aurora_i_1/rx_fifo:s_aresetn'
     INV:I->O              6   0.086   0.432  U0/xst_fifo_generator/inverted_reset1_INV_0 (U0/xst_fifo_generator/inverted_reset)
     FDP:PRE                   0.434          U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    ----------------------------------------
    Total                      1.873ns (0.609ns logic, 1.264ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'INIT_CLK_2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.419ns (Levels of Logic = 1)
  Source:            GT_RESET_IN (PAD)
  Destination:       aurora_i/aurora_i_2/reset_logic_i/debounce_gt_rst_r_0 (FF)
  Destination Clock: INIT_CLK_2 rising

  Data Path: GT_RESET_IN to aurora_i/aurora_i_2/reset_logic_i/debounce_gt_rst_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.003   0.405  GT_RESET_IN_IBUF (GT_RESET_IN_IBUF)
     FD:D                      0.011          aurora_i/aurora_i_2/reset_logic_i/debounce_gt_rst_r_0
    ----------------------------------------
    Total                      0.419ns (0.014ns logic, 0.405ns route)
                                       (3.3% logic, 96.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aurora_i/aurora_i_2/tx_out_clk_i'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.873ns (Levels of Logic = 4)
  Source:            RESET (PAD)
  Destination:       aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Destination Clock: aurora_i/aurora_i_2/tx_out_clk_i rising 0.5X

  Data Path: RESET to aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.003   0.413  RESET_IBUF (RESET_IBUF)
     INV:I->O              4   0.086   0.419  aurora_i/aurora_i_2/s_tx_aresetn1_INV_0 (aurora_i/aurora_i_1/s_tx_aresetn)
     begin scope: 'aurora_i/aurora_i_2/rx_fifo:s_aresetn'
     INV:I->O              6   0.086   0.432  U0/xst_fifo_generator/inverted_reset1_INV_0 (U0/xst_fifo_generator/inverted_reset)
     FDP:PRE                   0.434          U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    ----------------------------------------
    Total                      1.873ns (0.609ns logic, 1.264ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'io_clk_1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.873ns (Levels of Logic = 4)
  Source:            RESET (PAD)
  Destination:       aurora_i/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock: io_clk_1 rising

  Data Path: RESET to aurora_i/aurora_i_1/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.003   0.413  RESET_IBUF (RESET_IBUF)
     INV:I->O              4   0.086   0.419  aurora_i/aurora_i_2/s_tx_aresetn1_INV_0 (aurora_i/aurora_i_1/s_tx_aresetn)
     begin scope: 'aurora_i/aurora_i_1/rx_fifo:s_aresetn'
     INV:I->O              6   0.086   0.432  U0/xst_fifo_generator/inverted_reset1_INV_0 (U0/xst_fifo_generator/inverted_reset)
     FDP:PRE                   0.434          U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    ----------------------------------------
    Total                      1.873ns (0.609ns logic, 1.264ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'io_clk_2'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.873ns (Levels of Logic = 4)
  Source:            RESET (PAD)
  Destination:       aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock: io_clk_2 rising

  Data Path: RESET to aurora_i/aurora_i_2/rx_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.003   0.413  RESET_IBUF (RESET_IBUF)
     INV:I->O              4   0.086   0.419  aurora_i/aurora_i_2/s_tx_aresetn1_INV_0 (aurora_i/aurora_i_1/s_tx_aresetn)
     begin scope: 'aurora_i/aurora_i_2/rx_fifo:s_aresetn'
     INV:I->O              6   0.086   0.432  U0/xst_fifo_generator/inverted_reset1_INV_0 (U0/xst_fifo_generator/inverted_reset)
     FDP:PRE                   0.434          U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    ----------------------------------------
    Total                      1.873ns (0.609ns logic, 1.264ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aurora_i/aurora_i_1/tx_out_clk_i'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              0.783ns (Levels of Logic = 1)
  Source:            LANE_UP_1 (FF)
  Destination:       LANE_UP_1 (PAD)
  Source Clock:      aurora_i/aurora_i_1/tx_out_clk_i rising 0.5X

  Data Path: LANE_UP_1 to LANE_UP_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.375   0.405  LANE_UP_1 (LANE_UP_1_OBUF)
     OBUF:I->O                 0.003          LANE_UP_1_OBUF (LANE_UP_1)
    ----------------------------------------
    Total                      0.783ns (0.378ns logic, 0.405ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aurora_i/aurora_i_2/tx_out_clk_i'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.783ns (Levels of Logic = 1)
  Source:            LANE_UP_2 (FF)
  Destination:       LANE_UP_2 (PAD)
  Source Clock:      aurora_i/aurora_i_2/tx_out_clk_i rising 0.5X

  Data Path: LANE_UP_2 to LANE_UP_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.375   0.405  LANE_UP_2 (LANE_UP_2_OBUF)
     OBUF:I->O                 0.003          LANE_UP_2_OBUF (LANE_UP_2)
    ----------------------------------------
    Total                      0.783ns (0.378ns logic, 0.405ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock INIT_CLK_1
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
INIT_CLK_1                      |    2.211|         |         |         |
aurora_i/aurora_i_1/tx_out_clk_i|    1.363|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock INIT_CLK_2
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
INIT_CLK_2                      |    2.211|         |         |         |
aurora_i/aurora_i_2/tx_out_clk_i|    1.363|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock aurora_i/aurora_i_1/tx_out_clk_i
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
INIT_CLK_1                      |    1.940|         |         |         |
aurora_i/aurora_i_1/tx_out_clk_i|    3.177|         |         |         |
io_clk_1                        |    2.200|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock aurora_i/aurora_i_2/tx_out_clk_i
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
INIT_CLK_2                      |    1.940|         |         |         |
aurora_i/aurora_i_2/tx_out_clk_i|    2.988|         |         |         |
io_clk_2                        |    2.650|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock io_clk_1
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
aurora_i/aurora_i_1/tx_out_clk_i|    2.492|         |         |         |
io_clk_1                        |    2.483|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock io_clk_2
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
aurora_i/aurora_i_2/tx_out_clk_i|    2.007|         |         |         |
io_clk_2                        |    2.483|         |         |         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.85 secs
 
--> 

Total memory usage is 220336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  127 (   0 filtered)
Number of infos    :  117 (   0 filtered)

