-- VHDL for IBM SMS ALD page 12.12.45.1
-- Title: X CYCLE CTRL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/22/2020 11:28:45 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_12_45_1_X_CYCLE_CTRL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_1401_MODE_1:	 in STD_LOGIC;
		PS_A_RING_4_TIME:	 in STD_LOGIC;
		PS_X_CYCLE:	 in STD_LOGIC;
		PS_A_RING_2_OR_3_OR_4_OR_5_TIME:	 in STD_LOGIC;
		MS_SET_X_CYCLE_CTRL_A:	 in STD_LOGIC;
		PS_SET_X_CYCLE_CTRL:	 out STD_LOGIC);
end ALD_12_12_45_1_X_CYCLE_CTRL;

architecture behavioral of ALD_12_12_45_1_X_CYCLE_CTRL is 

	signal OUT_5D_K: STD_LOGIC;
	signal OUT_3E_NoPin: STD_LOGIC;
	signal OUT_1E_D: STD_LOGIC;

begin

	OUT_5D_K <= NOT(PS_1401_MODE_1 AND PS_A_RING_4_TIME );
	OUT_3E_NoPin <= NOT(OUT_5D_K AND PS_X_CYCLE AND PS_A_RING_2_OR_3_OR_4_OR_5_TIME );
	OUT_1E_D <= NOT(OUT_3E_NoPin AND MS_SET_X_CYCLE_CTRL_A );

	PS_SET_X_CYCLE_CTRL <= OUT_1E_D;


end;
