Command: vcs -Mupdate tb.sv -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwpcghvt_200a/tcbn65lphpbwpcghvt.v \
-v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwp_140a/tcbn65lphpbwp.v \
-o results -full64 -sverilog -kdb -lca -debug_acc+all -debug_region+cell+encrypt \
-l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert
                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Thu May 29 20:34:57 2025

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'tb.sv'
Parsing included file 'top_initial_syn.v'.
Back to file 'tb.sv'.
Parsing library file '/mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwpcghvt_200a/tcbn65lphpbwpcghvt.v'
Parsing library file '/mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwp_140a/tcbn65lphpbwp.v'
Top Level Modules:
       tb_top
TimeScale is 1 ns / 1 ps

Lint-[TFIPC-L] Too few instance port connections
top_initial_syn.v, 537
top, "counter_and_parity counter_and_parity( .clk (clk),  .rst (rst),  .enable (enable),  .corrected_counter (corrected_counter),  .corrected_parity (corrected_parity),  .counter (counter),  .parity_stored (parity_stored),  .enable_last (enable_last));"
  The above instance has fewer port connections than the module definition,
  There are 10 port(s) in module "counter_and_parity" definition, but only 8 
  port connect(s) in the instance.
  output port 'busy' is not connected,
  output port 'error_detected' is not connected.


Lint-[TFIPC-L] Too few instance port connections
top_initial_syn.v, 541
top, "syndrome syndrome_inst( .clk (clk),  .enable (enable),  .parity_stored (parity_stored),  .counter_reg (counter),  .syndrome (syndrome),  .corrected_counter (corrected_counter),  .corrected_parity (corrected_parity),  .enable_last (enable_last),  .rst (rst));"
  The above instance has fewer port connections than the module definition,
  There are 11 port(s) in module "syndrome" definition, but only 9 port 
  connect(s) in the instance.
  input port 'busy' is not connected,
  output port 'error_detected' is not connected.

VCS Coverage Metrics Release R-2020.12-SP2_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Starting vcs inline pass...
22 modules and 4 UDPs read.
recompiling module syndrome
recompiling module tb_top
recompiling module AN3D0HPBWP
recompiling module AN4D0HPBWP
recompiling module AOI211D0HPBWP
recompiling module AOI22D0HPBWP
recompiling module AOI31D0HPBWP
recompiling module CKLNQD1HPBWP
recompiling module CKND0HPBWP
recompiling module CKND2D0HPBWP
recompiling module INR3D0HPBWP
recompiling module MAOI22D0HPBWP
recompiling module MOAI22D0HPBWP
recompiling module MUX3D0HPBWP
recompiling module NR2D0HPBWP
recompiling module NR4D0HPBWP
recompiling module OA211D0HPBWP
recompiling module OAI21D0HPBWP
recompiling module SDFCND0HPBWP
recompiling module SEDFCNQD0HPBWP
recompiling module XNR3D0HPBWP
recompiling module XOR4D0HPBWP
All of 22 modules done
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../results ]; then chmod a-x ../results; fi
g++  -o ../results      -rdynamic  -Wl,-rpath='$ORIGIN'/results.daidir -Wl,-rpath=./results.daidir \
-Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib -L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _231176_archive_1.so \
objs/udps/JvR1L.o objs/udps/m6zeg.o objs/udps/df3ii.o objs/udps/HWVx0.o  SIM_l.o \
rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o        \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lreader_common /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/libBA.a \
-luclinative /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o \
/mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
../results up to date
CPU time: .935 seconds to compile + .326 seconds to elab + .283 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
