

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Sun Apr  2 17:55:29 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        fir128_Q5
    * Solution:       reshape (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-------------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |             |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |     LUT     | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-------------+-----+
    |+ fir                            |     -|  0.39|      267|  2.670e+03|         -|      268|     -|        no|     -|  1 (~0%)|  4418 (4%)|  14180 (26%)|    -|
    | + fir_Pipeline_Time_delay_loop  |     -|  1.36|      131|  1.310e+03|         -|      131|     -|        no|     -|        -|  2077 (1%)|   9656 (18%)|    -|
    |  o Time_delay_loop              |     -|  7.30|      129|  1.290e+03|         3|        1|   128|       yes|     -|        -|          -|            -|    -|
    | + fir_Pipeline_MAC              |     -|  0.39|      132|  1.320e+03|         -|      132|     -|        no|     -|  1 (~0%)|  286 (~0%)|    4493 (8%)|    -|
    |  o MAC                          |     -|  7.30|      130|  1.300e+03|         4|        1|   128|       yes|     -|        -|          -|            -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| x         | ap_none | 32       |
| y         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+----------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable | Op  | Impl   | Latency |
+---------------------------------+-----+--------+----------+-----+--------+---------+
| + fir                           | 1   |        |          |     |        |         |
|  + fir_Pipeline_Time_delay_loop | 0   |        |          |     |        |         |
|    add_ln27_fu_84_p2            | -   |        | add_ln27 | add | fabric | 0       |
|  + fir_Pipeline_MAC             | 1   |        |          |     |        |         |
|    mul_32s_8s_32_2_1_U3         | 1   |        | mul_ln36 | mul | auto   | 1       |
|    acc_1_fu_156_p2              | -   |        | acc_1    | add | fabric | 0       |
|    add_ln35_fu_134_p2           | -   |        | add_ln35 | add | fabric | 0       |
+---------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+---------------+-----------------------------------+------------------------------------------------------+
| Type          | Options                           | Location                                             |
+---------------+-----------------------------------+------------------------------------------------------+
| array_reshape | variable=c complete dim=1         | fir128_Q5/reshape/directives.tcl:8 in fir, c         |
| array_reshape | variable=shift_reg complete dim=1 | fir128_Q5/reshape/directives.tcl:7 in fir, shift_reg |
+---------------+-----------------------------------+------------------------------------------------------+


