   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"main.c"
  23              	.Ltext0:
  24              		.file 1 "../main.c"
 16175              		.align	2
 16176              		.thumb
 16177              		.thumb_func
 16179              	__NOP:
 16180              	.LFB4:
   1:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**************************************************************************//**
   2:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @file     core_cm3.h
   3:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @version  V1.30
   5:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @date     30. October 2009
   6:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
   7:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @note
   8:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
  10:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @par
  11:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
  15:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @par
  16:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
  22:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  ******************************************************************************/
  23:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  24:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __CM3_CORE_H__
  26:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  27:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
  29:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 10: \n
  31:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Error 10: Expecting ';'
  33:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * .
  34:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 530: \n
  35:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     return(__regBasePri); \n
  36:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * . 
  38:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 550: \n
  39:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * .
  42:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 754: \n
  43:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * .
  46:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 750: \n
  47:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * .
  50:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 528: \n
  51:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * .
  54:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *   - Error 751: \n
  55:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     } InterruptType_Type; \n
  56:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * .
  58:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
  60:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
  61:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  62:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -save */
  63:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e10  */
  64:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e530 */
  65:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e550 */
  66:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e754 */
  67:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e750 */
  68:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e528 */
  69:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*lint -e751 */
  70:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  71:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  72:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****     - CMSIS version number
  75:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****     - Cortex-M core peripheral base address
  77:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
  78:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
  79:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  80:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #ifdef __cplusplus
  81:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  extern "C" {
  82:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif 
  83:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  84:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  88:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  90:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
  91:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  92:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if defined (__ICCARM__)
  93:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
  95:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  96:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
  97:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
 100:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 101:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 102:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 103:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 104:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 105:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * IO definitions
 106:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 107:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * define access restrictions to peripheral registers
 108:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 109:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 110:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #ifdef __cplusplus
 111:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #else
 113:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
 115:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 118:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 119:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 120:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*******************************************************************************
 121:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *                 Register Abstraction
 122:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  ******************************************************************************/
 123:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  @{
 125:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** */
 126:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 127:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 128:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 131:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 132:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 133:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 134:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }  NVIC_Type;                                               
 148:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 150:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 151:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 154:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 155:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 156:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 157:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** } SCB_Type;                                                
 177:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 178:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 182:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 185:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 188:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 191:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 195:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 198:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 201:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 204:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 205:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 207:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 210:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 213:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 216:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 219:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 222:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 226:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 229:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 233:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 236:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 239:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 242:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 245:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 248:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 251:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB System Control Register Definitions */
 252:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 255:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 258:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 261:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 262:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 265:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 268:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 271:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 274:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 277:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 280:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 284:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 287:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 290:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 293:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 296:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 299:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 302:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 305:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 308:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 311:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****                                      
 314:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 317:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 319:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 320:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 323:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 327:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 330:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 333:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 337:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 340:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 343:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 347:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 350:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 353:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 356:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 360:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 361:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for SysTick
 363:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 364:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 365:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 366:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 367:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** } SysTick_Type;
 372:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 373:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 376:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 377:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 380:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 383:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 386:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 390:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SysTick Current Register Definitions */
 391:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 394:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 398:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 401:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 405:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 406:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 409:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 410:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 411:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 412:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __O  union  
 413:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   {
 414:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
 433:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** } ITM_Type;                                                
 445:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 446:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 450:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 454:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 457:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 460:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 463:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 466:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 469:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 472:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 475:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 479:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 483:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 487:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 490:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 491:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 494:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 498:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 499:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 502:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 503:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 504:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 505:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED0;
 506:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #else
 510:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****        uint32_t RESERVED1;
 511:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
 512:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** } InterruptType_Type;
 513:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 514:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 518:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 522:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 525:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 529:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 530:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 534:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 535:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 536:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 537:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
 547:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** } MPU_Type;                                                
 549:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 550:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* MPU Type Register */
 551:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 554:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 557:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 560:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* MPU Control Register */
 561:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 564:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 567:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 570:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* MPU Region Number Register */
 571:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 574:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* MPU Region Base Address Register */
 575:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 578:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 581:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 584:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 588:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 591:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 594:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 597:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 600:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 603:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 604:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 606:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 609:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 612:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
 614:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 615:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 616:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   @{
 619:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 620:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** typedef struct
 621:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 622:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** } CoreDebug_Type;
 627:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 628:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 632:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 635:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 638:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 641:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 644:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 647:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 650:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 653:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 656:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 659:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 661:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 662:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 665:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* Debug Core Register Selector Register */
 666:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 669:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 672:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 676:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 679:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 682:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 685:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 688:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 691:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 694:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 697:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 700:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 703:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 706:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 709:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 713:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 714:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
 718:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 722:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 729:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
 733:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 734:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 736:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 737:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /*******************************************************************************
 738:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *                Hardware Abstraction Layer
 739:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  ******************************************************************************/
 740:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 741:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if defined ( __CC_ARM   )
 742:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 745:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 749:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 753:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 757:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif
 758:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 759:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 760:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 762:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* ARM armcc specific functions */
 764:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 765:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 768:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __NOP                             __nop
 769:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __WFI                             __wfi
 770:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __WFE                             __wfe
 771:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __SEV                             __sev
 772:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __ISB()                           __isb(0)
 773:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __DMB()                           __dmb(0)
 775:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __REV                             __rev
 776:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __RBIT                            __rbit
 777:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 784:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 785:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 790:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 791:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 792:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 794:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
 795:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 796:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
 797:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 798:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 800:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 801:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 803:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 805:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 808:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 810:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 811:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 813:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
 814:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 815:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Cortex processor register
 817:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 818:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 820:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 821:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 823:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 825:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 828:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 830:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 831:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
 832:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 833:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param   value  value to reverse
 834:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return         reversed value
 835:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 836:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 838:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 840:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 841:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 843:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param   value  value to reverse
 844:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return         reversed value
 845:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 846:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 848:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 850:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 851:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 853:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 854:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 856:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 858:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __CLREX(void);
 859:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 860:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 861:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
 862:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 863:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return BasePriority
 864:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 865:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the content of the base priority register
 866:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 867:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 869:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 870:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
 871:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 872:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
 873:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 874:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the base priority register
 875:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 876:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 878:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 879:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 881:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return PriMask
 882:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 883:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 885:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 887:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 888:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
 889:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 890:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param   priMask  PriMask
 891:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 892:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 894:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 896:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 897:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 899:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return FaultMask
 900:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 901:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
 902:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 903:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 905:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 906:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 908:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  faultMask faultMask value
 909:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 910:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the fault mask register
 911:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 912:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 914:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 915:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
 916:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * 
 917:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return Control value
 918:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 919:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the content of the control register
 920:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 921:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 923:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 924:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
 925:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 926:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  control  Control value
 927:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 928:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the control register
 929:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 930:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 932:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 934:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 935:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 937:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 939:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __CLREX                           __clrex
 940:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 941:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 942:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Base Priority value
 943:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 944:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return BasePriority
 945:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 946:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the content of the base priority register
 947:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 948:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 950:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   return(__regBasePri);
 952:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
 953:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 954:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 955:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Base Priority value
 956:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 957:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  basePri  BasePriority
 958:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 959:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the base priority register
 960:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 961:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 963:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
 966:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 967:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 968:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 970:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return PriMask
 971:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 972:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 974:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 976:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   return(__regPriMask);
 978:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
 979:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 980:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 981:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 983:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  priMask  PriMask
 984:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 985:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
 987:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
 989:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __regPriMask = (priMask);
 991:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
 992:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
 993:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
 994:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 996:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return FaultMask
 997:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
 998:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the content of the fault mask register
 999:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1000:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
1002:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1003:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   return(__regFaultMask);
1004:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
1005:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1006:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1007:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1009:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  faultMask  faultMask value
1010:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1011:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the fault mask register
1012:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1013:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
1015:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
1018:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1019:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1020:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Control Register value
1021:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * 
1022:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return Control value
1023:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1024:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the content of the control register
1025:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1026:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
1028:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   return(__regControl);
1030:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
1031:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1032:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1033:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Control Register value
1034:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1035:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  control  Control value
1036:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1037:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Set the control register
1038:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1039:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** {
1041:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****   __regControl = control;
1043:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** }
1044:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1045:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1047:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1048:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1049:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* IAR iccarm specific functions */
1051:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1052:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1055:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1058:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
1060:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1064:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1076:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1077:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1078:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1080:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return ProcessStackPointer
1081:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1082:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the actual process stack pointer
1083:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1084:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1086:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1087:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1089:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1091:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1094:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1096:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1097:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1099:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return Main Stack Pointer
1100:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1101:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Cortex processor register
1103:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1104:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1106:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1107:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1109:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1111:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1114:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1116:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1117:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1119:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1120:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        reversed value
1121:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1122:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1124:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1126:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1127:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  Reverse bit order of value
1128:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1129:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  value  value to reverse
1130:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        reversed value
1131:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1132:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Reverse bit order of value
1133:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1134:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1136:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1137:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1139:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1140:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        value of (*address)
1141:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1142:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1144:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1146:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1147:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1149:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1150:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        value of (*address)
1151:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1152:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1154:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1156:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1157:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1159:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1160:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        value of (*address)
1161:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1162:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1164:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1166:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1167:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1169:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  value  value to store
1170:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1171:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        successful / failed
1172:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1173:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Exclusive STR command for 8 bit values
1174:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1175:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1177:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1178:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1180:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  value  value to store
1181:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1182:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        successful / failed
1183:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1184:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1186:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1188:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /**
1189:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1191:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  value  value to store
1192:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @param  *addr  address pointer
1193:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * @return        successful / failed
1194:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  *
1195:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:/home/serg/arm/workspace/template/CMSIS/core_cm3.h ****  */
1197:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1199:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1200:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1201:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** /* GNU gcc specific functions */
1203:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1204:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1207:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** 
1210:/home/serg/arm/workspace/template/CMSIS/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
 16181              		.loc 3 1210 0
 16182              		.cfi_startproc
 16183              		@ args = 0, pretend = 0, frame = 0
 16184              		@ frame_needed = 1, uses_anonymous_args = 0
 16185              		@ link register save eliminated.
 16186 0000 80B4     		push	{r7}
 16187              	.LCFI0:
 16188              		.cfi_def_cfa_offset 4
 16189 0002 00AF     		add	r7, sp, #0
 16190              		.cfi_offset 7, -4
 16191              	.LCFI1:
 16192              		.cfi_def_cfa_register 7
 16193              		.loc 3 1210 0
 16194              	@ 1210 "/home/serg/arm/workspace/template/CMSIS/core_cm3.h" 1
 16195 0004 00BF     		nop
 16196              	@ 0 "" 2
 16197              		.thumb
 16198 0006 BD46     		mov	sp, r7
 16199 0008 80BC     		pop	{r7}
 16200 000a 7047     		bx	lr
 16201              		.cfi_endproc
 16202              	.LFE4:
 16204              		.section	.text.main,"ax",%progbits
 16205              		.align	2
 16206              		.global	main
 16207              		.thumb
 16208              		.thumb_func
 16210              	main:
 16211              	.LFB29:
   1:../main.c     **** #include <stm32f10x.h>
   2:../main.c     **** 
   3:../main.c     **** int main(void)
   4:../main.c     **** {
 16212              		.loc 1 4 0
 16213              		.cfi_startproc
 16214              		@ args = 0, pretend = 0, frame = 0
 16215              		@ frame_needed = 1, uses_anonymous_args = 0
 16216 0000 80B5     		push	{r7, lr}
 16217              	.LCFI2:
 16218              		.cfi_def_cfa_offset 8
 16219 0002 00AF     		add	r7, sp, #0
 16220              		.cfi_offset 14, -4
 16221              		.cfi_offset 7, -8
 16222              	.LCFI3:
 16223              		.cfi_def_cfa_register 7
 16224              	.L3:
   5:../main.c     **** 	do __NOP(); while (1);
 16225              		.loc 1 5 0 discriminator 1
 16226 0004 FFF7FEFF 		bl	__NOP
 16227 0008 FCE7     		b	.L3
 16228              		.cfi_endproc
 16229              	.LFE29:
 16231 000a 00BF     		.text
 16232              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cczNv8dn.s:16175  .text.__NOP:00000000 $t
     /tmp/cczNv8dn.s:16179  .text.__NOP:00000000 __NOP
     /tmp/cczNv8dn.s:16205  .text.main:00000000 $t
     /tmp/cczNv8dn.s:16210  .text.main:00000000 main
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
