{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533293538043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533293538044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 03 12:52:17 2018 " "Processing started: Fri Aug 03 12:52:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533293538044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533293538044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial -c serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off serial -c serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533293538044 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1533293538668 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533293538713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial.v 1 1 " "Found 1 design units, including 1 entities, in source file serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial " "Found entity 1: serial" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533293538812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533293538812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial " "Elaborating entity \"serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1533293538862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 serial.v(59) " "Verilog HDL assignment warning at serial.v(59): truncated value with size 32 to match size of target (20)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538866 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 serial.v(94) " "Verilog HDL assignment warning at serial.v(94): truncated value with size 32 to match size of target (16)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538867 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial.v(112) " "Verilog HDL assignment warning at serial.v(112): truncated value with size 32 to match size of target (3)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538868 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial.v(120) " "Verilog HDL assignment warning at serial.v(120): truncated value with size 32 to match size of target (3)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538868 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(164) " "Verilog HDL assignment warning at serial.v(164): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538869 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(176) " "Verilog HDL assignment warning at serial.v(176): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538869 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(183) " "Verilog HDL assignment warning at serial.v(183): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538870 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(190) " "Verilog HDL assignment warning at serial.v(190): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538870 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(197) " "Verilog HDL assignment warning at serial.v(197): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538870 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(204) " "Verilog HDL assignment warning at serial.v(204): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538870 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(211) " "Verilog HDL assignment warning at serial.v(211): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538871 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(218) " "Verilog HDL assignment warning at serial.v(218): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538871 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(225) " "Verilog HDL assignment warning at serial.v(225): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538871 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(232) " "Verilog HDL assignment warning at serial.v(232): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538871 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(237) " "Verilog HDL assignment warning at serial.v(237): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538871 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial.v(238) " "Verilog HDL assignment warning at serial.v(238): truncated value with size 32 to match size of target (3)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538872 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(260) " "Verilog HDL assignment warning at serial.v(260): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538872 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(286) " "Verilog HDL assignment warning at serial.v(286): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538873 "|serial"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(295) " "Verilog HDL assignment warning at serial.v(295): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533293538874 "|serial"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 150 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1533293539782 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1533293539782 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "en\[0\] GND " "Pin \"en\[0\]\" is stuck at GND" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533293539922 "|serial|en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[1\] GND " "Pin \"en\[1\]\" is stuck at GND" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533293539922 "|serial|en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[2\] GND " "Pin \"en\[2\]\" is stuck at GND" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533293539922 "|serial|en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[3\] GND " "Pin \"en\[3\]\" is stuck at GND" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533293539922 "|serial|en[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[4\] GND " "Pin \"en\[4\]\" is stuck at GND" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533293539922 "|serial|en[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[5\] GND " "Pin \"en\[5\]\" is stuck at GND" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533293539922 "|serial|en[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[6\] GND " "Pin \"en\[6\]\" is stuck at GND" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533293539922 "|serial|en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[7\] GND " "Pin \"en\[7\]\" is stuck at GND" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533293539922 "|serial|en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lowbit GND " "Pin \"lowbit\" is stuck at GND" {  } { { "serial.v" "" { Text "D:/Projects/FPGA/Cyclone IV EP4CE1022C8N/A-C4E6E10 board/VHDL-Examples/usb-ttl-rxtx/serial.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533293539922 "|serial|lowbit"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1533293539922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1533293540115 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1533293540675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1533293540735 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533293540735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "191 " "Implemented 191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1533293540807 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1533293540807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1533293540807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1533293540807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533293540835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 03 12:52:20 2018 " "Processing ended: Fri Aug 03 12:52:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533293540835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533293540835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533293540835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533293540835 ""}
