

================================================================
== Vitis HLS Report for 'merge_sort_1'
================================================================
* Date:           Sat Apr 22 15:38:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   312502|   312502|  3.125 ms|  3.125 ms|  312502|  312502|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_9_1  |   312500|   312500|         2|          1|          1|  312500|       yes|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k_02 = alloca i32 1"   --->   Operation 6 'alloca' 'k_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_01 = alloca i32 1"   --->   Operation 7 'alloca' 'j_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_53, i32 0, i32 0, void @empty_28, i32 4294967295, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.45ns)   --->   "%store_ln9 = store i32 0, i32 %j_01" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 9 'store' 'store_ln9' <Predicate = true> <Delay = 0.45>
ST_1 : Operation 10 [1/1] (0.41ns)   --->   "%store_ln9 = store i32 0, i32 %k_02" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 10 'store' 'store_ln9' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln9 = store i19 0, i19 %i" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 11 'store' 'store_ln9' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.body" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 12 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_138 = load i19 %i" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 13 'load' 'i_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_190 = load i32 %k_02" [sort_seperate_bucket/merge_sort.c:27]   --->   Operation 14 'load' 'k_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_190 = load i32 %j_01" [sort_seperate_bucket/merge_sort.c:31]   --->   Operation 15 'load' 'j_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.71ns)   --->   "%icmp_ln9 = icmp_eq  i19 %i_138, i19 312500" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 16 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 312500, i64 312500, i64 312500"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.80ns)   --->   "%add_ln9 = add i19 %i_138, i19 1" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 18 'add' 'add_ln9' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.body.split, void %for.end" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 19 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i32 %j_190" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 20 'zext' 'zext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input1_addr = getelementptr i32 %input1, i64 0, i64 %zext_ln10" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 21 'getelementptr' 'input1_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln10_63 = zext i32 %k_190" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 22 'zext' 'zext_ln10_63' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input2_addr = getelementptr i32 %input2, i64 0, i64 %zext_ln10_63" [sort_seperate_bucket/merge_sort.c:10]   --->   Operation 23 'getelementptr' 'input2_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln12 = icmp_slt  i32 %j_190, i32 156250" [sort_seperate_bucket/merge_sort.c:12]   --->   Operation 24 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln12_63 = icmp_slt  i32 %k_190, i32 156250" [sort_seperate_bucket/merge_sort.c:12]   --->   Operation 25 'icmp' 'icmp_ln12_63' <Predicate = (!icmp_ln9)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.12ns)   --->   "%and_ln12 = and i1 %icmp_ln12, i1 %icmp_ln12_63" [sort_seperate_bucket/merge_sort.c:12]   --->   Operation 26 'and' 'and_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %and_ln12, void %if.else26, void %if.then" [sort_seperate_bucket/merge_sort.c:12]   --->   Operation 27 'br' 'br_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.85ns)   --->   "%icmp_ln25 = icmp_eq  i32 %j_190, i32 156250" [sort_seperate_bucket/merge_sort.c:25]   --->   Operation 28 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln9 & !and_ln12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.12ns)   --->   "%and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln12_63" [sort_seperate_bucket/merge_sort.c:25]   --->   Operation 29 'and' 'and_ln25' <Predicate = (!icmp_ln9 & !and_ln12)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %and_ln25, void %if.else36, void %if.then30" [sort_seperate_bucket/merge_sort.c:25]   --->   Operation 30 'br' 'br_ln25' <Predicate = (!icmp_ln9 & !and_ln12)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.24ns)   --->   "%input1_load_63 = load i23 %input1_addr" [sort_seperate_bucket/merge_sort.c:30]   --->   Operation 31 'load' 'input1_load_63' <Predicate = (!icmp_ln9 & !and_ln12 & !and_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%j_191 = add i32 %j_190, i32 1" [sort_seperate_bucket/merge_sort.c:31]   --->   Operation 32 'add' 'j_191' <Predicate = (!icmp_ln9 & !and_ln12 & !and_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.45ns)   --->   "%store_ln31 = store i32 %j_191, i32 %j_01" [sort_seperate_bucket/merge_sort.c:31]   --->   Operation 33 'store' 'store_ln31' <Predicate = (!icmp_ln9 & !and_ln12 & !and_ln25)> <Delay = 0.45>
ST_1 : Operation 34 [2/2] (1.24ns)   --->   "%input2_load_63 = load i23 %input2_addr" [sort_seperate_bucket/merge_sort.c:26]   --->   Operation 34 'load' 'input2_load_63' <Predicate = (!icmp_ln9 & !and_ln12 & and_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 35 [1/1] (0.88ns)   --->   "%k_191 = add i32 %k_190, i32 1" [sort_seperate_bucket/merge_sort.c:27]   --->   Operation 35 'add' 'k_191' <Predicate = (!icmp_ln9 & !and_ln12 & and_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.45ns)   --->   "%store_ln28 = store i32 156250, i32 %j_01" [sort_seperate_bucket/merge_sort.c:28]   --->   Operation 36 'store' 'store_ln28' <Predicate = (!icmp_ln9 & !and_ln12 & and_ln25)> <Delay = 0.45>
ST_1 : Operation 37 [1/1] (0.41ns)   --->   "%store_ln28 = store i32 %k_191, i32 %k_02" [sort_seperate_bucket/merge_sort.c:28]   --->   Operation 37 'store' 'store_ln28' <Predicate = (!icmp_ln9 & !and_ln12 & and_ln25)> <Delay = 0.41>
ST_1 : Operation 38 [2/2] (1.24ns)   --->   "%input1_load = load i23 %input1_addr" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 38 'load' 'input1_load' <Predicate = (!icmp_ln9 & and_ln12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 39 [2/2] (1.24ns)   --->   "%input2_load = load i23 %input2_addr" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 39 'load' 'input2_load' <Predicate = (!icmp_ln9 & and_ln12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln9 = store i19 %add_ln9, i19 %i" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 40 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.body" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 41 'br' 'br_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [sort_seperate_bucket/merge_sort.c:34]   --->   Operation 64 'ret' 'ret_ln34' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i19 %i_138" [sort_seperate_bucket/merge_sort.c:9]   --->   Operation 42 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28" [sort_seperate_bucket/merge_sort.c:11]   --->   Operation 43 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [sort_seperate_bucket/merge_sort.c:7]   --->   Operation 44 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln9" [sort_seperate_bucket/merge_sort.c:30]   --->   Operation 45 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (1.24ns)   --->   "%input1_load_63 = load i23 %input1_addr" [sort_seperate_bucket/merge_sort.c:30]   --->   Operation 46 'load' 'input1_load_63' <Predicate = (!and_ln12 & !and_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 47 [1/1] (1.24ns)   --->   "%store_ln30 = store i32 %input1_load_63, i24 %output_r_addr" [sort_seperate_bucket/merge_sort.c:30]   --->   Operation 47 'store' 'store_ln30' <Predicate = (!and_ln12 & !and_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!and_ln12 & !and_ln25)> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.24ns)   --->   "%input2_load_63 = load i23 %input2_addr" [sort_seperate_bucket/merge_sort.c:26]   --->   Operation 49 'load' 'input2_load_63' <Predicate = (!and_ln12 & and_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 50 [1/1] (1.24ns)   --->   "%store_ln26 = store i32 %input2_load_63, i24 %output_r_addr" [sort_seperate_bucket/merge_sort.c:26]   --->   Operation 50 'store' 'store_ln26' <Predicate = (!and_ln12 & and_ln25)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc" [sort_seperate_bucket/merge_sort.c:28]   --->   Operation 51 'br' 'br_ln28' <Predicate = (!and_ln12 & and_ln25)> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.24ns)   --->   "%input1_load = load i23 %input1_addr" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 52 'load' 'input1_load' <Predicate = (and_ln12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 53 [1/2] (1.24ns)   --->   "%input2_load = load i23 %input2_addr" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 53 'load' 'input2_load' <Predicate = (and_ln12)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 54 [1/1] (0.85ns)   --->   "%icmp_ln13 = icmp_slt  i32 %input1_load, i32 %input2_load" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 54 'icmp' 'icmp_ln13' <Predicate = (and_ln12)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %if.else, void %if.then10" [sort_seperate_bucket/merge_sort.c:13]   --->   Operation 55 'br' 'br_ln13' <Predicate = (and_ln12)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.24ns)   --->   "%store_ln19 = store i32 %input2_load, i24 %output_r_addr" [sort_seperate_bucket/merge_sort.c:19]   --->   Operation 56 'store' 'store_ln19' <Predicate = (and_ln12 & !icmp_ln13)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 57 [1/1] (0.88ns)   --->   "%k = add i32 %k_190, i32 1" [sort_seperate_bucket/merge_sort.c:20]   --->   Operation 57 'add' 'k' <Predicate = (and_ln12 & !icmp_ln13)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.41ns)   --->   "%store_ln20 = store i32 %k, i32 %k_02" [sort_seperate_bucket/merge_sort.c:20]   --->   Operation 58 'store' 'store_ln20' <Predicate = (and_ln12 & !icmp_ln13)> <Delay = 0.41>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 59 'br' 'br_ln0' <Predicate = (and_ln12 & !icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.24ns)   --->   "%store_ln14 = store i32 %input1_load, i24 %output_r_addr" [sort_seperate_bucket/merge_sort.c:14]   --->   Operation 60 'store' 'store_ln14' <Predicate = (and_ln12 & icmp_ln13)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000000> <RAM>
ST_2 : Operation 61 [1/1] (0.88ns)   --->   "%j = add i32 %j_190, i32 1" [sort_seperate_bucket/merge_sort.c:15]   --->   Operation 61 'add' 'j' <Predicate = (and_ln12 & icmp_ln13)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.45ns)   --->   "%store_ln17 = store i32 %j, i32 %j_01" [sort_seperate_bucket/merge_sort.c:17]   --->   Operation 62 'store' 'store_ln17' <Predicate = (and_ln12 & icmp_ln13)> <Delay = 0.45>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [sort_seperate_bucket/merge_sort.c:17]   --->   Operation 63 'br' 'br_ln17' <Predicate = (and_ln12 & icmp_ln13)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.56ns
The critical path consists of the following:
	'alloca' operation ('j') [6]  (0 ns)
	'load' operation ('j', sort_seperate_bucket/merge_sort.c:31) on local variable 'j' [15]  (0 ns)
	'add' operation ('j', sort_seperate_bucket/merge_sort.c:31) [40]  (0.88 ns)
	'store' operation ('store_ln31', sort_seperate_bucket/merge_sort.c:31) of variable 'j', sort_seperate_bucket/merge_sort.c:31 on local variable 'j' [41]  (0.453 ns)
	blocking operation 0.223 ns on control path)

 <State 2>: 3.36ns
The critical path consists of the following:
	'load' operation ('input2_load', sort_seperate_bucket/merge_sort.c:13) on array 'input2' [52]  (1.25 ns)
	'store' operation ('store_ln19', sort_seperate_bucket/merge_sort.c:19) of variable 'input2_load', sort_seperate_bucket/merge_sort.c:13 on array 'output_r' [56]  (1.25 ns)
	blocking operation 0.859 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
