Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 10 21:14:44 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (82)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (9)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (82)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: com_sprite_b/imageBROM/BRAM_reg_1/DOADO[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: com_sprite_b/imageBROM/BRAM_reg_1/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.503     -543.322                    758                19953       -0.643      -25.203                    142                19953        0.538        0.000                       0                  5177  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
gclk                      {0.000 4.000}        10.000          100.000         
  clk_out_audio_clk_wiz   {0.000 5.087}        10.173          98.298          
  clk_pixel_clk_wiz_0     {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0      {0.000 1.347}        2.694           371.250         
  clkfbout_audio_clk_wiz  {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                        2.000        0.000                       0                     3  
  clk_out_audio_clk_wiz         3.232        0.000                      0                  910        0.141        0.000                      0                  910        4.587        0.000                       0                   174  
  clk_pixel_clk_wiz_0          -2.828     -178.435                    650                19042       -0.093       -0.830                     34                19042        5.484        0.000                       0                  4986  
  clk_tmds_clk_wiz_0                                                                                                                                                        0.538        0.000                       0                     8  
  clkfbout_audio_clk_wiz                                                                                                                                                   47.845        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pixel_clk_wiz_0    clk_out_audio_clk_wiz       -3.503     -364.887                    108                  108       -0.643      -24.373                    108                  108  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    mbf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_audio_clk_wiz
  To Clock:  clk_out_audio_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 my_playback/bram_ball_bounce/my_playback/bram_ball_bounce/BRAM_reg_0_0_cooolgate_en_gate_2_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            my_playback/bram_ball_bounce/BRAM_reg_1_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.580ns (8.946%)  route 5.903ns (91.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 15.156 - 10.173 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  mbf/O
                         net (fo=2, estimated)        1.633     5.141    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.397     1.744 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666     3.410    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.506 r  macw/clkout1_buf/O
                         net (fo=172, estimated)      1.557     5.063    my_playback/bram_ball_bounce/clk_m
    SLICE_X41Y18         FDCE                                         r  my_playback/bram_ball_bounce/my_playback/bram_ball_bounce/BRAM_reg_0_0_cooolgate_en_gate_2_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  my_playback/bram_ball_bounce/my_playback/bram_ball_bounce/BRAM_reg_0_0_cooolgate_en_gate_2_cooolDelFlop/Q
                         net (fo=32, estimated)       2.588     8.107    my_playback/bram_ball_bounce/my_playback/bram_ball_bounce/BRAM_reg_0_0_cooolgate_en_sig_2
    SLICE_X8Y57          LUT2 (Prop_lut2_I0_O)        0.124     8.231 r  my_playback/bram_ball_bounce/BRAM_reg_1_5_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, estimated)        3.315    11.546    my_playback/bram_ball_bounce/BRAM_reg_1_5_ENARDEN_cooolgate_en_sig_16
    RAMB36_X0Y29         RAMB36E1                                     r  my_playback/bram_ball_bounce/BRAM_reg_1_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.417    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.508 r  mbf/O
                         net (fo=2, estimated)        1.516    15.024    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.191    11.833 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    13.416    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.507 r  macw/clkout1_buf/O
                         net (fo=172, estimated)      1.649    15.156    my_playback/bram_ball_bounce/clk_m
    RAMB36_X0Y29         RAMB36E1                                     r  my_playback/bram_ball_bounce/BRAM_reg_1_5/CLKARDCLK
                         clock pessimism              0.173    15.329    
                         clock uncertainty           -0.107    15.221    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.778    my_playback/bram_ball_bounce/BRAM_reg_1_5
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -11.546    
  -------------------------------------------------------------------
                         slack                                  3.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 my_playback/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            my_pdm/ff_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_audio_clk_wiz rise@0.000ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.251ns (49.071%)  route 0.260ns (50.929%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.066 r  mbf/O
                         net (fo=2, estimated)        0.594     1.660    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.322     0.338 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.702     1.040    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.066 r  macw/clkout1_buf/O
                         net (fo=172, estimated)      0.554     1.620    my_playback/clk_m
    SLICE_X37Y22         FDRE                                         r  my_playback/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  my_playback/audio_out_reg[4]/Q
                         net (fo=3, estimated)        0.260     2.021    my_playback/audio_out[4]
    SLICE_X35Y17         LUT2 (Prop_lut2_I0_O)        0.045     2.066 r  my_playback/ff_out[3]_i_4/O
                         net (fo=1, routed)           0.000     2.066    my_playback/ff_out[3]_i_4_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.131 r  my_playback/ff_out_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.131    my_pdm/D[1]
    SLICE_X35Y17         FDRE                                         r  my_pdm/ff_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.300 r  mbf/O
                         net (fo=2, estimated)        0.863     2.163    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.632     0.531 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.739     1.270    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.299 r  macw/clkout1_buf/O
                         net (fo=172, estimated)      0.824     2.123    my_pdm/clk_m
    SLICE_X35Y17         FDRE                                         r  my_pdm/ff_out_reg[1]/C
                         clock pessimism             -0.238     1.885    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.105     1.990    my_pdm/ff_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_audio_clk_wiz
Waveform(ns):       { 0.000 5.087 }
Period(ns):         10.173
Sources:            { macw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.173      7.281      RAMB36_X2Y4      my_playback/bram_ball_bounce/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.173      203.187    MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.087       4.587      SLICE_X36Y25     audio_sample_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.087       4.587      SLICE_X36Y25     audio_sample_valid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :          650  Failing Endpoints,  Worst Slack       -2.828ns,  Total Violation     -178.435ns
Hold  :           34  Failing Endpoints,  Worst Slack       -0.093ns,  Total Violation       -0.830ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.828ns  (required time - arrival time)
  Source:                 com_sprite_m/m1y/pdt_int_reg[4][5]_srl2_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/imageBRO/ram_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.210ns  (logic 7.892ns (48.686%)  route 8.318ns (51.314%))
  Logic Levels:           22  (CARRY4=11 LUT1=1 LUT2=3 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 18.288 - 13.468 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  mbf/O
                         net (fo=2, estimated)        1.634     5.142    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393     1.749 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661     3.410    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.506 r  mhdmicw/clkout1_buf/O
                         net (fo=4985, estimated)     1.548     5.054    com_sprite_m/m1y/clk_pixel
    SLICE_X9Y65          FDRE                                         r  com_sprite_m/m1y/pdt_int_reg[4][5]_srl2_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.510 r  com_sprite_m/m1y/pdt_int_reg[4][5]_srl2_srlopt/Q
                         net (fo=8, estimated)        0.615     6.125    com_sprite_m/m1y/pdt_int_reg_n_0_[5][5]
    SLICE_X9Y63          LUT2 (Prop_lut2_I1_O)        0.124     6.249 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_631/O
                         net (fo=1, routed)           0.000     6.249    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_631_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.799 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_548/CO[3]
                         net (fo=1, estimated)        0.000     6.799    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_548_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.133 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_534/O[1]
                         net (fo=3, estimated)        0.586     7.719    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_534_n_6
    SLICE_X11Y62         LUT3 (Prop_lut3_I1_O)        0.303     8.022 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_414/O
                         net (fo=1, estimated)        0.472     8.494    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_414_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.892 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_250/CO[3]
                         net (fo=1, estimated)        0.000     8.892    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_250_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.226 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_226/O[1]
                         net (fo=2, estimated)        0.796    10.022    com_sprite_m/m1y/pos_y_3200_in[13]
    SLICE_X10Y65         LUT2 (Prop_lut2_I0_O)        0.303    10.325 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_229/O
                         net (fo=1, routed)           0.000    10.325    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_229_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.858 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_122/CO[3]
                         net (fo=1, estimated)        0.000    10.858    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_122_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_57/CO[3]
                         net (fo=1, estimated)        0.000    10.975    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_57_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.194 f  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_25/O[0]
                         net (fo=4, estimated)        0.702    11.896    com_sprite_m/m1y/pos_y_32[20]
    SLICE_X7Y65          LUT1 (Prop_lut1_I0_O)        0.295    12.191 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_121/O
                         net (fo=1, routed)           0.000    12.191    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_121_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.771 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_55/O[2]
                         net (fo=1, estimated)        0.579    13.350    com_sprite_m/m1y/pos_y[21]
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550    13.900 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_19/O[3]
                         net (fo=3, estimated)        0.792    14.692    com_sprite_m/m1y/image_addr3[9]
    SLICE_X7Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    15.245 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_18/O[0]
                         net (fo=2, estimated)        0.315    15.560    com_sprite_m/m1y/image_addr1[6]
    SLICE_X5Y70          LUT2 (Prop_lut2_I0_O)        0.299    15.859 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.000    15.859    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_21_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.439 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_9/O[2]
                         net (fo=4, estimated)        0.765    17.204    com_sprite_m/m1y/image_addr0[7]
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.302    17.506 r  com_sprite_m/m1y/BRAM_reg_0_255_1_1_i_1/O
                         net (fo=160, estimated)      0.637    18.143    com_sprite_m/imageBRO/BRAM_reg_7168_7423_1_1/A7
    SLICE_X8Y83          MUXF8 (Prop_muxf8_S_O)       0.283    18.426 r  com_sprite_m/imageBRO/BRAM_reg_7168_7423_1_1/F8/O
                         net (fo=1, estimated)        0.735    19.161    com_sprite_m/imageBRO/BRAM_reg_7168_7423_1_1_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.319    19.480 r  com_sprite_m/imageBRO/ram_data[1]_i_19/O
                         net (fo=1, estimated)        0.691    20.171    com_sprite_m/imageBRO/ram_data[1]_i_19_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.124    20.295 r  com_sprite_m/imageBRO/ram_data[1]_i_6/O
                         net (fo=1, estimated)        0.633    20.928    com_sprite_m/imageBRO/ram_data[1]_i_6_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124    21.052 r  com_sprite_m/imageBRO/ram_data[1]_i_3/O
                         net (fo=1, routed)           0.000    21.052    com_sprite_m/m1y/ram_data_reg[1]
    SLICE_X7Y75          MUXF7 (Prop_muxf7_I0_O)      0.212    21.264 r  com_sprite_m/m1y/ram_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    21.264    com_sprite_m/imageBRO/D[1]
    SLICE_X7Y75          FDRE                                         r  com_sprite_m/imageBRO/ram_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    16.712    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.803 r  mbf/O
                         net (fo=2, estimated)        1.517    18.320    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187    15.133 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578    16.711    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.802 r  mhdmicw/clkout1_buf/O
                         net (fo=4985, estimated)     1.486    18.288    com_sprite_m/imageBRO/clk_pixel
    SLICE_X7Y75          FDRE                                         r  com_sprite_m/imageBRO/ram_data_reg[1]/C
                         clock pessimism              0.253    18.540    
                         clock uncertainty           -0.168    18.372    
    SLICE_X7Y75          FDRE (Setup_fdre_C_D)        0.064    18.436    com_sprite_m/imageBRO/ram_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.436    
                         arrival time                         -21.264    
  -------------------------------------------------------------------
                         slack                                 -2.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 com_sprite_m/tfarr_x_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/tfarr_x_reg[32][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.132%)  route 0.210ns (59.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.066 r  mbf/O
                         net (fo=2, estimated)        0.595     1.661    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321     0.340 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700     1.040    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  mhdmicw/clkout1_buf/O
                         net (fo=4985, estimated)     0.556     1.622    com_sprite_m/clk_pixel
    SLICE_X40Y30         FDRE                                         r  com_sprite_m/tfarr_x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  com_sprite_m/tfarr_x_reg[0][3]/Q
                         net (fo=1, estimated)        0.210     1.973    com_sprite_m/tfarr_x_reg_n_0_[0][3]
    SLICE_X34Y30         SRLC32E                                      r  com_sprite_m/tfarr_x_reg[32][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.300 r  mbf/O
                         net (fo=2, estimated)        0.864     2.164    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631     0.533 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737     1.270    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.299 r  mhdmicw/clkout1_buf/O
                         net (fo=4985, estimated)     0.822     2.121    com_sprite_m/clk_pixel
    SLICE_X34Y30         SRLC32E                                      r  com_sprite_m/tfarr_x_reg[32][3]_srl32/CLK
                         clock pessimism             -0.238     1.883    
    SLICE_X34Y30         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.066    com_sprite_m/tfarr_x_reg[32][3]_srl32
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                 -0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X1Y10     gameplay_module/bram_ball/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X14Y2      com_sprite_b/angle_lookup/cos_lookup/BRAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X14Y2      com_sprite_b/angle_lookup/cos_lookup/BRAM_reg_0_15_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_audio_clk_wiz
  To Clock:  clkfbout_audio_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_audio_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { macw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    macw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_out_audio_clk_wiz

Setup :          108  Failing Endpoints,  Worst Slack       -3.503ns,  Total Violation     -364.887ns
Hold  :          108  Failing Endpoints,  Worst Slack       -0.643ns,  Total Violation      -24.373ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 gameplay_module/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_playback/counter_reg[1]_rep__3/R
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.024ns  (clk_out_audio_clk_wiz rise@3326.623ns - clk_pixel_clk_wiz_0 rise@3326.599ns)
  Data Path Delay:        2.270ns  (logic 0.704ns (31.013%)  route 1.566ns (68.987%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 3331.393 - 3326.623 ) 
    Source Clock Delay      (SCD):    5.064ns = ( 3331.664 - 3326.599 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.707ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   3326.599  3326.599 r  
    N15                                               0.000  3326.599 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3326.599    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  3328.040 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972  3330.011    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  3330.107 r  mbf/O
                         net (fo=2, estimated)        1.634  3331.741    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393  3328.348 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661  3330.009    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3330.105 r  mhdmicw/clkout1_buf/O
                         net (fo=4985, estimated)     1.558  3331.663    gameplay_module/clk_pixel
    SLICE_X37Y17         FDRE                                         r  gameplay_module/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456  3332.119 r  gameplay_module/state_reg[2]/Q
                         net (fo=85, estimated)       0.672  3332.792    gameplay_module/state_out[2]
    SLICE_X39Y18         LUT5 (Prop_lut5_I2_O)        0.124  3332.916 f  gameplay_module/counter[15]_i_4/O
                         net (fo=3, estimated)        0.174  3333.090    gameplay_module/playing_back_hole_reg
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.124  3333.214 r  gameplay_module/counter[15]_i_1/O
                         net (fo=97, estimated)       0.720  3333.934    my_playback/p_0_in
    SLICE_X39Y21         FDRE                                         r  my_playback/counter_reg[1]_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                   3326.623  3326.623 r  
    N15                                               0.000  3326.623 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3326.623    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  3327.993 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873  3329.867    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  3329.958 r  mbf/O
                         net (fo=2, estimated)        1.516  3331.474    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.191  3328.283 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583  3329.866    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3329.957 r  macw/clkout1_buf/O
                         net (fo=172, estimated)      1.436  3331.393    my_playback/clk_m
    SLICE_X39Y21         FDRE                                         r  my_playback/counter_reg[1]_rep__3/C
                         clock pessimism              0.174  3331.567    
                         clock uncertainty           -0.707  3330.860    
    SLICE_X39Y21         FDRE (Setup_fdre_C_R)       -0.429  3330.431    my_playback/counter_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                       3330.430    
                         arrival time                       -3333.934    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.643ns  (arrival time - required time)
  Source:                 gameplay_module/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            prev_start_playback_hole_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_audio_clk_wiz rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.895%)  route 0.238ns (56.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.707ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.066 r  mbf/O
                         net (fo=2, estimated)        0.595     1.661    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321     0.340 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700     1.040    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  mhdmicw/clkout1_buf/O
                         net (fo=4985, estimated)     0.556     1.622    gameplay_module/clk_pixel
    SLICE_X36Y19         FDRE                                         r  gameplay_module/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     1.763 f  gameplay_module/state_reg[0]/Q
                         net (fo=42, estimated)       0.238     2.001    gameplay_module/state_out[0]
    SLICE_X44Y18         LUT3 (Prop_lut3_I2_O)        0.045     2.046 r  gameplay_module/prev_start_playback_hole_i_1/O
                         net (fo=1, routed)           0.000     2.046    p_0_in
    SLICE_X44Y18         FDRE                                         r  prev_start_playback_hole_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.300 r  mbf/O
                         net (fo=2, estimated)        0.863     2.163    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.632     0.531 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.739     1.270    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.299 r  macw/clkout1_buf/O
                         net (fo=172, estimated)      0.826     2.125    clk_m
    SLICE_X44Y18         FDRE                                         r  prev_start_playback_hole_reg/C
                         clock pessimism             -0.234     1.891    
                         clock uncertainty            0.707     2.598    
    SLICE_X44Y18         FDRE (Hold_fdre_C_D)         0.091     2.689    prev_start_playback_hole_reg
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                 -0.643    





