

================================================================
== Vitis HLS Report for 'max_pooling_layer'
================================================================
* Date:           Thu Jan 23 17:45:40 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3182|     3182|  31.820 us|  31.820 us|  3182|  3182|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                          Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols_fu_36   |max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols   |      793|      793|  7.930 us|  7.930 us|  793|  793|       no|
        |grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols5_fu_44  |max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols5  |      793|      793|  7.930 us|  7.930 us|  793|  793|       no|
        |grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6_fu_52  |max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6  |      793|      793|  7.930 us|  7.930 us|  793|  793|       no|
        |grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols7_fu_60  |max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols7  |      793|      793|  7.930 us|  7.930 us|  793|  793|       no|
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|   1688|   2424|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    255|    -|
|Register         |        -|   -|     17|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   1705|   2681|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      4|     15|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+-----+-----+
    |                              Instance                             |                          Module                         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+-----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U520                                   |fcmp_32ns_32ns_1_2_no_dsp_1                              |        0|   0|    0|    0|    0|
    |grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols_fu_36   |max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols   |        0|   0|  422|  606|    0|
    |grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols5_fu_44  |max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols5  |        0|   0|  422|  606|    0|
    |grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6_fu_52  |max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6  |        0|   0|  422|  606|    0|
    |grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols7_fu_60  |max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols7  |        0|   0|  422|  606|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                              |                                                         |        0|   0| 1688| 2424|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  65|         12|    1|         12|
    |ap_done                       |   9|          2|    1|          2|
    |conv_to_pool_streams_0_read   |   9|          2|    1|          2|
    |conv_to_pool_streams_1_read   |   9|          2|    1|          2|
    |conv_to_pool_streams_2_read   |   9|          2|    1|          2|
    |conv_to_pool_streams_3_read   |   9|          2|    1|          2|
    |grp_fu_68_ce                  |  25|          5|    1|          5|
    |grp_fu_68_opcode              |  25|          5|    5|         25|
    |grp_fu_68_p0                  |  25|          5|   32|        160|
    |grp_fu_68_p1                  |  25|          5|   32|        160|
    |pool_to_flat_streams_0_write  |   9|          2|    1|          2|
    |pool_to_flat_streams_1_write  |   9|          2|    1|          2|
    |pool_to_flat_streams_2_write  |   9|          2|    1|          2|
    |pool_to_flat_streams_3_write  |   9|          2|    1|          2|
    |real_start                    |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 255|         52|   81|        382|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  11|   0|   11|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols5_fu_44_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6_fu_52_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols7_fu_60_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols_fu_36_ap_start_reg   |   1|   0|    1|          0|
    |start_once_reg                                                                  |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           |  17|   0|   17|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|start_full_n                           |   in|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|start_out                              |  out|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|start_write                            |  out|    1|  ap_ctrl_hs|       max_pooling_layer|  return value|
|conv_to_pool_streams_0_dout            |   in|   32|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_num_data_valid  |   in|   11|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_fifo_cap        |   in|   11|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_empty_n         |   in|    1|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_read            |  out|    1|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_1_dout            |   in|   32|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_num_data_valid  |   in|   11|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_fifo_cap        |   in|   11|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_empty_n         |   in|    1|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_1_read            |  out|    1|     ap_fifo|  conv_to_pool_streams_1|       pointer|
|conv_to_pool_streams_2_dout            |   in|   32|     ap_fifo|  conv_to_pool_streams_2|       pointer|
|conv_to_pool_streams_2_num_data_valid  |   in|   11|     ap_fifo|  conv_to_pool_streams_2|       pointer|
|conv_to_pool_streams_2_fifo_cap        |   in|   11|     ap_fifo|  conv_to_pool_streams_2|       pointer|
|conv_to_pool_streams_2_empty_n         |   in|    1|     ap_fifo|  conv_to_pool_streams_2|       pointer|
|conv_to_pool_streams_2_read            |  out|    1|     ap_fifo|  conv_to_pool_streams_2|       pointer|
|conv_to_pool_streams_3_dout            |   in|   32|     ap_fifo|  conv_to_pool_streams_3|       pointer|
|conv_to_pool_streams_3_num_data_valid  |   in|   11|     ap_fifo|  conv_to_pool_streams_3|       pointer|
|conv_to_pool_streams_3_fifo_cap        |   in|   11|     ap_fifo|  conv_to_pool_streams_3|       pointer|
|conv_to_pool_streams_3_empty_n         |   in|    1|     ap_fifo|  conv_to_pool_streams_3|       pointer|
|conv_to_pool_streams_3_read            |  out|    1|     ap_fifo|  conv_to_pool_streams_3|       pointer|
|pool_to_flat_streams_0_din             |  out|   32|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_num_data_valid  |   in|    9|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_fifo_cap        |   in|    9|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_full_n          |   in|    1|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_write           |  out|    1|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_1_din             |  out|   32|     ap_fifo|  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_num_data_valid  |   in|    9|     ap_fifo|  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_fifo_cap        |   in|    9|     ap_fifo|  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_full_n          |   in|    1|     ap_fifo|  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_1_write           |  out|    1|     ap_fifo|  pool_to_flat_streams_1|       pointer|
|pool_to_flat_streams_2_din             |  out|   32|     ap_fifo|  pool_to_flat_streams_2|       pointer|
|pool_to_flat_streams_2_num_data_valid  |   in|    9|     ap_fifo|  pool_to_flat_streams_2|       pointer|
|pool_to_flat_streams_2_fifo_cap        |   in|    9|     ap_fifo|  pool_to_flat_streams_2|       pointer|
|pool_to_flat_streams_2_full_n          |   in|    1|     ap_fifo|  pool_to_flat_streams_2|       pointer|
|pool_to_flat_streams_2_write           |  out|    1|     ap_fifo|  pool_to_flat_streams_2|       pointer|
|pool_to_flat_streams_3_din             |  out|   32|     ap_fifo|  pool_to_flat_streams_3|       pointer|
|pool_to_flat_streams_3_num_data_valid  |   in|    9|     ap_fifo|  pool_to_flat_streams_3|       pointer|
|pool_to_flat_streams_3_fifo_cap        |   in|    9|     ap_fifo|  pool_to_flat_streams_3|       pointer|
|pool_to_flat_streams_3_full_n          |   in|    1|     ap_fifo|  pool_to_flat_streams_3|       pointer|
|pool_to_flat_streams_3_write           |  out|    1|     ap_fifo|  pool_to_flat_streams_3|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

