Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec  6 22:12:47 2024
| Host         : ASCHENPUTTEL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            6 |
| No           | No                    | Yes                    |             130 |           44 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              63 |           26 |
| Yes          | Yes                   | No                     |              20 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+
|            Clock Signal           |               Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_div_inst/CLK                 |                                          | state_dut/reminder_reg                  |                1 |              1 |
|  clk_out_de_BUFG                  | state_dut/state_02_stable_i_1_n_0        | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              1 |
|  clk_out_de_BUFG                  | state_dut/state_clean_stable_i_1_n_0     | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              1 |
|  clk_out_de_BUFG                  | state_dut/state_03_stable_i_1_n_0        | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              1 |
|  clk_out_de_BUFG                  | state_dut/state_01_stable_i_1_n_0        | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              1 |
|  clk_IBUF_BUFG                    |                                          |                                         |                2 |              2 |
|  clk_en_inst/CLK                  |                                          | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              4 |
|  clk_out_de_BUFG                  | state_dut/state_clean_counter[3]_i_1_n_0 | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              4 |
|  clk_out_de_BUFG                  | state_dut/state_03_counter[3]_i_1_n_0    | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              4 |
|  clk_out_de_BUFG                  | state_dut/state_01_counter[3]_i_1_n_0    | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              4 |
|  clk_out_de_BUFG                  | state_dut/state_02_counter[3]_i_1_n_0    | state_dut/FSM_sequential_State_reg[2]_0 |                1 |              4 |
|  clk_out_de_BUFG                  | state_dut/display[4]_i_1_n_0             | state_dut/FSM_sequential_State_reg[2]_0 |                2 |              5 |
|  clk_div_inst/CLK                 |                                          | timer_inst/sec[5]_i_2__0_n_0            |                3 |              6 |
|  clk_div_inst/CLK                 | timer_inst/hour                          | timer_inst/sec[5]_i_2__0_n_0            |                3 |              6 |
|  clk_div_inst/CLK                 | timer_inst/min[5]_i_1__0_n_0             | timer_inst/sec[5]_i_2__0_n_0            |                2 |              6 |
|  clk_out_de_BUFG                  |                                          | state_dut/FSM_sequential_State_reg[2]_0 |                5 |              6 |
|  clk_out_de_BUFG                  | state_dut/min[5]_i_1_n_0                 | state_dut/FSM_sequential_State_reg[2]_0 |                3 |              6 |
|  clk_out_de_BUFG                  | state_dut/sec[5]_i_1_n_0                 | state_dut/FSM_sequential_State_reg[2]_0 |                2 |              6 |
|  clk_out_de_BUFG                  | state_dut/hour[5]_i_1_n_0                | state_dut/FSM_sequential_State_reg[2]_0 |                3 |              6 |
|  display_inst/seg2_reg[7]_i_2_n_0 |                                          |                                         |                2 |              7 |
|  display_inst/seg1_reg[7]_i_2_n_0 |                                          |                                         |                2 |              7 |
|  clk_out_de_BUFG                  | state_dut/count[7]_i_1_n_0               | state_dut/FSM_sequential_State_reg[2]_0 |                3 |              8 |
|  clk_out_de_BUFG                  | state_dut/time_count_clean[9]_i_2_n_0    | state_dut/time_count_clean[9]_i_1_n_0   |                5 |             10 |
|  clk_out_de_BUFG                  | state_dut/time_count_S3[9]_i_1_n_0       | state_dut/time_count_clean[9]_i_1_n_0   |                4 |             10 |
|  clk_IBUF_BUFG                    |                                          | state_dut/FSM_sequential_State_reg[2]_0 |               35 |            114 |
+-----------------------------------+------------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     1 |
| 4      |                     5 |
| 5      |                     1 |
| 6      |                     7 |
| 7      |                     2 |
| 8      |                     1 |
| 10     |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


