Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr  6 12:27:09 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -39.097    -8094.999                   5215                14206        0.069        0.000                      0                14206        1.500        0.000                       0                  2543  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -39.097    -6096.748                   4732                13723        0.069        0.000                      0                13723        3.750        0.000                       0                  2374  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -3.202     -701.391                    322                  323        0.264        0.000                      0                  323        1.500        0.000                       0                   165  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -7.045    -1998.251                    483                  483        0.132        0.000                      0                  483  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4732  Failing Endpoints,  Worst Slack      -39.097ns,  Total Violation    -6096.748ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -39.097ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.393ns  (logic 15.899ns (34.270%)  route 30.494ns (65.730%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        2.370     3.664    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.788 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.947    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.071 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.232    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.356 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.697    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.821 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.970    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.094 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.248    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.372 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.326     6.104    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.228 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.411     6.639    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X63Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.763 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     7.075    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.199 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.497    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.621 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.772    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.896 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.050    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.174 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.477    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.601 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.320     8.922    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.046 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.204    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.328 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.329     9.657    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.781 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    10.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.201 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.503    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    10.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.916 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.200    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.324 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.478    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.602 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.295    11.897    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.021 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    12.305    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.429 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.583    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.707 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    13.055    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.179 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.337    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.461 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.623    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.747 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.305    14.052    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.176 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.479    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    14.603 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.905    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.029 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.190    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.314 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.485    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.609 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    15.953    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.077 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.380    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.504 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.665    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.789 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.081    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.205 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    17.354    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.478 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.289    17.767    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.046    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.170 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.308    18.478    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.602 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    18.761    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.885 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.046    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.170 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    19.510    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.634 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.783    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.907 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.207    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.331 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.489    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.613 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.913    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.037 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.191    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.315 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.603    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.727 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    22.009    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.133 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.323    22.456    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.580 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.159    22.738    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.862 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    23.304    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.428 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.580    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.704 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    23.997    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.121 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.272    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.396 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.694    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.818 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.967    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.091 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    25.384    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.508 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.791    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.915 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    26.063    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.187 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.304    26.491    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.615 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.335    26.950    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.140    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.690 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.888    29.578    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.104 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.799    30.902    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.452 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.805    32.258    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.784 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           1.083    33.867    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.393 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.988    35.381    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.907 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.654    36.561    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.087 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.916    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.442 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.856    39.298    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.824 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.831    40.655    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.181 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.634    41.815    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.365 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    43.140    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.690 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    44.562    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.088 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.780    45.867    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X51Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.393 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    46.393    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X51Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.459     2.638    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.638    
                         clock uncertainty           -0.154     2.484    
                         time borrowed                4.813     7.297    
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                         -46.393    
  -------------------------------------------------------------------
                         slack                                -39.097    

Slack (VIOLATED) :        -38.867ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.407ns  (logic 15.913ns (34.290%)  route 30.494ns (65.710%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        2.370     3.664    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.788 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.947    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.071 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.232    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.356 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.697    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.821 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.970    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.094 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.248    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.372 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.326     6.104    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.228 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.411     6.639    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X63Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.763 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     7.075    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.199 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.497    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.621 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.772    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.896 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.050    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.174 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.477    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.601 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.320     8.922    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.046 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.204    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.328 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.329     9.657    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.781 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    10.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.201 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.503    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    10.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.916 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.200    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.324 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.478    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.602 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.295    11.897    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.021 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    12.305    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.429 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.583    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.707 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    13.055    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.179 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.337    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.461 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.623    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.747 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.305    14.052    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.176 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.479    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    14.603 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.905    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.029 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.190    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.314 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.485    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.609 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    15.953    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.077 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.380    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.504 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.665    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.789 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.081    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.205 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    17.354    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.478 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.289    17.767    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.046    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.170 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.308    18.478    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.602 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    18.761    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.885 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.046    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.170 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    19.510    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.634 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.783    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.907 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.207    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.331 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.489    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.613 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.913    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.037 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.191    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.315 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.603    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.727 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    22.009    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.133 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.323    22.456    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.580 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.159    22.738    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.862 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    23.304    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.428 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.580    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.704 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    23.997    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.121 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.272    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.396 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.694    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.818 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.967    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.091 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    25.384    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.508 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.791    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.915 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    26.063    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.187 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.304    26.491    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.615 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.335    26.950    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.140    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.690 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.888    29.578    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.104 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.799    30.902    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.452 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.805    32.258    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.784 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           1.083    33.867    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.393 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.988    35.381    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.907 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.654    36.561    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.087 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.916    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.442 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.856    39.298    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.824 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.831    40.655    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.181 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.634    41.815    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.365 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    43.140    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.690 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    44.562    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.088 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.780    45.867    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X51Y83         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    46.407 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    46.407    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X51Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.459     2.638    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.638    
                         clock uncertainty           -0.154     2.484    
                         time borrowed                5.057     7.541    
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                         -46.407    
  -------------------------------------------------------------------
                         slack                                -38.867    

Slack (VIOLATED) :        -38.792ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.332ns  (logic 15.838ns (34.184%)  route 30.494ns (65.816%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        2.370     3.664    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.788 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.947    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.071 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.232    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.356 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.697    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.821 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.970    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.094 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.248    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.372 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.326     6.104    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.228 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.411     6.639    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X63Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.763 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     7.075    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.199 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.497    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.621 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.772    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.896 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.050    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.174 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.477    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.601 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.320     8.922    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.046 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.204    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.328 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.329     9.657    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.781 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    10.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.201 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.503    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    10.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.916 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.200    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.324 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.478    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.602 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.295    11.897    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.021 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    12.305    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.429 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.583    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.707 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    13.055    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.179 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.337    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.461 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.623    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.747 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.305    14.052    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.176 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.479    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    14.603 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.905    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.029 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.190    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.314 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.485    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.609 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    15.953    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.077 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.380    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.504 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.665    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.789 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.081    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.205 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    17.354    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.478 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.289    17.767    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.046    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.170 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.308    18.478    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.602 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    18.761    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.885 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.046    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.170 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    19.510    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.634 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.783    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.907 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.207    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.331 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.489    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.613 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.913    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.037 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.191    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.315 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.603    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.727 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    22.009    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.133 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.323    22.456    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.580 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.159    22.738    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.862 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    23.304    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.428 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.580    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.704 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    23.997    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.121 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.272    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.396 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.694    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.818 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.967    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.091 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    25.384    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.508 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.791    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.915 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    26.063    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.187 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.304    26.491    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.615 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.335    26.950    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.140    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.690 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.888    29.578    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.104 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.799    30.902    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.452 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.805    32.258    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.784 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           1.083    33.867    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.393 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.988    35.381    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.907 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.654    36.561    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.087 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.916    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.442 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.856    39.298    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.824 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.831    40.655    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.181 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.634    41.815    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.365 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    43.140    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.690 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    44.562    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.088 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.780    45.867    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X51Y83         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    46.332 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    46.332    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X51Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.459     2.638    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.638    
                         clock uncertainty           -0.154     2.484    
                         time borrowed                5.057     7.541    
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                         -46.332    
  -------------------------------------------------------------------
                         slack                                -38.792    

Slack (VIOLATED) :        -38.706ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.246ns  (logic 15.752ns (34.061%)  route 30.494ns (65.939%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        2.370     3.664    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.788 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.947    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.071 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.232    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.356 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.697    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.821 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.970    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.094 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.248    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.372 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.326     6.104    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.228 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.411     6.639    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X63Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.763 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     7.075    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.199 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.497    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.621 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.772    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.896 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.050    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.174 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.477    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.601 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.320     8.922    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.046 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.204    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.328 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.329     9.657    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.781 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    10.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.201 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.503    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    10.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.916 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.200    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.324 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.478    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.602 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.295    11.897    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.021 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    12.305    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.429 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.583    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.707 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    13.055    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.179 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.337    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.461 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.623    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.747 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.305    14.052    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.176 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.479    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    14.603 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.905    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.029 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.190    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.314 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.485    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.609 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    15.953    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.077 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.380    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.504 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.665    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.789 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.081    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.205 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    17.354    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.478 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.289    17.767    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.046    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.170 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.308    18.478    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.602 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    18.761    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.885 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.046    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.170 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    19.510    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.634 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.783    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.907 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.207    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.331 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.489    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.613 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.913    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.037 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.191    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.315 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.603    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.727 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    22.009    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.133 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.323    22.456    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.580 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.159    22.738    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.862 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    23.304    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.428 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.580    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.704 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    23.997    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.121 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.272    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.396 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.694    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.818 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.967    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.091 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    25.384    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.508 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.791    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.915 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    26.063    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.187 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.304    26.491    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.615 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.335    26.950    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.140    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.690 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.888    29.578    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.104 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.799    30.902    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.452 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.805    32.258    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.784 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           1.083    33.867    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.393 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.988    35.381    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.907 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.654    36.561    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.087 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.916    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.442 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.856    39.298    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.824 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.831    40.655    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.181 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.634    41.815    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.365 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    43.140    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.690 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    44.562    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.088 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.780    45.867    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X51Y83         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    46.246 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    46.246    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X51Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.459     2.638    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y83         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.638    
                         clock uncertainty           -0.154     2.484    
                         time borrowed                5.057     7.541    
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                         -46.246    
  -------------------------------------------------------------------
                         slack                                -38.706    

Slack (VIOLATED) :        -37.560ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.102ns  (logic 15.387ns (34.116%)  route 29.715ns (65.884%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        2.370     3.664    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.788 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.947    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.071 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.232    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.356 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.697    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.821 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.970    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.094 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.248    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.372 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.326     6.104    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.228 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.411     6.639    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X63Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.763 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     7.075    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.199 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.497    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.621 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.772    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.896 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.050    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.174 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.477    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.601 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.320     8.922    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.046 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.204    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.328 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.329     9.657    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.781 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    10.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.201 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.503    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    10.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.916 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.200    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.324 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.478    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.602 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.295    11.897    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.021 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    12.305    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.429 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.583    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.707 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    13.055    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.179 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.337    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.461 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.623    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.747 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.305    14.052    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.176 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.479    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    14.603 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.905    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.029 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.190    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.314 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.485    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.609 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    15.953    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.077 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.380    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.504 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.665    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.789 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.081    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.205 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    17.354    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.478 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.289    17.767    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.046    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.170 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.308    18.478    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.602 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    18.761    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.885 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.046    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.170 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    19.510    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.634 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.783    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.907 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.207    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.331 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.489    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.613 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.913    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.037 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.191    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.315 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.603    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.727 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    22.009    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.133 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.323    22.456    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.580 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.159    22.738    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.862 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    23.304    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.428 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.580    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.704 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    23.997    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.121 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.272    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.396 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.694    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.818 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.967    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.091 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    25.384    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.508 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.791    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.915 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    26.063    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.187 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.304    26.491    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.615 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.335    26.950    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.140    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.690 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.888    29.578    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.104 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.799    30.902    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.452 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.805    32.258    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.784 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           1.083    33.867    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.393 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.988    35.381    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.907 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.654    36.561    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.087 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.916    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.442 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.856    39.298    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.824 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.831    40.655    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.181 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.634    41.815    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.365 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    43.140    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.690 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    44.562    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.102 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.102    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X51Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.057     7.542    
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                         -45.102    
  -------------------------------------------------------------------
                         slack                                -37.560    

Slack (VIOLATED) :        -37.485ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.027ns  (logic 15.312ns (34.007%)  route 29.715ns (65.993%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        2.370     3.664    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.788 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.947    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.071 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.232    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.356 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.697    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.821 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.970    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.094 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.248    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.372 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.326     6.104    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.228 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.411     6.639    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X63Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.763 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     7.075    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.199 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.497    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.621 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.772    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.896 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.050    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.174 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.477    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.601 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.320     8.922    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.046 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.204    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.328 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.329     9.657    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.781 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    10.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.201 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.503    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    10.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.916 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.200    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.324 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.478    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.602 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.295    11.897    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.021 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    12.305    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.429 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.583    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.707 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    13.055    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.179 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.337    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.461 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.623    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.747 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.305    14.052    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.176 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.479    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    14.603 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.905    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.029 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.190    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.314 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.485    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.609 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    15.953    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.077 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.380    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.504 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.665    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.789 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.081    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.205 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    17.354    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.478 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.289    17.767    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.046    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.170 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.308    18.478    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.602 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    18.761    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.885 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.046    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.170 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    19.510    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.634 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.783    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.907 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.207    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.331 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.489    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.613 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.913    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.037 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.191    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.315 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.603    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.727 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    22.009    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.133 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.323    22.456    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.580 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.159    22.738    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.862 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    23.304    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.428 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.580    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.704 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    23.997    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.121 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.272    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.396 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.694    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.818 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.967    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.091 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    25.384    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.508 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.791    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.915 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    26.063    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.187 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.304    26.491    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.615 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.335    26.950    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.140    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.690 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.888    29.578    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.104 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.799    30.902    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.452 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.805    32.258    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.784 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           1.083    33.867    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.393 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.988    35.381    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.907 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.654    36.561    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.087 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.916    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.442 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.856    39.298    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.824 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.831    40.655    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.181 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.634    41.815    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.365 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    43.140    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.690 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    44.562    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    45.027 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.027    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X51Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.057     7.542    
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                         -45.027    
  -------------------------------------------------------------------
                         slack                                -37.485    

Slack (VIOLATED) :        -37.454ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.088ns  (logic 15.373ns (34.096%)  route 29.715ns (65.904%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        2.370     3.664    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.788 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.947    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.071 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.232    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.356 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.697    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.821 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.970    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.094 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.248    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.372 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.326     6.104    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.228 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.411     6.639    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X63Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.763 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     7.075    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.199 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.497    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.621 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.772    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.896 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.050    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.174 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.477    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.601 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.320     8.922    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.046 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.204    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.328 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.329     9.657    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.781 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    10.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.201 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.503    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    10.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.916 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.200    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.324 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.478    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.602 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.295    11.897    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.021 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    12.305    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.429 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.583    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.707 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    13.055    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.179 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.337    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.461 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.623    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.747 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.305    14.052    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.176 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.479    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    14.603 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.905    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.029 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.190    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.314 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.485    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.609 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    15.953    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.077 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.380    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.504 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.665    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.789 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.081    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.205 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    17.354    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.478 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.289    17.767    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.046    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.170 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.308    18.478    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.602 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    18.761    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.885 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.046    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.170 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    19.510    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.634 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.783    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.907 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.207    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.331 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.489    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.613 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.913    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.037 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.191    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.315 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.603    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.727 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    22.009    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.133 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.323    22.456    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.580 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.159    22.738    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.862 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    23.304    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.428 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.580    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.704 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    23.997    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.121 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.272    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.396 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.694    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.818 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.967    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.091 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    25.384    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.508 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.791    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.915 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    26.063    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.187 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.304    26.491    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.615 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.335    26.950    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.140    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.690 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.888    29.578    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.104 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.799    30.902    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.452 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.805    32.258    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.784 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           1.083    33.867    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.393 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.988    35.381    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.907 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.654    36.561    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.087 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.916    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.442 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.856    39.298    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.824 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.831    40.655    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.181 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.634    41.815    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.365 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    43.140    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.690 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    44.562    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.088 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    45.088    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X51Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.149     7.634    
  -------------------------------------------------------------------
                         required time                          7.634    
                         arrival time                         -45.088    
  -------------------------------------------------------------------
                         slack                                -37.454    

Slack (VIOLATED) :        -37.399ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.941ns  (logic 15.226ns (33.880%)  route 29.715ns (66.120%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        2.370     3.664    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.788 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.947    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.071 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.232    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.356 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.697    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.821 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.970    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.094 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.248    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.372 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.326     6.104    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.228 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.411     6.639    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X63Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.763 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     7.075    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.199 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.497    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.621 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.772    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.896 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.050    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.174 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.477    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.601 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.320     8.922    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.046 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.204    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.328 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.329     9.657    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.781 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    10.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.201 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.503    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    10.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.916 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.200    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.324 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.478    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.602 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.295    11.897    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.021 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    12.305    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.429 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.583    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.707 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    13.055    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.179 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.337    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.461 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.623    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.747 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.305    14.052    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.176 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.479    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    14.603 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.905    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.029 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.190    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.314 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.485    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.609 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    15.953    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.077 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.380    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.504 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.665    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.789 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.081    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.205 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    17.354    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.478 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.289    17.767    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.046    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.170 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.308    18.478    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.602 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    18.761    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.885 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.046    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.170 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    19.510    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.634 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.783    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.907 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.207    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.331 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.489    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.613 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.913    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.037 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.191    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.315 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.603    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.727 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    22.009    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.133 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.323    22.456    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.580 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.159    22.738    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.862 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    23.304    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.428 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.580    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.704 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    23.997    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.121 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.272    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.396 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.694    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.818 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.967    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.091 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    25.384    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.508 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.791    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.915 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    26.063    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.187 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.304    26.491    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.615 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.335    26.950    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.140    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.690 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.888    29.578    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.104 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.799    30.902    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.452 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.805    32.258    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.784 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           1.083    33.867    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.393 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.988    35.381    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.907 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.654    36.561    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.087 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.916    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.442 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.856    39.298    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.824 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.831    40.655    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.181 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.634    41.815    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.365 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    43.140    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.690 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.872    44.562    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.941 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.941    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X51Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.057     7.542    
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                         -44.941    
  -------------------------------------------------------------------
                         slack                                -37.399    

Slack (VIOLATED) :        -36.121ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.704ns  (logic 14.861ns (34.004%)  route 28.843ns (65.996%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        2.370     3.664    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.788 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.947    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.071 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.232    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.356 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.697    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.821 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.970    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.094 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.248    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.372 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.326     6.104    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.228 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.411     6.639    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X63Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.763 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     7.075    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.199 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.497    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.621 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.772    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.896 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.050    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.174 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.477    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.601 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.320     8.922    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.046 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.204    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.328 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.329     9.657    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.781 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    10.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.201 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.503    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    10.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.916 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.200    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.324 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.478    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.602 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.295    11.897    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.021 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    12.305    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.429 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.583    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.707 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    13.055    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.179 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.337    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.461 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.623    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.747 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.305    14.052    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.176 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.479    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    14.603 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.905    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.029 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.190    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.314 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.485    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.609 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    15.953    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.077 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.380    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.504 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.665    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.789 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.081    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.205 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    17.354    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.478 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.289    17.767    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.046    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.170 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.308    18.478    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.602 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    18.761    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.885 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.046    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.170 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    19.510    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.634 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.783    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.907 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.207    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.331 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.489    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.613 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.913    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.037 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.191    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.315 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.603    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.727 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    22.009    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.133 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.323    22.456    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.580 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.159    22.738    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.862 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    23.304    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.428 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.580    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.704 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    23.997    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.121 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.272    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.396 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.694    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.818 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.967    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.091 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    25.384    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.508 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.791    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.915 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    26.063    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.187 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.304    26.491    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.615 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.335    26.950    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.140    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.690 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.888    29.578    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.104 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.799    30.902    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.452 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.805    32.258    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.784 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           1.083    33.867    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.393 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.988    35.381    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.907 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.654    36.561    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.087 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.916    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.442 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.856    39.298    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.824 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.831    40.655    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.181 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.634    41.815    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.365 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    43.140    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    43.704 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.704    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X50Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.098     7.583    
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                         -43.704    
  -------------------------------------------------------------------
                         slack                                -36.121    

Slack (VIOLATED) :        -36.045ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.628ns  (logic 14.785ns (33.889%)  route 28.843ns (66.111%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        2.370     3.664    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.788 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     3.947    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.071 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.161     4.232    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.356 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340     4.697    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.821 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.149     4.970    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.094 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.248    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.372 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.282     5.654    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124     5.778 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.326     6.104    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.228 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.411     6.639    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X63Y83         LUT1 (Prop_lut1_I0_O)        0.124     6.763 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.312     7.075    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.199 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.298     7.497    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.621 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     7.772    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     7.896 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.154     8.050    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X59Y84         LUT1 (Prop_lut1_I0_O)        0.124     8.174 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303     8.477    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X58Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.601 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.320     8.922    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.046 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     9.204    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X60Y84         LUT1 (Prop_lut1_I0_O)        0.124     9.328 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.329     9.657    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124     9.781 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    10.077    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    10.201 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.302    10.503    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.627 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.165    10.792    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    10.916 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.283    11.200    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.324 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.478    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    11.602 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.295    11.897    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X58Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.021 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    12.305    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.429 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.154    12.583    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X57Y84         LUT1 (Prop_lut1_I0_O)        0.124    12.707 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.348    13.055    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.179 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.158    13.337    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.461 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.623    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X56Y84         LUT1 (Prop_lut1_I0_O)        0.124    13.747 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.305    14.052    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    14.176 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    14.479    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X54Y85         LUT1 (Prop_lut1_I0_O)        0.124    14.603 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.302    14.905    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.029 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    15.190    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.314 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.171    15.485    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X54Y84         LUT1 (Prop_lut1_I0_O)        0.124    15.609 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    15.953    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    16.077 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.303    16.380    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.504 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    16.665    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X54Y83         LUT1 (Prop_lut1_I0_O)        0.124    16.789 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.292    17.081    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.205 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    17.354    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124    17.478 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.289    17.767    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    17.891 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.046    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X55Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.170 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.308    18.478    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.602 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    18.761    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    18.885 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.161    19.046    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X56Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.170 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.340    19.510    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.634 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    19.783    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    19.907 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.207    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.331 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.158    20.489    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X56Y86         LUT1 (Prop_lut1_I0_O)        0.124    20.613 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    20.913    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.037 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.154    21.191    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.315 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.603    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y85         LUT1 (Prop_lut1_I0_O)        0.124    21.727 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.282    22.009    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X59Y85         LUT1 (Prop_lut1_I0_O)        0.124    22.133 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.323    22.456    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.580 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.159    22.738    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X60Y86         LUT1 (Prop_lut1_I0_O)        0.124    22.862 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.442    23.304    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.428 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.151    23.580    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y87         LUT1 (Prop_lut1_I0_O)        0.124    23.704 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    23.997    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.121 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.151    24.272    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X59Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.396 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.298    24.694    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    24.818 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.149    24.967    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    25.091 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.293    25.384    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X61Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.508 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.791    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    25.915 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    26.063    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X63Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.187 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.304    26.491    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X59Y86         LUT1 (Prop_lut1_I0_O)        0.124    26.615 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.335    26.950    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X57Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.476 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.665    28.140    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.690 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.888    29.578    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.104 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.799    30.902    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.452 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.805    32.258    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X60Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.784 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           1.083    33.867    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.393 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.988    35.381    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.907 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.654    36.561    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.087 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.829    37.916    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.442 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.856    39.298    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.824 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.831    40.655    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.181 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.634    41.815    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    42.365 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.775    43.140    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    43.628 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.628    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X50Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.460     2.639    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y84         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.639    
                         clock uncertainty           -0.154     2.485    
                         time borrowed                5.098     7.583    
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                         -43.628    
  -------------------------------------------------------------------
                         slack                                -36.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.141%)  route 0.260ns (64.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.260     1.314    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.141%)  route 0.260ns (64.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.260     1.314    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.141%)  route 0.260ns (64.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.260     1.314    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_CE)       -0.016     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/Q
                         net (fo=1, routed)           0.054     1.087    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[5]
    SLICE_X36Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.132 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.132    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[5]_i_1__0_n_0
    SLICE_X36Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X36Y96         FDRE (Hold_fdre_C_D)         0.121     1.026    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.401%)  route 0.281ns (66.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.592     0.928    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.281     1.350    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X26Y57         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y57         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.030     1.178    
    SLICE_X26Y57         FDRE (Hold_fdre_C_D)         0.059     1.237    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.596     0.932    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X19Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X19Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.866     1.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X19Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.300     0.932    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.075     1.007    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.657     0.993    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.190    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X29Y108        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.929     1.295    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.993    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.075     1.068    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.654     0.990    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.187    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X27Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.928     1.294    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.304     0.990    
    SLICE_X27Y109        FDRE (Hold_fdre_C_D)         0.075     1.065    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.536%)  route 0.278ns (68.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=113, routed)         0.278     1.314    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[21]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y102        FDRE (Hold_fdre_C_CE)       -0.069     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.536%)  route 0.278ns (68.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=113, routed)         0.278     1.314    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y102        FDRE (Hold_fdre_C_CE)       -0.069     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y107   design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y106   design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y106   design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y106   design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y106   design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y106   design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   design_1_i/rst_ps7_0_100M/U0/SEQ/from_sys_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y106   design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[0]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y78    design_1_i/top_0/inst/ram1/ram_reg_8960_9215_15_15/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y78    design_1_i/top_0/inst/ram1/ram_reg_8960_9215_15_15/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y78    design_1_i/top_0/inst/ram1/ram_reg_8960_9215_15_15/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y78    design_1_i/top_0/inst/ram1/ram_reg_8960_9215_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y82    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y82    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y82    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y82    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_2_2/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y71    design_1_i/top_0/inst/ram1/ram_reg_3840_4095_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81    design_1_i/top_0/inst/ram1/ram_reg_7424_7679_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y77    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_15_15/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y77    design_1_i/top_0/inst/ram1/ram_reg_2048_2303_15_15/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y66    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y66    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y66    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y66    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y85    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y85    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y85    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y85    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_1_1/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          322  Failing Endpoints,  Worst Slack       -3.202ns,  Total Violation     -701.391ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.202ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[119]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 3.008ns (45.717%)  route 3.572ns (54.283%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     2.328 r  design_1_i/top_0/inst/virusEnQ_reg[5]/Q
                         net (fo=132, routed)         1.320     3.648    design_1_i/top_0/inst/virusEnQ[5]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.298     3.946 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.946    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.344 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_185/CO[3]
                         net (fo=1, routed)           0.000     4.344    design_1_i/top_0/inst/virusEnQ_reg[127]_i_185_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.001     4.459    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.602     7.656    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.649     8.430    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[119]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[119]/C
                         clock pessimism              0.014     5.498    
                         clock uncertainty           -0.065     5.432    
    SLICE_X49Y99         FDRE (Setup_fdre_C_CE)      -0.205     5.227    design_1_i/top_0/inst/virusEnQ_reg[119]
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 -3.202    

Slack (VIOLATED) :        -3.202ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 3.008ns (45.717%)  route 3.572ns (54.283%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     2.328 r  design_1_i/top_0/inst/virusEnQ_reg[5]/Q
                         net (fo=132, routed)         1.320     3.648    design_1_i/top_0/inst/virusEnQ[5]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.298     3.946 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.946    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.344 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_185/CO[3]
                         net (fo=1, routed)           0.000     4.344    design_1_i/top_0/inst/virusEnQ_reg[127]_i_185_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.001     4.459    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.602     7.656    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.649     8.430    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[19]/C
                         clock pessimism              0.014     5.498    
                         clock uncertainty           -0.065     5.432    
    SLICE_X49Y99         FDRE (Setup_fdre_C_CE)      -0.205     5.227    design_1_i/top_0/inst/virusEnQ_reg[19]
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 -3.202    

Slack (VIOLATED) :        -3.202ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 3.008ns (45.717%)  route 3.572ns (54.283%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     2.328 r  design_1_i/top_0/inst/virusEnQ_reg[5]/Q
                         net (fo=132, routed)         1.320     3.648    design_1_i/top_0/inst/virusEnQ[5]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.298     3.946 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.946    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.344 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_185/CO[3]
                         net (fo=1, routed)           0.000     4.344    design_1_i/top_0/inst/virusEnQ_reg[127]_i_185_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.001     4.459    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.602     7.656    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.649     8.430    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[23]/C
                         clock pessimism              0.014     5.498    
                         clock uncertainty           -0.065     5.432    
    SLICE_X49Y99         FDRE (Setup_fdre_C_CE)      -0.205     5.227    design_1_i/top_0/inst/virusEnQ_reg[23]
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 -3.202    

Slack (VIOLATED) :        -3.202ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 3.008ns (45.717%)  route 3.572ns (54.283%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     2.328 r  design_1_i/top_0/inst/virusEnQ_reg[5]/Q
                         net (fo=132, routed)         1.320     3.648    design_1_i/top_0/inst/virusEnQ[5]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.298     3.946 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.946    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.344 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_185/CO[3]
                         net (fo=1, routed)           0.000     4.344    design_1_i/top_0/inst/virusEnQ_reg[127]_i_185_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.001     4.459    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.602     7.656    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.649     8.430    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]/C
                         clock pessimism              0.014     5.498    
                         clock uncertainty           -0.065     5.432    
    SLICE_X49Y99         FDRE (Setup_fdre_C_CE)      -0.205     5.227    design_1_i/top_0/inst/virusEnQ_reg[30]
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 -3.202    

Slack (VIOLATED) :        -3.202ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 3.008ns (45.717%)  route 3.572ns (54.283%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.484 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     2.328 r  design_1_i/top_0/inst/virusEnQ_reg[5]/Q
                         net (fo=132, routed)         1.320     3.648    design_1_i/top_0/inst/virusEnQ[5]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.298     3.946 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.946    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.344 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_185/CO[3]
                         net (fo=1, routed)           0.000     4.344    design_1_i/top_0/inst/virusEnQ_reg[127]_i_185_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.001     4.459    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.602     7.656    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.649     8.430    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481     5.484    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[4]/C
                         clock pessimism              0.014     5.498    
                         clock uncertainty           -0.065     5.432    
    SLICE_X49Y99         FDRE (Setup_fdre_C_CE)      -0.205     5.227    design_1_i/top_0/inst/virusEnQ_reg[4]
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 -3.202    

Slack (VIOLATED) :        -3.190ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 3.008ns (44.574%)  route 3.740ns (55.426%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 5.647 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     2.328 r  design_1_i/top_0/inst/virusEnQ_reg[5]/Q
                         net (fo=132, routed)         1.320     3.648    design_1_i/top_0/inst/virusEnQ[5]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.298     3.946 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.946    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.344 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_185/CO[3]
                         net (fo=1, routed)           0.000     4.344    design_1_i/top_0/inst/virusEnQ_reg[127]_i_185_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.001     4.459    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.602     7.656    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.818     8.598    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X51Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.644     5.647    design_1_i/top_0/inst/clk2
    SLICE_X51Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/C
                         clock pessimism              0.032     5.679    
                         clock uncertainty           -0.065     5.613    
    SLICE_X51Y101        FDRE (Setup_fdre_C_CE)      -0.205     5.408    design_1_i/top_0/inst/virusEnQ_reg[26]
  -------------------------------------------------------------------
                         required time                          5.408    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                 -3.190    

Slack (VIOLATED) :        -3.166ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 3.008ns (44.499%)  route 3.752ns (55.501%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 5.646 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     2.328 r  design_1_i/top_0/inst/virusEnQ_reg[5]/Q
                         net (fo=132, routed)         1.320     3.648    design_1_i/top_0/inst/virusEnQ[5]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.298     3.946 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.946    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.344 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_185/CO[3]
                         net (fo=1, routed)           0.000     4.344    design_1_i/top_0/inst/virusEnQ_reg[127]_i_185_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.001     4.459    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.602     7.656    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.829     8.610    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.643     5.646    design_1_i/top_0/inst/clk2
    SLICE_X50Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[55]/C
                         clock pessimism              0.032     5.678    
                         clock uncertainty           -0.065     5.612    
    SLICE_X50Y104        FDRE (Setup_fdre_C_CE)      -0.169     5.443    design_1_i/top_0/inst/virusEnQ_reg[55]
  -------------------------------------------------------------------
                         required time                          5.443    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                 -3.166    

Slack (VIOLATED) :        -3.166ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 3.008ns (44.499%)  route 3.752ns (55.501%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 5.646 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     2.328 r  design_1_i/top_0/inst/virusEnQ_reg[5]/Q
                         net (fo=132, routed)         1.320     3.648    design_1_i/top_0/inst/virusEnQ[5]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.298     3.946 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.946    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.344 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_185/CO[3]
                         net (fo=1, routed)           0.000     4.344    design_1_i/top_0/inst/virusEnQ_reg[127]_i_185_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.001     4.459    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.602     7.656    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.829     8.610    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.643     5.646    design_1_i/top_0/inst/clk2
    SLICE_X50Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[56]/C
                         clock pessimism              0.032     5.678    
                         clock uncertainty           -0.065     5.612    
    SLICE_X50Y104        FDRE (Setup_fdre_C_CE)      -0.169     5.443    design_1_i/top_0/inst/virusEnQ_reg[56]
  -------------------------------------------------------------------
                         required time                          5.443    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                 -3.166    

Slack (VIOLATED) :        -3.166ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 3.008ns (44.499%)  route 3.752ns (55.501%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 5.646 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     2.328 r  design_1_i/top_0/inst/virusEnQ_reg[5]/Q
                         net (fo=132, routed)         1.320     3.648    design_1_i/top_0/inst/virusEnQ[5]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.298     3.946 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.946    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.344 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_185/CO[3]
                         net (fo=1, routed)           0.000     4.344    design_1_i/top_0/inst/virusEnQ_reg[127]_i_185_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.001     4.459    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.602     7.656    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.829     8.610    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.643     5.646    design_1_i/top_0/inst/clk2
    SLICE_X50Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[64]/C
                         clock pessimism              0.032     5.678    
                         clock uncertainty           -0.065     5.612    
    SLICE_X50Y104        FDRE (Setup_fdre_C_CE)      -0.169     5.443    design_1_i/top_0/inst/virusEnQ_reg[64]
  -------------------------------------------------------------------
                         required time                          5.443    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                 -3.166    

Slack (VIOLATED) :        -3.154ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 3.008ns (44.574%)  route 3.740ns (55.426%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 5.647 - 4.000 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.847     1.850    design_1_i/top_0/inst/clk2
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.478     2.328 r  design_1_i/top_0/inst/virusEnQ_reg[5]/Q
                         net (fo=132, routed)         1.320     3.648    design_1_i/top_0/inst/virusEnQ[5]
    SLICE_X47Y98         LUT4 (Prop_lut4_I0_O)        0.298     3.946 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.946    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.344 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_185/CO[3]
                         net (fo=1, routed)           0.000     4.344    design_1_i/top_0/inst/virusEnQ_reg[127]_i_185_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.458 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_176/CO[3]
                         net (fo=1, routed)           0.001     4.459    design_1_i/top_0/inst/virusEnQ_reg[127]_i_176_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.573 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.573    design_1_i/top_0/inst/virusEnQ_reg[127]_i_167_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.687 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.687    design_1_i/top_0/inst/virusEnQ_reg[127]_i_154_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.801 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.801    design_1_i/top_0/inst/virusEnQ_reg[127]_i_140_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.915 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_126/CO[3]
                         net (fo=1, routed)           0.000     4.915    design_1_i/top_0/inst/virusEnQ_reg[127]_i_126_n_0
    SLICE_X47Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.029 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_112/CO[3]
                         net (fo=1, routed)           0.000     5.029    design_1_i/top_0/inst/virusEnQ_reg[127]_i_112_n_0
    SLICE_X47Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.143 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_98/CO[3]
                         net (fo=1, routed)           0.000     5.143    design_1_i/top_0/inst/virusEnQ_reg[127]_i_98_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.257 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_84/CO[3]
                         net (fo=1, routed)           0.000     5.257    design_1_i/top_0/inst/virusEnQ_reg[127]_i_84_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.371 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000     5.371    design_1_i/top_0/inst/virusEnQ_reg[127]_i_70_n_0
    SLICE_X47Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.485 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.485    design_1_i/top_0/inst/virusEnQ_reg[127]_i_56_n_0
    SLICE_X47Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.599 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.599    design_1_i/top_0/inst/virusEnQ_reg[127]_i_42_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.713 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.713    design_1_i/top_0/inst/virusEnQ_reg[127]_i_28_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.827    design_1_i/top_0/inst/virusEnQ_reg[127]_i_15_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.941    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.602     7.656    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.780 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         0.818     8.598    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612     5.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.644     5.647    design_1_i/top_0/inst/clk2
    SLICE_X50Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/C
                         clock pessimism              0.032     5.679    
                         clock uncertainty           -0.065     5.613    
    SLICE_X50Y101        FDRE (Setup_fdre_C_CE)      -0.169     5.444    design_1_i/top_0/inst/virusEnQ_reg[32]
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                 -3.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.231ns (43.115%)  route 0.305ns (56.885%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.641     0.643    design_1_i/top_0/inst/clk2
    SLICE_X45Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  design_1_i/top_0/inst/virusEnQ_reg[29]/Q
                         net (fo=132, routed)         0.111     0.895    design_1_i/top_0/inst/virusEnQ[29]
    SLICE_X46Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.940 r  design_1_i/top_0/inst/virusEnQ[30]_i_2/O
                         net (fo=1, routed)           0.194     1.134    design_1_i/top_0/inst/virusEnQ[30]_i_2_n_0
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.179 r  design_1_i/top_0/inst/virusEnQ[30]_i_1/O
                         net (fo=1, routed)           0.000     1.179    design_1_i/top_0/inst/virusEnQ[30]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.091     0.915    design_1_i/top_0/inst/virusEnQ_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.254ns (41.562%)  route 0.357ns (58.438%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.637     0.639    design_1_i/top_0/inst/clk2
    SLICE_X50Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     0.803 r  design_1_i/top_0/inst/virusEnQ_reg[32]/Q
                         net (fo=132, routed)         0.124     0.927    design_1_i/top_0/inst/virusEnQ[32]
    SLICE_X51Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.972 r  design_1_i/top_0/inst/virusEnQ[33]_i_2/O
                         net (fo=1, routed)           0.052     1.024    design_1_i/top_0/inst/virusEnQ[33]_i_2_n_0
    SLICE_X51Y101        LUT4 (Prop_lut4_I3_O)        0.045     1.069 r  design_1_i/top_0/inst/virusEnQ[33]_i_1/O
                         net (fo=1, routed)           0.181     1.250    design_1_i/top_0/inst/virusEnQ[33]_i_1_n_0
    SLICE_X47Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X47Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.072     0.978    design_1_i/top_0/inst/virusEnQ_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.547%)  route 0.401ns (63.453%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X49Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[38]/Q
                         net (fo=132, routed)         0.266     1.049    design_1_i/top_0/inst/virusEnQ[38]
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.094 r  design_1_i/top_0/inst/virusEnQ[39]_i_2/O
                         net (fo=1, routed)           0.135     1.229    design_1_i/top_0/inst/virusEnQ[39]_i_2_n_0
    SLICE_X51Y103        LUT4 (Prop_lut4_I3_O)        0.045     1.274 r  design_1_i/top_0/inst/virusEnQ[39]_i_1/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/top_0/inst/virusEnQ[39]_i_1_n_0
    SLICE_X51Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X51Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[39]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X51Y103        FDRE (Hold_fdre_C_D)         0.092     0.993    design_1_i/top_0/inst/virusEnQ_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.513%)  route 0.543ns (74.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.557     0.559    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.364     1.063    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X48Y104        LUT4 (Prop_lut4_I1_O)        0.045     1.108 r  design_1_i/top_0/inst/virusEnQ[52]_i_1/O
                         net (fo=1, routed)           0.179     1.288    design_1_i/top_0/inst/virusEnQ[52]_i_1_n_0
    SLICE_X48Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X48Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[52]/C
                         clock pessimism             -0.005     0.909    
    SLICE_X48Y104        FDRE (Hold_fdre_C_D)         0.070     0.979    design_1_i/top_0/inst/virusEnQ_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.969%)  route 0.237ns (56.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.557     0.559    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.237     0.937    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.982 r  design_1_i/top_0/inst/virusFlagQ_rep__0_i_1/O
                         net (fo=1, routed)           0.000     0.982    design_1_i/top_0/inst/virusFlagQ_rep__0_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/C
                         clock pessimism             -0.269     0.559    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.092     0.651    design_1_i/top_0/inst/virusFlagQ_reg_rep__0
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.745%)  route 0.597ns (76.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.557     0.559    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.597     1.297    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X48Y106        LUT6 (Prop_lut6_I2_O)        0.045     1.342 r  design_1_i/top_0/inst/virusEnQ[71]_i_1/O
                         net (fo=1, routed)           0.000     1.342    design_1_i/top_0/inst/virusEnQ[71]_i_1_n_0
    SLICE_X48Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X48Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[71]/C
                         clock pessimism             -0.005     0.909    
    SLICE_X48Y106        FDRE (Hold_fdre_C_D)         0.092     1.001    design_1_i/top_0/inst/virusEnQ_reg[71]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.030%)  route 0.246ns (56.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.557     0.559    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.246     0.946    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.991 r  design_1_i/top_0/inst/virusFlagQ_i_1/O
                         net (fo=1, routed)           0.000     0.991    design_1_i/top_0/inst/virusFlagQ_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
                         clock pessimism             -0.269     0.559    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.091     0.650    design_1_i/top_0/inst/virusFlagQ_reg
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.120%)  route 0.256ns (57.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.557     0.559    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/top_0/inst/virusFlagQ_reg_rep/Q
                         net (fo=73, routed)          0.256     0.955    design_1_i/top_0/inst/virusFlagQ_reg_rep_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.000 r  design_1_i/top_0/inst/virusFlagQ_rep_i_1/O
                         net (fo=1, routed)           0.000     1.000    design_1_i/top_0/inst/virusFlagQ_rep_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                         clock pessimism             -0.269     0.559    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.092     0.651    design_1_i/top_0/inst/virusFlagQ_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusFlagQ_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.236%)  route 0.581ns (75.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.557     0.559    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/top_0/inst/virusFlagQ_reg/Q
                         net (fo=95, routed)          0.382     1.082    design_1_i/top_0/inst/virusFlagQ_reg_n_0
    SLICE_X51Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.127 r  design_1_i/top_0/inst/virusEnQ[5]_i_1/O
                         net (fo=1, routed)           0.199     1.326    design_1_i/top_0/inst/virusEnQ[5]_i_1_n_0
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.064     0.974    design_1_i/top_0/inst/virusEnQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.231ns (29.306%)  route 0.557ns (70.694%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.558     0.560    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/top_0/inst/virusEnQ_reg[30]/Q
                         net (fo=132, routed)         0.249     0.950    design_1_i/top_0/inst/virusEnQ[30]
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.995 r  design_1_i/top_0/inst/virusEnQ[31]_i_2/O
                         net (fo=1, routed)           0.189     1.184    design_1_i/top_0/inst/virusEnQ[31]_i_2_n_0
    SLICE_X48Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.229 r  design_1_i/top_0/inst/virusEnQ[31]_i_1/O
                         net (fo=1, routed)           0.119     1.348    design_1_i/top_0/inst/virusEnQ[31]_i_1_n_0
    SLICE_X47Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X47Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.070     0.980    design_1_i/top_0/inst/virusEnQ_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.368    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y94     design_1_i/top_0/inst/virusCounterQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y94     design_1_i/top_0/inst/virusCounterQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y94     design_1_i/top_0/inst/virusCounterQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y97     design_1_i/top_0/inst/virusCounterQ_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y95     design_1_i/top_0/inst/virusCounterQ_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y97     design_1_i/top_0/inst/virusCounterQ_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y97     design_1_i/top_0/inst/virusCounterQ_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y99     design_1_i/top_0/inst/virusEnQ_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y104    design_1_i/top_0/inst/virusEnQ_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y104    design_1_i/top_0/inst/virusEnQ_reg[103]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X46Y106    design_1_i/top_0/inst/virusEnQ_reg[120]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X46Y104    design_1_i/top_0/inst/virusEnQ_reg[121]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X46Y106    design_1_i/top_0/inst/virusEnQ_reg[122]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y103    design_1_i/top_0/inst/virusEnQ_reg[36]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X46Y103    design_1_i/top_0/inst/virusEnQ_reg[43]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y103    design_1_i/top_0/inst/virusEnQ_reg[46]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y104    design_1_i/top_0/inst/virusEnQ_reg[48]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X45Y104    design_1_i/top_0/inst/virusEnQ_reg[51]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     design_1_i/top_0/inst/virusCounterQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     design_1_i/top_0/inst/virusCounterQ_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     design_1_i/top_0/inst/virusCounterQ_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y97     design_1_i/top_0/inst/virusCounterQ_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y95     design_1_i/top_0/inst/virusCounterQ_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y97     design_1_i/top_0/inst/virusCounterQ_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y97     design_1_i/top_0/inst/virusCounterQ_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y99     design_1_i/top_0/inst/virusEnQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X44Y108    design_1_i/top_0/inst/virusEnQ_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X46Y100    design_1_i/top_0/inst/virusEnQ_reg[101]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          483  Failing Endpoints,  Worst Slack       -7.045ns,  Total Violation    -1998.251ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.045ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.110ns  (logic 1.339ns (18.833%)  route 5.771ns (81.167%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -1.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 13.483 - 12.000 ) 
    Source Clock Delay      (SCD):    3.185ns = ( 13.185 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.891    13.185    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X31Y103        FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.456    13.641 r  design_1_i/top_0/inst/counterQ_reg[6]/Q
                         net (fo=36, routed)          3.184    16.825    design_1_i/top_0/inst/counterQ[6]
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124    16.949 r  design_1_i/top_0/inst/virusFlagQ_i_25/O
                         net (fo=1, routed)           0.793    17.742    design_1_i/top_0/inst/virusFlagQ_i_25_n_0
    SLICE_X32Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.866 f  design_1_i/top_0/inst/virusFlagQ_i_14/O
                         net (fo=1, routed)           0.000    17.866    design_1_i/top_0/inst/virusFlagQ_i_14_n_0
    SLICE_X32Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    18.080 f  design_1_i/top_0/inst/virusFlagQ_reg_i_6/O
                         net (fo=1, routed)           0.649    18.729    design_1_i/top_0/inst/virusFlagQ_reg_i_6_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I0_O)        0.297    19.026 f  design_1_i/top_0/inst/virusFlagQ_i_3/O
                         net (fo=3, routed)           1.145    20.171    design_1_i/top_0/inst/virusFlagQ_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I2_O)        0.124    20.295 r  design_1_i/top_0/inst/virusFlagQ_i_1/O
                         net (fo=1, routed)           0.000    20.295    design_1_i/top_0/inst/virusFlagQ_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.480    13.483    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
                         clock pessimism              0.000    13.483    
                         clock uncertainty           -0.262    13.220    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.029    13.249    design_1_i/top_0/inst/virusFlagQ_reg
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                         -20.295    
  -------------------------------------------------------------------
                         slack                                 -7.045    

Slack (VIOLATED) :        -6.945ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.011ns  (logic 1.339ns (19.098%)  route 5.672ns (80.902%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -1.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 13.483 - 12.000 ) 
    Source Clock Delay      (SCD):    3.185ns = ( 13.185 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.891    13.185    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X31Y103        FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.456    13.641 r  design_1_i/top_0/inst/counterQ_reg[6]/Q
                         net (fo=36, routed)          3.184    16.825    design_1_i/top_0/inst/counterQ[6]
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124    16.949 r  design_1_i/top_0/inst/virusFlagQ_i_25/O
                         net (fo=1, routed)           0.793    17.742    design_1_i/top_0/inst/virusFlagQ_i_25_n_0
    SLICE_X32Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.866 f  design_1_i/top_0/inst/virusFlagQ_i_14/O
                         net (fo=1, routed)           0.000    17.866    design_1_i/top_0/inst/virusFlagQ_i_14_n_0
    SLICE_X32Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    18.080 f  design_1_i/top_0/inst/virusFlagQ_reg_i_6/O
                         net (fo=1, routed)           0.649    18.729    design_1_i/top_0/inst/virusFlagQ_reg_i_6_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I0_O)        0.297    19.026 f  design_1_i/top_0/inst/virusFlagQ_i_3/O
                         net (fo=3, routed)           1.046    20.072    design_1_i/top_0/inst/virusFlagQ_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I2_O)        0.124    20.196 r  design_1_i/top_0/inst/virusFlagQ_rep__0_i_1/O
                         net (fo=1, routed)           0.000    20.196    design_1_i/top_0/inst/virusFlagQ_rep__0_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.480    13.483    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep__0/C
                         clock pessimism              0.000    13.483    
                         clock uncertainty           -0.262    13.220    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.031    13.251    design_1_i/top_0/inst/virusFlagQ_reg_rep__0
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                         -20.196    
  -------------------------------------------------------------------
                         slack                                 -6.945    

Slack (VIOLATED) :        -6.944ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counterQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.010ns  (logic 1.339ns (19.101%)  route 5.671ns (80.899%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -1.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 13.483 - 12.000 ) 
    Source Clock Delay      (SCD):    3.185ns = ( 13.185 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.891    13.185    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X31Y103        FDRE                                         r  design_1_i/top_0/inst/counterQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.456    13.641 r  design_1_i/top_0/inst/counterQ_reg[6]/Q
                         net (fo=36, routed)          3.184    16.825    design_1_i/top_0/inst/counterQ[6]
    SLICE_X31Y106        LUT6 (Prop_lut6_I4_O)        0.124    16.949 r  design_1_i/top_0/inst/virusFlagQ_i_25/O
                         net (fo=1, routed)           0.793    17.742    design_1_i/top_0/inst/virusFlagQ_i_25_n_0
    SLICE_X32Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.866 f  design_1_i/top_0/inst/virusFlagQ_i_14/O
                         net (fo=1, routed)           0.000    17.866    design_1_i/top_0/inst/virusFlagQ_i_14_n_0
    SLICE_X32Y104        MUXF7 (Prop_muxf7_I1_O)      0.214    18.080 f  design_1_i/top_0/inst/virusFlagQ_reg_i_6/O
                         net (fo=1, routed)           0.649    18.729    design_1_i/top_0/inst/virusFlagQ_reg_i_6_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I0_O)        0.297    19.026 f  design_1_i/top_0/inst/virusFlagQ_i_3/O
                         net (fo=3, routed)           1.045    20.071    design_1_i/top_0/inst/virusFlagQ_i_3_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I2_O)        0.124    20.195 r  design_1_i/top_0/inst/virusFlagQ_rep_i_1/O
                         net (fo=1, routed)           0.000    20.195    design_1_i/top_0/inst/virusFlagQ_rep_i_1_n_0
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.480    13.483    design_1_i/top_0/inst/clk2
    SLICE_X48Y96         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg_rep/C
                         clock pessimism              0.000    13.483    
                         clock uncertainty           -0.262    13.220    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.031    13.251    design_1_i/top_0/inst/virusFlagQ_reg_rep
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                         -20.195    
  -------------------------------------------------------------------
                         slack                                 -6.944    

Slack (VIOLATED) :        -6.315ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.341ns  (logic 1.200ns (18.925%)  route 5.141ns (81.075%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 13.484 - 12.000 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 12.991 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.697    12.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456    13.447 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.442    13.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X28Y89         LUT2 (Prop_lut2_I0_O)        0.124    14.013 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.161    15.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.298 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[6]_INST_0/O
                         net (fo=3, routed)           0.959    16.257    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[6]
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.381 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_comp_1/O
                         net (fo=3, routed)           0.970    17.351    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.124    17.475 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_comp/O
                         net (fo=10, routed)          0.451    17.926    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    18.050 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.783    18.833    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_n_0_repN
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.957 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.375    19.332    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481    13.484    design_1_i/top_0/inst/clk2
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/C
                         clock pessimism              0.000    13.484    
                         clock uncertainty           -0.262    13.221    
    SLICE_X47Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.016    design_1_i/top_0/inst/virusCounterQ_reg[12]
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -19.332    
  -------------------------------------------------------------------
                         slack                                 -6.315    

Slack (VIOLATED) :        -6.315ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.341ns  (logic 1.200ns (18.925%)  route 5.141ns (81.075%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 13.484 - 12.000 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 12.991 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.697    12.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456    13.447 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.442    13.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X28Y89         LUT2 (Prop_lut2_I0_O)        0.124    14.013 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.161    15.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.298 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[6]_INST_0/O
                         net (fo=3, routed)           0.959    16.257    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[6]
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.381 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_comp_1/O
                         net (fo=3, routed)           0.970    17.351    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.124    17.475 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_comp/O
                         net (fo=10, routed)          0.451    17.926    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    18.050 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.783    18.833    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_n_0_repN
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.957 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.375    19.332    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481    13.484    design_1_i/top_0/inst/clk2
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/C
                         clock pessimism              0.000    13.484    
                         clock uncertainty           -0.262    13.221    
    SLICE_X47Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.016    design_1_i/top_0/inst/virusCounterQ_reg[13]
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -19.332    
  -------------------------------------------------------------------
                         slack                                 -6.315    

Slack (VIOLATED) :        -6.315ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.341ns  (logic 1.200ns (18.925%)  route 5.141ns (81.075%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 13.484 - 12.000 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 12.991 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.697    12.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456    13.447 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.442    13.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X28Y89         LUT2 (Prop_lut2_I0_O)        0.124    14.013 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.161    15.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.298 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[6]_INST_0/O
                         net (fo=3, routed)           0.959    16.257    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[6]
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.381 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_comp_1/O
                         net (fo=3, routed)           0.970    17.351    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.124    17.475 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_comp/O
                         net (fo=10, routed)          0.451    17.926    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    18.050 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.783    18.833    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_n_0_repN
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.957 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.375    19.332    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481    13.484    design_1_i/top_0/inst/clk2
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[18]/C
                         clock pessimism              0.000    13.484    
                         clock uncertainty           -0.262    13.221    
    SLICE_X47Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.016    design_1_i/top_0/inst/virusCounterQ_reg[18]
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -19.332    
  -------------------------------------------------------------------
                         slack                                 -6.315    

Slack (VIOLATED) :        -6.315ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.341ns  (logic 1.200ns (18.925%)  route 5.141ns (81.075%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 13.484 - 12.000 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 12.991 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.697    12.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456    13.447 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.442    13.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X28Y89         LUT2 (Prop_lut2_I0_O)        0.124    14.013 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.161    15.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.298 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[6]_INST_0/O
                         net (fo=3, routed)           0.959    16.257    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[6]
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.381 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_comp_1/O
                         net (fo=3, routed)           0.970    17.351    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.124    17.475 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_comp/O
                         net (fo=10, routed)          0.451    17.926    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    18.050 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.783    18.833    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_n_0_repN
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.957 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.375    19.332    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481    13.484    design_1_i/top_0/inst/clk2
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[20]/C
                         clock pessimism              0.000    13.484    
                         clock uncertainty           -0.262    13.221    
    SLICE_X47Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.016    design_1_i/top_0/inst/virusCounterQ_reg[20]
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -19.332    
  -------------------------------------------------------------------
                         slack                                 -6.315    

Slack (VIOLATED) :        -6.315ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.341ns  (logic 1.200ns (18.925%)  route 5.141ns (81.075%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 13.484 - 12.000 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 12.991 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.697    12.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456    13.447 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.442    13.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X28Y89         LUT2 (Prop_lut2_I0_O)        0.124    14.013 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.161    15.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.298 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[6]_INST_0/O
                         net (fo=3, routed)           0.959    16.257    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[6]
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.381 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_comp_1/O
                         net (fo=3, routed)           0.970    17.351    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.124    17.475 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_comp/O
                         net (fo=10, routed)          0.451    17.926    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    18.050 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.783    18.833    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_n_0_repN
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.957 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.375    19.332    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481    13.484    design_1_i/top_0/inst/clk2
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[22]/C
                         clock pessimism              0.000    13.484    
                         clock uncertainty           -0.262    13.221    
    SLICE_X47Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.016    design_1_i/top_0/inst/virusCounterQ_reg[22]
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -19.332    
  -------------------------------------------------------------------
                         slack                                 -6.315    

Slack (VIOLATED) :        -6.315ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.341ns  (logic 1.200ns (18.925%)  route 5.141ns (81.075%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 13.484 - 12.000 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 12.991 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.697    12.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456    13.447 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.442    13.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X28Y89         LUT2 (Prop_lut2_I0_O)        0.124    14.013 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.161    15.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.298 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[6]_INST_0/O
                         net (fo=3, routed)           0.959    16.257    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[6]
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.381 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_comp_1/O
                         net (fo=3, routed)           0.970    17.351    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.124    17.475 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_comp/O
                         net (fo=10, routed)          0.451    17.926    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    18.050 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.783    18.833    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_n_0_repN
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.957 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.375    19.332    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481    13.484    design_1_i/top_0/inst/clk2
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/C
                         clock pessimism              0.000    13.484    
                         clock uncertainty           -0.262    13.221    
    SLICE_X47Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.016    design_1_i/top_0/inst/virusCounterQ_reg[26]
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -19.332    
  -------------------------------------------------------------------
                         slack                                 -6.315    

Slack (VIOLATED) :        -6.315ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.341ns  (logic 1.200ns (18.925%)  route 5.141ns (81.075%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 13.484 - 12.000 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 12.991 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.697    12.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456    13.447 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.442    13.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X28Y89         LUT2 (Prop_lut2_I0_O)        0.124    14.013 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=13, routed)          1.161    15.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.298 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[6]_INST_0/O
                         net (fo=3, routed)           0.959    16.257    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[6]
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.381 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_comp_1/O
                         net (fo=3, routed)           0.970    17.351    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_6_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I2_O)        0.124    17.475 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_comp/O
                         net (fo=10, routed)          0.451    17.926    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_6_n_0
    SLICE_X39Y91         LUT6 (Prop_lut6_I3_O)        0.124    18.050 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_comp_1/O
                         net (fo=1, routed)           0.783    18.833    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_4_n_0_repN
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.124    18.957 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1_comp_1/O
                         net (fo=32, routed)          0.375    19.332    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        1.612    13.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         1.481    13.484    design_1_i/top_0/inst/clk2
    SLICE_X47Y96         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[27]/C
                         clock pessimism              0.000    13.484    
                         clock uncertainty           -0.262    13.221    
    SLICE_X47Y96         FDRE (Setup_fdre_C_CE)      -0.205    13.016    design_1_i/top_0/inst/virusCounterQ_reg[27]
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -19.332    
  -------------------------------------------------------------------
                         slack                                 -6.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.947%)  route 0.237ns (56.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y100        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[66]/Q
                         net (fo=5, routed)           0.237     1.353    design_1_i/top_0/inst/virusMaskQ[66]
    SLICE_X44Y107        LUT6 (Prop_lut6_I3_O)        0.045     1.398 r  design_1_i/top_0/inst/virusEnQ[66]_i_1/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/top_0/inst/virusEnQ[66]_i_1_n_0
    SLICE_X44Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X44Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[66]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.262     1.175    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/top_0/inst/virusEnQ_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.862%)  route 0.319ns (63.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X40Y95         FDRE                                         r  design_1_i/top_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/state_reg[1]/Q
                         net (fo=122, routed)         0.319     1.351    design_1_i/top_0/inst/state[1]
    SLICE_X43Y94         LUT5 (Prop_lut5_I1_O)        0.045     1.396 r  design_1_i/top_0/inst/virusCounterQ[4]_i_1/O
                         net (fo=1, routed)           0.000     1.396    design_1_i/top_0/inst/virusCounterQ[4]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X43Y94         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.262     1.090    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.092     1.182    design_1_i/top_0/inst/virusCounterQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.246ns (40.930%)  route 0.355ns (59.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y96         FDRE                                         r  design_1_i/top_0/inst/state_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  design_1_i/top_0/inst/state_reg[3]_rep__0/Q
                         net (fo=151, routed)         0.177     1.217    design_1_i/top_0/inst/state_reg[3]_rep__0_n_0
    SLICE_X46Y98         LUT4 (Prop_lut4_I2_O)        0.098     1.315 r  design_1_i/top_0/inst/virusEnQ[3]_i_1/O
                         net (fo=1, routed)           0.178     1.493    design_1_i/top_0/inst/virusEnQ[3]_i_1_n_0
    SLICE_X47Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X47Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.262     1.177    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.076     1.253    design_1_i/top_0/inst/virusEnQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.919%)  route 0.269ns (59.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X45Y105        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[30]/Q
                         net (fo=5, routed)           0.269     1.384    design_1_i/top_0/inst/virusMaskQ[30]
    SLICE_X49Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.429 r  design_1_i/top_0/inst/virusEnQ[30]_i_1/O
                         net (fo=1, routed)           0.000     1.429    design_1_i/top_0/inst/virusEnQ[30]_i_1_n_0
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X49Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[30]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.091     1.182    design_1_i/top_0/inst/virusEnQ_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.403%)  route 0.355ns (65.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.556     0.892    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X40Y95         FDRE                                         r  design_1_i/top_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/top_0/inst/state_reg[1]/Q
                         net (fo=122, routed)         0.355     1.387    design_1_i/top_0/inst/state[1]
    SLICE_X43Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.432 r  design_1_i/top_0/inst/virusCounterQ[19]_i_1/O
                         net (fo=1, routed)           0.000     1.432    design_1_i/top_0/inst/virusCounterQ[19]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.826     0.828    design_1_i/top_0/inst/clk2
    SLICE_X43Y95         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.262     1.090    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.092     1.182    design_1_i/top_0/inst/virusCounterQ_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.651%)  route 0.421ns (69.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.553     0.889    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y97         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/top_0/inst/virusMaskQ_reg[5]/Q
                         net (fo=5, routed)           0.222     1.251    design_1_i/top_0/inst/virusMaskQ[5]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.296 r  design_1_i/top_0/inst/virusEnQ[5]_i_1/O
                         net (fo=1, routed)           0.199     1.495    design_1_i/top_0/inst/virusEnQ[5]_i_1_n_0
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[5]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.262     1.177    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.064     1.241    design_1_i/top_0/inst/virusEnQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.209ns (40.132%)  route 0.312ns (59.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.634     0.970    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X50Y105        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  design_1_i/top_0/inst/virusMaskQ_reg[58]/Q
                         net (fo=5, routed)           0.083     1.217    design_1_i/top_0/inst/virusMaskQ[58]
    SLICE_X51Y105        LUT4 (Prop_lut4_I0_O)        0.045     1.262 r  design_1_i/top_0/inst/virusEnQ[58]_i_1/O
                         net (fo=1, routed)           0.228     1.491    design_1_i/top_0/inst/virusEnQ[58]_i_1_n_0
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X50Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.262     1.173    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.063     1.236    design_1_i/top_0/inst/virusEnQ_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.970%)  route 0.346ns (65.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y101        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[26]/Q
                         net (fo=5, routed)           0.233     1.348    design_1_i/top_0/inst/virusMaskQ[26]
    SLICE_X51Y101        LUT4 (Prop_lut4_I0_O)        0.045     1.393 r  design_1_i/top_0/inst/virusEnQ[26]_i_1/O
                         net (fo=1, routed)           0.113     1.506    design_1_i/top_0/inst/virusEnQ[26]_i_1_n_0
    SLICE_X51Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X51Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[26]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.262     1.173    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.070     1.243    design_1_i/top_0/inst/virusEnQ_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.016%)  route 0.345ns (64.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[54]/Q
                         net (fo=5, routed)           0.229     1.344    design_1_i/top_0/inst/virusMaskQ[54]
    SLICE_X45Y104        LUT4 (Prop_lut4_I0_O)        0.045     1.389 r  design_1_i/top_0/inst/virusEnQ[54]_i_1/O
                         net (fo=1, routed)           0.116     1.505    design_1_i/top_0/inst/virusEnQ[54]_i_1_n_0
    SLICE_X45Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X45Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[54]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.262     1.176    
    SLICE_X45Y104        FDRE (Hold_fdre_C_D)         0.066     1.242    design_1_i/top_0/inst/virusEnQ_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.936%)  route 0.346ns (65.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X44Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[46]/Q
                         net (fo=5, routed)           0.174     1.289    design_1_i/top_0/inst/virusMaskQ[46]
    SLICE_X45Y103        LUT4 (Prop_lut4_I0_O)        0.045     1.334 r  design_1_i/top_0/inst/virusEnQ[46]_i_1/O
                         net (fo=1, routed)           0.172     1.506    design_1_i/top_0/inst/virusEnQ[46]_i_1_n_0
    SLICE_X45Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2378, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=163, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X45Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.262     1.176    
    SLICE_X45Y103        FDRE (Hold_fdre_C_D)         0.066     1.242    design_1_i/top_0/inst/virusEnQ_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.264    





