

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Revision History &mdash; SPDOC 1.0 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=e59714d7" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=f2a433a1"></script>
      <script src="../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="DEV_BOARD Documentation" href="../../DEV_BOARD/DEV_BOARD.html" />
    <link rel="prev" title="Revision History" href="../XME0726/XME0726-Reference_Manual.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            SPDOC
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../BASED_BOARD/BASED_BOARD.html">BASED_BOARD Documentation</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../CORE_BOARD.html">CORE_BOARD Documentation</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../XME0724/XME0724-Reference_Manual.html">Revision History</a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0724/XME0724-Reference_Manual.html#copyright-notice">CopyRight Notice:</a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0724/XME0724-Reference_Manual.html#development-environment">Development Environment:</a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0724/XME0724-Reference_Manual.html#wechat-public-number">WeChat Public Number:</a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0724/XME0724-Reference_Manual.html#contents">Contents</a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0724/XME0724-Reference_Manual.html#overview">●1. Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0724/XME0724-Reference_Manual.html#function-resources">●2. Function Resources</a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0726/XME0726-Reference_Manual.html">Revision History</a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0726/XME0726-Reference_Manual.html#copyright-notice">CopyRight Notice:</a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0726/XME0726-Reference_Manual.html#development-environment">Development Environment:</a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0726/XME0726-Reference_Manual.html#wechat-public-number">WeChat Public Number:</a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0726/XME0726-Reference_Manual.html#contents">Contents</a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0726/XME0726-Reference_Manual.html#overview">●1. Overview</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Revision History</a></li>
<li class="toctree-l2"><a class="reference internal" href="#copyright-notice">CopyRight Notice:</a></li>
<li class="toctree-l2"><a class="reference internal" href="#development-environment">Development Environment:</a></li>
<li class="toctree-l2"><a class="reference internal" href="#wechat-public-number">WeChat Public Number:</a></li>
<li class="toctree-l2"><a class="reference internal" href="#contents">Contents</a></li>
<li class="toctree-l2"><a class="reference internal" href="#overview">●1. Overview</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#board-layout">○Board Layout</a></li>
<li class="toctree-l3"><a class="reference internal" href="#key-features">○Key Features</a></li>
<li class="toctree-l3"><a class="reference internal" href="#block-diagram">○Block diagram</a></li>
<li class="toctree-l3"><a class="reference internal" href="#mechanical-spec">○Mechanical Spec</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#function-resources">●2. Function Resources</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#fpga">○FPGA</a></li>
<li class="toctree-l3"><a class="reference internal" href="#ddr3">○DDR3</a></li>
<li class="toctree-l3"><a class="reference internal" href="#giga-eth">○Giga ETH</a></li>
<li class="toctree-l3"><a class="reference internal" href="#emmc">○eMMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="#jtag">○JTAG</a></li>
<li class="toctree-l3"><a class="reference internal" href="#boot-config">○Boot Config</a></li>
<li class="toctree-l3"><a class="reference internal" href="#quad-spi-flash">○Quad-SPI Flash</a></li>
<li class="toctree-l3"><a class="reference internal" href="#clock">○Clock</a></li>
<li class="toctree-l3"><a class="reference internal" href="#power">○Power</a></li>
<li class="toctree-l3"><a class="reference internal" href="#led">○LED</a></li>
<li class="toctree-l3"><a class="reference internal" href="#expansion-ports">○Expansion Ports</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../DEV_BOARD/DEV_BOARD.html">DEV_BOARD Documentation</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">SPDOC</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../CORE_BOARD.html">CORE_BOARD Documentation</a></li>
      <li class="breadcrumb-item active">Revision History</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/CORE_BOARD/XME7035/XME7035-Reference_Manual.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <p><strong>XME0724 Reference Manual</strong></p>
<section id="revision-history">
<h1>Revision History<a class="headerlink" href="#revision-history" title="Link to this heading"></a></h1>
<table border="1" class="docutils">
<thead>
<tr>
<th style="text-align: left;">Revision</th>
<th style="text-align: left;">Time</th>
<th style="text-align: left;">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: left;">Rev. 1.0</td>
<td style="text-align: left;">2024.10.22</td>
<td style="text-align: left;">First Release</td>
</tr>
<tr>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
</tr>
</tbody>
</table></section>
<section id="copyright-notice">
<h1>CopyRight Notice:<a class="headerlink" href="#copyright-notice" title="Link to this heading"></a></h1>
<p>Copyright ©2015 by MicroPhase Technologies (Shanghai) Co. Ltd. All rights are reserved.</p>
</section>
<section id="development-environment">
<h1>Development Environment:<a class="headerlink" href="#development-environment" title="Link to this heading"></a></h1>
<p>Vivado 2018.3 is from Xilinx website</p>
<p><a class="reference external" href="https://www.xilinx.com">https://www.xilinx.com</a></p>
</section>
<section id="wechat-public-number">
<h1>WeChat Public Number:<a class="headerlink" href="#wechat-public-number" title="Link to this heading"></a></h1>
<p>![](G:\MARKDOWN_DOC\GIT\CORE_BOARD\XME7035\XME7035_Reference Manual_REV1.0_241022.assets\image-20240808163724633.png)</p>
</section>
<section id="contents">
<h1>Contents<a class="headerlink" href="#contents" title="Link to this heading"></a></h1>
<p>[toc]</p>
</section>
<section id="overview">
<h1>●1. Overview<a class="headerlink" href="#overview" title="Link to this heading"></a></h1>
<p>​	XME7035 is a system module based on Xilinx Zynq-SoC from Microphase Technology.
It integrates 4 DDR3 SDRAM chips, with two forming a 32-bit data bus and 8Gbit capacity. The
read/write data clock frequency between the PS(Processing System) and the DDR3 is up to
533MHz, and the read/write data clock frequency between the PL(Programmable Logic) and the
DDR3 is up to 800MHz, which can satisfy the system’s demand for high-bandwidth data
processing.
​	At the same time, a REALTEK RTL8211F Gigabit Ethernet PHY chip is integrated on the core
board, which can be easily used by users to realise Ethernet related applications.
​	The core board features 138 single-ended IOs (configurable as 69 differential pairs),
adjustable IO voltages, 8 GTX high-speed RX/TX pairs, and equal-length differential alignments
with 50-ohm single-ended and 100-ohm differential impedance.</p>
<section id="board-layout">
<h2>○Board Layout<a class="headerlink" href="#board-layout" title="Link to this heading"></a></h2>
<p>![](G:\MARKDOWN_DOC\GIT\CORE_BOARD\XME7035\XME7035_Reference Manual_REV1.0_241022.assets\2-7035.png)</p>
</section>
<section id="key-features">
<h2>○Key Features<a class="headerlink" href="#key-features" title="Link to this heading"></a></h2>
<ul>
<li><p>Xilinx Zynq™ XC7Z035-FFG676 Soc</p></li>
<li><p>DDR3: PS 8Gbit DDR3 RAM, 32Bit;</p>
<p>​	     PL 8Gbit DDR3 RAM, 32Bit</p>
</li>
<li><p>Flash: Flash: 256Mbit QSPI Flash, 8GB eMMC Flash.</p></li>
<li><p>LED: 1 Power LED, 1 FPGA Done LED;</p>
<p>​	 2 users LED,1 PS control, 1 PL control.</p>
</li>
<li><p>GTX: 8</p></li>
<li><p>MIO: 21 MIOs, 3 IO at 3.3V, 18 IOs at 1.8V</p></li>
<li><p>PL GPIO: 138, Adjustable Voltage, 46 for HR BANK, 92 for HP BANK,</p>
<p>​		 Can be configured as 69 differential pairs</p>
</li>
<li><p>Connectors: 3 x 120pin High Speed B2B Connectors</p></li>
</ul>
</section>
<section id="block-diagram">
<h2>○Block diagram<a class="headerlink" href="#block-diagram" title="Link to this heading"></a></h2>
<p>![](G:\MARKDOWN_DOC\GIT\CORE_BOARD\XME7035\XME7035_Reference Manual_REV1.0_241022.assets\XME7035_DIAGRAM-01.png)</p>
</section>
<section id="mechanical-spec">
<h2>○Mechanical Spec<a class="headerlink" href="#mechanical-spec" title="Link to this heading"></a></h2>
<p>![](G:\MARKDOWN_DOC\GIT\CORE_BOARD\XME7035\XME7035_Reference Manual_REV1.0_241022.assets\image-20241022095900027.png)</p>
</section>
</section>
<section id="function-resources">
<h1>●2. Function Resources<a class="headerlink" href="#function-resources" title="Link to this heading"></a></h1>
<section id="fpga">
<h2>○FPGA<a class="headerlink" href="#fpga" title="Link to this heading"></a></h2>
<ul class="simple">
<li><p>Up to 1GHz MHz dual-core Cortex-A9 processor</p></li>
<li><p>DDR3L memory controller with 8 DMA channels and 4</p></li>
<li><p>High Performance AXI3 Slave ports</p></li>
<li><p>High-bandwidth peripheral controllers: 1G Ethernet, USB 2.0, SDIO</p></li>
<li><p>Low-bandwidth peripheral controllers: SPI, UART, CAN, I2C</p></li>
<li><p>Programmable from JTAG, Quad-SPI flash, and microSD card</p></li>
<li><p>Programmable logic equivalent to Kintex-7 FPGA</p></li>
<li><p>LUTs: 171,900</p></li>
<li><p>DSP Slices: 900</p></li>
<li><p>Logic Cells: 275K</p></li>
<li><p>Flip-Flops: 343,800</p></li>
<li><p>Total Block RAM: 17.6Mb</p></li>
<li><p>Analog Mixed Signal (AMS) / XADC: 2x 12 bit, MSPS ADCs with up to 17 Differential Inputs</p></li>
<li><p>Security: AES &amp; SHA 256b Decryption &amp; Authentication for Secure Programmable Logic Configs</p></li>
</ul>
</section>
<section id="ddr3">
<h2>○DDR3<a class="headerlink" href="#ddr3" title="Link to this heading"></a></h2>
<p>​	The PS of the module uses two 16-bit DDR3 memory chips, with a capacity of 512MB for a
single chip and 1GB for two chips.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal Name</th>
<th>PIN Number</th>
<th>Signal Name</th>
<th>PIN Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>PS_DDR3_A0</td>
<td>K22</td>
<td>PS_DDR3_D9</td>
<td>L23</td>
</tr>
<tr>
<td>PS_DDR3_A1</td>
<td>K20</td>
<td>PS_DDR3_D10</td>
<td>M26</td>
</tr>
<tr>
<td>PS_DDR3_A2</td>
<td>N21</td>
<td>PS_DDR3_D11</td>
<td>K23</td>
</tr>
<tr>
<td>PS_DDR3_A3</td>
<td>L22</td>
<td>PS_DDR3_D12</td>
<td>M25</td>
</tr>
<tr>
<td>PS_DDR3_A4</td>
<td>M20</td>
<td>PS_DDR3_D13</td>
<td>N24</td>
</tr>
<tr>
<td>PS_DDR3_A5</td>
<td>N22</td>
<td>PS_DDR3_D14</td>
<td>M24</td>
</tr>
<tr>
<td>PS_DDR3_A6</td>
<td>L20</td>
<td>PS_DDR3_D15</td>
<td>N23</td>
</tr>
<tr>
<td>PS_DDR3_A7</td>
<td>J21</td>
<td>PS_DDR3_D16</td>
<td>R26</td>
</tr>
<tr>
<td>PS_DDR3_A8</td>
<td>T20</td>
<td>PS_DDR3_D17</td>
<td>P24</td>
</tr>
<tr>
<td>PS_DDR3_A9</td>
<td>U20</td>
<td>PS_DDR3_D18</td>
<td>N26</td>
</tr>
<tr>
<td>PS_DDR3_A10</td>
<td>M22</td>
<td>PS_DDR3_D19</td>
<td>P23</td>
</tr>
<tr>
<td>PS_DDR3_A11</td>
<td>H21</td>
<td>PS_DDR3_D20</td>
<td>T24</td>
</tr>
<tr>
<td>PS_DDR3_A12</td>
<td>P20</td>
<td>PS_DDR3_D21</td>
<td>T25</td>
</tr>
<tr>
<td>PS_DDR3_A13</td>
<td>J20</td>
<td>PS_DDR3_D22</td>
<td>T23</td>
</tr>
<tr>
<td>PS_DDR3_A14</td>
<td>R20</td>
<td>PS_DDR3_D23</td>
<td>R23</td>
</tr>
<tr>
<td>PS_DDR3_BA0</td>
<td>U22</td>
<td>PS_DDR3_D24</td>
<td>V24</td>
</tr>
<tr>
<td>PS_DDR3_BA1</td>
<td>T22</td>
<td>PS_DDR3_D25</td>
<td>U26</td>
</tr>
<tr>
<td>PS_DDR3_BA2</td>
<td>R22</td>
<td>PS_DDR3_D26</td>
<td>U24</td>
</tr>
<tr>
<td>PS_DDR3_NCAS</td>
<td>Y23</td>
<td>PS_DDR3_D27</td>
<td>U25</td>
</tr>
<tr>
<td>PS_DDR3_CKE</td>
<td>U21</td>
<td>PS_DDR3_D28</td>
<td>W26</td>
</tr>
<tr>
<td>PS_DDR3_CLK_N</td>
<td>P21</td>
<td>PS_DDR3_D29</td>
<td>Y25</td>
</tr>
<tr>
<td>PS_DDR3_CLK_P</td>
<td>R21</td>
<td>PS_DDR3_D30</td>
<td>Y26</td>
</tr>
<tr>
<td>PS_DDR3_NCS</td>
<td>Y21</td>
<td>PS_DDR3_D31</td>
<td>W23</td>
</tr>
<tr>
<td>PS_DDR3_DM0</td>
<td>G24</td>
<td>PS_DDR3_DQS_N0</td>
<td>G25</td>
</tr>
<tr>
<td>PS_DDR3_DM1</td>
<td>K25</td>
<td>PS_DDR3_DQS_N1</td>
<td>L25</td>
</tr>
<tr>
<td>PS_DDR3_DM2</td>
<td>P26</td>
<td>PS_DDR3_DQS_N2</td>
<td>R25</td>
</tr>
<tr>
<td>PS_DDR3_DM3</td>
<td>V26</td>
<td>PS_DDR3_DQS_N3</td>
<td>W25</td>
</tr>
<tr>
<td>PS_DDR3_D0</td>
<td>J26</td>
<td>PS_DDR3_DQS_P0</td>
<td>H24</td>
</tr>
<tr>
<td>PS_DDR3_D1</td>
<td>F25</td>
<td>PS_DDR3_DQS_P1</td>
<td>L24</td>
</tr>
<tr>
<td>PS_DDR3_D2</td>
<td>J25</td>
<td>PS_DDR3_DQS_P2</td>
<td>P25</td>
</tr>
<tr>
<td>PS_DDR3_D3</td>
<td>G26</td>
<td>PS_DDR3_DQS_P3</td>
<td>W24</td>
</tr>
<tr>
<td>PS_DDR3_D4</td>
<td>H26</td>
<td>PS_DDR3_NRST</td>
<td>H22</td>
</tr>
<tr>
<td>PS_DDR3_D5</td>
<td>H23</td>
<td>PS_DDR3_ODT</td>
<td>Y22</td>
</tr>
<tr>
<td>PS_DDR3_D6</td>
<td>J24</td>
<td>PS_DDR3_NRAS</td>
<td>V23</td>
</tr>
<tr>
<td>PS_DDR3_D7</td>
<td>J23</td>
<td>PS_DDR3_nWE</td>
<td>V22</td>
</tr>
<tr>
<td>PS_DDR3_D8</td>
<td>K26</td>
<td></td>
<td></td>
</tr>
</tbody>
</table><p>​	The PL of the module uses two 16-bit DDR3 memory chips, with a capacity of 512MB for a single chip and 1GB for two chips.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal Name</th>
<th>PIN Number</th>
<th>Signal Name</th>
<th>PIN Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>PL_DDR3_A0</td>
<td>E5</td>
<td>PL_DDR3_D9</td>
<td>J1</td>
</tr>
<tr>
<td>PL_DDR3_A1</td>
<td>A8</td>
<td>PL_DDR3_D10</td>
<td>H1</td>
</tr>
<tr>
<td>PL_DDR3_A2</td>
<td>E6</td>
<td>PL_DDR3_D11</td>
<td>H3</td>
</tr>
<tr>
<td>PL_DDR3_A3</td>
<td>B6</td>
<td>PL_DDR3_D12</td>
<td>H4</td>
</tr>
<tr>
<td>PL_DDR3_A4</td>
<td>A7</td>
<td>PL_DDR3_D13</td>
<td>G1</td>
</tr>
<tr>
<td>PL_DDR3_A5</td>
<td>A3</td>
<td>PL_DDR3_D14</td>
<td>L3</td>
</tr>
<tr>
<td>PL_DDR3_A6</td>
<td>B7</td>
<td>PL_DDR3_D15</td>
<td>H2</td>
</tr>
<tr>
<td>PL_DDR3_A7</td>
<td>B4</td>
<td>PL_DDR3_D16</td>
<td>M4</td>
</tr>
<tr>
<td>PL_DDR3_A8</td>
<td>A9</td>
<td>PL_DDR3_D17</td>
<td>L4</td>
</tr>
<tr>
<td>PL_DDR3_A9</td>
<td>E8</td>
<td>PL_DDR3_D18</td>
<td>N4</td>
</tr>
<tr>
<td>PL_DDR3_A10</td>
<td>D9</td>
<td>PL_DDR3_D19</td>
<td>L5</td>
</tr>
<tr>
<td>PL_DDR3_A11</td>
<td>A10</td>
<td>PL_DDR3_D20</td>
<td>M2</td>
</tr>
<tr>
<td>PL_DDR3_A12</td>
<td>C2</td>
<td>PL_DDR3_D21</td>
<td>L2</td>
</tr>
<tr>
<td>PL_DDR3_A13</td>
<td>B10</td>
<td>PL_DDR3_D22</td>
<td>M6</td>
</tr>
<tr>
<td>PL_DDR3_A14</td>
<td>D8</td>
<td>PL_DDR3_D23</td>
<td>M5</td>
</tr>
<tr>
<td>PL_DDR3_BA0</td>
<td>B1</td>
<td>PL_DDR3_D24</td>
<td>J5</td>
</tr>
<tr>
<td>PL_DDR3_BA1</td>
<td>C6</td>
<td>PL_DDR3_D25</td>
<td>J6</td>
</tr>
<tr>
<td>PL_DDR3_BA2</td>
<td>F5</td>
<td>PL_DDR3_D26</td>
<td>N6</td>
</tr>
<tr>
<td>PL_DDR3_NCAS</td>
<td>C9</td>
<td>PL_DDR3_D27</td>
<td>M7</td>
</tr>
<tr>
<td>PL_DDR3_CKE</td>
<td>F9</td>
<td>PL_DDR3_D28</td>
<td>K6</td>
</tr>
<tr>
<td>PL_DDR3_CLK_N</td>
<td>F7</td>
<td>PL_DDR3_D29</td>
<td>N7</td>
</tr>
<tr>
<td>PL_DDR3_CLK_P</td>
<td>G7</td>
<td>PL_DDR3_D30</td>
<td>K8</td>
</tr>
<tr>
<td>PL_DDR3_NCS</td>
<td>A4</td>
<td>PL_DDR3_D31</td>
<td>K5</td>
</tr>
<tr>
<td>PL_DDR3_DM0</td>
<td>E2</td>
<td>PL_DDR3_DQS_N0</td>
<td>F2</td>
</tr>
<tr>
<td>PL_DDR3_DM1</td>
<td>J4</td>
<td>PL_DDR3_DQS_N1</td>
<td>K1</td>
</tr>
<tr>
<td>PL_DDR3_DM2</td>
<td>N1</td>
<td>PL_DDR3_DQS_N2</td>
<td>N2</td>
</tr>
<tr>
<td>PL_DDR3_DM3</td>
<td>K7</td>
<td>PL_DDR3_DQS_N3</td>
<td>L8</td>
</tr>
<tr>
<td>PL_DDR3_D0</td>
<td>E1</td>
<td>PL_DDR3_DQS_P0</td>
<td>G2</td>
</tr>
<tr>
<td>PL_DDR3_D1</td>
<td>G4</td>
<td>PL_DDR3_DQS_P1</td>
<td>K2</td>
</tr>
<tr>
<td>PL_DDR3_D2</td>
<td>F4</td>
<td>PL_DDR3_DQS_P2</td>
<td>N3</td>
</tr>
<tr>
<td>PL_DDR3_D3</td>
<td>F3</td>
<td>PL_DDR3_DQS_P3</td>
<td>M8</td>
</tr>
<tr>
<td>PL_DDR3_D4</td>
<td>D4</td>
<td>PL_DDR3_NRST</td>
<td>B5</td>
</tr>
<tr>
<td>PL_DDR3_D5</td>
<td>C1</td>
<td>PL_DDR3_ODT</td>
<td>A5</td>
</tr>
<tr>
<td>PL_DDR3_D6</td>
<td>D1</td>
<td>PL_DDR3_NRAS</td>
<td>B9</td>
</tr>
<tr>
<td>PL_DDR3_D7</td>
<td>D3</td>
<td>PL_DDR3_NWE</td>
<td>B2</td>
</tr>
<tr>
<td>PL_DDR3_D8</td>
<td>K3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table></section>
<section id="giga-eth">
<h2>○Giga ETH<a class="headerlink" href="#giga-eth" title="Link to this heading"></a></h2>
<p>​	The RTL8211F chip supports 10/100/1000M network transfer rate and communicates with the
MAC layer of the Zynq7000 PS system via the RGMII interface. It supports MDI/MDX adaptation,
multiple speed adaptation, master/slave adaptation and MDIO bus support for PHY register
management.</p>
</section>
<section id="emmc">
<h2>○eMMC<a class="headerlink" href="#emmc" title="Link to this heading"></a></h2>
<p>​	The module features an 8GB eMMC interface (PS_SDIO0) that can be utilised for system files
or other data file storage. It can also be employed as a secondary boot device in conjunction with
the QSPI flash for system boot. The interface is PS BANK501 MIO[46-51].</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal Name</th>
<th>Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>MMC_CLK</td>
<td>B21</td>
</tr>
<tr>
<td>MMC_CMD</td>
<td>B19</td>
</tr>
<tr>
<td>MMC_DATA0</td>
<td>E17</td>
</tr>
<tr>
<td>MMC_DATA1</td>
<td>A18</td>
</tr>
<tr>
<td>MMC_DATA2</td>
<td>B22</td>
</tr>
<tr>
<td>MMC_DATA3</td>
<td>B20</td>
</tr>
</tbody>
</table></section>
<section id="jtag">
<h2>○JTAG<a class="headerlink" href="#jtag" title="Link to this heading"></a></h2>
<p>​	The JTAG signal link of the XME7035 is connected to the expansion connector.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal</th>
<th>JM1 Pin Number</th>
<th>Explain</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGA_TCK</td>
<td>Pin23</td>
<td>Input (3.3V)</td>
</tr>
<tr>
<td>FPGA_TDI</td>
<td>Pin25</td>
<td>Input (3.3V)</td>
</tr>
<tr>
<td>FPGA_TDO</td>
<td>Pin27</td>
<td>Output (3.3V)</td>
</tr>
<tr>
<td>FPGA_TMS</td>
<td>Pin29</td>
<td>Output (3.3V)</td>
</tr>
</tbody>
</table></section>
<section id="boot-config">
<h2>○Boot Config<a class="headerlink" href="#boot-config" title="Link to this heading"></a></h2>
<p>​	ZYNQ startup mode by configuring the core module pins PIN119 (MODE0), PIN120 (MODE1),
the core module ZYNQ configuration schematic is shown below.</p>
<p>![image-20241022102650859](G:\MARKDOWN_DOC\GIT\CORE_BOARD\XME7035\XME7035_Reference Manual_REV1.0_241022.assets\image-20241022102650859.png)</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Mode</th>
<th>MODE1(JM1 PIN19)</th>
<th>MODE0(JM1 PIN17)</th>
</tr>
</thead>
<tbody>
<tr>
<td>JTAG</td>
<td>Connection to GND</td>
<td>Connection to GND</td>
</tr>
<tr>
<td>QSPI</td>
<td>NC</td>
<td>Connection to GND</td>
</tr>
<tr>
<td>SD</td>
<td>NC</td>
<td>NC</td>
</tr>
</tbody>
</table></section>
<section id="quad-spi-flash">
<h2>○Quad-SPI Flash<a class="headerlink" href="#quad-spi-flash" title="Link to this heading"></a></h2>
<p>​	On-board 256M Quad-SPI Flash memory W25Q256FVEI is used to store initial FPGA
configuration and user’s application as well as data.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Position</th>
<th>Model</th>
<th>Capacity</th>
<th>Factory</th>
</tr>
</thead>
<tbody>
<tr>
<td>U4</td>
<td>W25Q256FVEI</td>
<td>256 Byte</td>
<td>Winbond</td>
</tr>
</tbody>
</table></section>
<section id="clock">
<h2>○Clock<a class="headerlink" href="#clock" title="Link to this heading"></a></h2>
<p>​	The XME7035 core board provides a 33.3Mhz active clock for the PS system and a 200Mhz
active clock for the PL system.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Position</th>
<th>Signal Name</th>
<th>Frequency</th>
<th>Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>U2</td>
<td>PS_CLK_33d3</td>
<td>33.333Mhz</td>
<td>B24</td>
</tr>
<tr>
<td>U6</td>
<td>SYS_CLK_P</td>
<td>200Mhz</td>
<td>C8</td>
</tr>
<tr>
<td>U6</td>
<td>SYS_CLK_N</td>
<td>200Mhz</td>
<td>C7</td>
</tr>
</tbody>
</table></section>
<section id="power">
<h2>○Power<a class="headerlink" href="#power" title="Link to this heading"></a></h2>
<p>​	<strong>Please note that the power input of XME7035 is +5V. We recommend using a 5V/2A
power supply.</strong>
​	The module requires a 5V input, and it automatically follows a cascading power-up sequence:
1.0V -&gt; 1.8V -&gt; 1.5V -&gt; 3.3V. The 3.3V output will be powered up last, and at the same time, it will
provide the PG signal of system power status.</p>
</section>
<section id="led">
<h2>○LED<a class="headerlink" href="#led" title="Link to this heading"></a></h2>
<p>​	The XME7035 board provides four LEDs, the power indicator, the FPGA configuration status
light, the PL-controlled user LED, and the PS user-controlled LED.
​	The LED signals are described in the following table.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>LED</th>
<th>ZYNQ Pin</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>D4</td>
<td>--</td>
<td>Power LED</td>
</tr>
<tr>
<td>D1</td>
<td>W9</td>
<td>FPGA configuration status LED, lit after successful FPGA configuration</td>
</tr>
<tr>
<td>D2</td>
<td>G14</td>
<td>LED on when FPGA E26 (MIO0) output is low</td>
</tr>
<tr>
<td>D3</td>
<td>H16</td>
<td>LED on when FPGA H16 output is low</td>
</tr>
</tbody>
</table></section>
<section id="expansion-ports">
<h2>○Expansion Ports<a class="headerlink" href="#expansion-ports" title="Link to this heading"></a></h2>
<p>​	The XME7035 uses three sets of connectors, JM1, JM3 and JM4, for the FPGA IO signals and
Ethernet interface.
​	3 x AXK5A2137YG, 120Pin, 0.5mm Pitch</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Core Board Connector Models</th>
<th>Based Board Connector Models</th>
<th>Manufacturers</th>
<th>Mated height</th>
</tr>
</thead>
<tbody>
<tr>
<td>AXK5A2137YG</td>
<td>AXK6A2337YG</td>
<td>Panasonic</td>
<td>3mm</td>
</tr>
</tbody>
</table><p>​	FPGA Bank, Number of IOs vs. B2B Connector Table</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>FPGA Bank</th>
<th>B2B Connector</th>
<th>IO Number</th>
<th>Voltage</th>
<th>Explain</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bank500</td>
<td>JM1</td>
<td>3</td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>BANK501</td>
<td>JM1</td>
<td>18</td>
<td>1.8V</td>
<td></td>
</tr>
<tr>
<td>Bank35</td>
<td>JM1</td>
<td>44</td>
<td>Adjustable</td>
<td>44 single-ended, can be mated to 22 differential pairs</td>
</tr>
<tr>
<td>Bank12</td>
<td>JM3</td>
<td>44</td>
<td>Adjustable</td>
<td>44 single-ended, can be mated to 22 differential pairs</td>
</tr>
<tr>
<td>Bank13</td>
<td>JM3</td>
<td>44</td>
<td>Adjustable</td>
<td>44 single-ended, can be mated to 22 differential pairs</td>
</tr>
<tr>
<td>BANK111</td>
<td>JM4</td>
<td>20</td>
<td>-</td>
<td>2 pairs of CLK, 4 pairs of TX and RX</td>
</tr>
<tr>
<td>BANK112</td>
<td>JM4</td>
<td>20</td>
<td>-</td>
<td>2 pairs of CLK, 4 pairs of TX and RX</td>
</tr>
</tbody>
</table><p>Description:</p>
<ol class="simple">
<li><p>Bank35 IO level depends on JM1 Pin29&amp;30 voltage input, input range 1.2V~1.8V.</p></li>
<li><p>Bank12 IO level depends on JM3 Pin29&amp;30 voltage input, input range 1.2V~3.3V.</p></li>
<li><p>Bank13 IO level depends on JM3 Pin89&amp;90 voltage input, input range 1.2V~3.3V.</p></li>
<li><p>MIO8,MIO14 and MIO15 (JM1 Pin20,55,57), JTAG,RESET (JM1 Pin18, Pin23~Pin29) level is 3.3V.</p></li>
<li><p>MIO28~MIO45 (JM1 Pin24,26,28···~Pin108) level is 1.8V.</p></li>
<li><p>Please refer to the ‘XME7035_Pinout _Table’ for detailed pin definitions of the XME7035.</p></li>
</ol>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../XME0726/XME0726-Reference_Manual.html" class="btn btn-neutral float-left" title="Revision History" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../DEV_BOARD/DEV_BOARD.html" class="btn btn-neutral float-right" title="DEV_BOARD Documentation" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, EAR.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>