============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 13 2023  09:25:34 am
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/clk
Endpoint:   alu_inst/Cout_reg/d (^) checked with leading edge of 'func_clk'
Beginpoint: B[0]                (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           119
= Required Time                  4881
- Arrival Time                   1922
= Slack Time                     2959
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
--------------------------------------------------------------------------------------------------------------------------------------------
                                     Pin                                  Edge        Cell         Fanout Load Slew Delay  Arrival Required 
                                                                                                          (fF) (ps)  (ps) Time(ps) Time(ps) 
--------------------------------------------------------------------------------------------------------------------------------------------
       B[0]                                                           (u) ^                             8  9.6    0    +0      400     3359 
       alu_inst/add_45_12/g1/in_1                                         ^                                            +0      400     3359 
       alu_inst/add_45_12/g1/z                                        (u) v     unmapped_nand2          1  1.2    0   +58      458     3417 
       alu_inst/add_45_12/g25/in_0                                        v                                            +0      458     3417 
       alu_inst/add_45_12/g25/z                                       (u) ^     unmapped_not            3  3.6    0   +40      498     3457 
       alu_inst/add_45_12/g9/in_1                                         ^                                            +0      498     3457 
       alu_inst/add_45_12/g9/z                                        (u) v     unmapped_nand2          1  1.2    0   +58      556     3515 
       alu_inst/add_45_12/g10/in_2                                        v                                            +0      556     3515 
       alu_inst/add_45_12/g10/z                                       (u) ^     unmapped_nand3          3  3.6    0  +131      686     3646 
       alu_inst/add_45_12/g15/in_1                                        ^                                            +0      686     3646 
       alu_inst/add_45_12/g15/z                                       (u) v     unmapped_nand2          1  1.2    0   +58      744     3703 
       alu_inst/add_45_12/g16/in_2                                        v                                            +0      744     3703 
       alu_inst/add_45_12/g16/z                                       (u) ^     unmapped_nand3          3  3.6    0  +131      875     3834 
       alu_inst/add_45_12/g24/in_0                                        ^                                            +0      875     3834 
       alu_inst/add_45_12/g24/z                                       (u) v     unmapped_xor2           3  3.6    0  +149     1024     3983 
       alu_inst/sharing_mux100_g6/data2                                   v                                            +0     1024     3983 
       alu_inst/sharing_mux100_g6/z                                   (u) v     unmapped_mux6           2  2.4    0  +179     1203     4162 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g49/in_1     v                                            +0     1203     4162 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g49/z    (u) ^     unmapped_complex2       2  2.4    0   +68     1271     4230 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g26/in_1     ^                                            +0     1271     4230 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g26/z    (u) v     unmapped_nor2           1  1.2    0   +58     1328     4287 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g30/in_0     v                                            +0     1328     4287 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g30/z    (u) ^     unmapped_nand2          1  1.2    0   +58     1386     4345 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g31/in_1     ^                                            +0     1386     4345 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g31/z    (u) v     unmapped_nand2          1  1.2    0   +58     1443     4402 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g58/in_0     v                                            +0     1443     4402 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g58/z    (u) ^     unmapped_complex2       1  1.2    0   +58     1501     4460 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g34/in_1     ^                                            +0     1501     4460 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g34/z    (u) v     unmapped_nand2          2  2.4    0   +68     1569     4528 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g8/in_0      v                                            +0     1569     4528 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g8/z     (u) ^     unmapped_not            1  1.2    0   +22     1591     4550 
       alu_inst/g820/in_0                                                 ^                                            +0     1591     4550 
       alu_inst/g820/z                                                (u) v     unmapped_not            1  1.2    0   +22     1613     4572 
       alu_inst/g847/in_0                                                 v                                            +0     1613     4572 
       alu_inst/g847/z                                                (u) ^     unmapped_nor2           1  1.2    0   +58     1671     4630 
       alu_inst/g848/in_0                                                 ^                                            +0     1671     4630 
       alu_inst/g848/z                                                (u) v     unmapped_not            1  1.2    0   +22     1693     4652 
       alu_inst/g851/in_2                                                 v                                            +0     1693     4652 
       alu_inst/g851/z                                                (u) ^     unmapped_nand4          1  1.2    0  +149     1842     4801 
       alu_inst/g852/in_0                                                 ^                                            +0     1842     4801 
       alu_inst/g852/z                                                (u) v     unmapped_not            1  1.2    0   +22     1864     4823 
       alu_inst/g853/in_0                                                 v                                            +0     1864     4823 
       alu_inst/g853/z                                                (u) ^     unmapped_nand2          1  1.2    0   +58     1922     4881 
       alu_inst/Cout_reg/d                                            <<< ^     unmapped_d_flop                        +0     1922     4881 
--------------------------------------------------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  10:14:45 am
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/clk
Endpoint:   alu_inst/Cout_reg/d (^) checked with leading edge of 'func_clk'
Beginpoint: B[0]                (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           119
= Required Time                  4881
- Arrival Time                   1922
= Slack Time                     2959
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
--------------------------------------------------------------------------------------------------------------------------------------------
                                     Pin                                  Edge        Cell         Fanout Load Slew Delay  Arrival Required 
                                                                                                          (fF) (ps)  (ps) Time(ps) Time(ps) 
--------------------------------------------------------------------------------------------------------------------------------------------
       B[0]                                                           (u) ^                             8  9.6    0    +0      400     3359 
       alu_inst/add_45_12/g1/in_1                                         ^                                            +0      400     3359 
       alu_inst/add_45_12/g1/z                                        (u) v     unmapped_nand2          1  1.2    0   +58      458     3417 
       alu_inst/add_45_12/g25/in_0                                        v                                            +0      458     3417 
       alu_inst/add_45_12/g25/z                                       (u) ^     unmapped_not            3  3.6    0   +40      498     3457 
       alu_inst/add_45_12/g9/in_1                                         ^                                            +0      498     3457 
       alu_inst/add_45_12/g9/z                                        (u) v     unmapped_nand2          1  1.2    0   +58      556     3515 
       alu_inst/add_45_12/g10/in_2                                        v                                            +0      556     3515 
       alu_inst/add_45_12/g10/z                                       (u) ^     unmapped_nand3          3  3.6    0  +131      686     3646 
       alu_inst/add_45_12/g15/in_1                                        ^                                            +0      686     3646 
       alu_inst/add_45_12/g15/z                                       (u) v     unmapped_nand2          1  1.2    0   +58      744     3703 
       alu_inst/add_45_12/g16/in_2                                        v                                            +0      744     3703 
       alu_inst/add_45_12/g16/z                                       (u) ^     unmapped_nand3          3  3.6    0  +131      875     3834 
       alu_inst/add_45_12/g24/in_0                                        ^                                            +0      875     3834 
       alu_inst/add_45_12/g24/z                                       (u) v     unmapped_xor2           3  3.6    0  +149     1024     3983 
       alu_inst/sharing_mux100_g6/data2                                   v                                            +0     1024     3983 
       alu_inst/sharing_mux100_g6/z                                   (u) v     unmapped_mux6           2  2.4    0  +179     1203     4162 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g49/in_1     v                                            +0     1203     4162 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g49/z    (u) ^     unmapped_complex2       2  2.4    0   +68     1271     4230 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g26/in_1     ^                                            +0     1271     4230 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g26/z    (u) v     unmapped_nor2           1  1.2    0   +58     1328     4287 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g30/in_0     v                                            +0     1328     4287 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g30/z    (u) ^     unmapped_nand2          1  1.2    0   +58     1386     4345 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g31/in_1     ^                                            +0     1386     4345 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g31/z    (u) v     unmapped_nand2          1  1.2    0   +58     1443     4402 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g58/in_0     v                                            +0     1443     4402 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g58/z    (u) ^     unmapped_complex2       1  1.2    0   +58     1501     4460 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g34/in_1     ^                                            +0     1501     4460 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g34/z    (u) v     unmapped_nand2          2  2.4    0   +68     1569     4528 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g8/in_0      v                                            +0     1569     4528 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g8/z     (u) ^     unmapped_not            1  1.2    0   +22     1591     4550 
       alu_inst/g820/in_0                                                 ^                                            +0     1591     4550 
       alu_inst/g820/z                                                (u) v     unmapped_not            1  1.2    0   +22     1613     4572 
       alu_inst/g847/in_0                                                 v                                            +0     1613     4572 
       alu_inst/g847/z                                                (u) ^     unmapped_nor2           1  1.2    0   +58     1671     4630 
       alu_inst/g848/in_0                                                 ^                                            +0     1671     4630 
       alu_inst/g848/z                                                (u) v     unmapped_not            1  1.2    0   +22     1693     4652 
       alu_inst/g851/in_2                                                 v                                            +0     1693     4652 
       alu_inst/g851/z                                                (u) ^     unmapped_nand4          1  1.2    0  +149     1842     4801 
       alu_inst/g852/in_0                                                 ^                                            +0     1842     4801 
       alu_inst/g852/z                                                (u) v     unmapped_not            1  1.2    0   +22     1864     4823 
       alu_inst/g853/in_0                                                 v                                            +0     1864     4823 
       alu_inst/g853/z                                                (u) ^     unmapped_nand2          1  1.2    0   +58     1922     4881 
       alu_inst/Cout_reg/d                                            <<< ^     unmapped_d_flop                        +0     1922     4881 
--------------------------------------------------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  10:18:31 am
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/clk
Endpoint:   alu_inst/Cout_reg/d (^) checked with leading edge of 'func_clk'
Beginpoint: B[0]                (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           119
= Required Time                  4881
- Arrival Time                   1922
= Slack Time                     2959
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
--------------------------------------------------------------------------------------------------------------------------------------------
                                     Pin                                  Edge        Cell         Fanout Load Slew Delay  Arrival Required 
                                                                                                          (fF) (ps)  (ps) Time(ps) Time(ps) 
--------------------------------------------------------------------------------------------------------------------------------------------
       B[0]                                                           (u) ^                             8  9.6    0    +0      400     3359 
       alu_inst/add_45_12/g1/in_1                                         ^                                            +0      400     3359 
       alu_inst/add_45_12/g1/z                                        (u) v     unmapped_nand2          1  1.2    0   +58      458     3417 
       alu_inst/add_45_12/g25/in_0                                        v                                            +0      458     3417 
       alu_inst/add_45_12/g25/z                                       (u) ^     unmapped_not            3  3.6    0   +40      498     3457 
       alu_inst/add_45_12/g9/in_1                                         ^                                            +0      498     3457 
       alu_inst/add_45_12/g9/z                                        (u) v     unmapped_nand2          1  1.2    0   +58      556     3515 
       alu_inst/add_45_12/g10/in_2                                        v                                            +0      556     3515 
       alu_inst/add_45_12/g10/z                                       (u) ^     unmapped_nand3          3  3.6    0  +131      686     3646 
       alu_inst/add_45_12/g15/in_1                                        ^                                            +0      686     3646 
       alu_inst/add_45_12/g15/z                                       (u) v     unmapped_nand2          1  1.2    0   +58      744     3703 
       alu_inst/add_45_12/g16/in_2                                        v                                            +0      744     3703 
       alu_inst/add_45_12/g16/z                                       (u) ^     unmapped_nand3          3  3.6    0  +131      875     3834 
       alu_inst/add_45_12/g24/in_0                                        ^                                            +0      875     3834 
       alu_inst/add_45_12/g24/z                                       (u) v     unmapped_xor2           3  3.6    0  +149     1024     3983 
       alu_inst/sharing_mux100_g6/data2                                   v                                            +0     1024     3983 
       alu_inst/sharing_mux100_g6/z                                   (u) v     unmapped_mux6           2  2.4    0  +179     1203     4162 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g49/in_1     v                                            +0     1203     4162 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g49/z    (u) ^     unmapped_complex2       2  2.4    0   +68     1271     4230 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g26/in_1     ^                                            +0     1271     4230 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g26/z    (u) v     unmapped_nor2           1  1.2    0   +58     1328     4287 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g30/in_0     v                                            +0     1328     4287 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g30/z    (u) ^     unmapped_nand2          1  1.2    0   +58     1386     4345 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g31/in_1     ^                                            +0     1386     4345 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g31/z    (u) v     unmapped_nand2          1  1.2    0   +58     1443     4402 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g58/in_0     v                                            +0     1443     4402 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g58/z    (u) ^     unmapped_complex2       1  1.2    0   +58     1501     4460 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g34/in_1     ^                                            +0     1501     4460 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g34/z    (u) v     unmapped_nand2          2  2.4    0   +68     1569     4528 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g8/in_0      v                                            +0     1569     4528 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g8/z     (u) ^     unmapped_not            1  1.2    0   +22     1591     4550 
       alu_inst/g820/in_0                                                 ^                                            +0     1591     4550 
       alu_inst/g820/z                                                (u) v     unmapped_not            1  1.2    0   +22     1613     4572 
       alu_inst/g847/in_0                                                 v                                            +0     1613     4572 
       alu_inst/g847/z                                                (u) ^     unmapped_nor2           1  1.2    0   +58     1671     4630 
       alu_inst/g848/in_0                                                 ^                                            +0     1671     4630 
       alu_inst/g848/z                                                (u) v     unmapped_not            1  1.2    0   +22     1693     4652 
       alu_inst/g851/in_2                                                 v                                            +0     1693     4652 
       alu_inst/g851/z                                                (u) ^     unmapped_nand4          1  1.2    0  +149     1842     4801 
       alu_inst/g852/in_0                                                 ^                                            +0     1842     4801 
       alu_inst/g852/z                                                (u) v     unmapped_not            1  1.2    0   +22     1864     4823 
       alu_inst/g853/in_0                                                 v                                            +0     1864     4823 
       alu_inst/g853/z                                                (u) ^     unmapped_nand2          1  1.2    0   +58     1922     4881 
       alu_inst/Cout_reg/d                                            <<< ^     unmapped_d_flop                        +0     1922     4881 
--------------------------------------------------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  10:23:41 am
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/clk
Endpoint:   alu_inst/Cout_reg/d (^) checked with leading edge of 'func_clk'
Beginpoint: B[0]                (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           119
= Required Time                  4881
- Arrival Time                   1922
= Slack Time                     2959
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
--------------------------------------------------------------------------------------------------------------------------------------------
                                     Pin                                  Edge        Cell         Fanout Load Slew Delay  Arrival Required 
                                                                                                          (fF) (ps)  (ps) Time(ps) Time(ps) 
--------------------------------------------------------------------------------------------------------------------------------------------
       B[0]                                                           (u) ^                             8  9.6    0    +0      400     3359 
       alu_inst/add_45_12/g1/in_1                                         ^                                            +0      400     3359 
       alu_inst/add_45_12/g1/z                                        (u) v     unmapped_nand2          1  1.2    0   +58      458     3417 
       alu_inst/add_45_12/g25/in_0                                        v                                            +0      458     3417 
       alu_inst/add_45_12/g25/z                                       (u) ^     unmapped_not            3  3.6    0   +40      498     3457 
       alu_inst/add_45_12/g9/in_1                                         ^                                            +0      498     3457 
       alu_inst/add_45_12/g9/z                                        (u) v     unmapped_nand2          1  1.2    0   +58      556     3515 
       alu_inst/add_45_12/g10/in_2                                        v                                            +0      556     3515 
       alu_inst/add_45_12/g10/z                                       (u) ^     unmapped_nand3          3  3.6    0  +131      686     3646 
       alu_inst/add_45_12/g15/in_1                                        ^                                            +0      686     3646 
       alu_inst/add_45_12/g15/z                                       (u) v     unmapped_nand2          1  1.2    0   +58      744     3703 
       alu_inst/add_45_12/g16/in_2                                        v                                            +0      744     3703 
       alu_inst/add_45_12/g16/z                                       (u) ^     unmapped_nand3          3  3.6    0  +131      875     3834 
       alu_inst/add_45_12/g24/in_0                                        ^                                            +0      875     3834 
       alu_inst/add_45_12/g24/z                                       (u) v     unmapped_xor2           3  3.6    0  +149     1024     3983 
       alu_inst/sharing_mux100_g6/data2                                   v                                            +0     1024     3983 
       alu_inst/sharing_mux100_g6/z                                   (u) v     unmapped_mux6           2  2.4    0  +179     1203     4162 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g49/in_1     v                                            +0     1203     4162 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g49/z    (u) ^     unmapped_complex2       2  2.4    0   +68     1271     4230 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g26/in_1     ^                                            +0     1271     4230 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g26/z    (u) v     unmapped_nor2           1  1.2    0   +58     1328     4287 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g30/in_0     v                                            +0     1328     4287 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g30/z    (u) ^     unmapped_nand2          1  1.2    0   +58     1386     4345 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g31/in_1     ^                                            +0     1386     4345 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g31/z    (u) v     unmapped_nand2          1  1.2    0   +58     1443     4402 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g58/in_0     v                                            +0     1443     4402 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g58/z    (u) ^     unmapped_complex2       1  1.2    0   +58     1501     4460 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g34/in_1     ^                                            +0     1501     4460 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g34/z    (u) v     unmapped_nand2          2  2.4    0   +68     1569     4528 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g8/in_0      v                                            +0     1569     4528 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g8/z     (u) ^     unmapped_not            1  1.2    0   +22     1591     4550 
       alu_inst/g820/in_0                                                 ^                                            +0     1591     4550 
       alu_inst/g820/z                                                (u) v     unmapped_not            1  1.2    0   +22     1613     4572 
       alu_inst/g847/in_0                                                 v                                            +0     1613     4572 
       alu_inst/g847/z                                                (u) ^     unmapped_nor2           1  1.2    0   +58     1671     4630 
       alu_inst/g848/in_0                                                 ^                                            +0     1671     4630 
       alu_inst/g848/z                                                (u) v     unmapped_not            1  1.2    0   +22     1693     4652 
       alu_inst/g851/in_2                                                 v                                            +0     1693     4652 
       alu_inst/g851/z                                                (u) ^     unmapped_nand4          1  1.2    0  +149     1842     4801 
       alu_inst/g852/in_0                                                 ^                                            +0     1842     4801 
       alu_inst/g852/z                                                (u) v     unmapped_not            1  1.2    0   +22     1864     4823 
       alu_inst/g853/in_0                                                 v                                            +0     1864     4823 
       alu_inst/g853/z                                                (u) ^     unmapped_nand2          1  1.2    0   +58     1922     4881 
       alu_inst/Cout_reg/d                                            <<< ^     unmapped_d_flop                        +0     1922     4881 
--------------------------------------------------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  12:23:37 pm
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Setup Check with Pin alu_inst/Cout_reg/clk
Endpoint:   alu_inst/Cout_reg/d (^) checked with leading edge of 'func_clk'
Beginpoint: B[0]                (^) triggered by leading edge of 'func_clk'
Other End Arrival Time           5000
- Setup                           119
= Required Time                  4881
- Arrival Time                   1922
= Slack Time                     2959
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
--------------------------------------------------------------------------------------------------------------------------------------------
                                     Pin                                  Edge        Cell         Fanout Load Slew Delay  Arrival Required 
                                                                                                          (fF) (ps)  (ps) Time(ps) Time(ps) 
--------------------------------------------------------------------------------------------------------------------------------------------
       B[0]                                                           (u) ^                             8  9.6    0    +0      400     3359 
       alu_inst/add_45_12/g1/in_1                                         ^                                            +0      400     3359 
       alu_inst/add_45_12/g1/z                                        (u) v     unmapped_nand2          1  1.2    0   +58      458     3417 
       alu_inst/add_45_12/g25/in_0                                        v                                            +0      458     3417 
       alu_inst/add_45_12/g25/z                                       (u) ^     unmapped_not            3  3.6    0   +40      498     3457 
       alu_inst/add_45_12/g9/in_1                                         ^                                            +0      498     3457 
       alu_inst/add_45_12/g9/z                                        (u) v     unmapped_nand2          1  1.2    0   +58      556     3515 
       alu_inst/add_45_12/g10/in_2                                        v                                            +0      556     3515 
       alu_inst/add_45_12/g10/z                                       (u) ^     unmapped_nand3          3  3.6    0  +131      686     3646 
       alu_inst/add_45_12/g15/in_1                                        ^                                            +0      686     3646 
       alu_inst/add_45_12/g15/z                                       (u) v     unmapped_nand2          1  1.2    0   +58      744     3703 
       alu_inst/add_45_12/g16/in_2                                        v                                            +0      744     3703 
       alu_inst/add_45_12/g16/z                                       (u) ^     unmapped_nand3          3  3.6    0  +131      875     3834 
       alu_inst/add_45_12/g24/in_0                                        ^                                            +0      875     3834 
       alu_inst/add_45_12/g24/z                                       (u) v     unmapped_xor2           3  3.6    0  +149     1024     3983 
       alu_inst/sharing_mux100_g6/data2                                   v                                            +0     1024     3983 
       alu_inst/sharing_mux100_g6/z                                   (u) v     unmapped_mux6           2  2.4    0  +179     1203     4162 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g49/in_1     v                                            +0     1203     4162 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g49/z    (u) ^     unmapped_complex2       2  2.4    0   +68     1271     4230 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g26/in_1     ^                                            +0     1271     4230 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g26/z    (u) v     unmapped_nor2           1  1.2    0   +58     1328     4287 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g30/in_0     v                                            +0     1328     4287 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g30/z    (u) ^     unmapped_nand2          1  1.2    0   +58     1386     4345 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g31/in_1     ^                                            +0     1386     4345 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g31/z    (u) v     unmapped_nand2          1  1.2    0   +58     1443     4402 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g58/in_0     v                                            +0     1443     4402 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g58/z    (u) ^     unmapped_complex2       1  1.2    0   +58     1501     4460 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g34/in_1     ^                                            +0     1501     4460 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g34/z    (u) v     unmapped_nand2          2  2.4    0   +68     1569     4528 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g8/in_0      v                                            +0     1569     4528 
       alu_inst/gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16/g8/z     (u) ^     unmapped_not            1  1.2    0   +22     1591     4550 
       alu_inst/g820/in_0                                                 ^                                            +0     1591     4550 
       alu_inst/g820/z                                                (u) v     unmapped_not            1  1.2    0   +22     1613     4572 
       alu_inst/g847/in_0                                                 v                                            +0     1613     4572 
       alu_inst/g847/z                                                (u) ^     unmapped_nor2           1  1.2    0   +58     1671     4630 
       alu_inst/g848/in_0                                                 ^                                            +0     1671     4630 
       alu_inst/g848/z                                                (u) v     unmapped_not            1  1.2    0   +22     1693     4652 
       alu_inst/g851/in_2                                                 v                                            +0     1693     4652 
       alu_inst/g851/z                                                (u) ^     unmapped_nand4          1  1.2    0  +149     1842     4801 
       alu_inst/g852/in_0                                                 ^                                            +0     1842     4801 
       alu_inst/g852/z                                                (u) v     unmapped_not            1  1.2    0   +22     1864     4823 
       alu_inst/g853/in_0                                                 v                                            +0     1864     4823 
       alu_inst/g853/z                                                (u) ^     unmapped_nand2          1  1.2    0   +58     1922     4881 
       alu_inst/Cout_reg/d                                            <<< ^     unmapped_d_flop                        +0     1922     4881 
--------------------------------------------------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
