// Seed: 2666718661
module module_0 (
    input wand id_0,
    input supply1 id_1
    , id_4,
    input wand id_2
);
  final begin : LABEL_0
    id_4 = 1;
  end
  assign module_2.type_11 = 0;
  wire id_5 = 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input wire id_0,
    input wire id_1,
    output tri1 id_2,
    input tri id_3,
    output supply0 id_4,
    output uwire id_5,
    input uwire id_6,
    input uwire id_7,
    input tri id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri id_11,
    input wand id_12,
    output supply0 id_13,
    input wand id_14,
    input wor id_15,
    input wire id_16,
    input wire id_17,
    output supply1 id_18,
    output wor id_19,
    output wor id_20
);
  wire id_22;
  xnor primCall (
      id_2,
      id_1,
      id_8,
      id_14,
      id_9,
      id_17,
      id_22,
      id_3,
      id_7,
      id_15,
      id_12,
      id_16,
      id_10,
      id_0,
      id_6
  );
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1
  );
endmodule
