From 5a8bf5037a7904515d030ba7fe86740881a14feb Mon Sep 17 00:00:00 2001
From: Tejas Upadhyay <tejas.upadhyay@xilinx.com>
Date: Tue, 6 Jun 2017 11:15:35 -0700
Subject: [PATCH 148/532] drm: xilinx: dp: Add macros for misc0

commit ff8740676e3c2e218a4bcead36cfb84c14081fa4 from
https://github.com/Xilinx/linux-xlnx.git

Added following macros:
        -XILINX_DP_MISC0_FORMAT_MASK
        -XILINX_DP_MISC0_BPC_MASK

Signed-off-by: Tejas Upadhyay <tejasu@xilinx.com>
Reviewed-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 drivers/gpu/drm/xilinx/xilinx_drm_dp.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
index a066b8d..d41b001 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
@@ -227,11 +227,13 @@ MODULE_PARM_DESC(aux_timeout_ms,
 #define XILINX_DP_MISC0_RGB				(0)
 #define XILINX_DP_MISC0_YCRCB_422			(5 << 1)
 #define XILINX_DP_MISC0_YCRCB_444			(6 << 1)
+#define XILINX_DP_MISC0_FORMAT_MASK			0xe
 #define XILINX_DP_MISC0_BPC_6				(0 << 5)
 #define XILINX_DP_MISC0_BPC_8				(1 << 5)
 #define XILINX_DP_MISC0_BPC_10				(2 << 5)
 #define XILINX_DP_MISC0_BPC_12				(3 << 5)
 #define XILINX_DP_MISC0_BPC_16				(4 << 5)
+#define XILINX_DP_MISC0_BPC_MASK			0xe0
 #define XILINX_DP_MISC1_Y_ONLY				(1 << 7)
 
 #define DP_REDUCED_BIT_RATE				162000
-- 
2.7.4

