(pcb "/Users/samwarmuth/Documents/splitflap/splitflap-pcb/splitflap-pcb.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.0-0)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  150000 -133300  100000 -133300  100000 -100000  150000 -100000
            150000 -133300)
    )
    (via "Via[0-1]_800:400_um" "Via[0-1]_5500:3100_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_TO_SOT_SMD:TO-252-2"
      (place U1 112192 -122098 front 90 (PN REGULATOR))
    )
    (component "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm"
      (place U3 125000 -107798 front 180 (PN TPIC6595))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical
      (place J7 135306 -124384 front 90 (PN "AVR-ISP-6"))
    )
    (component "Package_QFP:TQFP-32_7x7mm_P0.8mm"
      (place U2 125984 -123190 front 0 (PN "ATtiny88-AU"))
    )
    (component Capacitor_SMD:C_0603_1608Metric
      (place C1 113716 -128448 front 0 (PN 0.1uF))
      (place C2 110668 -128448 front 0 (PN 0.1uF))
      (place R1 124384 -117272 front 180 (PN 10K))
      (place R2 117018 -126924 front 270 (PN 4K7))
    )
    (component Capacitor_SMD:C_0603_1608Metric::1
      (place C3 132080 -123926 front 90 (PN 0.1uF))
      (place R3 119050 -126902 front 270 (PN 4K7))
    )
    (component "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical"
      (place J1 103048 -124000 front 90 (PN "INPUT CONN"))
    )
    (component "Connector_JST:JST_XH_B3B-XH-A_1x03_P2.50mm_Vertical"
      (place J2 103048 -109000 front 0 (PN "HALL 1"))
    )
    (component "Connector_JST:JST_XH_B3B-XH-A_1x03_P2.50mm_Vertical::1"
      (place J3 141910 -109000 front 0 (PN "HALL 2"))
    )
    (component "Connector_JST:JST_XH_B5B-XH-A_1x05_P2.50mm_Vertical"
      (place J4 114478 -112954 front 90 (PN "STEPPER 1"))
    )
    (component "Connector_JST:JST_XH_B5B-XH-A_1x05_P2.50mm_Vertical::1"
      (place J5 134290 -112954 front 90 (PN "STEPPER 2"))
    )
    (component "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical::1"
      (place J6 145974 -124000 front 90 (PN "OUTPUT CONN"))
    )
  )
  (library
    (image "Package_TO_SOT_SMD:TO-252-2"
      (outline (path signal 50  5550 3500  -5550 3500))
      (outline (path signal 50  5550 -3500  5550 3500))
      (outline (path signal 50  -5550 -3500  5550 -3500))
      (outline (path signal 50  -5550 3500  -5550 -3500))
      (outline (path signal 120  -2470 -3180  -3570 -3180))
      (outline (path signal 120  -2470 -3450  -2470 -3180))
      (outline (path signal 120  -970 -3450  -2470 -3450))
      (outline (path signal 120  -2470 3180  -5300 3180))
      (outline (path signal 120  -2470 3450  -2470 3180))
      (outline (path signal 120  -970 3450  -2470 3450))
      (outline (path signal 100  -4970 -2655  -2270 -2655))
      (outline (path signal 100  -4970 -1905  -4970 -2655))
      (outline (path signal 100  -2270 -1905  -4970 -1905))
      (outline (path signal 100  -4970 1905  -2270 1905))
      (outline (path signal 100  -4970 2655  -4970 1905))
      (outline (path signal 100  -1865 2655  -4970 2655))
      (outline (path signal 100  -1270 3250  3950 3250))
      (outline (path signal 100  -2270 2250  -1270 3250))
      (outline (path signal 100  -2270 -3250  -2270 2250))
      (outline (path signal 100  3950 -3250  -2270 -3250))
      (outline (path signal 100  3950 3250  3950 -3250))
      (outline (path signal 100  4950 -2700  3950 -2700))
      (outline (path signal 100  4950 2700  4950 -2700))
      (outline (path signal 100  3950 2700  4950 2700))
      (pin Rect[T]Pad_6400x5800_um 2 2100 0)
      (pin Rect[T]Pad_2200x1200_um 3 -4200 -2280)
      (pin Rect[T]Pad_2200x1200_um 1 -4200 2280)
    )
    (image "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm"
      (outline (path signal 150  -2750 6400  3750 6400))
      (outline (path signal 150  3750 6400  3750 -6400))
      (outline (path signal 150  3750 -6400  -3750 -6400))
      (outline (path signal 150  -3750 -6400  -3750 5400))
      (outline (path signal 150  -3750 5400  -2750 6400))
      (outline (path signal 50  -5950 6750  -5950 -6750))
      (outline (path signal 50  5950 6750  5950 -6750))
      (outline (path signal 50  -5950 6750  5950 6750))
      (outline (path signal 50  -5950 -6750  5950 -6750))
      (outline (path signal 150  -3875 6575  -3875 6325))
      (outline (path signal 150  3875 6575  3875 6240))
      (outline (path signal 150  3875 -6575  3875 -6240))
      (outline (path signal 150  -3875 -6575  -3875 -6240))
      (outline (path signal 150  -3875 6575  3875 6575))
      (outline (path signal 150  -3875 -6575  3875 -6575))
      (outline (path signal 150  -3875 6325  -5675 6325))
      (pin Rect[T]Pad_1950x600_um 1 -4700 5715)
      (pin Rect[T]Pad_1950x600_um 2 -4700 4445)
      (pin Rect[T]Pad_1950x600_um 3 -4700 3175)
      (pin Rect[T]Pad_1950x600_um 4 -4700 1905)
      (pin Rect[T]Pad_1950x600_um 5 -4700 635)
      (pin Rect[T]Pad_1950x600_um 6 -4700 -635)
      (pin Rect[T]Pad_1950x600_um 7 -4700 -1905)
      (pin Rect[T]Pad_1950x600_um 8 -4700 -3175)
      (pin Rect[T]Pad_1950x600_um 9 -4700 -4445)
      (pin Rect[T]Pad_1950x600_um 10 -4700 -5715)
      (pin Rect[T]Pad_1950x600_um 11 4700 -5715)
      (pin Rect[T]Pad_1950x600_um 12 4700 -4445)
      (pin Rect[T]Pad_1950x600_um 13 4700 -3175)
      (pin Rect[T]Pad_1950x600_um 14 4700 -1905)
      (pin Rect[T]Pad_1950x600_um 15 4700 -635)
      (pin Rect[T]Pad_1950x600_um 16 4700 635)
      (pin Rect[T]Pad_1950x600_um 17 4700 1905)
      (pin Rect[T]Pad_1950x600_um 18 4700 3175)
      (pin Rect[T]Pad_1950x600_um 19 4700 4445)
      (pin Rect[T]Pad_1950x600_um 20 4700 5715)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x03_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -6350))
      (outline (path signal 100  3810 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -6410  3870 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  3870 1330  3870 -6410))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  4350 -6850))
      (outline (path signal 50  4350 -6850  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
    )
    (image "Package_QFP:TQFP-32_7x7mm_P0.8mm"
      (outline (path signal 150  -2500 3500  3500 3500))
      (outline (path signal 150  3500 3500  3500 -3500))
      (outline (path signal 150  3500 -3500  -3500 -3500))
      (outline (path signal 150  -3500 -3500  -3500 2500))
      (outline (path signal 150  -3500 2500  -2500 3500))
      (outline (path signal 50  -5300 5300  -5300 -5300))
      (outline (path signal 50  5300 5300  5300 -5300))
      (outline (path signal 50  -5300 5300  5300 5300))
      (outline (path signal 50  -5300 -5300  5300 -5300))
      (outline (path signal 150  -3625 3625  -3625 3400))
      (outline (path signal 150  3625 3625  3625 3300))
      (outline (path signal 150  3625 -3625  3625 -3300))
      (outline (path signal 150  -3625 -3625  -3625 -3300))
      (outline (path signal 150  -3625 3625  -3300 3625))
      (outline (path signal 150  -3625 -3625  -3300 -3625))
      (outline (path signal 150  3625 -3625  3300 -3625))
      (outline (path signal 150  3625 3625  3300 3625))
      (outline (path signal 150  -3625 3400  -5050 3400))
      (pin Rect[T]Pad_1600x550_um 1 -4250 2800)
      (pin Rect[T]Pad_1600x550_um 2 -4250 2000)
      (pin Rect[T]Pad_1600x550_um 3 -4250 1200)
      (pin Rect[T]Pad_1600x550_um 4 -4250 400)
      (pin Rect[T]Pad_1600x550_um 5 -4250 -400)
      (pin Rect[T]Pad_1600x550_um 6 -4250 -1200)
      (pin Rect[T]Pad_1600x550_um 7 -4250 -2000)
      (pin Rect[T]Pad_1600x550_um 8 -4250 -2800)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 9 -2800 -4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 10 -2000 -4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 11 -1200 -4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 12 -400 -4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 13 400 -4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 14 1200 -4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 15 2000 -4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 16 2800 -4250)
      (pin Rect[T]Pad_1600x550_um 17 4250 -2800)
      (pin Rect[T]Pad_1600x550_um 18 4250 -2000)
      (pin Rect[T]Pad_1600x550_um 19 4250 -1200)
      (pin Rect[T]Pad_1600x550_um 20 4250 -400)
      (pin Rect[T]Pad_1600x550_um 21 4250 400)
      (pin Rect[T]Pad_1600x550_um 22 4250 1200)
      (pin Rect[T]Pad_1600x550_um 23 4250 2000)
      (pin Rect[T]Pad_1600x550_um 24 4250 2800)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 25 2800 4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 26 2000 4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 27 1200 4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 28 400 4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 29 -400 4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 30 -1200 4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 31 -2000 4250)
      (pin Rect[T]Pad_1600x550_um (rotate 90) 32 -2800 4250)
    )
    (image Capacitor_SMD:C_0603_1608Metric
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 120  -162.779 510  162.779 510))
      (outline (path signal 120  -162.779 -510  162.779 -510))
      (outline (path signal 50  -1480 -730  -1480 730))
      (outline (path signal 50  -1480 730  1480 730))
      (outline (path signal 50  1480 730  1480 -730))
      (outline (path signal 50  1480 -730  -1480 -730))
      (pin RoundRect[T]Pad_875x950_219.582_um 1 -787.5 0)
      (pin RoundRect[T]Pad_875x950_219.582_um 2 787.5 0)
    )
    (image Capacitor_SMD:C_0603_1608Metric::1
      (outline (path signal 50  1480 -730  -1480 -730))
      (outline (path signal 50  1480 730  1480 -730))
      (outline (path signal 50  -1480 730  1480 730))
      (outline (path signal 50  -1480 -730  -1480 730))
      (outline (path signal 120  -162.779 -510  162.779 -510))
      (outline (path signal 120  -162.779 510  162.779 510))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  -800 -400  -800 400))
      (pin RoundRect[T]Pad_875x950_219.582_um 2 787.5 0)
      (pin RoundRect[T]Pad_875x950_219.582_um 1 -787.5 0)
    )
    (image "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical"
      (outline (path signal 120  -2850 2750  -2850 1500))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  9300 -2750  3750 -2750))
      (outline (path signal 120  9300 200  9300 -2750))
      (outline (path signal 120  10050 200  9300 200))
      (outline (path signal 120  -1800 -2750  3750 -2750))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  10050 2450  8250 2450))
      (outline (path signal 120  10050 1700  10050 2450))
      (outline (path signal 120  8250 1700  10050 1700))
      (outline (path signal 120  8250 2450  8250 1700))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  6750 2450  750 2450))
      (outline (path signal 120  6750 1700  6750 2450))
      (outline (path signal 120  750 1700  6750 1700))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 50  10450 2850  -2950 2850))
      (outline (path signal 50  10450 -3900  10450 2850))
      (outline (path signal 50  -2950 -3900  10450 -3900))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 120  10060 2460  -2560 2460))
      (outline (path signal 120  10060 -3510  10060 2460))
      (outline (path signal 120  -2560 -3510  10060 -3510))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 100  9950 2350  -2450 2350))
      (outline (path signal 100  9950 -3400  9950 2350))
      (outline (path signal 100  -2450 -3400  9950 -3400))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
    )
    (image "Connector_JST:JST_XH_B3B-XH-A_1x03_P2.50mm_Vertical"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  7450 -3400))
      (outline (path signal 100  7450 -3400  7450 2350))
      (outline (path signal 100  7450 2350  -2450 2350))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  -2560 -3510  7560 -3510))
      (outline (path signal 120  7560 -3510  7560 2460))
      (outline (path signal 120  7560 2460  -2560 2460))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  7950 -3900))
      (outline (path signal 50  7950 -3900  7950 2850))
      (outline (path signal 50  7950 2850  -2950 2850))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  4250 1700))
      (outline (path signal 120  4250 1700  4250 2450))
      (outline (path signal 120  4250 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  5750 2450  5750 1700))
      (outline (path signal 120  5750 1700  7550 1700))
      (outline (path signal 120  7550 1700  7550 2450))
      (outline (path signal 120  7550 2450  5750 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  2500 -2750))
      (outline (path signal 120  7550 200  6800 200))
      (outline (path signal 120  6800 200  6800 -2750))
      (outline (path signal 120  6800 -2750  2500 -2750))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
    )
    (image "Connector_JST:JST_XH_B3B-XH-A_1x03_P2.50mm_Vertical::1"
      (outline (path signal 120  -2850 2750  -2850 1500))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  6800 -2750  2500 -2750))
      (outline (path signal 120  6800 200  6800 -2750))
      (outline (path signal 120  7550 200  6800 200))
      (outline (path signal 120  -1800 -2750  2500 -2750))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  7550 2450  5750 2450))
      (outline (path signal 120  7550 1700  7550 2450))
      (outline (path signal 120  5750 1700  7550 1700))
      (outline (path signal 120  5750 2450  5750 1700))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  4250 2450  750 2450))
      (outline (path signal 120  4250 1700  4250 2450))
      (outline (path signal 120  750 1700  4250 1700))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 50  7950 2850  -2950 2850))
      (outline (path signal 50  7950 -3900  7950 2850))
      (outline (path signal 50  -2950 -3900  7950 -3900))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 120  7560 2460  -2560 2460))
      (outline (path signal 120  7560 -3510  7560 2460))
      (outline (path signal 120  -2560 -3510  7560 -3510))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 100  7450 2350  -2450 2350))
      (outline (path signal 100  7450 -3400  7450 2350))
      (outline (path signal 100  -2450 -3400  7450 -3400))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
    )
    (image "Connector_JST:JST_XH_B5B-XH-A_1x05_P2.50mm_Vertical"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  12450 -3400))
      (outline (path signal 100  12450 -3400  12450 2350))
      (outline (path signal 100  12450 2350  -2450 2350))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  -2560 -3510  12560 -3510))
      (outline (path signal 120  12560 -3510  12560 2460))
      (outline (path signal 120  12560 2460  -2560 2460))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  12950 -3900))
      (outline (path signal 50  12950 -3900  12950 2850))
      (outline (path signal 50  12950 2850  -2950 2850))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  9250 1700))
      (outline (path signal 120  9250 1700  9250 2450))
      (outline (path signal 120  9250 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  10750 2450  10750 1700))
      (outline (path signal 120  10750 1700  12550 1700))
      (outline (path signal 120  12550 1700  12550 2450))
      (outline (path signal 120  12550 2450  10750 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  5000 -2750))
      (outline (path signal 120  12550 200  11800 200))
      (outline (path signal 120  11800 200  11800 -2750))
      (outline (path signal 120  11800 -2750  5000 -2750))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 5 10000 0)
    )
    (image "Connector_JST:JST_XH_B5B-XH-A_1x05_P2.50mm_Vertical::1"
      (outline (path signal 120  -2850 2750  -2850 1500))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  11800 -2750  5000 -2750))
      (outline (path signal 120  11800 200  11800 -2750))
      (outline (path signal 120  12550 200  11800 200))
      (outline (path signal 120  -1800 -2750  5000 -2750))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  12550 2450  10750 2450))
      (outline (path signal 120  12550 1700  12550 2450))
      (outline (path signal 120  10750 1700  12550 1700))
      (outline (path signal 120  10750 2450  10750 1700))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  9250 2450  750 2450))
      (outline (path signal 120  9250 1700  9250 2450))
      (outline (path signal 120  750 1700  9250 1700))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 50  12950 2850  -2950 2850))
      (outline (path signal 50  12950 -3900  12950 2850))
      (outline (path signal 50  -2950 -3900  12950 -3900))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 120  12560 2460  -2560 2460))
      (outline (path signal 120  12560 -3510  12560 2460))
      (outline (path signal 120  -2560 -3510  12560 -3510))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 100  12450 2350  -2450 2350))
      (outline (path signal 100  12450 -3400  12450 2350))
      (outline (path signal 100  -2450 -3400  12450 -3400))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (pin Oval[A]Pad_1700x1950_um 5 10000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
    )
    (image "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical::1"
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  -2450 -3400  9950 -3400))
      (outline (path signal 100  9950 -3400  9950 2350))
      (outline (path signal 100  9950 2350  -2450 2350))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  -2560 -3510  10060 -3510))
      (outline (path signal 120  10060 -3510  10060 2460))
      (outline (path signal 120  10060 2460  -2560 2460))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  -2950 -3900  10450 -3900))
      (outline (path signal 50  10450 -3900  10450 2850))
      (outline (path signal 50  10450 2850  -2950 2850))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  750 1700  6750 1700))
      (outline (path signal 120  6750 1700  6750 2450))
      (outline (path signal 120  6750 2450  750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  8250 2450  8250 1700))
      (outline (path signal 120  8250 1700  10050 1700))
      (outline (path signal 120  10050 1700  10050 2450))
      (outline (path signal 120  10050 2450  8250 2450))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  -1800 -2750  3750 -2750))
      (outline (path signal 120  10050 200  9300 200))
      (outline (path signal 120  9300 200  9300 -2750))
      (outline (path signal 120  9300 -2750  3750 -2750))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
    )
    (padstack Oval[A]Pad_1700x1950_um
      (shape (path F.Cu 1700  0 -125  0 125))
      (shape (path B.Cu 1700  0 -125  0 125))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_875x950_219.582_um
      (shape (polygon F.Cu 0  256.88 472.496  293.851 462.59  328.541 446.414  359.895 424.46
            386.96 397.395  408.914 366.041  425.09 331.351  434.996 294.38
            438.332 256.25  438.332 -256.25  434.996 -294.38  425.09 -331.351
            408.914 -366.041  386.96 -397.395  359.895 -424.46  328.541 -446.414
            293.851 -462.59  256.88 -472.496  218.75 -475.832  -218.75 -475.832
            -256.88 -472.496  -293.851 -462.59  -328.541 -446.414  -359.895 -424.46
            -386.96 -397.395  -408.914 -366.041  -425.09 -331.351  -434.996 -294.38
            -438.332 -256.25  -438.332 256.25  -434.996 294.38  -425.09 331.351
            -408.914 366.041  -386.96 397.395  -359.895 424.46  -328.541 446.414
            -293.851 462.59  -256.88 472.496  -218.75 475.832  218.75 475.832
            256.88 472.496))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1950_250.951_um
      (shape (polygon F.Cu 0  643.577 972.138  685.83 960.817  725.475 942.33  761.308 917.24
            792.24 886.308  817.33 850.476  835.817 810.83  847.138 768.577
            850.951 725  850.951 -725  847.138 -768.577  835.817 -810.83
            817.33 -850.475  792.24 -886.308  761.308 -917.24  725.476 -942.33
            685.83 -960.817  643.577 -972.138  600 -975.951  -600 -975.951
            -643.577 -972.138  -685.83 -960.817  -725.475 -942.33  -761.308 -917.24
            -792.24 -886.308  -817.33 -850.476  -835.817 -810.83  -847.138 -768.577
            -850.951 -725  -850.951 725  -847.138 768.577  -835.817 810.83
            -817.33 850.475  -792.24 886.308  -761.308 917.24  -725.476 942.33
            -685.83 960.817  -643.577 972.138  -600 975.951  600 975.951
            643.577 972.138))
      (shape (polygon B.Cu 0  643.577 972.138  685.83 960.817  725.475 942.33  761.308 917.24
            792.24 886.308  817.33 850.476  835.817 810.83  847.138 768.577
            850.951 725  850.951 -725  847.138 -768.577  835.817 -810.83
            817.33 -850.475  792.24 -886.308  761.308 -917.24  725.476 -942.33
            685.83 -960.817  643.577 -972.138  600 -975.951  -600 -975.951
            -643.577 -972.138  -685.83 -960.817  -725.475 -942.33  -761.308 -917.24
            -792.24 -886.308  -817.33 -850.476  -835.817 -810.83  -847.138 -768.577
            -850.951 -725  -850.951 725  -847.138 768.577  -835.817 810.83
            -817.33 850.475  -792.24 886.308  -761.308 917.24  -725.476 942.33
            -685.83 960.817  -643.577 972.138  -600 975.951  600 975.951
            643.577 972.138))
      (attach off)
    )
    (padstack Rect[T]Pad_2200x1200_um
      (shape (rect F.Cu -1100 -600 1100 600))
      (attach off)
    )
    (padstack Rect[T]Pad_6400x5800_um
      (shape (rect F.Cu -3200 -2900 3200 2900))
      (attach off)
    )
    (padstack Rect[T]Pad_1600x550_um
      (shape (rect F.Cu -800 -275 800 275))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1950x600_um
      (shape (rect F.Cu -975 -300 975 300))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack "Via[0-1]_5500:3100_um"
      (shape (circle F.Cu 5500))
      (shape (circle B.Cu 5500))
      (attach off)
    )
  )
  (network
    (net GND
      (pins U1-2 U3-1 U3-10 U3-11 U3-19 U3-20 J7-6 U2-5 U2-21 C1-1 C2-2 C3-2 J1-3
        J2-2 J3-2 J6-3)
    )
    (net +5V
      (pins U1-3 U3-2 U3-8 U2-4 U2-18 C1-2 C3-1 R1-2 R2-2 R3-2 J2-1 J3-1)
    )
    (net +12V
      (pins U1-1 C2-1 J1-4 J4-5 J5-5 J6-4)
    )
    (net SCL
      (pins U2-28 R3-1 J1-2 J6-2)
    )
    (net SDA
      (pins U2-27 R2-1 J1-1 J6-1)
    )
    (net "Net-(J2-Pad3)"
      (pins U2-32 J2-3)
    )
    (net "Net-(J3-Pad3)"
      (pins U2-1 J3-3)
    )
    (net "Net-(J4-Pad1)"
      (pins U3-17 J4-1)
    )
    (net "Net-(J4-Pad2)"
      (pins U3-16 J4-2)
    )
    (net "Net-(J4-Pad3)"
      (pins U3-15 J4-3)
    )
    (net "Net-(J4-Pad4)"
      (pins U3-14 J4-4)
    )
    (net "Net-(J5-Pad4)"
      (pins U3-7 J5-4)
    )
    (net "Net-(J5-Pad3)"
      (pins U3-6 J5-3)
    )
    (net "Net-(J5-Pad2)"
      (pins U3-5 J5-2)
    )
    (net "Net-(J5-Pad1)"
      (pins U3-4 J5-1)
    )
    (net MISO
      (pins J7-1 U2-16)
    )
    (net "Net-(J7-Pad2)"
      (pins J7-2)
    )
    (net SCK
      (pins U3-13 J7-3 U2-17)
    )
    (net MOSI
      (pins U3-3 J7-4 U2-15)
    )
    (net RST
      (pins J7-5 U2-29 R1-1)
    )
    (net "Net-(U2-Pad2)"
      (pins U2-2)
    )
    (net "Net-(U2-Pad3)"
      (pins U2-3)
    )
    (net "Net-(U2-Pad6)"
      (pins U2-6)
    )
    (net "Net-(U2-Pad7)"
      (pins U2-7)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8)
    )
    (net "Net-(U2-Pad9)"
      (pins U2-9)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10)
    )
    (net "Net-(U2-Pad11)"
      (pins U2-11)
    )
    (net "Net-(U2-Pad12)"
      (pins U2-12)
    )
    (net "TPIC-ENABLE"
      (pins U3-9 U2-13)
    )
    (net SS
      (pins U3-12 U2-14)
    )
    (net "Net-(U2-Pad19)"
      (pins U2-19)
    )
    (net "Net-(U2-Pad20)"
      (pins U2-20)
    )
    (net "Net-(U2-Pad22)"
      (pins U2-22)
    )
    (net "Net-(U2-Pad23)"
      (pins U2-23)
    )
    (net "Net-(U2-Pad24)"
      (pins U2-24)
    )
    (net "Net-(U2-Pad25)"
      (pins U2-25)
    )
    (net "Net-(U2-Pad26)"
      (pins U2-26)
    )
    (net "Net-(U2-Pad30)"
      (pins U2-30)
    )
    (net "Net-(U2-Pad31)"
      (pins U2-31)
    )
    (net "Net-(U3-Pad18)"
      (pins U3-18)
    )
    (class kicad_default "" +12V +5V GND MISO MOSI "Net-(J2-Pad3)" "Net-(J3-Pad3)"
      "Net-(J4-Pad1)" "Net-(J4-Pad2)" "Net-(J4-Pad3)" "Net-(J4-Pad4)" "Net-(J5-Pad1)"
      "Net-(J5-Pad2)" "Net-(J5-Pad3)" "Net-(J5-Pad4)" "Net-(J7-Pad2)" "Net-(U2-Pad10)"
      "Net-(U2-Pad11)" "Net-(U2-Pad12)" "Net-(U2-Pad19)" "Net-(U2-Pad2)" "Net-(U2-Pad20)"
      "Net-(U2-Pad22)" "Net-(U2-Pad23)" "Net-(U2-Pad24)" "Net-(U2-Pad25)"
      "Net-(U2-Pad26)" "Net-(U2-Pad3)" "Net-(U2-Pad30)" "Net-(U2-Pad31)" "Net-(U2-Pad6)"
      "Net-(U2-Pad7)" "Net-(U2-Pad8)" "Net-(U2-Pad9)" "Net-(U3-Pad18)" RST
      SCK SCL SDA SS "TPIC-ENABLE"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (via "Via[0-1]_5500:3100_um"  102794 -130480 (net GND)(type protect))
    (via "Via[0-1]_5500:3100_um"  147244 -130480 (net GND)(type protect))
    (via "Via[0-1]_5500:3100_um"  102794 -102794 (net GND)(type protect))
    (via "Via[0-1]_5500:3100_um"  147244 -102794 (net GND)(type protect))
  )
)
