{
  "Top": "fit",
  "RtlTop": "fit",
  "RtlPrefix": "",
  "RtlSubPrefix": "fit_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "spartan7",
    "Device": "xc7s100",
    "Package": "-fgga676",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<Observation, 500>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<Result, 10>&",
      "srcSize": "384",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_rtl -register_reset_num=3",
      "config_cosim -enable_dataflow_profiling=1",
      "config_cosim -tool=xsim",
      "config_export -flow=syn",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": [
      "set_directive_top fit -name fit",
      "set_directive_top fit -name fit"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fit"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fit",
    "Version": "1.0",
    "DisplayName": "Fit",
    "Revision": "2113981543",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fit_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/fit.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fit_control_s_axi.vhd",
      "impl\/vhdl\/fit_fifo_w2_d10_S.vhd",
      "impl\/vhdl\/fit_fifo_w12_d10_S.vhd",
      "impl\/vhdl\/fit_fifo_w64_d10_S.vhd",
      "impl\/vhdl\/fit_fifo_w332_d10_A.vhd",
      "impl\/vhdl\/fit_finalStage.vhd",
      "impl\/vhdl\/fit_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/fit_interStage1.vhd",
      "impl\/vhdl\/fit_interStage2.vhd",
      "impl\/vhdl\/fit_mul_34s_34s_68_1_1.vhd",
      "impl\/vhdl\/fit_mul_36s_12s_48_1_1.vhd",
      "impl\/vhdl\/fit_mul_64s_12s_76_5_1.vhd",
      "impl\/vhdl\/fit_mul_64s_44s_96_5_1.vhd",
      "impl\/vhdl\/fit_mul_64s_64s_96_5_1.vhd",
      "impl\/vhdl\/fit_mul_64s_64s_128_5_1.vhd",
      "impl\/vhdl\/fit_mul_65s_64s_96_5_1.vhd",
      "impl\/vhdl\/fit_mul_76s_64s_96_5_1.vhd",
      "impl\/vhdl\/fit_mul_128s_64s_128_5_1.vhd",
      "impl\/vhdl\/fit_readStage.vhd",
      "impl\/vhdl\/fit_regslice_both.vhd",
      "impl\/vhdl\/fit_sdiv_34ns_12s_34_38_1.vhd",
      "impl\/vhdl\/fit_sdiv_64ns_13s_64_68_1.vhd",
      "impl\/vhdl\/fit_sdiv_66ns_64s_64_70_1.vhd",
      "impl\/vhdl\/fit_sdiv_96ns_64s_64_100_1.vhd",
      "impl\/vhdl\/fit_start_for_finalStage_U0.vhd",
      "impl\/vhdl\/fit_start_for_interStage1_U0.vhd",
      "impl\/vhdl\/fit_start_for_interStage2_U0.vhd",
      "impl\/vhdl\/fit.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fit_control_s_axi.v",
      "impl\/verilog\/fit_fifo_w2_d10_S.v",
      "impl\/verilog\/fit_fifo_w12_d10_S.v",
      "impl\/verilog\/fit_fifo_w64_d10_S.v",
      "impl\/verilog\/fit_fifo_w332_d10_A.v",
      "impl\/verilog\/fit_finalStage.v",
      "impl\/verilog\/fit_flow_control_loop_pipe.v",
      "impl\/verilog\/fit_interStage1.v",
      "impl\/verilog\/fit_interStage2.v",
      "impl\/verilog\/fit_mul_34s_34s_68_1_1.v",
      "impl\/verilog\/fit_mul_36s_12s_48_1_1.v",
      "impl\/verilog\/fit_mul_64s_12s_76_5_1.v",
      "impl\/verilog\/fit_mul_64s_44s_96_5_1.v",
      "impl\/verilog\/fit_mul_64s_64s_96_5_1.v",
      "impl\/verilog\/fit_mul_64s_64s_128_5_1.v",
      "impl\/verilog\/fit_mul_65s_64s_96_5_1.v",
      "impl\/verilog\/fit_mul_76s_64s_96_5_1.v",
      "impl\/verilog\/fit_mul_128s_64s_128_5_1.v",
      "impl\/verilog\/fit_readStage.v",
      "impl\/verilog\/fit_regslice_both.v",
      "impl\/verilog\/fit_sdiv_34ns_12s_34_38_1.v",
      "impl\/verilog\/fit_sdiv_64ns_13s_64_68_1.v",
      "impl\/verilog\/fit_sdiv_66ns_64s_64_70_1.v",
      "impl\/verilog\/fit_sdiv_96ns_64s_64_100_1.v",
      "impl\/verilog\/fit_start_for_finalStage_U0.v",
      "impl\/verilog\/fit_start_for_interStage1_U0.v",
      "impl\/verilog\/fit_start_for_interStage2_U0.v",
      "impl\/verilog\/fit.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/fit_v1_0\/data\/fit.mdd",
      "impl\/misc\/drivers\/fit_v1_0\/data\/fit.tcl",
      "impl\/misc\/drivers\/fit_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/fit_v1_0\/src\/xfit.c",
      "impl\/misc\/drivers\/fit_v1_0\/src\/xfit.h",
      "impl\/misc\/drivers\/fit_v1_0\/src\/xfit_hw.h",
      "impl\/misc\/drivers\/fit_v1_0\/src\/xfit_linux.c",
      "impl\/misc\/drivers\/fit_v1_0\/src\/xfit_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fit.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "384",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "384"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fit",
      "Instances": [
        {
          "ModuleName": "readStage",
          "InstanceName": "readStage_U0"
        },
        {
          "ModuleName": "interStage1",
          "InstanceName": "interStage1_U0"
        },
        {
          "ModuleName": "interStage2",
          "InstanceName": "interStage2_U0"
        },
        {
          "ModuleName": "finalStage",
          "InstanceName": "finalStage_U0"
        }
      ]
    },
    "Info": {
      "readStage": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "interStage1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "interStage2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "finalStage": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fit": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "readStage": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.030"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_28_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "41"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "160",
          "UTIL_DSP": "5",
          "FF": "3151",
          "AVAIL_FF": "128000",
          "UTIL_FF": "2",
          "LUT": "2327",
          "AVAIL_LUT": "64000",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "240",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "interStage1": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "75626",
          "LatencyWorst": "535000",
          "PipelineIIMin": "1",
          "PipelineIIMax": "535000",
          "PipelineII": "1 ~ 535000",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.773"
        },
        "Loops": [{
            "Name": "inter1",
            "TripCount": "",
            "LatencyMin": "999",
            "LatencyMax": "534999",
            "Latency": "999 ~ 534999",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "107",
            "PipelineDepth": "2 ~ 107"
          }],
        "Area": {
          "DSP": "15",
          "AVAIL_DSP": "160",
          "UTIL_DSP": "9",
          "FF": "27017",
          "AVAIL_FF": "128000",
          "UTIL_FF": "21",
          "LUT": "20723",
          "AVAIL_LUT": "64000",
          "UTIL_LUT": "32",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "240",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "interStage2": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "97626",
          "LatencyWorst": "485000",
          "PipelineIIMin": "1",
          "PipelineIIMax": "485000",
          "PipelineII": "1 ~ 485000",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.005"
        },
        "Loops": [{
            "Name": "inter2",
            "TripCount": "",
            "LatencyMin": "8999",
            "LatencyMax": "484999",
            "Latency": "8999 ~ 484999",
            "PipelineII": "",
            "PipelineDepthMin": "18",
            "PipelineDepthMax": "97",
            "PipelineDepth": "18 ~ 97"
          }],
        "Area": {
          "DSP": "91",
          "AVAIL_DSP": "160",
          "UTIL_DSP": "56",
          "FF": "12959",
          "AVAIL_FF": "128000",
          "UTIL_FF": "10",
          "LUT": "9191",
          "AVAIL_LUT": "64000",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "240",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "finalStage": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "71501",
          "LatencyWorst": "430000",
          "PipelineIIMin": "1",
          "PipelineIIMax": "430000",
          "PipelineII": "1 ~ 430000",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.625"
        },
        "Loops": [{
            "Name": "readResult",
            "TripCount": "",
            "LatencyMin": "8999",
            "LatencyMax": "429999",
            "Latency": "8999 ~ 429999",
            "PipelineII": "",
            "PipelineDepthMin": "18",
            "PipelineDepthMax": "86",
            "PipelineDepth": "18 ~ 86"
          }],
        "Area": {
          "DSP": "54",
          "AVAIL_DSP": "160",
          "UTIL_DSP": "33",
          "FF": "10924",
          "AVAIL_FF": "128000",
          "UTIL_FF": "8",
          "LUT": "8201",
          "AVAIL_LUT": "64000",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "240",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fit": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.030"
        },
        "Area": {
          "BRAM_18K": "19",
          "AVAIL_BRAM": "240",
          "UTIL_BRAM": "7",
          "DSP": "168",
          "AVAIL_DSP": "160",
          "UTIL_DSP": "105",
          "FF": "55825",
          "AVAIL_FF": "128000",
          "UTIL_FF": "43",
          "LUT": "41608",
          "AVAIL_LUT": "64000",
          "UTIL_LUT": "65",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-05 03:43:44 -0600",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
