{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 14:23:26 2021 " "Info: Processing started: Tue Mar 30 14:23:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off modelCPU -c modelCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off modelCPU -c modelCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux0~4 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux0~4\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~29 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~29\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux0~5 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux0~5\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux1~5 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux1~5\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~25 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~25\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux2~1 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux2~1\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~21 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~21\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux2~3 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux2~3\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux3~1 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux3~1\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~17 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~17\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux3~3 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux3~3\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux4~1 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux4~1\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~13 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~13\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux4~3 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux4~3\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux5~1 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux5~1\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~9 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~9\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux5~3 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux5~3\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux6~1 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux6~1\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Add3~5 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Add3~5\"" {  } { { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "CPU:inst6\|aluBus:inst\|Mux6~3 " "Warning: Node \"CPU:inst6\|aluBus:inst\|Mux6~3\"" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "cdu_clk " "Info: Assuming node \"cdu_clk\" is an undefined clock" {  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 632 48 216 648 "cdu_clk" "" } { 624 216 272 640 "cdu_clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdu_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "cdu_en " "Info: Assuming node \"cdu_en\" is an undefined clock" {  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 600 48 216 616 "cdu_en" "" } { 592 216 272 608 "cdu_en" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdu_en" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "showClk " "Info: Assuming node \"showClk\" is an undefined clock" {  } { { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "showClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "getData:inst2\|74161:inst\|f74161:sub\|99 " "Info: Detected ripple clock \"getData:inst2\|74161:inst\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst26 " "Info: Detected gated clock \"control:inst\|inst26\" as buffer" {  } { { "blocks/sourceDesign/control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 248 96 160 296 "inst26" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "getData:inst2\|74161:inst\|f74161:sub\|104 " "Info: Detected gated clock \"getData:inst2\|74161:inst\|f74161:sub\|104\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "getData:inst2\|74161:inst\|f74161:sub\|87 " "Info: Detected ripple clock \"getData:inst2\|74161:inst\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "getData:inst2\|74161:inst\|f74161:sub\|9 " "Info: Detected ripple clock \"getData:inst2\|74161:inst\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "getData:inst2\|74161:inst\|f74161:sub\|110 " "Info: Detected ripple clock \"getData:inst2\|74161:inst\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "getData:inst2\|74161:inst\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|shixu:inst\|fstate.st2 " "Info: Detected ripple clock \"control:inst\|shixu:inst\|fstate.st2\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|shixu:inst\|fstate.st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|shixu:inst\|fstate.s_st2 " "Info: Detected ripple clock \"control:inst\|shixu:inst\|fstate.s_st2\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|shixu:inst\|fstate.s_st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|74273:inst3\|14 " "Info: Detected ripple clock \"control:inst\|74273:inst3\|14\" as buffer" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|74273:inst3\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|shixu:inst\|t2 " "Info: Detected gated clock \"control:inst\|shixu:inst\|t2\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|shixu:inst\|t2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|shixu:inst\|fstate.st3 " "Info: Detected ripple clock \"control:inst\|shixu:inst\|fstate.st3\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|shixu:inst\|fstate.st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|shixu:inst\|fstate.s_st3 " "Info: Detected ripple clock \"control:inst\|shixu:inst\|fstate.s_st3\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|shixu:inst\|fstate.s_st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|shixu:inst\|t3 " "Info: Detected gated clock \"control:inst\|shixu:inst\|t3\" as buffer" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 29 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|shixu:inst\|t3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register CPU:inst6\|aluBus:inst\|dr1\[0\] register CPU:inst6\|aluBus:inst\|dr2\[7\] 46.85 MHz 21.346 ns Internal " "Info: Clock \"clk\" has Internal fmax of 46.85 MHz between source register \"CPU:inst6\|aluBus:inst\|dr1\[0\]\" and destination register \"CPU:inst6\|aluBus:inst\|dr2\[7\]\" (period= 21.346 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.045 ns + Longest register register " "Info: + Longest register to register delay is 21.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst6\|aluBus:inst\|dr1\[0\] 1 REG LCFF_X22_Y11_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 14; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.371 ns) 1.225 ns CPU:inst6\|aluBus:inst\|Add0~1 2 COMB LCCOMB_X23_Y9_N16 1 " "Info: 2: + IC(0.854 ns) + CELL(0.371 ns) = 1.225 ns; Loc. = LCCOMB_X23_Y9_N16; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add0~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.053 ns) 2.080 ns CPU:inst6\|aluBus:inst\|Mux7~5 3 COMB LCCOMB_X21_Y11_N30 1 " "Info: 3: + IC(0.802 ns) + CELL(0.053 ns) = 2.080 ns; Loc. = LCCOMB_X21_Y11_N30; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|Mux7~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { CPU:inst6|aluBus:inst|Add0~1 CPU:inst6|aluBus:inst|Mux7~5 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.347 ns CPU:inst6\|aluBus:inst\|Mux7~1 4 COMB LCCOMB_X21_Y11_N24 2 " "Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.347 ns; Loc. = LCCOMB_X21_Y11_N24; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Mux7~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { CPU:inst6|aluBus:inst|Mux7~5 CPU:inst6|aluBus:inst|Mux7~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.436 ns) 3.391 ns CPU:inst6\|aluBus:inst\|Add3~2 5 COMB LCCOMB_X22_Y10_N16 3 " "Info: 5: + IC(0.608 ns) + CELL(0.436 ns) = 3.391 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { CPU:inst6|aluBus:inst|Mux7~1 CPU:inst6|aluBus:inst|Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.258 ns) 4.649 ns CPU:inst6\|aluBus:inst\|Mux6~1 6 COMB LOOP LCCOMB_X23_Y11_N22 3 " "Info: 6: + IC(0.000 ns) + CELL(1.258 ns) = 4.649 ns; Loc. = LCCOMB_X23_Y11_N22; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux6~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux6~1 LCCOMB_X23_Y11_N22 " "Info: Loc. = LCCOMB_X23_Y11_N22; Node \"CPU:inst6\|aluBus:inst\|Mux6~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux6~3 LCCOMB_X23_Y11_N16 " "Info: Loc. = LCCOMB_X23_Y11_N16; Node \"CPU:inst6\|aluBus:inst\|Mux6~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~5 LCCOMB_X22_Y10_N18 " "Info: Loc. = LCCOMB_X22_Y10_N18; Node \"CPU:inst6\|aluBus:inst\|Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { CPU:inst6|aluBus:inst|Add3~2 CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.436 ns) 5.662 ns CPU:inst6\|aluBus:inst\|Add3~6 7 COMB LCCOMB_X22_Y10_N18 3 " "Info: 7: + IC(0.577 ns) + CELL(0.436 ns) = 5.662 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.139 ns) 7.801 ns CPU:inst6\|aluBus:inst\|Mux5~1 8 COMB LOOP LCCOMB_X22_Y10_N8 3 " "Info: 8: + IC(0.000 ns) + CELL(2.139 ns) = 7.801 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux5~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux5~1 LCCOMB_X22_Y10_N8 " "Info: Loc. = LCCOMB_X22_Y10_N8; Node \"CPU:inst6\|aluBus:inst\|Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux5~3 LCCOMB_X21_Y11_N20 " "Info: Loc. = LCCOMB_X21_Y11_N20; Node \"CPU:inst6\|aluBus:inst\|Mux5~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~9 LCCOMB_X22_Y10_N20 " "Info: Loc. = LCCOMB_X22_Y10_N20; Node \"CPU:inst6\|aluBus:inst\|Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.436 ns) 8.490 ns CPU:inst6\|aluBus:inst\|Add3~10 9 COMB LCCOMB_X22_Y10_N20 3 " "Info: 9: + IC(0.253 ns) + CELL(0.436 ns) = 8.490 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.233 ns) 10.723 ns CPU:inst6\|aluBus:inst\|Mux4~1 10 COMB LOOP LCCOMB_X22_Y10_N14 3 " "Info: 10: + IC(0.000 ns) + CELL(2.233 ns) = 10.723 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux4~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux4~1 LCCOMB_X22_Y10_N14 " "Info: Loc. = LCCOMB_X22_Y10_N14; Node \"CPU:inst6\|aluBus:inst\|Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux4~3 LCCOMB_X21_Y11_N16 " "Info: Loc. = LCCOMB_X21_Y11_N16; Node \"CPU:inst6\|aluBus:inst\|Mux4~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~13 LCCOMB_X22_Y10_N22 " "Info: Loc. = LCCOMB_X22_Y10_N22; Node \"CPU:inst6\|aluBus:inst\|Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.436 ns) 11.419 ns CPU:inst6\|aluBus:inst\|Add3~14 11 COMB LCCOMB_X22_Y10_N22 3 " "Info: 11: + IC(0.260 ns) + CELL(0.436 ns) = 11.419 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.843 ns) 13.262 ns CPU:inst6\|aluBus:inst\|Mux3~1 12 COMB LOOP LCCOMB_X22_Y10_N6 3 " "Info: 12: + IC(0.000 ns) + CELL(1.843 ns) = 13.262 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux3~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux3~1 LCCOMB_X22_Y10_N6 " "Info: Loc. = LCCOMB_X22_Y10_N6; Node \"CPU:inst6\|aluBus:inst\|Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux3~3 LCCOMB_X21_Y12_N0 " "Info: Loc. = LCCOMB_X21_Y12_N0; Node \"CPU:inst6\|aluBus:inst\|Mux3~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~17 LCCOMB_X22_Y10_N24 " "Info: Loc. = LCCOMB_X22_Y10_N24; Node \"CPU:inst6\|aluBus:inst\|Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.436 ns) 13.951 ns CPU:inst6\|aluBus:inst\|Add3~18 13 COMB LCCOMB_X22_Y10_N24 3 " "Info: 13: + IC(0.253 ns) + CELL(0.436 ns) = 13.951 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.336 ns) 15.287 ns CPU:inst6\|aluBus:inst\|Mux2~1 14 COMB LOOP LCCOMB_X22_Y10_N0 3 " "Info: 14: + IC(0.000 ns) + CELL(1.336 ns) = 15.287 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux2~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux2~1 LCCOMB_X22_Y10_N0 " "Info: Loc. = LCCOMB_X22_Y10_N0; Node \"CPU:inst6\|aluBus:inst\|Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux2~3 LCCOMB_X23_Y10_N16 " "Info: Loc. = LCCOMB_X23_Y10_N16; Node \"CPU:inst6\|aluBus:inst\|Mux2~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~21 LCCOMB_X22_Y10_N26 " "Info: Loc. = LCCOMB_X22_Y10_N26; Node \"CPU:inst6\|aluBus:inst\|Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.436 ns) 15.981 ns CPU:inst6\|aluBus:inst\|Add3~22 15 COMB LCCOMB_X22_Y10_N26 4 " "Info: 15: + IC(0.258 ns) + CELL(0.436 ns) = 15.981 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.564 ns) 17.545 ns CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE 16 COMB LOOP LCCOMB_X21_Y10_N18 2 " "Info: 16: + IC(0.000 ns) + CELL(1.564 ns) = 17.545 ns; Loc. = LCCOMB_X21_Y10_N18; Fanout = 2; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux1~5 LCCOMB_X21_Y10_N0 " "Info: Loc. = LCCOMB_X21_Y10_N0; Node \"CPU:inst6\|aluBus:inst\|Mux1~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~25 LCCOMB_X22_Y10_N28 " "Info: Loc. = LCCOMB_X22_Y10_N28; Node \"CPU:inst6\|aluBus:inst\|Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE LCCOMB_X21_Y10_N18 " "Info: Loc. = LCCOMB_X21_Y10_N18; Node \"CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~3DUPLICATE } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~5 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~3DUPLICATE } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3DUPLICATE } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.436 ns) 18.339 ns CPU:inst6\|aluBus:inst\|Add3~26 17 COMB LCCOMB_X22_Y10_N28 2 " "Info: 17: + IC(0.358 ns) + CELL(0.436 ns) = 18.339 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { CPU:inst6|aluBus:inst|Mux1~3DUPLICATE CPU:inst6|aluBus:inst|Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.654 ns) 19.993 ns CPU:inst6\|aluBus:inst\|Mux0~4 18 COMB LOOP LCCOMB_X21_Y9_N30 2 " "Info: 18: + IC(0.000 ns) + CELL(1.654 ns) = 19.993 ns; Loc. = LCCOMB_X21_Y9_N30; Fanout = 2; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux0~4'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux0~4 LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"CPU:inst6\|aluBus:inst\|Mux0~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux0~5 LCCOMB_X21_Y9_N16 " "Info: Loc. = LCCOMB_X21_Y9_N16; Node \"CPU:inst6\|aluBus:inst\|Mux0~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~29 LCCOMB_X22_Y10_N30 " "Info: Loc. = LCCOMB_X22_Y10_N30; Node \"CPU:inst6\|aluBus:inst\|Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 20.258 ns CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~51 19 COMB LCCOMB_X21_Y9_N26 1 " "Info: 19: + IC(0.212 ns) + CELL(0.053 ns) = 20.258 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~51'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { CPU:inst6|aluBus:inst|Mux0~4 CPU:inst6|aluBus:inst|bus_Reg[7]~51 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 20.513 ns CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~52 20 COMB LCCOMB_X21_Y9_N22 4 " "Info: 20: + IC(0.202 ns) + CELL(0.053 ns) = 20.513 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~52'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.309 ns) 21.045 ns CPU:inst6\|aluBus:inst\|dr2\[7\] 21 REG LCFF_X21_Y9_N19 13 " "Info: 21: + IC(0.223 ns) + CELL(0.309 ns) = 21.045 ns; Loc. = LCFF_X21_Y9_N19; Fanout = 13; REG Node = 'CPU:inst6\|aluBus:inst\|dr2\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|dr2[7] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.971 ns ( 75.89 % ) " "Info: Total cell delay = 15.971 ns ( 75.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.074 ns ( 24.11 % ) " "Info: Total interconnect delay = 5.074 ns ( 24.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.045 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add0~1 CPU:inst6|aluBus:inst|Mux7~5 CPU:inst6|aluBus:inst|Mux7~1 CPU:inst6|aluBus:inst|Add3~2 CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3DUPLICATE CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~4 CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|dr2[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.045 ns" { CPU:inst6|aluBus:inst|dr1[0] {} CPU:inst6|aluBus:inst|Add0~1 {} CPU:inst6|aluBus:inst|Mux7~5 {} CPU:inst6|aluBus:inst|Mux7~1 {} CPU:inst6|aluBus:inst|Add3~2 {} CPU:inst6|aluBus:inst|Mux6~1 {} CPU:inst6|aluBus:inst|Add3~6 {} CPU:inst6|aluBus:inst|Mux5~1 {} CPU:inst6|aluBus:inst|Add3~10 {} CPU:inst6|aluBus:inst|Mux4~1 {} CPU:inst6|aluBus:inst|Add3~14 {} CPU:inst6|aluBus:inst|Mux3~1 {} CPU:inst6|aluBus:inst|Add3~18 {} CPU:inst6|aluBus:inst|Mux2~1 {} CPU:inst6|aluBus:inst|Add3~22 {} CPU:inst6|aluBus:inst|Mux1~3DUPLICATE {} CPU:inst6|aluBus:inst|Add3~26 {} CPU:inst6|aluBus:inst|Mux0~4 {} CPU:inst6|aluBus:inst|bus_Reg[7]~51 {} CPU:inst6|aluBus:inst|bus_Reg[7]~52 {} CPU:inst6|aluBus:inst|dr2[7] {} } { 0.000ns 0.854ns 0.802ns 0.214ns 0.608ns 0.000ns 0.577ns 0.000ns 0.253ns 0.000ns 0.260ns 0.000ns 0.253ns 0.000ns 0.258ns 0.000ns 0.358ns 0.000ns 0.212ns 0.202ns 0.223ns } { 0.000ns 0.371ns 0.053ns 0.053ns 0.436ns 1.258ns 0.436ns 2.139ns 0.436ns 2.233ns 0.436ns 1.843ns 0.436ns 1.336ns 0.436ns 1.564ns 0.436ns 1.654ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.117 ns - Smallest " "Info: - Smallest clock skew is -0.117 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.010 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.712 ns) 3.053 ns control:inst\|shixu:inst\|fstate.s_st2 2 REG LCFF_X18_Y15_N1 3 " "Info: 2: + IC(1.487 ns) + CELL(0.712 ns) = 3.053 ns; Loc. = LCFF_X18_Y15_N1; Fanout = 3; REG Node = 'control:inst\|shixu:inst\|fstate.s_st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { clk control:inst|shixu:inst|fstate.s_st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 3.319 ns control:inst\|shixu:inst\|t2 3 COMB LCCOMB_X18_Y15_N18 3 " "Info: 3: + IC(0.213 ns) + CELL(0.053 ns) = 3.319 ns; Loc. = LCCOMB_X18_Y15_N18; Fanout = 3; COMB Node = 'control:inst\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { control:inst|shixu:inst|fstate.s_st2 control:inst|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.000 ns) 4.737 ns control:inst\|shixu:inst\|t2~clkctrl 4 COMB CLKCTRL_G13 72 " "Info: 4: + IC(1.418 ns) + CELL(0.000 ns) = 4.737 ns; Loc. = CLKCTRL_G13; Fanout = 72; COMB Node = 'control:inst\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 6.010 ns CPU:inst6\|aluBus:inst\|dr2\[7\] 5 REG LCFF_X21_Y9_N19 13 " "Info: 5: + IC(0.655 ns) + CELL(0.618 ns) = 6.010 ns; Loc. = LCFF_X21_Y9_N19; Fanout = 13; REG Node = 'CPU:inst6\|aluBus:inst\|dr2\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr2[7] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.237 ns ( 37.22 % ) " "Info: Total cell delay = 2.237 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.773 ns ( 62.78 % ) " "Info: Total interconnect delay = 3.773 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.010 ns" { clk control:inst|shixu:inst|fstate.s_st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr2[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.010 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.s_st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr2[7] {} } { 0.000ns 0.000ns 1.487ns 0.213ns 1.418ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.127 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.712 ns) 3.053 ns control:inst\|shixu:inst\|fstate.st2 2 REG LCFF_X18_Y15_N7 4 " "Info: 2: + IC(1.487 ns) + CELL(0.712 ns) = 3.053 ns; Loc. = LCFF_X18_Y15_N7; Fanout = 4; REG Node = 'control:inst\|shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { clk control:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.154 ns) 3.428 ns control:inst\|shixu:inst\|t2 3 COMB LCCOMB_X18_Y15_N18 3 " "Info: 3: + IC(0.221 ns) + CELL(0.154 ns) = 3.428 ns; Loc. = LCCOMB_X18_Y15_N18; Fanout = 3; COMB Node = 'control:inst\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.375 ns" { control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.000 ns) 4.846 ns control:inst\|shixu:inst\|t2~clkctrl 4 COMB CLKCTRL_G13 72 " "Info: 4: + IC(1.418 ns) + CELL(0.000 ns) = 4.846 ns; Loc. = CLKCTRL_G13; Fanout = 72; COMB Node = 'control:inst\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 6.127 ns CPU:inst6\|aluBus:inst\|dr1\[0\] 5 REG LCFF_X22_Y11_N1 14 " "Info: 5: + IC(0.663 ns) + CELL(0.618 ns) = 6.127 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 14; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.338 ns ( 38.16 % ) " "Info: Total cell delay = 2.338 ns ( 38.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.789 ns ( 61.84 % ) " "Info: Total interconnect delay = 3.789 ns ( 61.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { clk control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[0] {} } { 0.000ns 0.000ns 1.487ns 0.221ns 1.418ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.010 ns" { clk control:inst|shixu:inst|fstate.s_st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr2[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.010 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.s_st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr2[7] {} } { 0.000ns 0.000ns 1.487ns 0.213ns 1.418ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { clk control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[0] {} } { 0.000ns 0.000ns 1.487ns 0.221ns 1.418ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "21.045 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add0~1 CPU:inst6|aluBus:inst|Mux7~5 CPU:inst6|aluBus:inst|Mux7~1 CPU:inst6|aluBus:inst|Add3~2 CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3DUPLICATE CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~4 CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|dr2[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "21.045 ns" { CPU:inst6|aluBus:inst|dr1[0] {} CPU:inst6|aluBus:inst|Add0~1 {} CPU:inst6|aluBus:inst|Mux7~5 {} CPU:inst6|aluBus:inst|Mux7~1 {} CPU:inst6|aluBus:inst|Add3~2 {} CPU:inst6|aluBus:inst|Mux6~1 {} CPU:inst6|aluBus:inst|Add3~6 {} CPU:inst6|aluBus:inst|Mux5~1 {} CPU:inst6|aluBus:inst|Add3~10 {} CPU:inst6|aluBus:inst|Mux4~1 {} CPU:inst6|aluBus:inst|Add3~14 {} CPU:inst6|aluBus:inst|Mux3~1 {} CPU:inst6|aluBus:inst|Add3~18 {} CPU:inst6|aluBus:inst|Mux2~1 {} CPU:inst6|aluBus:inst|Add3~22 {} CPU:inst6|aluBus:inst|Mux1~3DUPLICATE {} CPU:inst6|aluBus:inst|Add3~26 {} CPU:inst6|aluBus:inst|Mux0~4 {} CPU:inst6|aluBus:inst|bus_Reg[7]~51 {} CPU:inst6|aluBus:inst|bus_Reg[7]~52 {} CPU:inst6|aluBus:inst|dr2[7] {} } { 0.000ns 0.854ns 0.802ns 0.214ns 0.608ns 0.000ns 0.577ns 0.000ns 0.253ns 0.000ns 0.260ns 0.000ns 0.253ns 0.000ns 0.258ns 0.000ns 0.358ns 0.000ns 0.212ns 0.202ns 0.223ns } { 0.000ns 0.371ns 0.053ns 0.053ns 0.436ns 1.258ns 0.436ns 2.139ns 0.436ns 2.233ns 0.436ns 1.843ns 0.436ns 1.336ns 0.436ns 1.564ns 0.436ns 1.654ns 0.053ns 0.053ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.010 ns" { clk control:inst|shixu:inst|fstate.s_st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr2[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.010 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.s_st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr2[7] {} } { 0.000ns 0.000ns 1.487ns 0.213ns 1.418ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { clk control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[0] {} } { 0.000ns 0.000ns 1.487ns 0.221ns 1.418ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cdu_clk register register getData:inst2\|74161:inst1\|f74161:sub\|87 getData:inst2\|74161:inst1\|f74161:sub\|110 500.0 MHz Internal " "Info: Clock \"cdu_clk\" Internal fmax is restricted to 500.0 MHz between source register \"getData:inst2\|74161:inst1\|f74161:sub\|87\" and destination register \"getData:inst2\|74161:inst1\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.763 ns + Longest register register " "Info: + Longest register to register delay is 0.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns getData:inst2\|74161:inst1\|f74161:sub\|87 1 REG LCFF_X23_Y12_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N5; Fanout = 6; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { getData:inst2|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.346 ns) 0.608 ns getData:inst2\|74161:inst1\|f74161:sub\|110~0 2 COMB LCCOMB_X23_Y12_N22 1 " "Info: 2: + IC(0.262 ns) + CELL(0.346 ns) = 0.608 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { getData:inst2|74161:inst1|f74161:sub|87 getData:inst2|74161:inst1|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.763 ns getData:inst2\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X23_Y12_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.763 ns; Loc. = LCFF_X23_Y12_N23; Fanout = 3; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 65.66 % ) " "Info: Total cell delay = 0.501 ns ( 65.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.262 ns ( 34.34 % ) " "Info: Total interconnect delay = 0.262 ns ( 34.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { getData:inst2|74161:inst1|f74161:sub|87 getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.763 ns" { getData:inst2|74161:inst1|f74161:sub|87 {} getData:inst2|74161:inst1|f74161:sub|110~0 {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.262ns 0.000ns } { 0.000ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.337 ns - Smallest " "Info: - Smallest clock skew is -0.337 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk destination 5.745 ns + Shortest register " "Info: + Shortest clock path from clock \"cdu_clk\" to destination register is 5.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns cdu_clk 1 CLK PIN_M3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 632 48 216 648 "cdu_clk" "" } { 624 216 272 640 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.712 ns) 2.797 ns getData:inst2\|74161:inst\|f74161:sub\|99 2 REG LCFF_X23_Y12_N17 5 " "Info: 2: + IC(1.221 ns) + CELL(0.712 ns) = 2.797 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 5; REG Node = 'getData:inst2\|74161:inst\|f74161:sub\|99'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 3.087 ns getData:inst2\|74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X23_Y12_N2 1 " "Info: 3: + IC(0.237 ns) + CELL(0.053 ns) = 3.087 ns; Loc. = LCCOMB_X23_Y12_N2; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { getData:inst2|74161:inst|f74161:sub|99 getData:inst2|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.000 ns) 4.460 ns getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G6 4 " "Info: 4: + IC(1.373 ns) + CELL(0.000 ns) = 4.460 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 5.745 ns getData:inst2\|74161:inst1\|f74161:sub\|110 5 REG LCFF_X23_Y12_N23 3 " "Info: 5: + IC(0.667 ns) + CELL(0.618 ns) = 5.745 ns; Loc. = LCFF_X23_Y12_N23; Fanout = 3; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.247 ns ( 39.11 % ) " "Info: Total cell delay = 2.247 ns ( 39.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.498 ns ( 60.89 % ) " "Info: Total interconnect delay = 3.498 ns ( 60.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.745 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|99 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.745 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|99 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.221ns 0.237ns 1.373ns 0.667ns } { 0.000ns 0.864ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk source 6.082 ns - Longest register " "Info: - Longest clock path from clock \"cdu_clk\" to source register is 6.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns cdu_clk 1 CLK PIN_M3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 632 48 216 648 "cdu_clk" "" } { 624 216 272 640 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.712 ns) 2.797 ns getData:inst2\|74161:inst\|f74161:sub\|87 2 REG LCFF_X23_Y12_N1 7 " "Info: 2: + IC(1.221 ns) + CELL(0.712 ns) = 2.797 ns; Loc. = LCFF_X23_Y12_N1; Fanout = 7; REG Node = 'getData:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.346 ns) 3.424 ns getData:inst2\|74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X23_Y12_N2 1 " "Info: 3: + IC(0.281 ns) + CELL(0.346 ns) = 3.424 ns; Loc. = LCCOMB_X23_Y12_N2; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { getData:inst2|74161:inst|f74161:sub|87 getData:inst2|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.000 ns) 4.797 ns getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G6 4 " "Info: 4: + IC(1.373 ns) + CELL(0.000 ns) = 4.797 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 6.082 ns getData:inst2\|74161:inst1\|f74161:sub\|87 5 REG LCFF_X23_Y12_N5 6 " "Info: 5: + IC(0.667 ns) + CELL(0.618 ns) = 6.082 ns; Loc. = LCFF_X23_Y12_N5; Fanout = 6; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.540 ns ( 41.76 % ) " "Info: Total cell delay = 2.540 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.542 ns ( 58.24 % ) " "Info: Total interconnect delay = 3.542 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|87 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|87 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.221ns 0.281ns 1.373ns 0.667ns } { 0.000ns 0.864ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.745 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|99 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.745 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|99 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.221ns 0.237ns 1.373ns 0.667ns } { 0.000ns 0.864ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|87 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|87 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.221ns 0.281ns 1.373ns 0.667ns } { 0.000ns 0.864ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { getData:inst2|74161:inst1|f74161:sub|87 getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.763 ns" { getData:inst2|74161:inst1|f74161:sub|87 {} getData:inst2|74161:inst1|f74161:sub|110~0 {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.262ns 0.000ns } { 0.000ns 0.346ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.745 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|99 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.745 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|99 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.221ns 0.237ns 1.373ns 0.667ns } { 0.000ns 0.864ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|87 getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|87 {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.221ns 0.281ns 1.373ns 0.667ns } { 0.000ns 0.864ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { getData:inst2|74161:inst1|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cdu_en register register getData:inst2\|74161:inst1\|f74161:sub\|87 getData:inst2\|74161:inst1\|f74161:sub\|110 500.0 MHz Internal " "Info: Clock \"cdu_en\" Internal fmax is restricted to 500.0 MHz between source register \"getData:inst2\|74161:inst1\|f74161:sub\|87\" and destination register \"getData:inst2\|74161:inst1\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.763 ns + Longest register register " "Info: + Longest register to register delay is 0.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns getData:inst2\|74161:inst1\|f74161:sub\|87 1 REG LCFF_X23_Y12_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N5; Fanout = 6; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { getData:inst2|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.346 ns) 0.608 ns getData:inst2\|74161:inst1\|f74161:sub\|110~0 2 COMB LCCOMB_X23_Y12_N22 1 " "Info: 2: + IC(0.262 ns) + CELL(0.346 ns) = 0.608 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { getData:inst2|74161:inst1|f74161:sub|87 getData:inst2|74161:inst1|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.763 ns getData:inst2\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X23_Y12_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.763 ns; Loc. = LCFF_X23_Y12_N23; Fanout = 3; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 65.66 % ) " "Info: Total cell delay = 0.501 ns ( 65.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.262 ns ( 34.34 % ) " "Info: Total interconnect delay = 0.262 ns ( 34.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { getData:inst2|74161:inst1|f74161:sub|87 getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.763 ns" { getData:inst2|74161:inst1|f74161:sub|87 {} getData:inst2|74161:inst1|f74161:sub|110~0 {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.262ns 0.000ns } { 0.000ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_en destination 5.298 ns + Shortest register " "Info: + Shortest clock path from clock \"cdu_en\" to destination register is 5.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns cdu_en 1 CLK PIN_M20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 9; CLK Node = 'cdu_en'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_en } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 600 48 216 616 "cdu_en" "" } { 592 216 272 608 "cdu_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.366 ns) 2.640 ns getData:inst2\|74161:inst\|f74161:sub\|104 2 COMB LCCOMB_X23_Y12_N2 1 " "Info: 2: + IC(1.410 ns) + CELL(0.366 ns) = 2.640 ns; Loc. = LCCOMB_X23_Y12_N2; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.000 ns) 4.013 ns getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl 3 COMB CLKCTRL_G6 4 " "Info: 3: + IC(1.373 ns) + CELL(0.000 ns) = 4.013 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 5.298 ns getData:inst2\|74161:inst1\|f74161:sub\|110 4 REG LCFF_X23_Y12_N23 3 " "Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 5.298 ns; Loc. = LCFF_X23_Y12_N23; Fanout = 3; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|110'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.848 ns ( 34.88 % ) " "Info: Total cell delay = 1.848 ns ( 34.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.450 ns ( 65.12 % ) " "Info: Total interconnect delay = 3.450 ns ( 65.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.410ns 1.373ns 0.667ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_en source 5.298 ns - Longest register " "Info: - Longest clock path from clock \"cdu_en\" to source register is 5.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns cdu_en 1 CLK PIN_M20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 9; CLK Node = 'cdu_en'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_en } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 600 48 216 616 "cdu_en" "" } { 592 216 272 608 "cdu_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.366 ns) 2.640 ns getData:inst2\|74161:inst\|f74161:sub\|104 2 COMB LCCOMB_X23_Y12_N2 1 " "Info: 2: + IC(1.410 ns) + CELL(0.366 ns) = 2.640 ns; Loc. = LCCOMB_X23_Y12_N2; Fanout = 1; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.000 ns) 4.013 ns getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl 3 COMB CLKCTRL_G6 4 " "Info: 3: + IC(1.373 ns) + CELL(0.000 ns) = 4.013 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'getData:inst2\|74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 5.298 ns getData:inst2\|74161:inst1\|f74161:sub\|87 4 REG LCFF_X23_Y12_N5 6 " "Info: 4: + IC(0.667 ns) + CELL(0.618 ns) = 5.298 ns; Loc. = LCFF_X23_Y12_N5; Fanout = 6; REG Node = 'getData:inst2\|74161:inst1\|f74161:sub\|87'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.848 ns ( 34.88 % ) " "Info: Total cell delay = 1.848 ns ( 34.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.450 ns ( 65.12 % ) " "Info: Total interconnect delay = 3.450 ns ( 65.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.410ns 1.373ns 0.667ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.410ns 1.373ns 0.667ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.410ns 1.373ns 0.667ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { getData:inst2|74161:inst1|f74161:sub|87 getData:inst2|74161:inst1|f74161:sub|110~0 getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.763 ns" { getData:inst2|74161:inst1|f74161:sub|87 {} getData:inst2|74161:inst1|f74161:sub|110~0 {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.262ns 0.000ns } { 0.000ns 0.346ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.410ns 1.373ns 0.667ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.298 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|104 getData:inst2|74161:inst|f74161:sub|104~clkctrl getData:inst2|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.298 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|104 {} getData:inst2|74161:inst|f74161:sub|104~clkctrl {} getData:inst2|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.410ns 1.373ns 0.667ns } { 0.000ns 0.864ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { getData:inst2|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { getData:inst2|74161:inst1|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "showClk register register showOut:inst5\|74161:inst4\|f74161:sub\|9 showOut:inst5\|inst3 500.0 MHz Internal " "Info: Clock \"showClk\" Internal fmax is restricted to 500.0 MHz between source register \"showOut:inst5\|74161:inst4\|f74161:sub\|9\" and destination register \"showOut:inst5\|inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.772 ns + Longest register register " "Info: + Longest register to register delay is 0.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns showOut:inst5\|74161:inst4\|f74161:sub\|9 1 REG LCFF_X19_Y12_N11 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N11; Fanout = 12; REG Node = 'showOut:inst5\|74161:inst4\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.346 ns) 0.617 ns showOut:inst5\|inst6 2 COMB LCCOMB_X19_Y12_N8 1 " "Info: 2: + IC(0.271 ns) + CELL(0.346 ns) = 0.617 ns; Loc. = LCCOMB_X19_Y12_N8; Fanout = 1; COMB Node = 'showOut:inst5\|inst6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { showOut:inst5|74161:inst4|f74161:sub|9 showOut:inst5|inst6 } "NODE_NAME" } } { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 120 256 304 184 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.772 ns showOut:inst5\|inst3 3 REG LCFF_X19_Y12_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.772 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 1; REG Node = 'showOut:inst5\|inst3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { showOut:inst5|inst6 showOut:inst5|inst3 } "NODE_NAME" } } { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 208 288 352 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 64.90 % ) " "Info: Total cell delay = 0.501 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.271 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.271 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { showOut:inst5|74161:inst4|f74161:sub|9 showOut:inst5|inst6 showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.772 ns" { showOut:inst5|74161:inst4|f74161:sub|9 {} showOut:inst5|inst6 {} showOut:inst5|inst3 {} } { 0.000ns 0.271ns 0.000ns } { 0.000ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "showClk destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"showClk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns showClk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'showClk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showClk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns showClk~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'showClk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { showClk showClk~clkctrl } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.479 ns showOut:inst5\|inst3 3 REG LCFF_X19_Y12_N9 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 1; REG Node = 'showOut:inst5\|inst3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { showClk~clkctrl showOut:inst5|inst3 } "NODE_NAME" } } { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 208 288 352 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.78 % ) " "Info: Total cell delay = 1.482 ns ( 59.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.22 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { showClk showClk~clkctrl showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|inst3 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "showClk source 2.479 ns - Longest register " "Info: - Longest clock path from clock \"showClk\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns showClk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'showClk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showClk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns showClk~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'showClk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { showClk showClk~clkctrl } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { -64 48 216 -48 "showClk" "" } { -72 216 265 -56 "showClk" "" } { 8 576 640 24 "showClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.479 ns showOut:inst5\|74161:inst4\|f74161:sub\|9 3 REG LCFF_X19_Y12_N11 12 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X19_Y12_N11; Fanout = 12; REG Node = 'showOut:inst5\|74161:inst4\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { showClk~clkctrl showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.78 % ) " "Info: Total cell delay = 1.482 ns ( 59.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.22 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { showClk showClk~clkctrl showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { showClk showClk~clkctrl showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|inst3 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { showClk showClk~clkctrl showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 208 288 352 288 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { showOut:inst5|74161:inst4|f74161:sub|9 showOut:inst5|inst6 showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.772 ns" { showOut:inst5|74161:inst4|f74161:sub|9 {} showOut:inst5|inst6 {} showOut:inst5|inst3 {} } { 0.000ns 0.271ns 0.000ns } { 0.000ns 0.346ns 0.155ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { showClk showClk~clkctrl showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|inst3 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { showClk showClk~clkctrl showOut:inst5|74161:inst4|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { showClk {} showClk~combout {} showClk~clkctrl {} showOut:inst5|74161:inst4|f74161:sub|9 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { showOut:inst5|inst3 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { showOut:inst5|inst3 {} } {  } {  } "" } } { "blocks/sourceDesign/showOut.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/showOut.bdf" { { 208 288 352 288 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:inst\|shixu:inst\|fstate.st1 control:inst\|shixu:inst\|fstate.st2 clk 100 ps " "Info: Found hold time violation between source  pin or register \"control:inst\|shixu:inst\|fstate.st1\" and destination pin or register \"control:inst\|shixu:inst\|fstate.st2\" for clock \"clk\" (Hold time is 100 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.496 ns + Largest " "Info: + Largest clock skew is 0.496 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.959 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.618 ns) 2.959 ns control:inst\|shixu:inst\|fstate.st2 2 REG LCFF_X18_Y15_N7 4 " "Info: 2: + IC(1.487 ns) + CELL(0.618 ns) = 2.959 ns; Loc. = LCFF_X18_Y15_N7; Fanout = 4; REG Node = 'control:inst\|shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { clk control:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 49.75 % ) " "Info: Total cell delay = 1.472 ns ( 49.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.487 ns ( 50.25 % ) " "Info: Total interconnect delay = 1.487 ns ( 50.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.959 ns" { clk control:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.959 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} } { 0.000ns 0.000ns 1.487ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.463 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns control:inst\|shixu:inst\|fstate.st1 3 REG LCFF_X18_Y15_N21 4 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X18_Y15_N21; Fanout = 4; REG Node = 'control:inst\|shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl control:inst|shixu:inst|fstate.st1 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl control:inst|shixu:inst|fstate.st1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|shixu:inst|fstate.st1 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.959 ns" { clk control:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.959 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} } { 0.000ns 0.000ns 1.487ns } { 0.000ns 0.854ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl control:inst|shixu:inst|fstate.st1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|shixu:inst|fstate.st1 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.451 ns - Shortest register register " "Info: - Shortest register to register delay is 0.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|shixu:inst\|fstate.st1 1 REG LCFF_X18_Y15_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N21; Fanout = 4; REG Node = 'control:inst\|shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|shixu:inst|fstate.st1 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.053 ns) 0.296 ns control:inst\|shixu:inst\|Selector2~0 2 COMB LCCOMB_X18_Y15_N6 1 " "Info: 2: + IC(0.243 ns) + CELL(0.053 ns) = 0.296 ns; Loc. = LCCOMB_X18_Y15_N6; Fanout = 1; COMB Node = 'control:inst\|shixu:inst\|Selector2~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { control:inst|shixu:inst|fstate.st1 control:inst|shixu:inst|Selector2~0 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.451 ns control:inst\|shixu:inst\|fstate.st2 3 REG LCFF_X18_Y15_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.451 ns; Loc. = LCFF_X18_Y15_N7; Fanout = 4; REG Node = 'control:inst\|shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { control:inst|shixu:inst|Selector2~0 control:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 46.12 % ) " "Info: Total cell delay = 0.208 ns ( 46.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.243 ns ( 53.88 % ) " "Info: Total interconnect delay = 0.243 ns ( 53.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.451 ns" { control:inst|shixu:inst|fstate.st1 control:inst|shixu:inst|Selector2~0 control:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.451 ns" { control:inst|shixu:inst|fstate.st1 {} control:inst|shixu:inst|Selector2~0 {} control:inst|shixu:inst|fstate.st2 {} } { 0.000ns 0.243ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.959 ns" { clk control:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.959 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} } { 0.000ns 0.000ns 1.487ns } { 0.000ns 0.854ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl control:inst|shixu:inst|fstate.st1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} control:inst|shixu:inst|fstate.st1 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.451 ns" { control:inst|shixu:inst|fstate.st1 control:inst|shixu:inst|Selector2~0 control:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.451 ns" { control:inst|shixu:inst|fstate.st1 {} control:inst|shixu:inst|Selector2~0 {} control:inst|shixu:inst|fstate.st2 {} } { 0.000ns 0.243ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "getData:inst2\|74161:inst\|f74161:sub\|9 cdu_en cdu_clk 3.377 ns register " "Info: tsu for register \"getData:inst2\|74161:inst\|f74161:sub\|9\" (data pin = \"cdu_en\", clock pin = \"cdu_clk\") is 3.377 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.990 ns + Longest pin register " "Info: + Longest pin to register delay is 5.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns cdu_en 1 CLK PIN_M20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 9; CLK Node = 'cdu_en'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_en } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 600 48 216 616 "cdu_en" "" } { 592 216 272 608 "cdu_en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.380 ns) + CELL(0.746 ns) 5.990 ns getData:inst2\|74161:inst\|f74161:sub\|9 2 REG LCFF_X23_Y12_N9 8 " "Info: 2: + IC(4.380 ns) + CELL(0.746 ns) = 5.990 ns; Loc. = LCFF_X23_Y12_N9; Fanout = 8; REG Node = 'getData:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 26.88 % ) " "Info: Total cell delay = 1.610 ns ( 26.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.380 ns ( 73.12 % ) " "Info: Total interconnect delay = 4.380 ns ( 73.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.990 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.990 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 4.380ns } { 0.000ns 0.864ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cdu_clk destination 2.703 ns - Shortest register " "Info: - Shortest clock path from clock \"cdu_clk\" to destination register is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns cdu_clk 1 CLK PIN_M3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M3; Fanout = 4; CLK Node = 'cdu_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdu_clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 632 48 216 648 "cdu_clk" "" } { 624 216 272 640 "cdu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.618 ns) 2.703 ns getData:inst2\|74161:inst\|f74161:sub\|9 2 REG LCFF_X23_Y12_N9 8 " "Info: 2: + IC(1.221 ns) + CELL(0.618 ns) = 2.703 ns; Loc. = LCFF_X23_Y12_N9; Fanout = 8; REG Node = 'getData:inst2\|74161:inst\|f74161:sub\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 54.83 % ) " "Info: Total cell delay = 1.482 ns ( 54.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 45.17 % ) " "Info: Total interconnect delay = 1.221 ns ( 45.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.990 ns" { cdu_en getData:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.990 ns" { cdu_en {} cdu_en~combout {} getData:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 4.380ns } { 0.000ns 0.864ns 0.746ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { cdu_clk getData:inst2|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { cdu_clk {} cdu_clk~combout {} getData:inst2|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.221ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dataBus\[7\] CPU:inst6\|aluBus:inst\|dr1\[0\] 30.257 ns register " "Info: tco from clock \"clk\" to destination pin \"dataBus\[7\]\" through register \"CPU:inst6\|aluBus:inst\|dr1\[0\]\" is 30.257 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.127 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.712 ns) 3.053 ns control:inst\|shixu:inst\|fstate.st2 2 REG LCFF_X18_Y15_N7 4 " "Info: 2: + IC(1.487 ns) + CELL(0.712 ns) = 3.053 ns; Loc. = LCFF_X18_Y15_N7; Fanout = 4; REG Node = 'control:inst\|shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { clk control:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.154 ns) 3.428 ns control:inst\|shixu:inst\|t2 3 COMB LCCOMB_X18_Y15_N18 3 " "Info: 3: + IC(0.221 ns) + CELL(0.154 ns) = 3.428 ns; Loc. = LCCOMB_X18_Y15_N18; Fanout = 3; COMB Node = 'control:inst\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.375 ns" { control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.000 ns) 4.846 ns control:inst\|shixu:inst\|t2~clkctrl 4 COMB CLKCTRL_G13 72 " "Info: 4: + IC(1.418 ns) + CELL(0.000 ns) = 4.846 ns; Loc. = CLKCTRL_G13; Fanout = 72; COMB Node = 'control:inst\|shixu:inst\|t2~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 6.127 ns CPU:inst6\|aluBus:inst\|dr1\[0\] 5 REG LCFF_X22_Y11_N1 14 " "Info: 5: + IC(0.663 ns) + CELL(0.618 ns) = 6.127 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 14; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.338 ns ( 38.16 % ) " "Info: Total cell delay = 2.338 ns ( 38.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.789 ns ( 61.84 % ) " "Info: Total interconnect delay = 3.789 ns ( 61.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { clk control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[0] {} } { 0.000ns 0.000ns 1.487ns 0.221ns 1.418ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.036 ns + Longest register pin " "Info: + Longest register to pin delay is 24.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst6\|aluBus:inst\|dr1\[0\] 1 REG LCFF_X22_Y11_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 14; REG Node = 'CPU:inst6\|aluBus:inst\|dr1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.371 ns) 1.225 ns CPU:inst6\|aluBus:inst\|Add0~1 2 COMB LCCOMB_X23_Y9_N16 1 " "Info: 2: + IC(0.854 ns) + CELL(0.371 ns) = 1.225 ns; Loc. = LCCOMB_X23_Y9_N16; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add0~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.053 ns) 2.080 ns CPU:inst6\|aluBus:inst\|Mux7~5 3 COMB LCCOMB_X21_Y11_N30 1 " "Info: 3: + IC(0.802 ns) + CELL(0.053 ns) = 2.080 ns; Loc. = LCCOMB_X21_Y11_N30; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|Mux7~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { CPU:inst6|aluBus:inst|Add0~1 CPU:inst6|aluBus:inst|Mux7~5 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.347 ns CPU:inst6\|aluBus:inst\|Mux7~1 4 COMB LCCOMB_X21_Y11_N24 2 " "Info: 4: + IC(0.214 ns) + CELL(0.053 ns) = 2.347 ns; Loc. = LCCOMB_X21_Y11_N24; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Mux7~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { CPU:inst6|aluBus:inst|Mux7~5 CPU:inst6|aluBus:inst|Mux7~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.436 ns) 3.391 ns CPU:inst6\|aluBus:inst\|Add3~2 5 COMB LCCOMB_X22_Y10_N16 3 " "Info: 5: + IC(0.608 ns) + CELL(0.436 ns) = 3.391 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { CPU:inst6|aluBus:inst|Mux7~1 CPU:inst6|aluBus:inst|Add3~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.258 ns) 4.649 ns CPU:inst6\|aluBus:inst\|Mux6~1 6 COMB LOOP LCCOMB_X23_Y11_N22 3 " "Info: 6: + IC(0.000 ns) + CELL(1.258 ns) = 4.649 ns; Loc. = LCCOMB_X23_Y11_N22; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux6~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux6~1 LCCOMB_X23_Y11_N22 " "Info: Loc. = LCCOMB_X23_Y11_N22; Node \"CPU:inst6\|aluBus:inst\|Mux6~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux6~3 LCCOMB_X23_Y11_N16 " "Info: Loc. = LCCOMB_X23_Y11_N16; Node \"CPU:inst6\|aluBus:inst\|Mux6~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~5 LCCOMB_X22_Y10_N18 " "Info: Loc. = LCCOMB_X22_Y10_N18; Node \"CPU:inst6\|aluBus:inst\|Add3~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux6~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { CPU:inst6|aluBus:inst|Add3~2 CPU:inst6|aluBus:inst|Mux6~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.436 ns) 5.662 ns CPU:inst6\|aluBus:inst\|Add3~6 7 COMB LCCOMB_X22_Y10_N18 3 " "Info: 7: + IC(0.577 ns) + CELL(0.436 ns) = 5.662 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.139 ns) 7.801 ns CPU:inst6\|aluBus:inst\|Mux5~1 8 COMB LOOP LCCOMB_X22_Y10_N8 3 " "Info: 8: + IC(0.000 ns) + CELL(2.139 ns) = 7.801 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux5~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux5~1 LCCOMB_X22_Y10_N8 " "Info: Loc. = LCCOMB_X22_Y10_N8; Node \"CPU:inst6\|aluBus:inst\|Mux5~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux5~3 LCCOMB_X21_Y11_N20 " "Info: Loc. = LCCOMB_X21_Y11_N20; Node \"CPU:inst6\|aluBus:inst\|Mux5~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~9 LCCOMB_X22_Y10_N20 " "Info: Loc. = LCCOMB_X22_Y10_N20; Node \"CPU:inst6\|aluBus:inst\|Add3~9\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~9 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux5~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~9 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.436 ns) 8.490 ns CPU:inst6\|aluBus:inst\|Add3~10 9 COMB LCCOMB_X22_Y10_N20 3 " "Info: 9: + IC(0.253 ns) + CELL(0.436 ns) = 8.490 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.233 ns) 10.723 ns CPU:inst6\|aluBus:inst\|Mux4~1 10 COMB LOOP LCCOMB_X22_Y10_N14 3 " "Info: 10: + IC(0.000 ns) + CELL(2.233 ns) = 10.723 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux4~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux4~1 LCCOMB_X22_Y10_N14 " "Info: Loc. = LCCOMB_X22_Y10_N14; Node \"CPU:inst6\|aluBus:inst\|Mux4~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux4~3 LCCOMB_X21_Y11_N16 " "Info: Loc. = LCCOMB_X21_Y11_N16; Node \"CPU:inst6\|aluBus:inst\|Mux4~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~13 LCCOMB_X22_Y10_N22 " "Info: Loc. = LCCOMB_X22_Y10_N22; Node \"CPU:inst6\|aluBus:inst\|Add3~13\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux4~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.436 ns) 11.419 ns CPU:inst6\|aluBus:inst\|Add3~14 11 COMB LCCOMB_X22_Y10_N22 3 " "Info: 11: + IC(0.260 ns) + CELL(0.436 ns) = 11.419 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.843 ns) 13.262 ns CPU:inst6\|aluBus:inst\|Mux3~1 12 COMB LOOP LCCOMB_X22_Y10_N6 3 " "Info: 12: + IC(0.000 ns) + CELL(1.843 ns) = 13.262 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux3~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux3~1 LCCOMB_X22_Y10_N6 " "Info: Loc. = LCCOMB_X22_Y10_N6; Node \"CPU:inst6\|aluBus:inst\|Mux3~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux3~3 LCCOMB_X21_Y12_N0 " "Info: Loc. = LCCOMB_X21_Y12_N0; Node \"CPU:inst6\|aluBus:inst\|Mux3~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~17 LCCOMB_X22_Y10_N24 " "Info: Loc. = LCCOMB_X22_Y10_N24; Node \"CPU:inst6\|aluBus:inst\|Add3~17\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux3~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.436 ns) 13.951 ns CPU:inst6\|aluBus:inst\|Add3~18 13 COMB LCCOMB_X22_Y10_N24 3 " "Info: 13: + IC(0.253 ns) + CELL(0.436 ns) = 13.951 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 3; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.336 ns) 15.287 ns CPU:inst6\|aluBus:inst\|Mux2~1 14 COMB LOOP LCCOMB_X22_Y10_N0 3 " "Info: 14: + IC(0.000 ns) + CELL(1.336 ns) = 15.287 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 3; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux2~1'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux2~1 LCCOMB_X22_Y10_N0 " "Info: Loc. = LCCOMB_X22_Y10_N0; Node \"CPU:inst6\|aluBus:inst\|Mux2~1\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux2~3 LCCOMB_X23_Y10_N16 " "Info: Loc. = LCCOMB_X23_Y10_N16; Node \"CPU:inst6\|aluBus:inst\|Mux2~3\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~3 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~21 LCCOMB_X22_Y10_N26 " "Info: Loc. = LCCOMB_X22_Y10_N26; Node \"CPU:inst6\|aluBus:inst\|Add3~21\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~21 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux2~3 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~21 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.436 ns) 15.981 ns CPU:inst6\|aluBus:inst\|Add3~22 15 COMB LCCOMB_X22_Y10_N26 4 " "Info: 15: + IC(0.258 ns) + CELL(0.436 ns) = 15.981 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.564 ns) 17.545 ns CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE 16 COMB LOOP LCCOMB_X21_Y10_N18 2 " "Info: 16: + IC(0.000 ns) + CELL(1.564 ns) = 17.545 ns; Loc. = LCCOMB_X21_Y10_N18; Fanout = 2; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux1~5 LCCOMB_X21_Y10_N0 " "Info: Loc. = LCCOMB_X21_Y10_N0; Node \"CPU:inst6\|aluBus:inst\|Mux1~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~25 LCCOMB_X22_Y10_N28 " "Info: Loc. = LCCOMB_X22_Y10_N28; Node \"CPU:inst6\|aluBus:inst\|Add3~25\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~25 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE LCCOMB_X21_Y10_N18 " "Info: Loc. = LCCOMB_X21_Y10_N18; Node \"CPU:inst6\|aluBus:inst\|Mux1~3DUPLICATE\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~3DUPLICATE } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~5 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~25 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux1~3DUPLICATE } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3DUPLICATE } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.436 ns) 18.339 ns CPU:inst6\|aluBus:inst\|Add3~26 17 COMB LCCOMB_X22_Y10_N28 2 " "Info: 17: + IC(0.358 ns) + CELL(0.436 ns) = 18.339 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 2; COMB Node = 'CPU:inst6\|aluBus:inst\|Add3~26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { CPU:inst6|aluBus:inst|Mux1~3DUPLICATE CPU:inst6|aluBus:inst|Add3~26 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.654 ns) 19.993 ns CPU:inst6\|aluBus:inst\|Mux0~4 18 COMB LOOP LCCOMB_X21_Y9_N30 2 " "Info: 18: + IC(0.000 ns) + CELL(1.654 ns) = 19.993 ns; Loc. = LCCOMB_X21_Y9_N30; Fanout = 2; COMB LOOP Node = 'CPU:inst6\|aluBus:inst\|Mux0~4'" { { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux0~4 LCCOMB_X21_Y9_N30 " "Info: Loc. = LCCOMB_X21_Y9_N30; Node \"CPU:inst6\|aluBus:inst\|Mux0~4\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Mux0~5 LCCOMB_X21_Y9_N16 " "Info: Loc. = LCCOMB_X21_Y9_N16; Node \"CPU:inst6\|aluBus:inst\|Mux0~5\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "CPU:inst6\|aluBus:inst\|Add3~29 LCCOMB_X22_Y10_N30 " "Info: Loc. = LCCOMB_X22_Y10_N30; Node \"CPU:inst6\|aluBus:inst\|Add3~29\"" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~29 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 32 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Mux0~5 } "NODE_NAME" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst6|aluBus:inst|Add3~29 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 20.258 ns CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~51 19 COMB LCCOMB_X21_Y9_N26 1 " "Info: 19: + IC(0.212 ns) + CELL(0.053 ns) = 20.258 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~51'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { CPU:inst6|aluBus:inst|Mux0~4 CPU:inst6|aluBus:inst|bus_Reg[7]~51 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 20.513 ns CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~52 20 COMB LCCOMB_X21_Y9_N22 4 " "Info: 20: + IC(0.202 ns) + CELL(0.053 ns) = 20.513 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 4; COMB Node = 'CPU:inst6\|aluBus:inst\|bus_Reg\[7\]~52'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.053 ns) 21.135 ns CPU:inst6\|aluBus:inst\|d\[7\]~46 21 COMB LCCOMB_X21_Y8_N10 1 " "Info: 21: + IC(0.569 ns) + CELL(0.053 ns) = 21.135 ns; Loc. = LCCOMB_X21_Y8_N10; Fanout = 1; COMB Node = 'CPU:inst6\|aluBus:inst\|d\[7\]~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|d[7]~46 } "NODE_NAME" } } { "blocks/sourceDesign/aluBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/aluBus.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(1.998 ns) 24.036 ns dataBus\[7\] 22 PIN PIN_Y11 0 " "Info: 22: + IC(0.903 ns) + CELL(1.998 ns) = 24.036 ns; Loc. = PIN_Y11; Fanout = 0; PIN Node = 'dataBus\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.901 ns" { CPU:inst6|aluBus:inst|d[7]~46 dataBus[7] } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.713 ns ( 73.69 % ) " "Info: Total cell delay = 17.713 ns ( 73.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.323 ns ( 26.31 % ) " "Info: Total interconnect delay = 6.323 ns ( 26.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "24.036 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add0~1 CPU:inst6|aluBus:inst|Mux7~5 CPU:inst6|aluBus:inst|Mux7~1 CPU:inst6|aluBus:inst|Add3~2 CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3DUPLICATE CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~4 CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|d[7]~46 dataBus[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "24.036 ns" { CPU:inst6|aluBus:inst|dr1[0] {} CPU:inst6|aluBus:inst|Add0~1 {} CPU:inst6|aluBus:inst|Mux7~5 {} CPU:inst6|aluBus:inst|Mux7~1 {} CPU:inst6|aluBus:inst|Add3~2 {} CPU:inst6|aluBus:inst|Mux6~1 {} CPU:inst6|aluBus:inst|Add3~6 {} CPU:inst6|aluBus:inst|Mux5~1 {} CPU:inst6|aluBus:inst|Add3~10 {} CPU:inst6|aluBus:inst|Mux4~1 {} CPU:inst6|aluBus:inst|Add3~14 {} CPU:inst6|aluBus:inst|Mux3~1 {} CPU:inst6|aluBus:inst|Add3~18 {} CPU:inst6|aluBus:inst|Mux2~1 {} CPU:inst6|aluBus:inst|Add3~22 {} CPU:inst6|aluBus:inst|Mux1~3DUPLICATE {} CPU:inst6|aluBus:inst|Add3~26 {} CPU:inst6|aluBus:inst|Mux0~4 {} CPU:inst6|aluBus:inst|bus_Reg[7]~51 {} CPU:inst6|aluBus:inst|bus_Reg[7]~52 {} CPU:inst6|aluBus:inst|d[7]~46 {} dataBus[7] {} } { 0.000ns 0.854ns 0.802ns 0.214ns 0.608ns 0.000ns 0.577ns 0.000ns 0.253ns 0.000ns 0.260ns 0.000ns 0.253ns 0.000ns 0.258ns 0.000ns 0.358ns 0.000ns 0.212ns 0.202ns 0.569ns 0.903ns } { 0.000ns 0.371ns 0.053ns 0.053ns 0.436ns 1.258ns 0.436ns 2.139ns 0.436ns 2.233ns 0.436ns 1.843ns 0.436ns 1.336ns 0.436ns 1.564ns 0.436ns 1.654ns 0.053ns 0.053ns 0.053ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { clk control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 control:inst|shixu:inst|t2~clkctrl CPU:inst6|aluBus:inst|dr1[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} control:inst|shixu:inst|t2 {} control:inst|shixu:inst|t2~clkctrl {} CPU:inst6|aluBus:inst|dr1[0] {} } { 0.000ns 0.000ns 1.487ns 0.221ns 1.418ns 0.663ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "24.036 ns" { CPU:inst6|aluBus:inst|dr1[0] CPU:inst6|aluBus:inst|Add0~1 CPU:inst6|aluBus:inst|Mux7~5 CPU:inst6|aluBus:inst|Mux7~1 CPU:inst6|aluBus:inst|Add3~2 CPU:inst6|aluBus:inst|Mux6~1 CPU:inst6|aluBus:inst|Add3~6 CPU:inst6|aluBus:inst|Mux5~1 CPU:inst6|aluBus:inst|Add3~10 CPU:inst6|aluBus:inst|Mux4~1 CPU:inst6|aluBus:inst|Add3~14 CPU:inst6|aluBus:inst|Mux3~1 CPU:inst6|aluBus:inst|Add3~18 CPU:inst6|aluBus:inst|Mux2~1 CPU:inst6|aluBus:inst|Add3~22 CPU:inst6|aluBus:inst|Mux1~3DUPLICATE CPU:inst6|aluBus:inst|Add3~26 CPU:inst6|aluBus:inst|Mux0~4 CPU:inst6|aluBus:inst|bus_Reg[7]~51 CPU:inst6|aluBus:inst|bus_Reg[7]~52 CPU:inst6|aluBus:inst|d[7]~46 dataBus[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "24.036 ns" { CPU:inst6|aluBus:inst|dr1[0] {} CPU:inst6|aluBus:inst|Add0~1 {} CPU:inst6|aluBus:inst|Mux7~5 {} CPU:inst6|aluBus:inst|Mux7~1 {} CPU:inst6|aluBus:inst|Add3~2 {} CPU:inst6|aluBus:inst|Mux6~1 {} CPU:inst6|aluBus:inst|Add3~6 {} CPU:inst6|aluBus:inst|Mux5~1 {} CPU:inst6|aluBus:inst|Add3~10 {} CPU:inst6|aluBus:inst|Mux4~1 {} CPU:inst6|aluBus:inst|Add3~14 {} CPU:inst6|aluBus:inst|Mux3~1 {} CPU:inst6|aluBus:inst|Add3~18 {} CPU:inst6|aluBus:inst|Mux2~1 {} CPU:inst6|aluBus:inst|Add3~22 {} CPU:inst6|aluBus:inst|Mux1~3DUPLICATE {} CPU:inst6|aluBus:inst|Add3~26 {} CPU:inst6|aluBus:inst|Mux0~4 {} CPU:inst6|aluBus:inst|bus_Reg[7]~51 {} CPU:inst6|aluBus:inst|bus_Reg[7]~52 {} CPU:inst6|aluBus:inst|d[7]~46 {} dataBus[7] {} } { 0.000ns 0.854ns 0.802ns 0.214ns 0.608ns 0.000ns 0.577ns 0.000ns 0.253ns 0.000ns 0.260ns 0.000ns 0.253ns 0.000ns 0.258ns 0.000ns 0.358ns 0.000ns 0.212ns 0.202ns 0.569ns 0.903ns } { 0.000ns 0.371ns 0.053ns 0.053ns 0.436ns 1.258ns 0.436ns 2.139ns 0.436ns 2.233ns 0.436ns 1.843ns 0.436ns 1.336ns 0.436ns 1.564ns 0.436ns 1.654ns 0.053ns 0.053ns 0.053ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "dataBus\[6\] q_c 12.857 ns Longest " "Info: Longest tpd from source pin \"dataBus\[6\]\" to destination pin \"q_c\" is 12.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataBus\[6\] 1 PIN PIN_T13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T13; Fanout = 1; PIN Node = 'dataBus\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[6] } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns d\[6\] 2 COMB IOC_X13_Y0_N2 5 " "Info: 2: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = IOC_X13_Y0_N2; Fanout = 5; COMB Node = 'd\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { dataBus[6] d[6] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.919 ns) + CELL(0.272 ns) 5.998 ns showOut:inst5\|mux4_6_1:inst2\|dout\[2\]~24 3 COMB LCCOMB_X19_Y12_N22 1 " "Info: 3: + IC(4.919 ns) + CELL(0.272 ns) = 5.998 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 1; COMB Node = 'showOut:inst5\|mux4_6_1:inst2\|dout\[2\]~24'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.191 ns" { d[6] showOut:inst5|mux4_6_1:inst2|dout[2]~24 } "NODE_NAME" } } { "blocks/sourceDesign/mux4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/mux4_6_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.346 ns) 7.104 ns showOut:inst5\|mux4_6_1:inst2\|dout\[2\]~25 4 COMB LCCOMB_X23_Y12_N6 7 " "Info: 4: + IC(0.760 ns) + CELL(0.346 ns) = 7.104 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 7; COMB Node = 'showOut:inst5\|mux4_6_1:inst2\|dout\[2\]~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { showOut:inst5|mux4_6_1:inst2|dout[2]~24 showOut:inst5|mux4_6_1:inst2|dout[2]~25 } "NODE_NAME" } } { "blocks/sourceDesign/mux4_6_1.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/mux4_6_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.366 ns) 9.050 ns showOut:inst5\|getHex:inst7\|Mux2~0 5 COMB LCCOMB_X14_Y19_N0 1 " "Info: 5: + IC(1.580 ns) + CELL(0.366 ns) = 9.050 ns; Loc. = LCCOMB_X14_Y19_N0; Fanout = 1; COMB Node = 'showOut:inst5\|getHex:inst7\|Mux2~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { showOut:inst5|mux4_6_1:inst2|dout[2]~25 showOut:inst5|getHex:inst7|Mux2~0 } "NODE_NAME" } } { "blocks/sourceDesign/getHex.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/getHex.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(1.992 ns) 12.857 ns q_c 6 PIN PIN_AB16 0 " "Info: 6: + IC(1.815 ns) + CELL(1.992 ns) = 12.857 ns; Loc. = PIN_AB16; Fanout = 0; PIN Node = 'q_c'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.807 ns" { showOut:inst5|getHex:inst7|Mux2~0 q_c } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 64 872 1048 80 "q_c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.783 ns ( 29.42 % ) " "Info: Total cell delay = 3.783 ns ( 29.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.074 ns ( 70.58 % ) " "Info: Total interconnect delay = 9.074 ns ( 70.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.857 ns" { dataBus[6] d[6] showOut:inst5|mux4_6_1:inst2|dout[2]~24 showOut:inst5|mux4_6_1:inst2|dout[2]~25 showOut:inst5|getHex:inst7|Mux2~0 q_c } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.857 ns" { dataBus[6] {} d[6] {} showOut:inst5|mux4_6_1:inst2|dout[2]~24 {} showOut:inst5|mux4_6_1:inst2|dout[2]~25 {} showOut:inst5|getHex:inst7|Mux2~0 {} q_c {} } { 0.000ns 0.000ns 4.919ns 0.760ns 1.580ns 1.815ns } { 0.000ns 0.807ns 0.272ns 0.346ns 0.366ns 1.992ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:inst\|74273:inst4\|12 dataBus\[5\] clk 2.795 ns register " "Info: th for register \"control:inst\|74273:inst4\|12\" (data pin = \"dataBus\[5\]\", clock pin = \"clk\") is 2.795 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.003 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 104 48 216 120 "clk" "" } { 96 216 272 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.712 ns) 3.053 ns control:inst\|shixu:inst\|fstate.st2 2 REG LCFF_X18_Y15_N7 4 " "Info: 2: + IC(1.487 ns) + CELL(0.712 ns) = 3.053 ns; Loc. = LCFF_X18_Y15_N7; Fanout = 4; REG Node = 'control:inst\|shixu:inst\|fstate.st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { clk control:inst|shixu:inst|fstate.st2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.154 ns) 3.428 ns control:inst\|shixu:inst\|t2 3 COMB LCCOMB_X18_Y15_N18 3 " "Info: 3: + IC(0.221 ns) + CELL(0.154 ns) = 3.428 ns; Loc. = LCCOMB_X18_Y15_N18; Fanout = 3; COMB Node = 'control:inst\|shixu:inst\|t2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.375 ns" { control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 } "NODE_NAME" } } { "blocks/sourceDesign/shixu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/shixu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.712 ns) 4.736 ns control:inst\|74273:inst3\|14 4 REG LCFF_X17_Y11_N27 11 " "Info: 4: + IC(0.596 ns) + CELL(0.712 ns) = 4.736 ns; Loc. = LCFF_X17_Y11_N27; Fanout = 11; REG Node = 'control:inst\|74273:inst3\|14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { control:inst|shixu:inst|t2 control:inst|74273:inst3|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.154 ns) 5.493 ns control:inst\|inst26 5 COMB LCCOMB_X17_Y15_N0 1 " "Info: 5: + IC(0.603 ns) + CELL(0.154 ns) = 5.493 ns; Loc. = LCCOMB_X17_Y15_N0; Fanout = 1; COMB Node = 'control:inst\|inst26'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { control:inst|74273:inst3|14 control:inst|inst26 } "NODE_NAME" } } { "blocks/sourceDesign/control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 248 96 160 296 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.000 ns) 6.735 ns control:inst\|inst26~clkctrl 6 COMB CLKCTRL_G0 3 " "Info: 6: + IC(1.242 ns) + CELL(0.000 ns) = 6.735 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'control:inst\|inst26~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { control:inst|inst26 control:inst|inst26~clkctrl } "NODE_NAME" } } { "blocks/sourceDesign/control.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/blocks/sourceDesign/control.bdf" { { 248 96 160 296 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 8.003 ns control:inst\|74273:inst4\|12 7 REG LCFF_X18_Y11_N21 1 " "Info: 7: + IC(0.650 ns) + CELL(0.618 ns) = 8.003 ns; Loc. = LCFF_X18_Y11_N21; Fanout = 1; REG Node = 'control:inst\|74273:inst4\|12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { control:inst|inst26~clkctrl control:inst|74273:inst4|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.204 ns ( 40.03 % ) " "Info: Total cell delay = 3.204 ns ( 40.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.799 ns ( 59.97 % ) " "Info: Total interconnect delay = 4.799 ns ( 59.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.003 ns" { clk control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 control:inst|74273:inst3|14 control:inst|inst26 control:inst|inst26~clkctrl control:inst|74273:inst4|12 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.003 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} control:inst|shixu:inst|t2 {} control:inst|74273:inst3|14 {} control:inst|inst26 {} control:inst|inst26~clkctrl {} control:inst|74273:inst4|12 {} } { 0.000ns 0.000ns 1.487ns 0.221ns 0.596ns 0.603ns 1.242ns 0.650ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.357 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataBus\[5\] 1 PIN PIN_AA12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA12; Fanout = 1; PIN Node = 'dataBus\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[5] } "NODE_NAME" } } { "modelCPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex7/modelCPU/modelCPU.bdf" { { 232 856 1032 248 "dataBus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns d\[5\] 2 COMB IOC_X18_Y0_N1 5 " "Info: 2: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = IOC_X18_Y0_N1; Fanout = 5; COMB Node = 'd\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { dataBus[5] d[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.239 ns) + CELL(0.309 ns) 5.357 ns control:inst\|74273:inst4\|12 3 REG LCFF_X18_Y11_N21 1 " "Info: 3: + IC(4.239 ns) + CELL(0.309 ns) = 5.357 ns; Loc. = LCFF_X18_Y11_N21; Fanout = 1; REG Node = 'control:inst\|74273:inst4\|12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.548 ns" { d[5] control:inst|74273:inst4|12 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 888 320 384 968 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 20.87 % ) " "Info: Total cell delay = 1.118 ns ( 20.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.239 ns ( 79.13 % ) " "Info: Total interconnect delay = 4.239 ns ( 79.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.357 ns" { dataBus[5] d[5] control:inst|74273:inst4|12 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.357 ns" { dataBus[5] {} d[5] {} control:inst|74273:inst4|12 {} } { 0.000ns 0.000ns 4.239ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.003 ns" { clk control:inst|shixu:inst|fstate.st2 control:inst|shixu:inst|t2 control:inst|74273:inst3|14 control:inst|inst26 control:inst|inst26~clkctrl control:inst|74273:inst4|12 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.003 ns" { clk {} clk~combout {} control:inst|shixu:inst|fstate.st2 {} control:inst|shixu:inst|t2 {} control:inst|74273:inst3|14 {} control:inst|inst26 {} control:inst|inst26~clkctrl {} control:inst|74273:inst4|12 {} } { 0.000ns 0.000ns 1.487ns 0.221ns 0.596ns 0.603ns 1.242ns 0.650ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.712ns 0.154ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.357 ns" { dataBus[5] d[5] control:inst|74273:inst4|12 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.357 ns" { dataBus[5] {} d[5] {} control:inst|74273:inst4|12 {} } { 0.000ns 0.000ns 4.239ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 31 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 14:23:27 2021 " "Info: Processing ended: Tue Mar 30 14:23:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
