// Seed: 2827281684
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input wire id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7
    , id_17,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10,
    output wor id_11,
    input tri0 id_12,
    output tri1 id_13,
    input wand id_14,
    input tri0 id_15
);
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1
);
  assign id_1 = ~1;
  module_0(
      id_1, id_1, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_1, id_0, id_1, id_0, id_0
  );
endmodule
