// Seed: 1214893335
module module_0 (
    input  wor  id_0,
    input  tri0 id_1
    , id_5,
    output wire id_2,
    output wire id_3
);
  assign id_5 = 1;
  logic id_6;
  ;
  wire id_7;
  logic [7:0][&  -1] id_8;
endmodule
module module_1 #(
    parameter id_0  = 32'd35,
    parameter id_12 = 32'd57
) (
    input tri0 _id_0,
    output tri id_1,
    output supply1 id_2,
    output wor id_3,
    input tri1 id_4,
    output uwire id_5
    , id_10 = -1,
    output supply1 id_6,
    output tri0 id_7,
    input wor id_8
);
  logic [7:0] id_11;
  parameter id_12 = 1;
  logic id_13[1 : id_12];
  ;
  assign id_6 = -1;
  assign id_6 = id_11[id_0];
  logic id_14;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_7,
      id_2
  );
  logic id_15;
  if (id_12) begin : LABEL_0
    logic id_16;
    ;
    localparam id_17[-1 : 1] = 1'b0;
  end else wire id_18;
  assign id_18 = id_13;
  wire [!  ~  1 : -1] id_19;
  localparam id_20 = "";
endmodule
