// Seed: 1150537640
module module_0 (
    output tri0  id_0,
    output wire  id_1,
    input  wire  id_2,
    output tri   id_3,
    input  tri   id_4,
    input  uwire id_5
);
  wire id_7, id_8, id_9, id_10;
  assign id_7 = id_4;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1
);
  logic id_3;
  ;
  xnor primCall (id_1, id_0, id_3);
  assign id_1 = id_0;
  supply1 id_4 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 #(
    parameter id_4 = 32'd35
) (
    input  wire  id_0#(1 + 1, -1),
    input  tri   id_1,
    output logic id_2
);
  assign id_2 = -1;
  logic _id_4;
  wire [id_4 : ""] id_5;
  always id_2 = id_1;
  assign id_2 = -1;
endmodule
module module_3 (
    output logic id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  wor   id_3
);
  final id_0 <= $realtime;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0
  );
  tri0 id_5 = -1;
  wire id_6;
endmodule
