{
  "4.224": {
    "type": "catalogRender",
    "schema": 1,
    "eval": {
      "version": "4.224",
      "pname": "verilator",
      "name": "verilator-4.224",
      "system": "aarch64-darwin",
      "outputs": {
        "out": "/nix/store/n5g8xh952r1b6i6x2iffdvmzmjbi09lq-verilator-4.224"
      },
      "meta": {
        "outputsToInstall": [
          "out"
        ],
        "description": "Fast and robust (System)Verilog simulator/compiler",
        "position": "/nix/store/lbf0kbc67zpm6xw6lia2fj1qskikaffz-source/pkgs/applications/science/electronics/verilator/default.nix:36",
        "unfree": false
      }
    },
    "element": {
      "attrPath": [
        "legacyPackages",
        "aarch64-darwin",
        "verilator"
      ],
      "originalUrl": "flake:nixpkgs",
      "outputs": null,
      "storePaths": [
        "/nix/store/n5g8xh952r1b6i6x2iffdvmzmjbi09lq-verilator-4.224"
      ],
      "url": "github:flox/nixpkgs/d6490a0bd9dfb298fcd8382d3363b86870dc7340"
    },
    "source": {
      "locked": {
        "revCount": 410349,
        "lastModified": 1663761423
      }
    }
  },
  "4.222": {
    "type": "catalogRender",
    "schema": 1,
    "eval": {
      "version": "4.222",
      "pname": "verilator",
      "name": "verilator-4.222",
      "system": "aarch64-darwin",
      "outputs": {
        "out": "/nix/store/pzrga3k3z2d86dvdc3w0g16wq11s4d3h-verilator-4.222"
      },
      "meta": {
        "outputsToInstall": [
          "out"
        ],
        "description": "Fast and robust (System)Verilog simulator/compiler",
        "position": "/nix/store/gk9ag5wlkhwi4qbn56fx77g3v41n2a5g-source/pkgs/applications/science/electronics/verilator/default.nix:36",
        "unfree": false
      }
    },
    "element": {
      "attrPath": [
        "legacyPackages",
        "aarch64-darwin",
        "verilator"
      ],
      "originalUrl": "flake:nixpkgs",
      "outputs": null,
      "storePaths": [
        "/nix/store/pzrga3k3z2d86dvdc3w0g16wq11s4d3h-verilator-4.222"
      ],
      "url": "github:flox/nixpkgs/12363fb6d89859a37cd7e27f85288599f13e49d9"
    },
    "source": {
      "locked": {
        "revCount": 397203,
        "lastModified": 1659487974
      }
    }
  },
  "4.226": {
    "type": "catalogRender",
    "schema": 1,
    "eval": {
      "version": "4.226",
      "pname": "verilator",
      "name": "verilator-4.226",
      "system": "aarch64-darwin",
      "outputs": {
        "out": "/nix/store/alnz649mihgkgza8n1l6ly4x3d48bpfz-verilator-4.226"
      },
      "meta": {
        "outputsToInstall": [
          "out"
        ],
        "description": "Fast and robust (System)Verilog simulator/compiler",
        "position": "/nix/store/9m8drnpifyl5qsx93g6ll2xw6wkps03z-source/pkgs/applications/science/electronics/verilator/default.nix:36",
        "unfree": false
      }
    },
    "element": {
      "attrPath": [
        "legacyPackages",
        "aarch64-darwin",
        "verilator"
      ],
      "originalUrl": "flake:nixpkgs",
      "outputs": null,
      "storePaths": [
        "/nix/store/alnz649mihgkgza8n1l6ly4x3d48bpfz-verilator-4.226"
      ],
      "url": "github:flox/nixpkgs/f994293d1eb8812f032e8919e10a594567cf6ef7"
    },
    "source": {
      "locked": {
        "revCount": 420742,
        "lastModified": 1666703756
      }
    }
  }
}
