# ğŸ”§ Verilog_Basics-1_Combinational_Logic

A collection of essential combinational logic circuits implemented in Verilog HDL.  
This repository serves as a foundational reference for anyone learning or revising Verilog combinational logic design. Each module includes:

- âœ… Verilog source code    
- ğŸ–¼ï¸ Simulation outputs/waveforms  
- ğŸ§ª Testbenches for verification

---

## ğŸ“ Repository Structure

Each topic below is organized into its own folder with the following contents:

- `module.v` â†’ Verilog HDL source code  
- `tb_module.v` â†’ Testbench file  
- `output.png / output.txt` â†’ Simulation result or waveform  

---

<details>
<summary>ğŸ”Œ Logic Gates</summary>

- [x] AND, OR, NOT, NAND, NOR, XOR, XNOR  
- Implemented using:
  - âœ… Gate-Level Modeling
  - âœ… Dataflow Modeling

ğŸ“ [`/Logic_Gates_GateLevel`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Logic_Gates_GLM)  
ğŸ“ [`/Logic_Gates_Dataflow`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Logic_Gates_DFM)
</details>

<details>
<summary>â• Adders</summary>

- [x] Half Adder  
- [x] Full Adder  
- [x] Full Adder using 2 Half Adders  
- [x] Ripple Carry Adder (4-bit)  
- [x] Carry Look Ahead Adder  
- [x] Carry Save Adder  
- [x] BCD Adder

ğŸ“ [`/Half_Adder`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Half_Adder)  
ğŸ“ [`/Full_Adder`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Full_Adder)  
ğŸ“ [`/Full_Adder_using_Half_Adder`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/FA_with_HA)  
ğŸ“ [`/Ripple_Carry_Adder_4bit`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Ripple_Carry_Adder)  
ğŸ“ [`/Carry_Lookahead_Adder`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Carry_Look_Ahead_Adder)  
ğŸ“ [`/Carry_Save_Adder`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Carry_Save_Adder)  
ğŸ“ [`/BCD_Adder`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/BCD_Adder)
</details>

<details>
<summary>â– Subtractors</summary>

- [x] Half Subtractor  
- [x] Full Subtractor  
- [x] Full Subtractor using 2 Half Subtractors

ğŸ“ [`/Half_Subtractor`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Half_Subtractor)  
ğŸ“ [`/Full_Subtractor`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Full_Subtractor)  
ğŸ“ [`/Full_Subtractor_using_Half_Subtractor`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/FS_withHS)
</details>

<details>
<summary>ğŸ”€ Multiplexers & Demultiplexers</summary>

- [x] 2:1 MUX  
- [x] 4:1 MUX
- [x] 8:1 MUX  
- [x] 8:1 MUX using 2:1 MUX  
- [x] 1:8 DEMUX

ğŸ“ [`/MUX_2to1`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/MUX_2_1)  
ğŸ“ [`/MUX_8to1`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/MUX_4_1) 
ğŸ“ [`/MUX_8to1`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/MUX_8_1)  
ğŸ“ [`/MUX_8to1_using_2to1`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/MUX81_with_MUX21)  
ğŸ“ [`/DEMUX_1to8`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/DeMux_1_8)
</details>

<details>
<summary>ğŸ“¥ Encoders</summary>

- [x] 8:3 Encoder  
- [x] Priority Encoder  
- [x] Decimal to BCD Encoder  
- [x] Octal to Binary Encoder

ğŸ“ [`/Encoder_8to3`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Encoder_8_3)  
ğŸ“ [`/Priority_Encoder`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Priority_Encoder)  
ğŸ“ [`/Decimal_to_BCD`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Decimal_BCD_Encoder)  
ğŸ“ [`/Octal_to_Binary`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Octal_Binary_Encoder)
</details>

<details>
<summary>ğŸ” Converters</summary>

- [x] Binary to Gray Code  
- [x] Gray Code to Binary  
- [x] BCD to Excess-3  
- [x] Binary to 7-Segment Display

ğŸ“ [`/Binary_to_Gray`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Binary_Gray_Converter)  
ğŸ“ [`/Gray_to_Binary`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Gray_Binary_Converter)  
ğŸ“ [`/BCD_to_Excess3`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/BCD_Excess_Converter)  
ğŸ“ [`/Binary_to_7Segment`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/BCD_Seven_Segment)
</details>

<details>
<summary>ğŸ§® Comparators & Parity</summary>

- [x] 4-bit Comparator  
- [x] Even Parity Generator  
- [x] Odd Parity Generator  
- [x] Even Parity Checker  
- [x] Odd Parity Checker

ğŸ“ [`/Comparator_4bit`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Bit-4_Comparator)  
ğŸ“ [`/Even_Parity_Generator`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Even_Parity_Generator)  
ğŸ“ [`/Odd_Parity_Generator`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Odd_Parity_Generator)  
ğŸ“ [`/Even_Parity_Checker`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Even_Parity_Checker)  
ğŸ“ [`/Odd_Parity_Checker`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Odd_Parity_Checker)
</details>

<details>
<summary>ğŸ“ Miscellaneous</summary>

- [x] Squares of 3-bit Numbers  
- [x] Tri-state Buffer

ğŸ“ [`/Square_3bit`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Square_3_bit)  
ğŸ“ [`/Tristate_Buffer`](https://github.com/Srikar109755/Verilog_Basics-1_Combinational_Logic/tree/main/Tri_State_Buffer)
</details>

---

## ğŸš€ How to Simulate

1. Use any Verilog simulator (ModelSim, Vivado, Icarus Verilog, etc.)  
2. Run the testbench file:  
