module adder (
    input a[32],
    input b[32],
    input alufn_signal[6],
    output out[32],
    output z,
    output v,
    output n
  ) {

  rca rca;
  sig xb[32];
  
  always {
    xb[31:0] = b^ 32x{alufn_signal[0]};
    rca.a = a;
    rca.b = xb;
    rca.ci = alufn_signal[0];
    
    out = rca.s;
    z = ~|rca.s;
    v = (a[31] & xb[31] & !rca.s[31]) | (!a[31] & !xb[31] & rca.s[31]);
    n = rca.s[31];
  }
}
