// Seed: 1463766478
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_11;
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    input wire id_4
    , id_13,
    input tri id_5,
    input supply1 id_6,
    input wand id_7,
    output wire id_8,
    input supply0 id_9,
    input supply0 id_10,
    output wire id_11
);
  always @* begin
    {id_4} += id_3 == id_7;
  end
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13, id_13
  );
endmodule
