

================================================================
== Vivado HLS Report for 'convolution_5'
================================================================
* Date:           Wed Oct 31 20:17:56 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.806|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  242041|  242041|  242041|  242041|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  242040|  242040|      2017|          -|          -|   120|    no    |
        | + Loop 1.1  |    2007|    2007|        13|          5|          5|   400|    yes   |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    310|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    221|
|Register         |        0|      -|     401|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     749|   1274|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |conv1_fadd_32ns_3bkb_U58  |conv1_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |conv1_fmul_32ns_3cud_U59  |conv1_fmul_32ns_3cud  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |ci_1_fu_477_p2                  |     +    |      0|  0|  15|           1|           5|
    |co_2_fu_223_p2                  |     +    |      0|  0|  15|           7|           1|
    |i_17_fu_257_p2                  |     +    |      0|  0|  12|           1|           3|
    |indvar_flatten_next4_fu_251_p2  |     +    |      0|  0|  15|           9|           1|
    |indvar_flatten_op_fu_340_p2     |     +    |      0|  0|  15|           1|           8|
    |j_13_fu_303_p2                  |     +    |      0|  0|  12|           1|           3|
    |tmp_155_fu_377_p2               |     +    |      0|  0|  17|           8|           8|
    |tmp_156_fu_383_p2               |     +    |      0|  0|  17|           8|           8|
    |tmp_157_fu_456_p2               |     +    |      0|  0|  17|          10|          10|
    |tmp_158_fu_462_p2               |     +    |      0|  0|  17|          10|          10|
    |tmp_159_fu_335_p2               |     +    |      0|  0|  12|          12|          12|
    |tmp_160_fu_403_p2               |     +    |      0|  0|  17|          64|          64|
    |tmp_161_fu_409_p2               |     +    |      0|  0|  17|          64|          64|
    |tmp_164_fu_431_p2               |     +    |      0|  0|  17|          17|          17|
    |tmp_165_fu_437_p2               |     +    |      0|  0|  17|          17|          17|
    |exitcond_mid_fu_297_p2          |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_217_p2             |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_flatten4_fu_245_p2     |   icmp   |      0|  0|  13|           9|           8|
    |exitcond_flatten_fu_263_p2      |   icmp   |      0|  0|  11|           8|           7|
    |exitcond_fu_291_p2              |   icmp   |      0|  0|  11|           5|           6|
    |tmp_153_fu_309_p2               |    or    |      0|  0|   2|           1|           1|
    |ci_mid2_fu_315_p3               |  select  |      0|  0|   5|           1|           1|
    |indvar_flatten_next_fu_346_p3   |  select  |      0|  0|   8|           1|           1|
    |j_mid_fu_269_p3                 |  select  |      0|  0|   3|           1|           1|
    |tmp_16_mid2_v_fu_277_p3         |  select  |      0|  0|   3|           1|           3|
    |tmp_17_mid2_fu_323_p3           |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_285_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 310|         270|         273|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                   |   9|          2|    1|          2|
    |ap_phi_mux_ci_phi_fu_201_p4               |   9|          2|    5|         10|
    |ap_phi_mux_i_phi_fu_156_p4                |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten4_phi_fu_145_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_167_p4   |   9|          2|    8|         16|
    |ap_phi_mux_j_phi_fu_178_p4                |   9|          2|    3|          6|
    |ci_reg_197                                |   9|          2|    5|         10|
    |co_reg_130                                |   9|          2|    7|         14|
    |grp_fu_208_p0                             |  15|          3|   32|         96|
    |grp_fu_208_p1                             |  15|          3|   32|         96|
    |i_reg_152                                 |   9|          2|    3|          6|
    |indvar_flatten4_reg_141                   |   9|          2|    9|         18|
    |indvar_flatten_reg_163                    |   9|          2|    8|         16|
    |j_reg_174                                 |   9|          2|    3|          6|
    |sum_2_reg_185                             |   9|          2|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 221|         50|  162|        402|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |bias_load_reg_594             |  32|   0|   32|          0|
    |ci_1_reg_574                  |   5|   0|    5|          0|
    |ci_mid2_reg_518               |   5|   0|    5|          0|
    |ci_reg_197                    |   5|   0|    5|          0|
    |co_2_reg_486                  |   7|   0|    7|          0|
    |co_reg_130                    |   7|   0|    7|          0|
    |exitcond_flatten4_reg_502     |   1|   0|    1|          0|
    |i_reg_152                     |   3|   0|    3|          0|
    |indvar_flatten4_reg_141       |   9|   0|    9|          0|
    |indvar_flatten_next4_reg_506  |   9|   0|    9|          0|
    |indvar_flatten_next_reg_538   |   8|   0|    8|          0|
    |indvar_flatten_reg_163        |   8|   0|    8|          0|
    |input_load_reg_569            |  32|   0|   32|          0|
    |j_reg_174                     |   3|   0|    3|          0|
    |sum_2_reg_185                 |  32|   0|   32|          0|
    |tmp_156_reg_543               |   8|   0|    8|          0|
    |tmp_159_reg_532               |  12|   0|   12|          0|
    |tmp_165_reg_549               |  17|   0|   17|          0|
    |tmp_16_mid2_v_reg_511         |   3|   0|    3|          0|
    |tmp_175_cast_reg_497          |   7|   0|   12|          5|
    |tmp_17_mid2_reg_525           |   3|   0|    3|          0|
    |tmp_19_reg_579                |  32|   0|   32|          0|
    |tmp_reg_491                   |   7|   0|   64|         57|
    |tmp_s_reg_599                 |  32|   0|   32|          0|
    |weights_load_reg_564          |  32|   0|   32|          0|
    |exitcond_flatten4_reg_502     |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 401|  32|  400|         62|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_done              | out |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | convolution_5 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | convolution_5 | return value |
|input_r_address0     | out |    9|  ap_memory |    input_r    |     array    |
|input_r_ce0          | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q0           |  in |   32|  ap_memory |    input_r    |     array    |
|weights_address0     | out |   16|  ap_memory |    weights    |     array    |
|weights_ce0          | out |    1|  ap_memory |    weights    |     array    |
|weights_q0           |  in |   32|  ap_memory |    weights    |     array    |
|bias_address0        | out |    7|  ap_memory |      bias     |     array    |
|bias_ce0             | out |    1|  ap_memory |      bias     |     array    |
|bias_q0              |  in |   32|  ap_memory |      bias     |     array    |
|output_0_0_address0  | out |    7|  ap_memory |   output_0_0  |     array    |
|output_0_0_ce0       | out |    1|  ap_memory |   output_0_0  |     array    |
|output_0_0_we0       | out |    1|  ap_memory |   output_0_0  |     array    |
|output_0_0_d0        | out |   32|  ap_memory |   output_0_0  |     array    |
+---------------------+-----+-----+------------+---------------+--------------+

