-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\uz_pu_conversion\uz_pu_con_ip_addr_decoder.vhd
-- Created: 2022-02-25 15:06:44
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_pu_con_ip_addr_decoder
-- Source Path: uz_pu_con_ip/uz_pu_con_ip_axi_lite/uz_pu_con_ip_addr_decoder
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_pu_con_ip_addr_decoder IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        data_write                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        addr_sel                          :   IN    std_logic_vector(13 DOWNTO 0);  -- ufix14
        wr_enb                            :   IN    std_logic;  -- ufix1
        rd_enb                            :   IN    std_logic;  -- ufix1
        read_ip_timestamp                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        data_read                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        write_axi_enable                  :   OUT   std_logic;  -- ufix1
        write_AXI_pu_conv_in              :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in1             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in2             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in3             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in4             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in5             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in6             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in7             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in8             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in9             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in10            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in11            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in12            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in13            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in14            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in15            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in16            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in17            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in18            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in19            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in20            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in21            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in22            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in23            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in24            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in25            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in26            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in27            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in28            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in29            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in30            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in31            :   OUT   std_logic_vector(17 DOWNTO 0)  -- ufix18_En18
        );
END uz_pu_con_ip_addr_decoder;


ARCHITECTURE rtl OF uz_pu_con_ip_addr_decoder IS

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL addr_sel_unsigned                : unsigned(13 DOWNTO 0);  -- ufix14
  SIGNAL decode_sel_ip_timestamp_1_1      : std_logic;  -- ufix1
  SIGNAL read_ip_timestamp_unsigned       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL const_1                          : std_logic;  -- ufix1
  SIGNAL const_0                          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_ip_timestamp            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_ip_timestamp_1_1       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_sel_axi_enable_1_1        : std_logic;  -- ufix1
  SIGNAL reg_enb_axi_enable_1_1           : std_logic;  -- ufix1
  SIGNAL data_write_unsigned              : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL data_in_axi_enable               : std_logic;  -- ufix1
  SIGNAL data_reg_axi_enable_1_1          : std_logic;  -- ufix1
  SIGNAL write_concats_axi_enable_1       : std_logic;  -- ufix1
  SIGNAL decode_sel_AXI_pu_conv_in_1_1    : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in_1_1       : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in           : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in_1_1      : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in1_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in1_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in1          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in1_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in2_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in2_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in2          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in2_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in3_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in3_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in3          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in3_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in4_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in4_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in4          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in4_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in5_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in5_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in5          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in5_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in6_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in6_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in6          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in6_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in7_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in7_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in7          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in7_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in8_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in8_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in8          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in8_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in9_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in9_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in9          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in9_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in10_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in10_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in10         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in10_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in11_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in11_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in11         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in11_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in12_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in12_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in12         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in12_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in13_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in13_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in13         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in13_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in14_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in14_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in14         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in14_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in15_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in15_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in15         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in15_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in16_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in16_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in16         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in16_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in17_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in17_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in17         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in17_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in18_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in18_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in18         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in18_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in19_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in19_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in19         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in19_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in20_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in20_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in20         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in20_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in21_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in21_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in21         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in21_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in22_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in22_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in22         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in22_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in23_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in23_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in23         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in23_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in24_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in24_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in24         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in24_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in25_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in25_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in25         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in25_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in26_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in26_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in26         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in26_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in27_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in27_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in27         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in27_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in28_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in28_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in28         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in28_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in29_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in29_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in29         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in29_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in30_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in30_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in30         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in30_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in31_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in31_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in31         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in31_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18

BEGIN
  addr_sel_unsigned <= unsigned(addr_sel);

  
  decode_sel_ip_timestamp_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0002#, 14) ELSE
      '0';

  read_ip_timestamp_unsigned <= unsigned(read_ip_timestamp);

  const_1 <= '1';

  enb <= const_1;

  const_0 <= to_unsigned(0, 32);

  reg_ip_timestamp_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_ip_timestamp <= to_unsigned(0, 32);
      ELSIF enb = '1' THEN
        read_reg_ip_timestamp <= read_ip_timestamp_unsigned;
      END IF;
    END IF;
  END PROCESS reg_ip_timestamp_process;


  
  decode_rd_ip_timestamp_1_1 <= const_0 WHEN decode_sel_ip_timestamp_1_1 = '0' ELSE
      read_reg_ip_timestamp;

  data_read <= std_logic_vector(decode_rd_ip_timestamp_1_1);

  
  decode_sel_axi_enable_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0001#, 14) ELSE
      '0';

  reg_enb_axi_enable_1_1 <= decode_sel_axi_enable_1_1 AND wr_enb;

  data_write_unsigned <= unsigned(data_write);

  data_in_axi_enable <= data_write_unsigned(0);

  reg_axi_enable_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_axi_enable_1_1 <= '1';
      ELSIF enb = '1' AND reg_enb_axi_enable_1_1 = '1' THEN
        data_reg_axi_enable_1_1 <= data_in_axi_enable;
      END IF;
    END IF;
  END PROCESS reg_axi_enable_1_1_process;


  write_concats_axi_enable_1 <= data_reg_axi_enable_1_1;

  write_axi_enable <= write_concats_axi_enable_1;

  
  decode_sel_AXI_pu_conv_in_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0040#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in_1_1 <= decode_sel_AXI_pu_conv_in_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in_1_1 <= data_in_AXI_pu_conv_in;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in_1_1_process;


  write_AXI_pu_conv_in <= std_logic_vector(data_reg_AXI_pu_conv_in_1_1);

  
  decode_sel_AXI_pu_conv_in1_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0041#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in1_1_1 <= decode_sel_AXI_pu_conv_in1_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in1 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in1_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in1_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in1_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in1_1_1 <= data_in_AXI_pu_conv_in1;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in1_1_1_process;


  write_AXI_pu_conv_in1 <= std_logic_vector(data_reg_AXI_pu_conv_in1_1_1);

  
  decode_sel_AXI_pu_conv_in2_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0042#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in2_1_1 <= decode_sel_AXI_pu_conv_in2_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in2 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in2_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in2_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in2_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in2_1_1 <= data_in_AXI_pu_conv_in2;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in2_1_1_process;


  write_AXI_pu_conv_in2 <= std_logic_vector(data_reg_AXI_pu_conv_in2_1_1);

  
  decode_sel_AXI_pu_conv_in3_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0043#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in3_1_1 <= decode_sel_AXI_pu_conv_in3_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in3 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in3_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in3_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in3_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in3_1_1 <= data_in_AXI_pu_conv_in3;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in3_1_1_process;


  write_AXI_pu_conv_in3 <= std_logic_vector(data_reg_AXI_pu_conv_in3_1_1);

  
  decode_sel_AXI_pu_conv_in4_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0044#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in4_1_1 <= decode_sel_AXI_pu_conv_in4_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in4 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in4_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in4_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in4_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in4_1_1 <= data_in_AXI_pu_conv_in4;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in4_1_1_process;


  write_AXI_pu_conv_in4 <= std_logic_vector(data_reg_AXI_pu_conv_in4_1_1);

  
  decode_sel_AXI_pu_conv_in5_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0045#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in5_1_1 <= decode_sel_AXI_pu_conv_in5_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in5 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in5_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in5_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in5_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in5_1_1 <= data_in_AXI_pu_conv_in5;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in5_1_1_process;


  write_AXI_pu_conv_in5 <= std_logic_vector(data_reg_AXI_pu_conv_in5_1_1);

  
  decode_sel_AXI_pu_conv_in6_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0046#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in6_1_1 <= decode_sel_AXI_pu_conv_in6_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in6 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in6_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in6_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in6_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in6_1_1 <= data_in_AXI_pu_conv_in6;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in6_1_1_process;


  write_AXI_pu_conv_in6 <= std_logic_vector(data_reg_AXI_pu_conv_in6_1_1);

  
  decode_sel_AXI_pu_conv_in7_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0047#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in7_1_1 <= decode_sel_AXI_pu_conv_in7_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in7 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in7_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in7_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in7_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in7_1_1 <= data_in_AXI_pu_conv_in7;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in7_1_1_process;


  write_AXI_pu_conv_in7 <= std_logic_vector(data_reg_AXI_pu_conv_in7_1_1);

  
  decode_sel_AXI_pu_conv_in8_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0048#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in8_1_1 <= decode_sel_AXI_pu_conv_in8_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in8 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in8_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in8_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in8_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in8_1_1 <= data_in_AXI_pu_conv_in8;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in8_1_1_process;


  write_AXI_pu_conv_in8 <= std_logic_vector(data_reg_AXI_pu_conv_in8_1_1);

  
  decode_sel_AXI_pu_conv_in9_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0049#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in9_1_1 <= decode_sel_AXI_pu_conv_in9_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in9 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in9_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in9_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in9_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in9_1_1 <= data_in_AXI_pu_conv_in9;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in9_1_1_process;


  write_AXI_pu_conv_in9 <= std_logic_vector(data_reg_AXI_pu_conv_in9_1_1);

  
  decode_sel_AXI_pu_conv_in10_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#004A#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in10_1_1 <= decode_sel_AXI_pu_conv_in10_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in10 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in10_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in10_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in10_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in10_1_1 <= data_in_AXI_pu_conv_in10;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in10_1_1_process;


  write_AXI_pu_conv_in10 <= std_logic_vector(data_reg_AXI_pu_conv_in10_1_1);

  
  decode_sel_AXI_pu_conv_in11_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#004B#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in11_1_1 <= decode_sel_AXI_pu_conv_in11_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in11 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in11_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in11_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in11_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in11_1_1 <= data_in_AXI_pu_conv_in11;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in11_1_1_process;


  write_AXI_pu_conv_in11 <= std_logic_vector(data_reg_AXI_pu_conv_in11_1_1);

  
  decode_sel_AXI_pu_conv_in12_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#004C#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in12_1_1 <= decode_sel_AXI_pu_conv_in12_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in12 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in12_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in12_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in12_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in12_1_1 <= data_in_AXI_pu_conv_in12;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in12_1_1_process;


  write_AXI_pu_conv_in12 <= std_logic_vector(data_reg_AXI_pu_conv_in12_1_1);

  
  decode_sel_AXI_pu_conv_in13_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#004D#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in13_1_1 <= decode_sel_AXI_pu_conv_in13_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in13 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in13_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in13_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in13_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in13_1_1 <= data_in_AXI_pu_conv_in13;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in13_1_1_process;


  write_AXI_pu_conv_in13 <= std_logic_vector(data_reg_AXI_pu_conv_in13_1_1);

  
  decode_sel_AXI_pu_conv_in14_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#004E#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in14_1_1 <= decode_sel_AXI_pu_conv_in14_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in14 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in14_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in14_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in14_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in14_1_1 <= data_in_AXI_pu_conv_in14;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in14_1_1_process;


  write_AXI_pu_conv_in14 <= std_logic_vector(data_reg_AXI_pu_conv_in14_1_1);

  
  decode_sel_AXI_pu_conv_in15_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#004F#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in15_1_1 <= decode_sel_AXI_pu_conv_in15_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in15 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in15_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in15_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in15_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in15_1_1 <= data_in_AXI_pu_conv_in15;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in15_1_1_process;


  write_AXI_pu_conv_in15 <= std_logic_vector(data_reg_AXI_pu_conv_in15_1_1);

  
  decode_sel_AXI_pu_conv_in16_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0050#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in16_1_1 <= decode_sel_AXI_pu_conv_in16_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in16 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in16_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in16_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in16_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in16_1_1 <= data_in_AXI_pu_conv_in16;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in16_1_1_process;


  write_AXI_pu_conv_in16 <= std_logic_vector(data_reg_AXI_pu_conv_in16_1_1);

  
  decode_sel_AXI_pu_conv_in17_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0051#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in17_1_1 <= decode_sel_AXI_pu_conv_in17_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in17 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in17_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in17_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in17_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in17_1_1 <= data_in_AXI_pu_conv_in17;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in17_1_1_process;


  write_AXI_pu_conv_in17 <= std_logic_vector(data_reg_AXI_pu_conv_in17_1_1);

  
  decode_sel_AXI_pu_conv_in18_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0052#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in18_1_1 <= decode_sel_AXI_pu_conv_in18_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in18 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in18_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in18_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in18_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in18_1_1 <= data_in_AXI_pu_conv_in18;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in18_1_1_process;


  write_AXI_pu_conv_in18 <= std_logic_vector(data_reg_AXI_pu_conv_in18_1_1);

  
  decode_sel_AXI_pu_conv_in19_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0053#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in19_1_1 <= decode_sel_AXI_pu_conv_in19_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in19 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in19_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in19_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in19_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in19_1_1 <= data_in_AXI_pu_conv_in19;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in19_1_1_process;


  write_AXI_pu_conv_in19 <= std_logic_vector(data_reg_AXI_pu_conv_in19_1_1);

  
  decode_sel_AXI_pu_conv_in20_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0054#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in20_1_1 <= decode_sel_AXI_pu_conv_in20_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in20 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in20_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in20_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in20_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in20_1_1 <= data_in_AXI_pu_conv_in20;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in20_1_1_process;


  write_AXI_pu_conv_in20 <= std_logic_vector(data_reg_AXI_pu_conv_in20_1_1);

  
  decode_sel_AXI_pu_conv_in21_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0055#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in21_1_1 <= decode_sel_AXI_pu_conv_in21_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in21 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in21_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in21_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in21_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in21_1_1 <= data_in_AXI_pu_conv_in21;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in21_1_1_process;


  write_AXI_pu_conv_in21 <= std_logic_vector(data_reg_AXI_pu_conv_in21_1_1);

  
  decode_sel_AXI_pu_conv_in22_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0056#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in22_1_1 <= decode_sel_AXI_pu_conv_in22_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in22 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in22_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in22_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in22_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in22_1_1 <= data_in_AXI_pu_conv_in22;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in22_1_1_process;


  write_AXI_pu_conv_in22 <= std_logic_vector(data_reg_AXI_pu_conv_in22_1_1);

  
  decode_sel_AXI_pu_conv_in23_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0057#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in23_1_1 <= decode_sel_AXI_pu_conv_in23_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in23 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in23_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in23_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in23_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in23_1_1 <= data_in_AXI_pu_conv_in23;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in23_1_1_process;


  write_AXI_pu_conv_in23 <= std_logic_vector(data_reg_AXI_pu_conv_in23_1_1);

  
  decode_sel_AXI_pu_conv_in24_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0058#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in24_1_1 <= decode_sel_AXI_pu_conv_in24_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in24 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in24_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in24_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in24_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in24_1_1 <= data_in_AXI_pu_conv_in24;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in24_1_1_process;


  write_AXI_pu_conv_in24 <= std_logic_vector(data_reg_AXI_pu_conv_in24_1_1);

  
  decode_sel_AXI_pu_conv_in25_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0059#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in25_1_1 <= decode_sel_AXI_pu_conv_in25_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in25 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in25_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in25_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in25_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in25_1_1 <= data_in_AXI_pu_conv_in25;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in25_1_1_process;


  write_AXI_pu_conv_in25 <= std_logic_vector(data_reg_AXI_pu_conv_in25_1_1);

  
  decode_sel_AXI_pu_conv_in26_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005A#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in26_1_1 <= decode_sel_AXI_pu_conv_in26_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in26 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in26_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in26_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in26_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in26_1_1 <= data_in_AXI_pu_conv_in26;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in26_1_1_process;


  write_AXI_pu_conv_in26 <= std_logic_vector(data_reg_AXI_pu_conv_in26_1_1);

  
  decode_sel_AXI_pu_conv_in27_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005B#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in27_1_1 <= decode_sel_AXI_pu_conv_in27_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in27 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in27_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in27_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in27_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in27_1_1 <= data_in_AXI_pu_conv_in27;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in27_1_1_process;


  write_AXI_pu_conv_in27 <= std_logic_vector(data_reg_AXI_pu_conv_in27_1_1);

  
  decode_sel_AXI_pu_conv_in28_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005C#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in28_1_1 <= decode_sel_AXI_pu_conv_in28_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in28 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in28_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in28_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in28_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in28_1_1 <= data_in_AXI_pu_conv_in28;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in28_1_1_process;


  write_AXI_pu_conv_in28 <= std_logic_vector(data_reg_AXI_pu_conv_in28_1_1);

  
  decode_sel_AXI_pu_conv_in29_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005D#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in29_1_1 <= decode_sel_AXI_pu_conv_in29_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in29 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in29_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in29_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in29_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in29_1_1 <= data_in_AXI_pu_conv_in29;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in29_1_1_process;


  write_AXI_pu_conv_in29 <= std_logic_vector(data_reg_AXI_pu_conv_in29_1_1);

  
  decode_sel_AXI_pu_conv_in30_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005E#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in30_1_1 <= decode_sel_AXI_pu_conv_in30_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in30 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in30_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in30_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in30_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in30_1_1 <= data_in_AXI_pu_conv_in30;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in30_1_1_process;


  write_AXI_pu_conv_in30 <= std_logic_vector(data_reg_AXI_pu_conv_in30_1_1);

  
  decode_sel_AXI_pu_conv_in31_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005F#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in31_1_1 <= decode_sel_AXI_pu_conv_in31_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in31 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in31_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in31_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in31_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in31_1_1 <= data_in_AXI_pu_conv_in31;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in31_1_1_process;


  write_AXI_pu_conv_in31 <= std_logic_vector(data_reg_AXI_pu_conv_in31_1_1);

END rtl;

