{"name":"Pyverilog","tagline":"Python-based Hardware Design Processing Toolkit for Verilog HDL","body":"What's Pyverilog?\r\n------------------------------\r\n\r\nPyverilog is open-source hardware design processing toolkit for Verilog HDL.\r\nAll source codes are written in Python.\r\n\r\nPyverilog includes (1) code parser, (2) dataflow analyzer, (3) control-flow analyzer and (4) code generator.\r\nYou can create your own design analyzer, code translator and code generator of Verilog HDL based on this toolkit.\r\n\r\n\r\nSoftware Requirements\r\n------------------------------\r\n\r\n* Python (2.7 and 3.3 or later)\r\n* Graphviz and Pygraphviz (Python3 does not support)\r\n   - graphgen.py in controlflow and controlflow.py in controlflow (without --nograph option) use Pygraphviz with Python 2.7.\r\n   - If you do not use graphgen.py and controlflow.py without --nograph option, Python 3 is OK.\r\n* Jinja2 (2.7 or later)\r\n   - pip3 install jinja2\r\n* Icarus Verilog (0.9.6 or later)\r\n   - apt-get install iverilog\r\n\r\n\r\nGetting Started\r\n------------------------------\r\n\r\nThis software includes various tools for Verilog HDL design.\r\n\r\n* vparser: Code parser to generate AST (Abstract Syntax Tree) from source codes of Verilog HDL.\r\n* dataflow: Dataflow analyzer with an optimizer to remove redundant expressions and some dataflow handling tools.\r\n* controlflow: Control-flow analyzer with condition analyzer that identify when a signal is activated.\r\n* ast\\_code\\_generator: Verilog HDL code generator from AST.\r\n\r\nTo use them, please type 'make' in each sub directory.\r\n\r\n\r\nLicense\r\n------------------------------\r\nApache License 2.0\r\n(http://www.apache.org/licenses/LICENSE-2.0)\r\n\r\nThis software package includes PLY-3.4.\r\nThe license of PLY is BSD.\r\n\r\n\r\nRelated Project\r\n------------------------------\r\n[PyCoRAM](http://shtaxxx.github.io/PyCoRAM/)\r\n- Yet Another Implementation of CoRAM Memory Architecture for Modern FPGA-based Accelerator Development\r\n\r\n\r\nCopyright and Contact\r\n------------------------------\r\nCopyright (C) 2013, Shinya Takamaeda-Yamazaki\r\n\r\nE-mail: takamaeda\\_at\\_arch.cs.titech.ac.jp\r\n","google":"","note":"Don't delete this file! It's used internally to help with page regeneration."}