/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [18:0] _02_;
  reg [6:0] _03_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [32:0] celloutsig_0_23z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_46z;
  wire celloutsig_0_53z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_8z;
  reg [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[61] & in_data[15]);
  assign celloutsig_1_17z = ~(celloutsig_1_8z & celloutsig_1_5z[5]);
  assign celloutsig_0_88z = ~celloutsig_0_24z[2];
  assign celloutsig_1_3z = ~in_data[124];
  assign celloutsig_1_10z = ~celloutsig_1_8z;
  assign celloutsig_0_17z = ~celloutsig_0_16z;
  assign celloutsig_0_2z = ~in_data[60];
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_5z[5]) & celloutsig_0_3z);
  assign celloutsig_1_9z = ~((celloutsig_1_4z[1] | in_data[158]) & celloutsig_1_7z);
  assign celloutsig_1_16z = ~((celloutsig_1_15z | celloutsig_1_2z[5]) & celloutsig_1_6z);
  assign celloutsig_0_31z = ~((in_data[27] | celloutsig_0_14z) & celloutsig_0_5z[7]);
  assign celloutsig_0_53z = celloutsig_0_25z ^ celloutsig_0_27z[0];
  assign celloutsig_0_87z = celloutsig_0_46z[0] ^ celloutsig_0_53z;
  assign celloutsig_1_6z = celloutsig_1_4z[1] ^ celloutsig_1_2z[5];
  assign celloutsig_1_13z = celloutsig_1_2z[3] ^ celloutsig_1_1z;
  assign celloutsig_1_15z = celloutsig_1_2z[3] ^ celloutsig_1_10z;
  assign celloutsig_1_18z = celloutsig_1_9z ^ celloutsig_1_17z;
  assign celloutsig_0_11z = celloutsig_0_1z ^ celloutsig_0_7z;
  assign celloutsig_0_3z = in_data[15] ^ celloutsig_0_0z;
  reg [18:0] _23_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _23_ <= 19'h00000;
    else _23_ <= { celloutsig_0_5z[5:3], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _02_[18:9], _01_, _02_[7:6], _00_, _02_[4:0] } = _23_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_1_8z = in_data[111:109] === celloutsig_1_4z;
  assign celloutsig_0_19z = { celloutsig_0_5z[3:0], celloutsig_0_7z, celloutsig_0_6z } === _03_[6:1];
  assign celloutsig_0_12z = celloutsig_0_5z[6:4] >= celloutsig_0_5z[6:4];
  assign celloutsig_0_25z = { celloutsig_0_21z[10:5], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_0z } >= { _02_[17:9], _01_, _02_[7:6], celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[180:177] || in_data[146:143];
  assign celloutsig_0_46z = { celloutsig_0_43z[6:4], celloutsig_0_2z } % { 1'h1, in_data[70:68] };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } % { 1'h1, in_data[4:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_4z = celloutsig_1_0z[2:0] % { 1'h1, celloutsig_1_0z[1], celloutsig_1_3z };
  assign celloutsig_0_27z = { celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_17z } % { 1'h1, _02_[11], celloutsig_0_6z };
  assign celloutsig_0_32z = celloutsig_0_8z ? { celloutsig_0_23z[10], celloutsig_0_29z, celloutsig_0_31z, celloutsig_0_22z } : { celloutsig_0_15z, celloutsig_0_27z };
  assign celloutsig_0_8z = { celloutsig_0_5z[6:0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z } !== { celloutsig_0_5z[1], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_19z = { in_data[188:170], celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_18z } !== { celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_0_13z = { in_data[72:69], celloutsig_0_1z, celloutsig_0_3z } !== { celloutsig_0_10z[3], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_1_5z = ~ in_data[105:97];
  assign celloutsig_0_10z = ~ { _02_[9], _01_, _02_[7:6], _00_, _02_[4:1] };
  assign celloutsig_0_20z = ~ { _02_[18:9], _01_, _02_[7:6], _00_, _02_[4], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_22z = _03_[6] & celloutsig_0_7z;
  assign celloutsig_0_29z = celloutsig_0_27z[0] & celloutsig_0_6z;
  assign celloutsig_0_16z = | { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_7z = ~^ { in_data[66:65], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_2z[4], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_5z[8:1], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_1z = ~^ { in_data[73:64], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_10z[2:1], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_15z = ~^ { in_data[88:79], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_43z = { celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_16z } << celloutsig_0_10z;
  assign celloutsig_0_23z = { celloutsig_0_21z[10:2], _03_, celloutsig_0_7z, _03_, celloutsig_0_10z } << { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[189:185], celloutsig_1_1z } >>> { celloutsig_1_0z[4:0], celloutsig_1_1z };
  assign celloutsig_0_21z = { celloutsig_0_10z[4:2], celloutsig_0_10z } >>> { _02_[13:9], _01_, _02_[7:6], _00_, _02_[4:2] };
  assign celloutsig_0_24z = { celloutsig_0_20z[12:2], celloutsig_0_6z, celloutsig_0_15z } >>> { celloutsig_0_20z[15:5], celloutsig_0_1z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 6'h00;
    else if (clkin_data[96]) celloutsig_1_0z = in_data[167:162];
  assign { _02_[8], _02_[5] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
