/* -*- mode: C++; c-basic-offset: 4; indent-tabs-mode: nil -*- */
/*
 * uMPS - A general purpose computer system simulator
 *
 * Copyright (C) 2011 Tomislav Jonjic
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 */

#ifndef UARM_MPIC_H
#define UARM_MPIC_H

#include <deque>
#include <vector>

#include "armProc/machine_config.h"
#include "armProc/const.h"
//#include "armProc/cp15.h"

class systemBus;
class processor;

class InterruptController {
public:
    static const Word kIpiLatency = 20;

    InterruptController(systemBus* bus);

    void StartIRQ(unsigned int il, unsigned int devNo = 0);
    void EndIRQ(unsigned int il, unsigned int devNo = 0);

    //Word Read(Word addr, const processor* cpu) const;
    //void Write(Word addr, Word data, const processor* cpu);

    Word GetIP(Word cpuId) const { return cpuData[cpuId].ipMask << CAUSE_IP_BIT(0); }

private:
    static const unsigned int kBaseIL = 2;
    static const unsigned int kSharedILBase = 1;

    static const Word kInvalidCpuId = ~0U;

    struct Source {
        Source()
            : lastTarget(kInvalidCpuId)
        {
            route.destination = 0;
            route.policy = IRT_POLICY_FIXED;
        }

        // Core the last interrupt from this source was delivered to, needed
        // for ack messages. We have to keep this because the routing info can
        // change at any time.
        Word lastTarget;

        // IRT entry fields
        struct {
            unsigned destination : MachineConfig::MAX_CPUS;
            unsigned policy      : 1;
        } route;
    };

    struct IpiMessage {
        unsigned origin : 4;
        unsigned msg : 8;
    };

    struct CpuData {
        CpuData()
        {
            ipMask = 0;
            foreach (Word& data, idb)
                data = 0;
            taskPriority = CPUCTL_TPR_PRIORITY_MASK;
        }

        Word ipMask;
        Word idb[N_EXT_IL];
        std::deque<IpiMessage> ipiInbox;
        unsigned int taskPriority;
        Word biosReserved[2];
    };

    //void deliverIPI(unsigned int origin, Word outbox);

    systemBus* const bus;

    // Simple rotating index used to break ties between cpu
    // destinations with equal task priorities
    unsigned int arbiter;

    // Incoming int. sources
    Source sources[N_EXT_IL + 1][N_DEV_PER_IL];

    // Int. controller cpu interface, for each core
    std::vector<CpuData> cpuData;
};

#endif // UARM_MPIC_H
