#ifndef __PISOENC600_DRV_I_H
#define __PISOENC600_DRV_I_H


enum // r18,w30,w1,r1
{
    PISOENC600_NUM_LINES = 6,

    PISOENC600_CHAN_COUNTER_base      = 0,
        PISOENC600_CHAN_COUNTER0      = 0,
        PISOENC600_CHAN_COUNTER1      = 1,
        PISOENC600_CHAN_COUNTER2      = 2,
        PISOENC600_CHAN_COUNTER3      = 3,
        PISOENC600_CHAN_COUNTER4      = 4,
        PISOENC600_CHAN_COUNTER5      = 5,
    PISOENC600_CHAN_C_base            = 6,
        PISOENC600_CHAN_C0            = 6,
        PISOENC600_CHAN_C1            = 7,
        PISOENC600_CHAN_C2            = 8,
        PISOENC600_CHAN_C3            = 9,
        PISOENC600_CHAN_C4            = 10,
        PISOENC600_CHAN_C5            = 11,
    PISOENC600_CHAN_HR_base           = 12,
        PISOENC600_CHAN_HR0           = 12,
        PISOENC600_CHAN_HR1           = 13,
        PISOENC600_CHAN_HR2           = 14,
        PISOENC600_CHAN_HR3           = 15,
        PISOENC600_CHAN_HR4           = 16,
        PISOENC600_CHAN_HR5           = 17,
    PISOENC600_CHAN_MODE_base         = 18,
        PISOENC600_CHAN_MODE0         = 18,
        PISOENC600_CHAN_MODE1         = 19,
        PISOENC600_CHAN_MODE2         = 20,
        PISOENC600_CHAN_MODE3         = 21,
        PISOENC600_CHAN_MODE4         = 22,
        PISOENC600_CHAN_MODE5         = 23,
    PISOENC600_CHAN_DO_RST_base       = 24,
        PISOENC600_CHAN_DO_RST0       = 24,
        PISOENC600_CHAN_DO_RST1       = 25,
        PISOENC600_CHAN_DO_RST2       = 26,
        PISOENC600_CHAN_DO_RST3       = 27,
        PISOENC600_CHAN_DO_RST4       = 28,
        PISOENC600_CHAN_DO_RST5       = 29,
    PISOENC600_CHAN_ALLOW_HR_RST_base = 30,
        PISOENC600_CHAN_ALLOW_HR_RST0 = 30,
        PISOENC600_CHAN_ALLOW_HR_RST1 = 31,
        PISOENC600_CHAN_ALLOW_HR_RST2 = 32,
        PISOENC600_CHAN_ALLOW_HR_RST3 = 33,
        PISOENC600_CHAN_ALLOW_HR_RST4 = 34,
        PISOENC600_CHAN_ALLOW_HR_RST5 = 35,
    PISOENC600_CHAN_ALLOW_CR_RST_base = 36,
        PISOENC600_CHAN_ALLOW_CR_RST0 = 36,
        PISOENC600_CHAN_ALLOW_CR_RST1 = 37,
        PISOENC600_CHAN_ALLOW_CR_RST2 = 38,
        PISOENC600_CHAN_ALLOW_CR_RST3 = 39,
        PISOENC600_CHAN_ALLOW_CR_RST4 = 40,
        PISOENC600_CHAN_ALLOW_CR_RST5 = 41,
    PISOENC600_CHAN_OUTRBx_base       = 42,
        PISOENC600_CHAN_OUTRB0        = 42,
        PISOENC600_CHAN_OUTRB1        = 43,
        PISOENC600_CHAN_OUTRB2        = 44,
        PISOENC600_CHAN_OUTRB3        = 45,
        PISOENC600_CHAN_OUTRB4        = 46,
        PISOENC600_CHAN_OUTRB5        = 47,
    PISOENC600_CHAN_OUTR8B            = 48,
    PISOENC600_CHAN_HWADDR            = 49,
    
    PISOENC600_NUMCHANS = 50,
};

enum
{
    PISOENC600_MODE_QUADRANT  = 0,
    PISOENC600_MODE_CW_CCW    = 1,
    PISOENC600_MODE_PULSE_DIR = 2,
    PISOENC600_MODE_UNUSED    = 3,
};


#endif /* __PISOENC600_DRV_I_H */
