
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_19840:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x499612 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x514680 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec99612; op2val:0x80514680;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:59520*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59520*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19841:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x499612 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x514680 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec99612; op2val:0x80514680;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:59523*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59523*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19842:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x499612 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x514680 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec99612; op2val:0x80514680;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:59526*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59526*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19843:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x499612 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x514680 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec99612; op2val:0x80514680;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:59529*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59529*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19844:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x499612 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x514680 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec99612; op2val:0x80514680;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:59532*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59532*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19845:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x499612 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x514680 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec99612; op2val:0x80514680;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:59535*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59535*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19846:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x499612 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x514680 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec99612; op2val:0x80514680;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:59538*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59538*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19847:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:59541*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59541*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19848:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:59544*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59544*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19849:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:59547*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59547*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19850:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:59550*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59550*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19851:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:59553*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59553*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19852:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:59556*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59556*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19853:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:59559*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59559*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19854:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:59562*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59562*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19855:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:59565*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59565*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19856:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:59568*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59568*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19857:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:59571*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59571*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19858:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:59574*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59574*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19859:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:59577*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59577*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19860:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:59580*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59580*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19861:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:59583*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59583*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19862:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:59586*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59586*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19863:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10800000; valaddr_reg:x3; val_offset:59589*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59589*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19864:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10800001; valaddr_reg:x3; val_offset:59592*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59592*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19865:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10800003; valaddr_reg:x3; val_offset:59595*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59595*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19866:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10800007; valaddr_reg:x3; val_offset:59598*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59598*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19867:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x1080000f; valaddr_reg:x3; val_offset:59601*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59601*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19868:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x1080001f; valaddr_reg:x3; val_offset:59604*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59604*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19869:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x1080003f; valaddr_reg:x3; val_offset:59607*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59607*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19870:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x1080007f; valaddr_reg:x3; val_offset:59610*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59610*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19871:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x108000ff; valaddr_reg:x3; val_offset:59613*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59613*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19872:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x108001ff; valaddr_reg:x3; val_offset:59616*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59616*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19873:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x108003ff; valaddr_reg:x3; val_offset:59619*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59619*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19874:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x108007ff; valaddr_reg:x3; val_offset:59622*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59622*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19875:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10800fff; valaddr_reg:x3; val_offset:59625*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59625*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19876:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10801fff; valaddr_reg:x3; val_offset:59628*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59628*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19877:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10803fff; valaddr_reg:x3; val_offset:59631*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59631*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19878:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10807fff; valaddr_reg:x3; val_offset:59634*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59634*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19879:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x1080ffff; valaddr_reg:x3; val_offset:59637*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59637*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19880:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x1081ffff; valaddr_reg:x3; val_offset:59640*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59640*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19881:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x1083ffff; valaddr_reg:x3; val_offset:59643*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59643*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19882:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x1087ffff; valaddr_reg:x3; val_offset:59646*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59646*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19883:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x108fffff; valaddr_reg:x3; val_offset:59649*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59649*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19884:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x109fffff; valaddr_reg:x3; val_offset:59652*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59652*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19885:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10bfffff; valaddr_reg:x3; val_offset:59655*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59655*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19886:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10c00000; valaddr_reg:x3; val_offset:59658*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59658*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19887:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10e00000; valaddr_reg:x3; val_offset:59661*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59661*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19888:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10f00000; valaddr_reg:x3; val_offset:59664*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59664*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19889:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10f80000; valaddr_reg:x3; val_offset:59667*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59667*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19890:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10fc0000; valaddr_reg:x3; val_offset:59670*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59670*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19891:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10fe0000; valaddr_reg:x3; val_offset:59673*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59673*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19892:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10ff0000; valaddr_reg:x3; val_offset:59676*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59676*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19893:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10ff8000; valaddr_reg:x3; val_offset:59679*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59679*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19894:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10ffc000; valaddr_reg:x3; val_offset:59682*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59682*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19895:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10ffe000; valaddr_reg:x3; val_offset:59685*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59685*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19896:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10fff000; valaddr_reg:x3; val_offset:59688*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59688*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19897:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10fff800; valaddr_reg:x3; val_offset:59691*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59691*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19898:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10fffc00; valaddr_reg:x3; val_offset:59694*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59694*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19899:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10fffe00; valaddr_reg:x3; val_offset:59697*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59697*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19900:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10ffff00; valaddr_reg:x3; val_offset:59700*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59700*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19901:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10ffff80; valaddr_reg:x3; val_offset:59703*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59703*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19902:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10ffffc0; valaddr_reg:x3; val_offset:59706*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59706*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19903:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10ffffe0; valaddr_reg:x3; val_offset:59709*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59709*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19904:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10fffff0; valaddr_reg:x3; val_offset:59712*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59712*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19905:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10fffff8; valaddr_reg:x3; val_offset:59715*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59715*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19906:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10fffffc; valaddr_reg:x3; val_offset:59718*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59718*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19907:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10fffffe; valaddr_reg:x3; val_offset:59721*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59721*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19908:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x49dc7e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x21 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ec9dc7e; op2val:0x0;
op3val:0x10ffffff; valaddr_reg:x3; val_offset:59724*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59724*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19909:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:59727*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59727*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19910:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:59730*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59730*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19911:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:59733*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59733*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19912:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:59736*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59736*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19913:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:59739*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59739*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19914:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:59742*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59742*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19915:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:59745*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59745*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19916:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:59748*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59748*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19917:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:59751*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59751*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19918:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:59754*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59754*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19919:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:59757*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59757*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19920:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:59760*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59760*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19921:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:59763*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59763*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19922:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:59766*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59766*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19923:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:59769*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59769*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19924:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:59772*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59772*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19925:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf000000; valaddr_reg:x3; val_offset:59775*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59775*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19926:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf000001; valaddr_reg:x3; val_offset:59778*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59778*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19927:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf000003; valaddr_reg:x3; val_offset:59781*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59781*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19928:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf000007; valaddr_reg:x3; val_offset:59784*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59784*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19929:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf00000f; valaddr_reg:x3; val_offset:59787*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59787*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19930:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf00001f; valaddr_reg:x3; val_offset:59790*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59790*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19931:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf00003f; valaddr_reg:x3; val_offset:59793*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59793*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19932:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf00007f; valaddr_reg:x3; val_offset:59796*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59796*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19933:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf0000ff; valaddr_reg:x3; val_offset:59799*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59799*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19934:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf0001ff; valaddr_reg:x3; val_offset:59802*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59802*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19935:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf0003ff; valaddr_reg:x3; val_offset:59805*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59805*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19936:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf0007ff; valaddr_reg:x3; val_offset:59808*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59808*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19937:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf000fff; valaddr_reg:x3; val_offset:59811*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59811*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19938:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf001fff; valaddr_reg:x3; val_offset:59814*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59814*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19939:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf003fff; valaddr_reg:x3; val_offset:59817*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59817*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19940:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf007fff; valaddr_reg:x3; val_offset:59820*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59820*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19941:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf00ffff; valaddr_reg:x3; val_offset:59823*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59823*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19942:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf01ffff; valaddr_reg:x3; val_offset:59826*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59826*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19943:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf03ffff; valaddr_reg:x3; val_offset:59829*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59829*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19944:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf07ffff; valaddr_reg:x3; val_offset:59832*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59832*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19945:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf0fffff; valaddr_reg:x3; val_offset:59835*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59835*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19946:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf1fffff; valaddr_reg:x3; val_offset:59838*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59838*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19947:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf3fffff; valaddr_reg:x3; val_offset:59841*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59841*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19948:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf400000; valaddr_reg:x3; val_offset:59844*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59844*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19949:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf600000; valaddr_reg:x3; val_offset:59847*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59847*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19950:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf700000; valaddr_reg:x3; val_offset:59850*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59850*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19951:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf780000; valaddr_reg:x3; val_offset:59853*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59853*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19952:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7c0000; valaddr_reg:x3; val_offset:59856*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59856*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19953:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7e0000; valaddr_reg:x3; val_offset:59859*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59859*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19954:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7f0000; valaddr_reg:x3; val_offset:59862*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59862*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19955:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7f8000; valaddr_reg:x3; val_offset:59865*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59865*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19956:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7fc000; valaddr_reg:x3; val_offset:59868*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59868*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19957:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7fe000; valaddr_reg:x3; val_offset:59871*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59871*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19958:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7ff000; valaddr_reg:x3; val_offset:59874*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59874*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19959:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7ff800; valaddr_reg:x3; val_offset:59877*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59877*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19960:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7ffc00; valaddr_reg:x3; val_offset:59880*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59880*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19961:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7ffe00; valaddr_reg:x3; val_offset:59883*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59883*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19962:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7fff00; valaddr_reg:x3; val_offset:59886*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59886*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19963:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7fff80; valaddr_reg:x3; val_offset:59889*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59889*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19964:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7fffc0; valaddr_reg:x3; val_offset:59892*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59892*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19965:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7fffe0; valaddr_reg:x3; val_offset:59895*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59895*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19966:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7ffff0; valaddr_reg:x3; val_offset:59898*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59898*0 + 3*155*FLEN/8, x4, x1, x2)

inst_19967:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7ffff8; valaddr_reg:x3; val_offset:59901*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59901*0 + 3*155*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2127140370,32,FLEN)
NAN_BOXED(2152810112,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2127140370,32,FLEN)
NAN_BOXED(2152810112,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2127140370,32,FLEN)
NAN_BOXED(2152810112,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2127140370,32,FLEN)
NAN_BOXED(2152810112,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2127140370,32,FLEN)
NAN_BOXED(2152810112,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2127140370,32,FLEN)
NAN_BOXED(2152810112,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2127140370,32,FLEN)
NAN_BOXED(2152810112,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824064,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824065,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824067,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824071,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824079,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824095,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824127,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824191,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824319,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276824575,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276825087,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276826111,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276828159,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276832255,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276840447,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276856831,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276889599,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(276955135,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(277086207,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(277348351,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(277872639,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(278921215,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(281018367,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(281018368,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(283115520,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(284164096,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(284688384,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(284950528,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285081600,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285147136,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285179904,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285196288,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285204480,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285208576,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285210624,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285211648,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285212160,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285212416,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285212544,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285212608,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285212640,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285212656,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285212664,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285212668,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285212670,32,FLEN)
NAN_BOXED(2127158398,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(285212671,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658240,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658241,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658243,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658247,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658255,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658271,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658303,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658367,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658495,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251658751,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251659263,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251660287,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251662335,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251666431,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251674623,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251691007,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251723775,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251789311,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(251920383,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(252182527,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(252706815,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(253755391,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255852543,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255852544,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(257949696,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(258998272,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259522560,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259784704,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259915776,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(259981312,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260014080,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260030464,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260038656,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260042752,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260044800,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260045824,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046336,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046592,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046720,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046784,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046816,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046832,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046840,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
