

================================================================
== Vitis HLS Report for 'unet_pvm_top_Pipeline_VITIS_LOOP_30_1'
================================================================
* Date:           Wed Feb 25 16:06:03 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        unet_pvm_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.500 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      515|      515|  2.575 us|  2.575 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |      513|      513|         3|          1|          1|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      39|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      52|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      52|      84|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_153_p2         |         +|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_147_p2        |      icmp|   0|  0|  18|          10|          11|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  39|          22|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   10|         20|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_fu_68                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |i_fu_68                                    |  10|   0|   10|          0|
    |lshr_ln_reg_225                            |   7|   0|    7|          0|
    |lshr_ln_reg_225_pp0_iter1_reg              |   7|   0|    7|          0|
    |trunc_ln30_reg_221                         |   2|   0|    2|          0|
    |trunc_ln30_reg_221_pp0_iter1_reg           |   2|   0|    2|          0|
    |trunc_ln32_reg_230                         |  18|   0|   18|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  52|   0|   52|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|                                RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                                                                  |   in|    1|  ap_ctrl_hs|                          unet_pvm_top_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_rst                                                                  |   in|    1|  ap_ctrl_hs|                          unet_pvm_top_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_start                                                                |   in|    1|  ap_ctrl_hs|                          unet_pvm_top_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_done                                                                 |  out|    1|  ap_ctrl_hs|                          unet_pvm_top_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_idle                                                                 |  out|    1|  ap_ctrl_hs|                          unet_pvm_top_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_ready                                                                |  out|    1|  ap_ctrl_hs|                          unet_pvm_top_Pipeline_VITIS_LOOP_30_1|  return value|
|m_axi_gmem0_0_AWVALID                                                   |  out|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_AWREADY                                                   |   in|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_AWADDR                                                    |  out|   64|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_AWID                                                      |  out|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_AWLEN                                                     |  out|   32|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE                                                    |  out|    3|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_AWBURST                                                   |  out|    2|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK                                                    |  out|    2|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE                                                   |  out|    4|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_AWPROT                                                    |  out|    3|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_AWQOS                                                     |  out|    4|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_AWREGION                                                  |  out|    4|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_AWUSER                                                    |  out|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_WVALID                                                    |  out|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_WREADY                                                    |   in|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_WDATA                                                     |  out|   32|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_WSTRB                                                     |  out|    4|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_WLAST                                                     |  out|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_WID                                                       |  out|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_WUSER                                                     |  out|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_ARVALID                                                   |  out|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_ARREADY                                                   |   in|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_ARADDR                                                    |  out|   64|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_ARID                                                      |  out|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_ARLEN                                                     |  out|   32|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE                                                    |  out|    3|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_ARBURST                                                   |  out|    2|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK                                                    |  out|    2|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE                                                   |  out|    4|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_ARPROT                                                    |  out|    3|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_ARQOS                                                     |  out|    4|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_ARREGION                                                  |  out|    4|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_ARUSER                                                    |  out|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_RVALID                                                    |   in|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_RREADY                                                    |  out|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_RDATA                                                     |   in|   32|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_RLAST                                                     |   in|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_RID                                                       |   in|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM                                                  |   in|    9|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_RUSER                                                     |   in|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_RRESP                                                     |   in|    2|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_BVALID                                                    |   in|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_BREADY                                                    |  out|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_BRESP                                                     |   in|    2|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_BID                                                       |   in|    1|       m_axi|                                                          gmem0|       pointer|
|m_axi_gmem0_0_BUSER                                                     |   in|    1|       m_axi|                                                          gmem0|       pointer|
|sext_ln30                                                               |   in|   62|     ap_none|                                                      sext_ln30|        scalar|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0  |  out|    7|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_we0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_d0        |  out|   18|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0  |  out|    7|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_we0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_d0        |  out|   18|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0  |  out|    7|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_we0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_d0        |  out|   18|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0    |  out|    7|   ap_memory|    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0         |  out|    1|   ap_memory|    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_we0         |  out|    1|   ap_memory|    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_d0          |  out|   18|   ap_memory|    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out|         array|
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

