#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar 30 17:36:04 2024
# Process ID: 450194
# Current directory: /home/ullas/Probabilistic-Computer-Design/pbit/project_1/project_1.runs/synth_1
# Command line: vivado -log Top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_level.tcl
# Log file: /home/ullas/Probabilistic-Computer-Design/pbit/project_1/project_1.runs/synth_1/Top_level.vds
# Journal file: /home/ullas/Probabilistic-Computer-Design/pbit/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Top_level.tcl -notrace
Command: synth_design -top Top_level -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 450259 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1776.660 ; gain = 152.562 ; free physical = 808 ; free virtual = 25598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_level' [/home/ullas/Probabilistic-Computer-Design/pbit/top_level.v:1]
	Parameter FLOAT_SIZE bound to: 24 - type: integer 
	Parameter INT_SIZE bound to: 8 - type: integer 
	Parameter N bound to: 7 - type: integer 
	Parameter Q bound to: 2 - type: integer 
	Parameter I bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pbit' [/home/ullas/Probabilistic-Computer-Design/pbit/p_bit.v:1]
	Parameter INIT bound to: 32'sb00111011100110101100101000000000 
	Parameter STAGES bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LFSR' [/home/ullas/Probabilistic-Computer-Design/pbit/LFSR.v:23]
	Parameter STAGES bound to: 32 - type: integer 
	Parameter INIT bound to: 32'sb00111011100110101100101000000000 
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (1#1) [/home/ullas/Probabilistic-Computer-Design/pbit/LFSR.v:23]
INFO: [Synth 8-6157] synthesizing module 'tanh_LUT' [/home/ullas/Probabilistic-Computer-Design/pbit/tanh_LUT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tanh_LUT' (2#1) [/home/ullas/Probabilistic-Computer-Design/pbit/tanh_LUT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pbit' (3#1) [/home/ullas/Probabilistic-Computer-Design/pbit/p_bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'pbit__parameterized0' [/home/ullas/Probabilistic-Computer-Design/pbit/p_bit.v:1]
	Parameter INIT bound to: 32'sb01110111001101011001010000000000 
	Parameter STAGES bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LFSR__parameterized0' [/home/ullas/Probabilistic-Computer-Design/pbit/LFSR.v:23]
	Parameter STAGES bound to: 32 - type: integer 
	Parameter INIT bound to: 32'sb01110111001101011001010000000000 
INFO: [Synth 8-6155] done synthesizing module 'LFSR__parameterized0' (3#1) [/home/ullas/Probabilistic-Computer-Design/pbit/LFSR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pbit__parameterized0' (3#1) [/home/ullas/Probabilistic-Computer-Design/pbit/p_bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'pbit__parameterized1' [/home/ullas/Probabilistic-Computer-Design/pbit/p_bit.v:1]
	Parameter INIT bound to: 32'sb10110010110100000101111000000000 
	Parameter STAGES bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LFSR__parameterized1' [/home/ullas/Probabilistic-Computer-Design/pbit/LFSR.v:23]
	Parameter STAGES bound to: 32 - type: integer 
	Parameter INIT bound to: 32'sb10110010110100000101111000000000 
INFO: [Synth 8-6155] done synthesizing module 'LFSR__parameterized1' (3#1) [/home/ullas/Probabilistic-Computer-Design/pbit/LFSR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pbit__parameterized1' (3#1) [/home/ullas/Probabilistic-Computer-Design/pbit/p_bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'qmult' [/home/ullas/Probabilistic-Computer-Design/pbit/qmult.v:21]
	Parameter Q bound to: 2 - type: integer 
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qmult' (4#1) [/home/ullas/Probabilistic-Computer-Design/pbit/qmult.v:21]
INFO: [Synth 8-6157] synthesizing module 'qadd' [/home/ullas/Probabilistic-Computer-Design/pbit/qadd.v:21]
	Parameter Q bound to: 2 - type: integer 
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qadd' (5#1) [/home/ullas/Probabilistic-Computer-Design/pbit/qadd.v:21]
WARNING: [Synth 8-567] referenced signal 'add1_ovr_z3' should be on the sensitivity list [/home/ullas/Probabilistic-Computer-Design/pbit/top_level.v:176]
WARNING: [Synth 8-567] referenced signal 'add2_ovr_z3' should be on the sensitivity list [/home/ullas/Probabilistic-Computer-Design/pbit/top_level.v:176]
WARNING: [Synth 8-567] referenced signal 'add1_ovr_z2' should be on the sensitivity list [/home/ullas/Probabilistic-Computer-Design/pbit/top_level.v:207]
WARNING: [Synth 8-567] referenced signal 'add2_ovr_z2' should be on the sensitivity list [/home/ullas/Probabilistic-Computer-Design/pbit/top_level.v:207]
WARNING: [Synth 8-567] referenced signal 'add1_ovr_z1' should be on the sensitivity list [/home/ullas/Probabilistic-Computer-Design/pbit/top_level.v:238]
WARNING: [Synth 8-567] referenced signal 'add2_ovr_z1' should be on the sensitivity list [/home/ullas/Probabilistic-Computer-Design/pbit/top_level.v:238]
INFO: [Synth 8-6155] done synthesizing module 'Top_level' (6#1) [/home/ullas/Probabilistic-Computer-Design/pbit/top_level.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.410 ; gain = 207.312 ; free physical = 833 ; free virtual = 25624
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1837.348 ; gain = 213.250 ; free physical = 828 ; free virtual = 25619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1837.348 ; gain = 213.250 ; free physical = 828 ; free virtual = 25619
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ullas/Probabilistic-Computer-Design/pbit/project_1/project_1.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [/home/ullas/Probabilistic-Computer-Design/pbit/project_1/project_1.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ullas/Probabilistic-Computer-Design/pbit/project_1/project_1.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.004 ; gain = 0.000 ; free physical = 716 ; free virtual = 25523
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2019.004 ; gain = 0.000 ; free physical = 716 ; free virtual = 25523
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 806 ; free virtual = 25606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 806 ; free virtual = 25606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 806 ; free virtual = 25606
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'arb_seq_count_reg' in module 'Top_level'
WARNING: [Synth 8-327] inferring latch for variable 'ovr_reg' [/home/ullas/Probabilistic-Computer-Design/pbit/qadd.v:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 | 00000000000000000000000000000000
                 iSTATE1 |                              010 | 00000000000000000000000000000001
                  iSTATE |                              100 | 00000000000000000000000000000010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_seq_count_reg' using encoding 'one-hot' in module 'Top_level'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 805 ; free virtual = 25606
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mult1_z2' (qmult) to 'mult2_z1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 12    
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 33    
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module pbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LFSR__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module pbit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LFSR__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
Module pbit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module qmult 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module qadd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add1_z3/ovr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add1_z2/ovr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add2_z2/ovr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add1_z1/ovr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add2_z1/ovr_reg )
WARNING: [Synth 8-3332] Sequential element (add1_z3/ovr_reg) is unused and will be removed from module Top_level.
WARNING: [Synth 8-3332] Sequential element (add1_z2/ovr_reg) is unused and will be removed from module Top_level.
WARNING: [Synth 8-3332] Sequential element (add2_z2/ovr_reg) is unused and will be removed from module Top_level.
WARNING: [Synth 8-3332] Sequential element (add1_z1/ovr_reg) is unused and will be removed from module Top_level.
WARNING: [Synth 8-3332] Sequential element (add2_z1/ovr_reg) is unused and will be removed from module Top_level.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add2_z3/ovr_reg )
WARNING: [Synth 8-3332] Sequential element (add2_z3/ovr_reg) is unused and will be removed from module Top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 792 ; free virtual = 25595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------+---------------+----------------+
|Module Name | RTL Object            | Depth x Width | Implemented As | 
+------------+-----------------------+---------------+----------------+
|tanh_LUT    | tanh_out              | 128x32        | LUT            | 
|Top_level   | bit1/tanh_out_reg_reg | 128x32        | Block RAM      | 
|Top_level   | bit2/tanh_out_reg_reg | 128x32        | Block RAM      | 
|Top_level   | bit3/tanh_out_reg_reg | 128x32        | Block RAM      | 
+------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_26/bit1/tanh_out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_26/bit1/tanh_out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_53/bit2/tanh_out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_53/bit2/tanh_out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_78/bit3/tanh_out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_78/bit3/tanh_out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 664 ; free virtual = 25467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 663 ; free virtual = 25466
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance bit1/tanh_out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bit1/tanh_out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bit2/tanh_out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bit2/tanh_out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bit3/tanh_out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance bit3/tanh_out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 664 ; free virtual = 25467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 664 ; free virtual = 25467
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 664 ; free virtual = 25467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 664 ; free virtual = 25467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 663 ; free virtual = 25467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 663 ; free virtual = 25466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 663 ; free virtual = 25466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    32|
|3     |LUT2     |   127|
|4     |LUT3     |     5|
|5     |LUT4     |    18|
|6     |LUT5     |    68|
|7     |LUT6     |    12|
|8     |RAMB18E1 |     3|
|9     |FDRE     |   157|
|10    |FDSE     |    77|
|11    |IBUF     |     2|
|12    |OBUF     |     3|
+------+---------+------+

Report Instance Areas: 
+------+--------------+---------------------+------+
|      |Instance      |Module               |Cells |
+------+--------------+---------------------+------+
|1     |top           |                     |   505|
|2     |  add2_z3     |qadd                 |     2|
|3     |  bit1        |pbit                 |   133|
|4     |    LFSR_inst |LFSR                 |   124|
|5     |  bit2        |pbit__parameterized0 |   135|
|6     |    LFSR_inst |LFSR__parameterized0 |   126|
|7     |  bit3        |pbit__parameterized1 |   133|
|8     |    LFSR_inst |LFSR__parameterized1 |   124|
+------+--------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 663 ; free virtual = 25466
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2019.004 ; gain = 213.250 ; free physical = 717 ; free virtual = 25521
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.004 ; gain = 394.906 ; free physical = 717 ; free virtual = 25521
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.004 ; gain = 0.000 ; free physical = 680 ; free virtual = 25471
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2019.004 ; gain = 644.602 ; free physical = 771 ; free virtual = 25562
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.004 ; gain = 0.000 ; free physical = 771 ; free virtual = 25562
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ullas/Probabilistic-Computer-Design/pbit/project_1/project_1.runs/synth_1/Top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_level_utilization_synth.rpt -pb Top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 30 17:36:58 2024...
