m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/kingjy79/Documents/rlawhdduq1/Verilog
vlab7_doorlock
Z0 !s110 1532001230
!i10b 1
!s100 G6YlgeeTG3eHB@8>e2PoG2
IaIe9<cJPJeX6QmL1[R`cj2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/lab7
w1531998570
8C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/lab7/work/lab7_doorlock.v
FC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/lab7/work/lab7_doorlock.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1532001230.000000
!s107 C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/lab7/work/lab7_doorlock.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/lab7/work/lab7_doorlock.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtb_lab7_doorlook
R0
!i10b 1
!s100 Ze0PTB]JXJ6adJfH9RRWi3
I@D89>`FcLW3TI<o9H;aLF2
R1
R2
w1531998640
8C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/lab7/work/tb_lab7_doorlock.v
FC:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/lab7/work/tb_lab7_doorlock.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/lab7/work/tb_lab7_doorlock.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/lab7/work/tb_lab7_doorlock.v|
!i113 1
R5
R6
