$date
	Sun Oct 23 09:05:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1014324
b101 !
1"
#1014326
b101 &
b101 %
1$
#1014327
0"
#1014330
b10000 &
b10000 %
#1014334
b1000 &
b1000 %
#1014338
b100 &
b100 %
#1014342
b10 &
b10 %
#1014346
b1 &
b1 %
1#
#1014350
b0 &
0#
b0 %
0$
#1987258
b110 &
b110 %
1$
b110 !
1"
#1987259
0"
#1987262
b11 &
b11 %
#1987266
b1010 &
b1010 %
#1987270
b101 &
b101 %
#1987274
b10000 &
b10000 %
#1987278
b1000 &
b1000 %
#1987282
b100 &
b100 %
#1987286
b10 &
b10 %
#1987290
b1 &
b1 %
1#
#1987294
b0 &
0#
b0 %
0$
#2944513
b10000 !
1"
#2944514
b10000 &
b10000 %
1$
#2944515
0"
#2944518
b1000 &
b1000 %
#2944522
b100 &
b100 %
#2944526
b10 &
b10 %
#2944530
b1 &
b1 %
1#
#2944534
b0 &
0#
b0 %
0$
#4500012
