$date
    Sun Oct 17 00:33:21 2021
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module testbench $end
$var reg 1 ! clock $end
$var reg 1 " count $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module newBit0 $end
$var reg 1 ! clock $end
$var reg 1 $ reset $end
$var reg 1 " count $end
$var reg 1 # enable $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
0#
0$
$end
1$
#10
1!
#20
0!
1#
#30
1!
#40
0!
#50
1!
1"
#60
0!
#70
1!
#80
0!
#90
1!
#100
0!
#110
1!
#120
0!
#130
1!
0"
#140
0!
#150
1!
1"
#160
0!
#170
1!
0"
#180
0!
