# riscv-verilog
An implementation of the RISC-V ISA in Verilog <br/>
A prior project to teach myself Verilog 
