Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Sep 21 15:14:43 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                3.27e-02    0.150 2.04e+07    0.203 100.0
  pulse_gen_dut (PULSE_GENERATOR_test_1)
                                       1.22e-05 7.26e-04 3.34e+04 7.72e-04   0.4
  ASYNC_FIFO_dut (ASYNC_FIFO_test_1)   7.50e-03 5.30e-02 5.91e+06 6.64e-02  32.7
    FIFO_MEMORY_dut (FIFO_MEMORY_00000008_00000010_test_1)
                                       5.07e-03 4.05e-02 4.77e+06 5.04e-02  24.8
    fifo_rdptr_empty_dut (fifo_rdptr_empty_00000008_00000010_test_1)
                                       4.11e-04 2.98e-03 3.96e+05 3.79e-03   1.9
    fifo_wrptr_full_dut (fifo_wrptr_full_00000008_00000010_test_1)
                                       4.77e-04 3.24e-03 4.06e+05 4.12e-03   2.0
    sync_r2w (Bit_Sync_00000002_00000005_test_0)
                                       3.05e-05 2.97e-03 1.57e+05 3.16e-03   1.6
    sync_w2r (Bit_Sync_00000002_00000005_test_1)
                                       6.55e-05 3.17e-03 1.58e+05 3.39e-03   1.7
  UART_RX_dut (UART_RX_10_test_1)      2.92e-03 1.32e-02 1.58e+06 1.77e-02   8.7
    deser_dut (deserializer_test_1)    1.58e-04 2.67e-03 2.24e+05 3.06e-03   1.5
    stp_dut (Stop_Check_test_1)        1.68e-06 2.72e-04 1.80e+04 2.92e-04   0.1
    srt_dut (Start_Check_test_1)       9.13e-06 3.26e-04 2.30e+04 3.58e-04   0.2
    parity_dut (Parity_Check)          2.48e-06 9.22e-06 1.04e+05 1.16e-04   0.1
    edge_bit_dut (edge_bit_counter_10_test_1)
                                       1.03e-03 3.76e-03 2.99e+05 5.09e-03   2.5
    dut_sample (data_sampling_10_test_1)
                                       1.18e-04 9.06e-04 1.11e+05 1.13e-03   0.6
  UART_TX_dut (UART_TX_test_1)         2.31e-04 2.15e-03 3.36e+05 2.71e-03   1.3
  ALU_dut (ALU_00000008_00000004_test_1)
                                       1.64e-03 8.58e-03 4.38e+06 1.46e-02   7.2
    mult_31 (ALU_00000008_00000004_DW02_mult_0)
                                       5.51e-04 1.12e-03 1.67e+06 3.34e-03   1.6
    add_29 (ALU_00000008_00000004_DW01_add_0)
                                       2.36e-05 2.04e-04 2.10e+05 4.37e-04   0.2
    sub_30 (ALU_00000008_00000004_DW01_sub_0)
                                       6.00e-05 2.99e-04 2.51e+05 6.10e-04   0.3
    div_32 (ALU_00000008_00000004_DW_div_uns_0)
                                       6.02e-04 1.36e-03 1.27e+06 3.23e-03   1.6
  Reg_file_dut (Register_File_10_0_1_test_1)
                                       4.42e-03 3.72e-02 3.35e+06 4.50e-02  22.1
  SYS_CTRL_dut (SYS_CTRL_test_1)       2.95e-04 4.75e-03 5.70e+05 5.61e-03   2.8
  Data_Sync_dut (Data_Sync_NUM_STAGES2_BUS_WIDTH8_test_1)
                                       2.96e-05 3.63e-03 2.29e+05 3.89e-03   1.9
  Rst_Sync_D2_dut (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_test_1)
                                       8.72e-06 7.34e-04 3.24e+04 7.75e-04   0.4
  Rst_Sync_D1_dut (Rst_Sync_NUM_STAGES2_ACTIVE_TYPLOW_test_0)
                                       8.84e-06 7.21e-04 3.24e+04 7.62e-04   0.4
  CLK_DIV_RX_dut (ClkDiv___test_0)     1.53e-03 1.19e-02 1.99e+06 1.55e-02   7.6
    add_57 (ClkDiv___1_DW01_inc_3)     9.73e-06 2.46e-05 1.25e+05 1.59e-04   0.1
    add_62 (ClkDiv___1_DW01_inc_2)     6.19e-08 2.02e-07 1.25e+05 1.26e-04   0.1
    add_67 (ClkDiv___1_DW01_inc_1)        0.000    0.000 1.25e+05 1.25e-04   0.1
    add_72 (ClkDiv___1_DW01_inc_0)        0.000    0.000 1.25e+05 1.25e-04   0.1
  CLK_DIV_TX_dut (ClkDiv___test_1)     1.57e-03 1.18e-02 1.90e+06 1.52e-02   7.5
    add_57 (ClkDiv___0_DW01_inc_3)     5.57e-07 3.47e-06 1.25e+05 1.29e-04   0.1
    add_62 (ClkDiv___0_DW01_inc_2)        0.000    0.000 1.25e+05 1.25e-04   0.1
    add_67 (ClkDiv___0_DW01_inc_1)     2.88e-06 1.45e-05 1.25e+05 1.43e-04   0.1
    add_72 (ClkDiv___0_DW01_inc_0)     1.02e-08 3.36e-08 1.25e+05 1.25e-04   0.1
  CLK_GATE_dut (CLK_GATE)              3.71e-04 3.46e-04 1.78e+04 7.35e-04   0.4
  U6_mux2X1 (mux2X1_1)                 1.95e-05 7.40e-05 5.81e+03 9.93e-05   0.0
  U5_mux2X1 (mux2X1_2)                 1.95e-05 7.40e-05 5.81e+03 9.93e-05   0.0
  U4_mux2X1 (mux2X1_3)                 5.90e-04 1.74e-04 6.26e+03 7.71e-04   0.4
  U3_mux2X1 (mux2X1_4)                 7.23e-04 1.75e-04 6.22e+03 9.05e-04   0.4
  U2_mux2X1 (mux2X1_5)                 1.40e-04 8.29e-05 6.19e+03 2.29e-04   0.1
  U1_mux2X1 (mux2X1_6)                 2.00e-03 1.91e-04 6.19e+03 2.20e-03   1.1
  U0_mux2X1 (mux2X1_0)                 6.89e-03 3.67e-04 1.06e+04 7.26e-03   3.6
1
