// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlatorSynch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        phaseClass_V,
        cor_phaseClass15i_V_15,
        cor_phaseClass15q_V_15,
        cor_phaseClass15i_V_14,
        cor_phaseClass15q_V_14,
        cor_phaseClass15i_V_13,
        cor_phaseClass15q_V_13,
        cor_phaseClass15i_V_12,
        cor_phaseClass15q_V_12,
        cor_phaseClass15i_V_11,
        cor_phaseClass15q_V_11,
        cor_phaseClass15i_V_10,
        cor_phaseClass15q_V_10,
        cor_phaseClass15i_V_9,
        cor_phaseClass15q_V_9,
        cor_phaseClass15i_V_8,
        cor_phaseClass15q_V_8,
        cor_phaseClass15i_V_7,
        cor_phaseClass15q_V_7,
        cor_phaseClass15i_V_6,
        cor_phaseClass15q_V_6,
        cor_phaseClass15i_V_5,
        cor_phaseClass15q_V_5,
        cor_phaseClass15i_V_4,
        cor_phaseClass15q_V_4,
        cor_phaseClass15i_V_3,
        cor_phaseClass15q_V_3,
        cor_phaseClass15i_V_2,
        cor_phaseClass15q_V_2,
        cor_phaseClass15i_V_1,
        cor_phaseClass15q_V_1,
        cor_phaseClass15i_V_s,
        cor_phaseClass15q_V_s,
        cor_phaseClass14i_V_15,
        cor_phaseClass14q_V_15,
        cor_phaseClass14i_V_14,
        cor_phaseClass14q_V_14,
        cor_phaseClass14i_V_13,
        cor_phaseClass14q_V_13,
        cor_phaseClass14i_V_12,
        cor_phaseClass14q_V_12,
        cor_phaseClass14i_V_11,
        cor_phaseClass14q_V_11,
        cor_phaseClass14i_V_10,
        cor_phaseClass14q_V_10,
        cor_phaseClass14i_V_9,
        cor_phaseClass14q_V_9,
        cor_phaseClass14i_V_8,
        cor_phaseClass14q_V_8,
        cor_phaseClass14i_V_7,
        cor_phaseClass14q_V_7,
        cor_phaseClass14i_V_6,
        cor_phaseClass14q_V_6,
        cor_phaseClass14i_V_5,
        cor_phaseClass14q_V_5,
        cor_phaseClass14i_V_4,
        cor_phaseClass14q_V_4,
        cor_phaseClass14i_V_3,
        cor_phaseClass14q_V_3,
        cor_phaseClass14i_V_2,
        cor_phaseClass14q_V_2,
        cor_phaseClass14i_V_1,
        cor_phaseClass14q_V_1,
        cor_phaseClass14i_V_s,
        cor_phaseClass14q_V_s,
        cor_phaseClass13i_V_15,
        cor_phaseClass13q_V_15,
        cor_phaseClass13i_V_14,
        cor_phaseClass13q_V_14,
        cor_phaseClass13i_V_13,
        cor_phaseClass13q_V_13,
        cor_phaseClass13i_V_12,
        cor_phaseClass13q_V_12,
        cor_phaseClass13i_V_11,
        cor_phaseClass13q_V_11,
        cor_phaseClass13i_V_10,
        cor_phaseClass13q_V_10,
        cor_phaseClass13i_V_9,
        cor_phaseClass13q_V_9,
        cor_phaseClass13i_V_8,
        cor_phaseClass13q_V_8,
        cor_phaseClass13i_V_7,
        cor_phaseClass13q_V_7,
        cor_phaseClass13i_V_6,
        cor_phaseClass13q_V_6,
        cor_phaseClass13i_V_5,
        cor_phaseClass13q_V_5,
        cor_phaseClass13i_V_4,
        cor_phaseClass13q_V_4,
        cor_phaseClass13i_V_3,
        cor_phaseClass13q_V_3,
        cor_phaseClass13i_V_2,
        cor_phaseClass13q_V_2,
        cor_phaseClass13i_V_1,
        cor_phaseClass13q_V_1,
        cor_phaseClass13i_V_s,
        cor_phaseClass13q_V_s,
        cor_phaseClass12i_V_15,
        cor_phaseClass12q_V_15,
        cor_phaseClass12i_V_14,
        cor_phaseClass12q_V_14,
        cor_phaseClass12i_V_13,
        cor_phaseClass12q_V_13,
        cor_phaseClass12i_V_12,
        cor_phaseClass12q_V_12,
        cor_phaseClass12i_V_11,
        cor_phaseClass12q_V_11,
        cor_phaseClass12i_V_10,
        cor_phaseClass12q_V_10,
        cor_phaseClass12i_V_9,
        cor_phaseClass12q_V_9,
        cor_phaseClass12i_V_8,
        cor_phaseClass12q_V_8,
        cor_phaseClass12i_V_7,
        cor_phaseClass12q_V_7,
        cor_phaseClass12i_V_6,
        cor_phaseClass12q_V_6,
        cor_phaseClass12i_V_5,
        cor_phaseClass12q_V_5,
        cor_phaseClass12i_V_4,
        cor_phaseClass12q_V_4,
        cor_phaseClass12i_V_3,
        cor_phaseClass12q_V_3,
        cor_phaseClass12i_V_2,
        cor_phaseClass12q_V_2,
        cor_phaseClass12i_V_1,
        cor_phaseClass12q_V_1,
        cor_phaseClass12i_V_s,
        cor_phaseClass12q_V_s,
        cor_phaseClass11i_V_15,
        cor_phaseClass11q_V_15,
        cor_phaseClass11i_V_14,
        cor_phaseClass11q_V_14,
        cor_phaseClass11i_V_13,
        cor_phaseClass11q_V_13,
        cor_phaseClass11i_V_12,
        cor_phaseClass11q_V_12,
        cor_phaseClass11i_V_11,
        cor_phaseClass11q_V_11,
        cor_phaseClass11i_V_10,
        cor_phaseClass11q_V_10,
        cor_phaseClass11i_V_9,
        cor_phaseClass11q_V_9,
        cor_phaseClass11i_V_8,
        cor_phaseClass11q_V_8,
        cor_phaseClass11i_V_7,
        cor_phaseClass11q_V_7,
        cor_phaseClass11i_V_6,
        cor_phaseClass11q_V_6,
        cor_phaseClass11i_V_5,
        cor_phaseClass11q_V_5,
        cor_phaseClass11i_V_4,
        cor_phaseClass11q_V_4,
        cor_phaseClass11i_V_3,
        cor_phaseClass11q_V_3,
        cor_phaseClass11i_V_2,
        cor_phaseClass11q_V_2,
        cor_phaseClass11i_V_1,
        cor_phaseClass11q_V_1,
        cor_phaseClass11i_V_s,
        cor_phaseClass11q_V_s,
        cor_phaseClass10i_V_15,
        cor_phaseClass10q_V_15,
        cor_phaseClass10i_V_14,
        cor_phaseClass10q_V_14,
        cor_phaseClass10i_V_13,
        cor_phaseClass10q_V_13,
        cor_phaseClass10i_V_12,
        cor_phaseClass10q_V_12,
        cor_phaseClass10i_V_11,
        cor_phaseClass10q_V_11,
        cor_phaseClass10i_V_10,
        cor_phaseClass10q_V_10,
        cor_phaseClass10i_V_9,
        cor_phaseClass10q_V_9,
        cor_phaseClass10i_V_8,
        cor_phaseClass10q_V_8,
        cor_phaseClass10i_V_7,
        cor_phaseClass10q_V_7,
        cor_phaseClass10i_V_6,
        cor_phaseClass10q_V_6,
        cor_phaseClass10i_V_5,
        cor_phaseClass10q_V_5,
        cor_phaseClass10i_V_4,
        cor_phaseClass10q_V_4,
        cor_phaseClass10i_V_3,
        cor_phaseClass10q_V_3,
        cor_phaseClass10i_V_2,
        cor_phaseClass10q_V_2,
        cor_phaseClass10i_V_1,
        cor_phaseClass10q_V_1,
        cor_phaseClass10i_V_s,
        cor_phaseClass10q_V_s,
        cor_phaseClass9i_V_15,
        cor_phaseClass9q_V_15,
        cor_phaseClass9i_V_14,
        cor_phaseClass9q_V_14,
        cor_phaseClass9i_V_13,
        cor_phaseClass9q_V_13,
        cor_phaseClass9i_V_12,
        cor_phaseClass9q_V_12,
        cor_phaseClass9i_V_11,
        cor_phaseClass9q_V_11,
        cor_phaseClass9i_V_10,
        cor_phaseClass9q_V_10,
        cor_phaseClass9i_V_9,
        cor_phaseClass9q_V_9,
        cor_phaseClass9i_V_8,
        cor_phaseClass9q_V_8,
        cor_phaseClass9i_V_7,
        cor_phaseClass9q_V_7,
        cor_phaseClass9i_V_6,
        cor_phaseClass9q_V_6,
        cor_phaseClass9i_V_5,
        cor_phaseClass9q_V_5,
        cor_phaseClass9i_V_4,
        cor_phaseClass9q_V_4,
        cor_phaseClass9i_V_3,
        cor_phaseClass9q_V_3,
        cor_phaseClass9i_V_2,
        cor_phaseClass9q_V_2,
        cor_phaseClass9i_V_1,
        cor_phaseClass9q_V_1,
        cor_phaseClass9i_V_0,
        cor_phaseClass9q_V_0,
        cor_phaseClass8i_V_15,
        cor_phaseClass8q_V_15,
        cor_phaseClass8i_V_14,
        cor_phaseClass8q_V_14,
        cor_phaseClass8i_V_13,
        cor_phaseClass8q_V_13,
        cor_phaseClass8i_V_12,
        cor_phaseClass8q_V_12,
        cor_phaseClass8i_V_11,
        cor_phaseClass8q_V_11,
        cor_phaseClass8i_V_10,
        cor_phaseClass8q_V_10,
        cor_phaseClass8i_V_9,
        cor_phaseClass8q_V_9,
        cor_phaseClass8i_V_8,
        cor_phaseClass8q_V_8,
        cor_phaseClass8i_V_7,
        cor_phaseClass8q_V_7,
        cor_phaseClass8i_V_6,
        cor_phaseClass8q_V_6,
        cor_phaseClass8i_V_5,
        cor_phaseClass8q_V_5,
        cor_phaseClass8i_V_4,
        cor_phaseClass8q_V_4,
        cor_phaseClass8i_V_3,
        cor_phaseClass8q_V_3,
        cor_phaseClass8i_V_2,
        cor_phaseClass8q_V_2,
        cor_phaseClass8i_V_1,
        cor_phaseClass8q_V_1,
        cor_phaseClass8i_V_0,
        cor_phaseClass8q_V_0,
        cor_phaseClass7i_V_15,
        cor_phaseClass7q_V_15,
        cor_phaseClass7i_V_14,
        cor_phaseClass7q_V_14,
        cor_phaseClass7i_V_13,
        cor_phaseClass7q_V_13,
        cor_phaseClass7i_V_12,
        cor_phaseClass7q_V_12,
        cor_phaseClass7i_V_11,
        cor_phaseClass7q_V_11,
        cor_phaseClass7i_V_10,
        cor_phaseClass7q_V_10,
        cor_phaseClass7i_V_9,
        cor_phaseClass7q_V_9,
        cor_phaseClass7i_V_8,
        cor_phaseClass7q_V_8,
        cor_phaseClass7i_V_7,
        cor_phaseClass7q_V_7,
        cor_phaseClass7i_V_6,
        cor_phaseClass7q_V_6,
        cor_phaseClass7i_V_5,
        cor_phaseClass7q_V_5,
        cor_phaseClass7i_V_4,
        cor_phaseClass7q_V_4,
        cor_phaseClass7i_V_3,
        cor_phaseClass7q_V_3,
        cor_phaseClass7i_V_2,
        cor_phaseClass7q_V_2,
        cor_phaseClass7i_V_1,
        cor_phaseClass7q_V_1,
        cor_phaseClass7i_V_0,
        cor_phaseClass7q_V_0,
        cor_phaseClass6i_V_15,
        cor_phaseClass6q_V_15,
        cor_phaseClass6i_V_14,
        cor_phaseClass6q_V_14,
        cor_phaseClass6i_V_13,
        cor_phaseClass6q_V_13,
        cor_phaseClass6i_V_12,
        cor_phaseClass6q_V_12,
        cor_phaseClass6i_V_11,
        cor_phaseClass6q_V_11,
        cor_phaseClass6i_V_10,
        cor_phaseClass6q_V_10,
        cor_phaseClass6i_V_9,
        cor_phaseClass6q_V_9,
        cor_phaseClass6i_V_8,
        cor_phaseClass6q_V_8,
        cor_phaseClass6i_V_7,
        cor_phaseClass6q_V_7,
        cor_phaseClass6i_V_6,
        cor_phaseClass6q_V_6,
        cor_phaseClass6i_V_5,
        cor_phaseClass6q_V_5,
        cor_phaseClass6i_V_4,
        cor_phaseClass6q_V_4,
        cor_phaseClass6i_V_3,
        cor_phaseClass6q_V_3,
        cor_phaseClass6i_V_2,
        cor_phaseClass6q_V_2,
        cor_phaseClass6i_V_1,
        cor_phaseClass6q_V_1,
        cor_phaseClass6i_V_0,
        cor_phaseClass6q_V_0,
        cor_phaseClass5i_V_15,
        cor_phaseClass5q_V_15,
        cor_phaseClass5i_V_14,
        cor_phaseClass5q_V_14,
        cor_phaseClass5i_V_13,
        cor_phaseClass5q_V_13,
        cor_phaseClass5i_V_12,
        cor_phaseClass5q_V_12,
        cor_phaseClass5i_V_11,
        cor_phaseClass5q_V_11,
        cor_phaseClass5i_V_10,
        cor_phaseClass5q_V_10,
        cor_phaseClass5i_V_9,
        cor_phaseClass5q_V_9,
        cor_phaseClass5i_V_8,
        cor_phaseClass5q_V_8,
        cor_phaseClass5i_V_7,
        cor_phaseClass5q_V_7,
        cor_phaseClass5i_V_6,
        cor_phaseClass5q_V_6,
        cor_phaseClass5i_V_5,
        cor_phaseClass5q_V_5,
        cor_phaseClass5i_V_4,
        cor_phaseClass5q_V_4,
        cor_phaseClass5i_V_3,
        cor_phaseClass5q_V_3,
        cor_phaseClass5i_V_2,
        cor_phaseClass5q_V_2,
        cor_phaseClass5i_V_1,
        cor_phaseClass5q_V_1,
        cor_phaseClass5i_V_0,
        cor_phaseClass5q_V_0,
        cor_phaseClass4i_V_15,
        cor_phaseClass4q_V_15,
        cor_phaseClass4i_V_14,
        cor_phaseClass4q_V_14,
        cor_phaseClass4i_V_13,
        cor_phaseClass4q_V_13,
        cor_phaseClass4i_V_12,
        cor_phaseClass4q_V_12,
        cor_phaseClass4i_V_11,
        cor_phaseClass4q_V_11,
        cor_phaseClass4i_V_10,
        cor_phaseClass4q_V_10,
        cor_phaseClass4i_V_9,
        cor_phaseClass4q_V_9,
        cor_phaseClass4i_V_8,
        cor_phaseClass4q_V_8,
        cor_phaseClass4i_V_7,
        cor_phaseClass4q_V_7,
        cor_phaseClass4i_V_6,
        cor_phaseClass4q_V_6,
        cor_phaseClass4i_V_5,
        cor_phaseClass4q_V_5,
        cor_phaseClass4i_V_4,
        cor_phaseClass4q_V_4,
        cor_phaseClass4i_V_3,
        cor_phaseClass4q_V_3,
        cor_phaseClass4i_V_2,
        cor_phaseClass4q_V_2,
        cor_phaseClass4i_V_1,
        cor_phaseClass4q_V_1,
        cor_phaseClass4i_V_0,
        cor_phaseClass4q_V_0,
        cor_phaseClass3i_V_15,
        cor_phaseClass3q_V_15,
        cor_phaseClass3i_V_14,
        cor_phaseClass3q_V_14,
        cor_phaseClass3i_V_13,
        cor_phaseClass3q_V_13,
        cor_phaseClass3i_V_12,
        cor_phaseClass3q_V_12,
        cor_phaseClass3i_V_11,
        cor_phaseClass3q_V_11,
        cor_phaseClass3i_V_10,
        cor_phaseClass3q_V_10,
        cor_phaseClass3i_V_9,
        cor_phaseClass3q_V_9,
        cor_phaseClass3i_V_8,
        cor_phaseClass3q_V_8,
        cor_phaseClass3i_V_7,
        cor_phaseClass3q_V_7,
        cor_phaseClass3i_V_6,
        cor_phaseClass3q_V_6,
        cor_phaseClass3i_V_5,
        cor_phaseClass3q_V_5,
        cor_phaseClass3i_V_4,
        cor_phaseClass3q_V_4,
        cor_phaseClass3i_V_3,
        cor_phaseClass3q_V_3,
        cor_phaseClass3i_V_2,
        cor_phaseClass3q_V_2,
        cor_phaseClass3i_V_1,
        cor_phaseClass3q_V_1,
        cor_phaseClass3i_V_0,
        cor_phaseClass3q_V_0,
        cor_phaseClass2i_V_15,
        cor_phaseClass2q_V_15,
        cor_phaseClass2i_V_14,
        cor_phaseClass2q_V_14,
        cor_phaseClass2i_V_13,
        cor_phaseClass2q_V_13,
        cor_phaseClass2i_V_12,
        cor_phaseClass2q_V_12,
        cor_phaseClass2i_V_11,
        cor_phaseClass2q_V_11,
        cor_phaseClass2i_V_10,
        cor_phaseClass2q_V_10,
        cor_phaseClass2i_V_9,
        cor_phaseClass2q_V_9,
        cor_phaseClass2i_V_8,
        cor_phaseClass2q_V_8,
        cor_phaseClass2i_V_7,
        cor_phaseClass2q_V_7,
        cor_phaseClass2i_V_6,
        cor_phaseClass2q_V_6,
        cor_phaseClass2i_V_5,
        cor_phaseClass2q_V_5,
        cor_phaseClass2i_V_4,
        cor_phaseClass2q_V_4,
        cor_phaseClass2i_V_3,
        cor_phaseClass2q_V_3,
        cor_phaseClass2i_V_2,
        cor_phaseClass2q_V_2,
        cor_phaseClass2i_V_1,
        cor_phaseClass2q_V_1,
        cor_phaseClass2i_V_0,
        cor_phaseClass2q_V_0,
        cor_phaseClass1i_V_15,
        cor_phaseClass1q_V_15,
        cor_phaseClass1i_V_14,
        cor_phaseClass1q_V_14,
        cor_phaseClass1i_V_13,
        cor_phaseClass1q_V_13,
        cor_phaseClass1i_V_12,
        cor_phaseClass1q_V_12,
        cor_phaseClass1i_V_11,
        cor_phaseClass1q_V_11,
        cor_phaseClass1i_V_10,
        cor_phaseClass1q_V_10,
        cor_phaseClass1i_V_9,
        cor_phaseClass1q_V_9,
        cor_phaseClass1i_V_8,
        cor_phaseClass1q_V_8,
        cor_phaseClass1i_V_7,
        cor_phaseClass1q_V_7,
        cor_phaseClass1i_V_6,
        cor_phaseClass1q_V_6,
        cor_phaseClass1i_V_5,
        cor_phaseClass1q_V_5,
        cor_phaseClass1i_V_4,
        cor_phaseClass1q_V_4,
        cor_phaseClass1i_V_3,
        cor_phaseClass1q_V_3,
        cor_phaseClass1i_V_2,
        cor_phaseClass1q_V_2,
        cor_phaseClass1i_V_1,
        cor_phaseClass1q_V_1,
        cor_phaseClass1i_V_0,
        cor_phaseClass1q_V_0,
        cor_phaseClass0i_V_15,
        cor_phaseClass0q_V_15,
        cor_phaseClass0i_V_14,
        cor_phaseClass0q_V_14,
        cor_phaseClass0i_V_13,
        cor_phaseClass0q_V_13,
        cor_phaseClass0i_V_12,
        cor_phaseClass0q_V_12,
        cor_phaseClass0i_V_11,
        cor_phaseClass0q_V_11,
        cor_phaseClass0i_V_10,
        cor_phaseClass0q_V_10,
        cor_phaseClass0i_V_9,
        cor_phaseClass0q_V_9,
        cor_phaseClass0i_V_8,
        cor_phaseClass0q_V_8,
        cor_phaseClass0i_V_7,
        cor_phaseClass0q_V_7,
        cor_phaseClass0i_V_6,
        cor_phaseClass0q_V_6,
        cor_phaseClass0i_V_5,
        cor_phaseClass0q_V_5,
        cor_phaseClass0i_V_4,
        cor_phaseClass0q_V_4,
        cor_phaseClass0i_V_3,
        cor_phaseClass0q_V_3,
        cor_phaseClass0i_V_2,
        cor_phaseClass0q_V_2,
        cor_phaseClass0i_V_1,
        cor_phaseClass0q_V_1,
        cor_phaseClass0i_V_0,
        cor_phaseClass0q_V_0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [3:0] phaseClass_V;
input  [15:0] cor_phaseClass15i_V_15;
input  [15:0] cor_phaseClass15q_V_15;
input  [15:0] cor_phaseClass15i_V_14;
input  [15:0] cor_phaseClass15q_V_14;
input  [15:0] cor_phaseClass15i_V_13;
input  [15:0] cor_phaseClass15q_V_13;
input  [15:0] cor_phaseClass15i_V_12;
input  [15:0] cor_phaseClass15q_V_12;
input  [15:0] cor_phaseClass15i_V_11;
input  [15:0] cor_phaseClass15q_V_11;
input  [15:0] cor_phaseClass15i_V_10;
input  [15:0] cor_phaseClass15q_V_10;
input  [15:0] cor_phaseClass15i_V_9;
input  [15:0] cor_phaseClass15q_V_9;
input  [15:0] cor_phaseClass15i_V_8;
input  [15:0] cor_phaseClass15q_V_8;
input  [15:0] cor_phaseClass15i_V_7;
input  [15:0] cor_phaseClass15q_V_7;
input  [15:0] cor_phaseClass15i_V_6;
input  [15:0] cor_phaseClass15q_V_6;
input  [15:0] cor_phaseClass15i_V_5;
input  [15:0] cor_phaseClass15q_V_5;
input  [15:0] cor_phaseClass15i_V_4;
input  [15:0] cor_phaseClass15q_V_4;
input  [15:0] cor_phaseClass15i_V_3;
input  [15:0] cor_phaseClass15q_V_3;
input  [15:0] cor_phaseClass15i_V_2;
input  [15:0] cor_phaseClass15q_V_2;
input  [15:0] cor_phaseClass15i_V_1;
input  [15:0] cor_phaseClass15q_V_1;
input  [15:0] cor_phaseClass15i_V_s;
input  [15:0] cor_phaseClass15q_V_s;
input  [15:0] cor_phaseClass14i_V_15;
input  [15:0] cor_phaseClass14q_V_15;
input  [15:0] cor_phaseClass14i_V_14;
input  [15:0] cor_phaseClass14q_V_14;
input  [15:0] cor_phaseClass14i_V_13;
input  [15:0] cor_phaseClass14q_V_13;
input  [15:0] cor_phaseClass14i_V_12;
input  [15:0] cor_phaseClass14q_V_12;
input  [15:0] cor_phaseClass14i_V_11;
input  [15:0] cor_phaseClass14q_V_11;
input  [15:0] cor_phaseClass14i_V_10;
input  [15:0] cor_phaseClass14q_V_10;
input  [15:0] cor_phaseClass14i_V_9;
input  [15:0] cor_phaseClass14q_V_9;
input  [15:0] cor_phaseClass14i_V_8;
input  [15:0] cor_phaseClass14q_V_8;
input  [15:0] cor_phaseClass14i_V_7;
input  [15:0] cor_phaseClass14q_V_7;
input  [15:0] cor_phaseClass14i_V_6;
input  [15:0] cor_phaseClass14q_V_6;
input  [15:0] cor_phaseClass14i_V_5;
input  [15:0] cor_phaseClass14q_V_5;
input  [15:0] cor_phaseClass14i_V_4;
input  [15:0] cor_phaseClass14q_V_4;
input  [15:0] cor_phaseClass14i_V_3;
input  [15:0] cor_phaseClass14q_V_3;
input  [15:0] cor_phaseClass14i_V_2;
input  [15:0] cor_phaseClass14q_V_2;
input  [15:0] cor_phaseClass14i_V_1;
input  [15:0] cor_phaseClass14q_V_1;
input  [15:0] cor_phaseClass14i_V_s;
input  [15:0] cor_phaseClass14q_V_s;
input  [15:0] cor_phaseClass13i_V_15;
input  [15:0] cor_phaseClass13q_V_15;
input  [15:0] cor_phaseClass13i_V_14;
input  [15:0] cor_phaseClass13q_V_14;
input  [15:0] cor_phaseClass13i_V_13;
input  [15:0] cor_phaseClass13q_V_13;
input  [15:0] cor_phaseClass13i_V_12;
input  [15:0] cor_phaseClass13q_V_12;
input  [15:0] cor_phaseClass13i_V_11;
input  [15:0] cor_phaseClass13q_V_11;
input  [15:0] cor_phaseClass13i_V_10;
input  [15:0] cor_phaseClass13q_V_10;
input  [15:0] cor_phaseClass13i_V_9;
input  [15:0] cor_phaseClass13q_V_9;
input  [15:0] cor_phaseClass13i_V_8;
input  [15:0] cor_phaseClass13q_V_8;
input  [15:0] cor_phaseClass13i_V_7;
input  [15:0] cor_phaseClass13q_V_7;
input  [15:0] cor_phaseClass13i_V_6;
input  [15:0] cor_phaseClass13q_V_6;
input  [15:0] cor_phaseClass13i_V_5;
input  [15:0] cor_phaseClass13q_V_5;
input  [15:0] cor_phaseClass13i_V_4;
input  [15:0] cor_phaseClass13q_V_4;
input  [15:0] cor_phaseClass13i_V_3;
input  [15:0] cor_phaseClass13q_V_3;
input  [15:0] cor_phaseClass13i_V_2;
input  [15:0] cor_phaseClass13q_V_2;
input  [15:0] cor_phaseClass13i_V_1;
input  [15:0] cor_phaseClass13q_V_1;
input  [15:0] cor_phaseClass13i_V_s;
input  [15:0] cor_phaseClass13q_V_s;
input  [15:0] cor_phaseClass12i_V_15;
input  [15:0] cor_phaseClass12q_V_15;
input  [15:0] cor_phaseClass12i_V_14;
input  [15:0] cor_phaseClass12q_V_14;
input  [15:0] cor_phaseClass12i_V_13;
input  [15:0] cor_phaseClass12q_V_13;
input  [15:0] cor_phaseClass12i_V_12;
input  [15:0] cor_phaseClass12q_V_12;
input  [15:0] cor_phaseClass12i_V_11;
input  [15:0] cor_phaseClass12q_V_11;
input  [15:0] cor_phaseClass12i_V_10;
input  [15:0] cor_phaseClass12q_V_10;
input  [15:0] cor_phaseClass12i_V_9;
input  [15:0] cor_phaseClass12q_V_9;
input  [15:0] cor_phaseClass12i_V_8;
input  [15:0] cor_phaseClass12q_V_8;
input  [15:0] cor_phaseClass12i_V_7;
input  [15:0] cor_phaseClass12q_V_7;
input  [15:0] cor_phaseClass12i_V_6;
input  [15:0] cor_phaseClass12q_V_6;
input  [15:0] cor_phaseClass12i_V_5;
input  [15:0] cor_phaseClass12q_V_5;
input  [15:0] cor_phaseClass12i_V_4;
input  [15:0] cor_phaseClass12q_V_4;
input  [15:0] cor_phaseClass12i_V_3;
input  [15:0] cor_phaseClass12q_V_3;
input  [15:0] cor_phaseClass12i_V_2;
input  [15:0] cor_phaseClass12q_V_2;
input  [15:0] cor_phaseClass12i_V_1;
input  [15:0] cor_phaseClass12q_V_1;
input  [15:0] cor_phaseClass12i_V_s;
input  [15:0] cor_phaseClass12q_V_s;
input  [15:0] cor_phaseClass11i_V_15;
input  [15:0] cor_phaseClass11q_V_15;
input  [15:0] cor_phaseClass11i_V_14;
input  [15:0] cor_phaseClass11q_V_14;
input  [15:0] cor_phaseClass11i_V_13;
input  [15:0] cor_phaseClass11q_V_13;
input  [15:0] cor_phaseClass11i_V_12;
input  [15:0] cor_phaseClass11q_V_12;
input  [15:0] cor_phaseClass11i_V_11;
input  [15:0] cor_phaseClass11q_V_11;
input  [15:0] cor_phaseClass11i_V_10;
input  [15:0] cor_phaseClass11q_V_10;
input  [15:0] cor_phaseClass11i_V_9;
input  [15:0] cor_phaseClass11q_V_9;
input  [15:0] cor_phaseClass11i_V_8;
input  [15:0] cor_phaseClass11q_V_8;
input  [15:0] cor_phaseClass11i_V_7;
input  [15:0] cor_phaseClass11q_V_7;
input  [15:0] cor_phaseClass11i_V_6;
input  [15:0] cor_phaseClass11q_V_6;
input  [15:0] cor_phaseClass11i_V_5;
input  [15:0] cor_phaseClass11q_V_5;
input  [15:0] cor_phaseClass11i_V_4;
input  [15:0] cor_phaseClass11q_V_4;
input  [15:0] cor_phaseClass11i_V_3;
input  [15:0] cor_phaseClass11q_V_3;
input  [15:0] cor_phaseClass11i_V_2;
input  [15:0] cor_phaseClass11q_V_2;
input  [15:0] cor_phaseClass11i_V_1;
input  [15:0] cor_phaseClass11q_V_1;
input  [15:0] cor_phaseClass11i_V_s;
input  [15:0] cor_phaseClass11q_V_s;
input  [15:0] cor_phaseClass10i_V_15;
input  [15:0] cor_phaseClass10q_V_15;
input  [15:0] cor_phaseClass10i_V_14;
input  [15:0] cor_phaseClass10q_V_14;
input  [15:0] cor_phaseClass10i_V_13;
input  [15:0] cor_phaseClass10q_V_13;
input  [15:0] cor_phaseClass10i_V_12;
input  [15:0] cor_phaseClass10q_V_12;
input  [15:0] cor_phaseClass10i_V_11;
input  [15:0] cor_phaseClass10q_V_11;
input  [15:0] cor_phaseClass10i_V_10;
input  [15:0] cor_phaseClass10q_V_10;
input  [15:0] cor_phaseClass10i_V_9;
input  [15:0] cor_phaseClass10q_V_9;
input  [15:0] cor_phaseClass10i_V_8;
input  [15:0] cor_phaseClass10q_V_8;
input  [15:0] cor_phaseClass10i_V_7;
input  [15:0] cor_phaseClass10q_V_7;
input  [15:0] cor_phaseClass10i_V_6;
input  [15:0] cor_phaseClass10q_V_6;
input  [15:0] cor_phaseClass10i_V_5;
input  [15:0] cor_phaseClass10q_V_5;
input  [15:0] cor_phaseClass10i_V_4;
input  [15:0] cor_phaseClass10q_V_4;
input  [15:0] cor_phaseClass10i_V_3;
input  [15:0] cor_phaseClass10q_V_3;
input  [15:0] cor_phaseClass10i_V_2;
input  [15:0] cor_phaseClass10q_V_2;
input  [15:0] cor_phaseClass10i_V_1;
input  [15:0] cor_phaseClass10q_V_1;
input  [15:0] cor_phaseClass10i_V_s;
input  [15:0] cor_phaseClass10q_V_s;
input  [15:0] cor_phaseClass9i_V_15;
input  [15:0] cor_phaseClass9q_V_15;
input  [15:0] cor_phaseClass9i_V_14;
input  [15:0] cor_phaseClass9q_V_14;
input  [15:0] cor_phaseClass9i_V_13;
input  [15:0] cor_phaseClass9q_V_13;
input  [15:0] cor_phaseClass9i_V_12;
input  [15:0] cor_phaseClass9q_V_12;
input  [15:0] cor_phaseClass9i_V_11;
input  [15:0] cor_phaseClass9q_V_11;
input  [15:0] cor_phaseClass9i_V_10;
input  [15:0] cor_phaseClass9q_V_10;
input  [15:0] cor_phaseClass9i_V_9;
input  [15:0] cor_phaseClass9q_V_9;
input  [15:0] cor_phaseClass9i_V_8;
input  [15:0] cor_phaseClass9q_V_8;
input  [15:0] cor_phaseClass9i_V_7;
input  [15:0] cor_phaseClass9q_V_7;
input  [15:0] cor_phaseClass9i_V_6;
input  [15:0] cor_phaseClass9q_V_6;
input  [15:0] cor_phaseClass9i_V_5;
input  [15:0] cor_phaseClass9q_V_5;
input  [15:0] cor_phaseClass9i_V_4;
input  [15:0] cor_phaseClass9q_V_4;
input  [15:0] cor_phaseClass9i_V_3;
input  [15:0] cor_phaseClass9q_V_3;
input  [15:0] cor_phaseClass9i_V_2;
input  [15:0] cor_phaseClass9q_V_2;
input  [15:0] cor_phaseClass9i_V_1;
input  [15:0] cor_phaseClass9q_V_1;
input  [15:0] cor_phaseClass9i_V_0;
input  [15:0] cor_phaseClass9q_V_0;
input  [15:0] cor_phaseClass8i_V_15;
input  [15:0] cor_phaseClass8q_V_15;
input  [15:0] cor_phaseClass8i_V_14;
input  [15:0] cor_phaseClass8q_V_14;
input  [15:0] cor_phaseClass8i_V_13;
input  [15:0] cor_phaseClass8q_V_13;
input  [15:0] cor_phaseClass8i_V_12;
input  [15:0] cor_phaseClass8q_V_12;
input  [15:0] cor_phaseClass8i_V_11;
input  [15:0] cor_phaseClass8q_V_11;
input  [15:0] cor_phaseClass8i_V_10;
input  [15:0] cor_phaseClass8q_V_10;
input  [15:0] cor_phaseClass8i_V_9;
input  [15:0] cor_phaseClass8q_V_9;
input  [15:0] cor_phaseClass8i_V_8;
input  [15:0] cor_phaseClass8q_V_8;
input  [15:0] cor_phaseClass8i_V_7;
input  [15:0] cor_phaseClass8q_V_7;
input  [15:0] cor_phaseClass8i_V_6;
input  [15:0] cor_phaseClass8q_V_6;
input  [15:0] cor_phaseClass8i_V_5;
input  [15:0] cor_phaseClass8q_V_5;
input  [15:0] cor_phaseClass8i_V_4;
input  [15:0] cor_phaseClass8q_V_4;
input  [15:0] cor_phaseClass8i_V_3;
input  [15:0] cor_phaseClass8q_V_3;
input  [15:0] cor_phaseClass8i_V_2;
input  [15:0] cor_phaseClass8q_V_2;
input  [15:0] cor_phaseClass8i_V_1;
input  [15:0] cor_phaseClass8q_V_1;
input  [15:0] cor_phaseClass8i_V_0;
input  [15:0] cor_phaseClass8q_V_0;
input  [15:0] cor_phaseClass7i_V_15;
input  [15:0] cor_phaseClass7q_V_15;
input  [15:0] cor_phaseClass7i_V_14;
input  [15:0] cor_phaseClass7q_V_14;
input  [15:0] cor_phaseClass7i_V_13;
input  [15:0] cor_phaseClass7q_V_13;
input  [15:0] cor_phaseClass7i_V_12;
input  [15:0] cor_phaseClass7q_V_12;
input  [15:0] cor_phaseClass7i_V_11;
input  [15:0] cor_phaseClass7q_V_11;
input  [15:0] cor_phaseClass7i_V_10;
input  [15:0] cor_phaseClass7q_V_10;
input  [15:0] cor_phaseClass7i_V_9;
input  [15:0] cor_phaseClass7q_V_9;
input  [15:0] cor_phaseClass7i_V_8;
input  [15:0] cor_phaseClass7q_V_8;
input  [15:0] cor_phaseClass7i_V_7;
input  [15:0] cor_phaseClass7q_V_7;
input  [15:0] cor_phaseClass7i_V_6;
input  [15:0] cor_phaseClass7q_V_6;
input  [15:0] cor_phaseClass7i_V_5;
input  [15:0] cor_phaseClass7q_V_5;
input  [15:0] cor_phaseClass7i_V_4;
input  [15:0] cor_phaseClass7q_V_4;
input  [15:0] cor_phaseClass7i_V_3;
input  [15:0] cor_phaseClass7q_V_3;
input  [15:0] cor_phaseClass7i_V_2;
input  [15:0] cor_phaseClass7q_V_2;
input  [15:0] cor_phaseClass7i_V_1;
input  [15:0] cor_phaseClass7q_V_1;
input  [15:0] cor_phaseClass7i_V_0;
input  [15:0] cor_phaseClass7q_V_0;
input  [15:0] cor_phaseClass6i_V_15;
input  [15:0] cor_phaseClass6q_V_15;
input  [15:0] cor_phaseClass6i_V_14;
input  [15:0] cor_phaseClass6q_V_14;
input  [15:0] cor_phaseClass6i_V_13;
input  [15:0] cor_phaseClass6q_V_13;
input  [15:0] cor_phaseClass6i_V_12;
input  [15:0] cor_phaseClass6q_V_12;
input  [15:0] cor_phaseClass6i_V_11;
input  [15:0] cor_phaseClass6q_V_11;
input  [15:0] cor_phaseClass6i_V_10;
input  [15:0] cor_phaseClass6q_V_10;
input  [15:0] cor_phaseClass6i_V_9;
input  [15:0] cor_phaseClass6q_V_9;
input  [15:0] cor_phaseClass6i_V_8;
input  [15:0] cor_phaseClass6q_V_8;
input  [15:0] cor_phaseClass6i_V_7;
input  [15:0] cor_phaseClass6q_V_7;
input  [15:0] cor_phaseClass6i_V_6;
input  [15:0] cor_phaseClass6q_V_6;
input  [15:0] cor_phaseClass6i_V_5;
input  [15:0] cor_phaseClass6q_V_5;
input  [15:0] cor_phaseClass6i_V_4;
input  [15:0] cor_phaseClass6q_V_4;
input  [15:0] cor_phaseClass6i_V_3;
input  [15:0] cor_phaseClass6q_V_3;
input  [15:0] cor_phaseClass6i_V_2;
input  [15:0] cor_phaseClass6q_V_2;
input  [15:0] cor_phaseClass6i_V_1;
input  [15:0] cor_phaseClass6q_V_1;
input  [15:0] cor_phaseClass6i_V_0;
input  [15:0] cor_phaseClass6q_V_0;
input  [15:0] cor_phaseClass5i_V_15;
input  [15:0] cor_phaseClass5q_V_15;
input  [15:0] cor_phaseClass5i_V_14;
input  [15:0] cor_phaseClass5q_V_14;
input  [15:0] cor_phaseClass5i_V_13;
input  [15:0] cor_phaseClass5q_V_13;
input  [15:0] cor_phaseClass5i_V_12;
input  [15:0] cor_phaseClass5q_V_12;
input  [15:0] cor_phaseClass5i_V_11;
input  [15:0] cor_phaseClass5q_V_11;
input  [15:0] cor_phaseClass5i_V_10;
input  [15:0] cor_phaseClass5q_V_10;
input  [15:0] cor_phaseClass5i_V_9;
input  [15:0] cor_phaseClass5q_V_9;
input  [15:0] cor_phaseClass5i_V_8;
input  [15:0] cor_phaseClass5q_V_8;
input  [15:0] cor_phaseClass5i_V_7;
input  [15:0] cor_phaseClass5q_V_7;
input  [15:0] cor_phaseClass5i_V_6;
input  [15:0] cor_phaseClass5q_V_6;
input  [15:0] cor_phaseClass5i_V_5;
input  [15:0] cor_phaseClass5q_V_5;
input  [15:0] cor_phaseClass5i_V_4;
input  [15:0] cor_phaseClass5q_V_4;
input  [15:0] cor_phaseClass5i_V_3;
input  [15:0] cor_phaseClass5q_V_3;
input  [15:0] cor_phaseClass5i_V_2;
input  [15:0] cor_phaseClass5q_V_2;
input  [15:0] cor_phaseClass5i_V_1;
input  [15:0] cor_phaseClass5q_V_1;
input  [15:0] cor_phaseClass5i_V_0;
input  [15:0] cor_phaseClass5q_V_0;
input  [15:0] cor_phaseClass4i_V_15;
input  [15:0] cor_phaseClass4q_V_15;
input  [15:0] cor_phaseClass4i_V_14;
input  [15:0] cor_phaseClass4q_V_14;
input  [15:0] cor_phaseClass4i_V_13;
input  [15:0] cor_phaseClass4q_V_13;
input  [15:0] cor_phaseClass4i_V_12;
input  [15:0] cor_phaseClass4q_V_12;
input  [15:0] cor_phaseClass4i_V_11;
input  [15:0] cor_phaseClass4q_V_11;
input  [15:0] cor_phaseClass4i_V_10;
input  [15:0] cor_phaseClass4q_V_10;
input  [15:0] cor_phaseClass4i_V_9;
input  [15:0] cor_phaseClass4q_V_9;
input  [15:0] cor_phaseClass4i_V_8;
input  [15:0] cor_phaseClass4q_V_8;
input  [15:0] cor_phaseClass4i_V_7;
input  [15:0] cor_phaseClass4q_V_7;
input  [15:0] cor_phaseClass4i_V_6;
input  [15:0] cor_phaseClass4q_V_6;
input  [15:0] cor_phaseClass4i_V_5;
input  [15:0] cor_phaseClass4q_V_5;
input  [15:0] cor_phaseClass4i_V_4;
input  [15:0] cor_phaseClass4q_V_4;
input  [15:0] cor_phaseClass4i_V_3;
input  [15:0] cor_phaseClass4q_V_3;
input  [15:0] cor_phaseClass4i_V_2;
input  [15:0] cor_phaseClass4q_V_2;
input  [15:0] cor_phaseClass4i_V_1;
input  [15:0] cor_phaseClass4q_V_1;
input  [15:0] cor_phaseClass4i_V_0;
input  [15:0] cor_phaseClass4q_V_0;
input  [15:0] cor_phaseClass3i_V_15;
input  [15:0] cor_phaseClass3q_V_15;
input  [15:0] cor_phaseClass3i_V_14;
input  [15:0] cor_phaseClass3q_V_14;
input  [15:0] cor_phaseClass3i_V_13;
input  [15:0] cor_phaseClass3q_V_13;
input  [15:0] cor_phaseClass3i_V_12;
input  [15:0] cor_phaseClass3q_V_12;
input  [15:0] cor_phaseClass3i_V_11;
input  [15:0] cor_phaseClass3q_V_11;
input  [15:0] cor_phaseClass3i_V_10;
input  [15:0] cor_phaseClass3q_V_10;
input  [15:0] cor_phaseClass3i_V_9;
input  [15:0] cor_phaseClass3q_V_9;
input  [15:0] cor_phaseClass3i_V_8;
input  [15:0] cor_phaseClass3q_V_8;
input  [15:0] cor_phaseClass3i_V_7;
input  [15:0] cor_phaseClass3q_V_7;
input  [15:0] cor_phaseClass3i_V_6;
input  [15:0] cor_phaseClass3q_V_6;
input  [15:0] cor_phaseClass3i_V_5;
input  [15:0] cor_phaseClass3q_V_5;
input  [15:0] cor_phaseClass3i_V_4;
input  [15:0] cor_phaseClass3q_V_4;
input  [15:0] cor_phaseClass3i_V_3;
input  [15:0] cor_phaseClass3q_V_3;
input  [15:0] cor_phaseClass3i_V_2;
input  [15:0] cor_phaseClass3q_V_2;
input  [15:0] cor_phaseClass3i_V_1;
input  [15:0] cor_phaseClass3q_V_1;
input  [15:0] cor_phaseClass3i_V_0;
input  [15:0] cor_phaseClass3q_V_0;
input  [15:0] cor_phaseClass2i_V_15;
input  [15:0] cor_phaseClass2q_V_15;
input  [15:0] cor_phaseClass2i_V_14;
input  [15:0] cor_phaseClass2q_V_14;
input  [15:0] cor_phaseClass2i_V_13;
input  [15:0] cor_phaseClass2q_V_13;
input  [15:0] cor_phaseClass2i_V_12;
input  [15:0] cor_phaseClass2q_V_12;
input  [15:0] cor_phaseClass2i_V_11;
input  [15:0] cor_phaseClass2q_V_11;
input  [15:0] cor_phaseClass2i_V_10;
input  [15:0] cor_phaseClass2q_V_10;
input  [15:0] cor_phaseClass2i_V_9;
input  [15:0] cor_phaseClass2q_V_9;
input  [15:0] cor_phaseClass2i_V_8;
input  [15:0] cor_phaseClass2q_V_8;
input  [15:0] cor_phaseClass2i_V_7;
input  [15:0] cor_phaseClass2q_V_7;
input  [15:0] cor_phaseClass2i_V_6;
input  [15:0] cor_phaseClass2q_V_6;
input  [15:0] cor_phaseClass2i_V_5;
input  [15:0] cor_phaseClass2q_V_5;
input  [15:0] cor_phaseClass2i_V_4;
input  [15:0] cor_phaseClass2q_V_4;
input  [15:0] cor_phaseClass2i_V_3;
input  [15:0] cor_phaseClass2q_V_3;
input  [15:0] cor_phaseClass2i_V_2;
input  [15:0] cor_phaseClass2q_V_2;
input  [15:0] cor_phaseClass2i_V_1;
input  [15:0] cor_phaseClass2q_V_1;
input  [15:0] cor_phaseClass2i_V_0;
input  [15:0] cor_phaseClass2q_V_0;
input  [15:0] cor_phaseClass1i_V_15;
input  [15:0] cor_phaseClass1q_V_15;
input  [15:0] cor_phaseClass1i_V_14;
input  [15:0] cor_phaseClass1q_V_14;
input  [15:0] cor_phaseClass1i_V_13;
input  [15:0] cor_phaseClass1q_V_13;
input  [15:0] cor_phaseClass1i_V_12;
input  [15:0] cor_phaseClass1q_V_12;
input  [15:0] cor_phaseClass1i_V_11;
input  [15:0] cor_phaseClass1q_V_11;
input  [15:0] cor_phaseClass1i_V_10;
input  [15:0] cor_phaseClass1q_V_10;
input  [15:0] cor_phaseClass1i_V_9;
input  [15:0] cor_phaseClass1q_V_9;
input  [15:0] cor_phaseClass1i_V_8;
input  [15:0] cor_phaseClass1q_V_8;
input  [15:0] cor_phaseClass1i_V_7;
input  [15:0] cor_phaseClass1q_V_7;
input  [15:0] cor_phaseClass1i_V_6;
input  [15:0] cor_phaseClass1q_V_6;
input  [15:0] cor_phaseClass1i_V_5;
input  [15:0] cor_phaseClass1q_V_5;
input  [15:0] cor_phaseClass1i_V_4;
input  [15:0] cor_phaseClass1q_V_4;
input  [15:0] cor_phaseClass1i_V_3;
input  [15:0] cor_phaseClass1q_V_3;
input  [15:0] cor_phaseClass1i_V_2;
input  [15:0] cor_phaseClass1q_V_2;
input  [15:0] cor_phaseClass1i_V_1;
input  [15:0] cor_phaseClass1q_V_1;
input  [15:0] cor_phaseClass1i_V_0;
input  [15:0] cor_phaseClass1q_V_0;
input  [15:0] cor_phaseClass0i_V_15;
input  [15:0] cor_phaseClass0q_V_15;
input  [15:0] cor_phaseClass0i_V_14;
input  [15:0] cor_phaseClass0q_V_14;
input  [15:0] cor_phaseClass0i_V_13;
input  [15:0] cor_phaseClass0q_V_13;
input  [15:0] cor_phaseClass0i_V_12;
input  [15:0] cor_phaseClass0q_V_12;
input  [15:0] cor_phaseClass0i_V_11;
input  [15:0] cor_phaseClass0q_V_11;
input  [15:0] cor_phaseClass0i_V_10;
input  [15:0] cor_phaseClass0q_V_10;
input  [15:0] cor_phaseClass0i_V_9;
input  [15:0] cor_phaseClass0q_V_9;
input  [15:0] cor_phaseClass0i_V_8;
input  [15:0] cor_phaseClass0q_V_8;
input  [15:0] cor_phaseClass0i_V_7;
input  [15:0] cor_phaseClass0q_V_7;
input  [15:0] cor_phaseClass0i_V_6;
input  [15:0] cor_phaseClass0q_V_6;
input  [15:0] cor_phaseClass0i_V_5;
input  [15:0] cor_phaseClass0q_V_5;
input  [15:0] cor_phaseClass0i_V_4;
input  [15:0] cor_phaseClass0q_V_4;
input  [15:0] cor_phaseClass0i_V_3;
input  [15:0] cor_phaseClass0q_V_3;
input  [15:0] cor_phaseClass0i_V_2;
input  [15:0] cor_phaseClass0q_V_2;
input  [15:0] cor_phaseClass0i_V_1;
input  [15:0] cor_phaseClass0q_V_1;
input  [15:0] cor_phaseClass0i_V_0;
input  [15:0] cor_phaseClass0q_V_0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] phaseClass_V_read_read_fu_1070_p2;
wire   [15:0] corHelperIPos_V_15_s_fu_1370_p2;
reg   [15:0] corHelperIPos_V_15_s_reg_5946;
wire   [15:0] corHelperQPos_V_15_s_fu_1410_p2;
reg   [15:0] corHelperQPos_V_15_s_reg_5951;
wire   [15:0] tmp11_fu_1436_p2;
reg   [15:0] tmp11_reg_5956;
wire   [15:0] tmp12_fu_1442_p2;
reg   [15:0] tmp12_reg_5961;
wire   [15:0] tmp13_fu_1466_p2;
reg   [15:0] tmp13_reg_5966;
wire   [15:0] tmp18_fu_1476_p2;
reg   [15:0] tmp18_reg_5971;
wire   [15:0] tmp19_fu_1482_p2;
reg   [15:0] tmp19_reg_5976;
wire   [15:0] tmp20_fu_1506_p2;
reg   [15:0] tmp20_reg_5981;
wire   [15:0] corHelperIPos_V_14_s_fu_1642_p2;
reg   [15:0] corHelperIPos_V_14_s_reg_5986;
wire   [15:0] corHelperQPos_V_14_s_fu_1682_p2;
reg   [15:0] corHelperQPos_V_14_s_reg_5991;
wire   [15:0] tmp35_fu_1708_p2;
reg   [15:0] tmp35_reg_5996;
wire   [15:0] tmp36_fu_1714_p2;
reg   [15:0] tmp36_reg_6001;
wire   [15:0] tmp37_fu_1738_p2;
reg   [15:0] tmp37_reg_6006;
wire   [15:0] tmp42_fu_1748_p2;
reg   [15:0] tmp42_reg_6011;
wire   [15:0] tmp43_fu_1754_p2;
reg   [15:0] tmp43_reg_6016;
wire   [15:0] tmp44_fu_1778_p2;
reg   [15:0] tmp44_reg_6021;
wire   [15:0] corHelperIPos_V_13_s_fu_1914_p2;
reg   [15:0] corHelperIPos_V_13_s_reg_6026;
wire   [15:0] corHelperQPos_V_13_s_fu_1954_p2;
reg   [15:0] corHelperQPos_V_13_s_reg_6031;
wire   [15:0] tmp59_fu_1980_p2;
reg   [15:0] tmp59_reg_6036;
wire   [15:0] tmp60_fu_1986_p2;
reg   [15:0] tmp60_reg_6041;
wire   [15:0] tmp61_fu_2010_p2;
reg   [15:0] tmp61_reg_6046;
wire   [15:0] tmp66_fu_2020_p2;
reg   [15:0] tmp66_reg_6051;
wire   [15:0] tmp67_fu_2026_p2;
reg   [15:0] tmp67_reg_6056;
wire   [15:0] tmp68_fu_2050_p2;
reg   [15:0] tmp68_reg_6061;
wire   [15:0] corHelperIPos_V_12_s_fu_2186_p2;
reg   [15:0] corHelperIPos_V_12_s_reg_6066;
wire   [15:0] corHelperQPos_V_12_s_fu_2226_p2;
reg   [15:0] corHelperQPos_V_12_s_reg_6071;
wire   [15:0] tmp83_fu_2252_p2;
reg   [15:0] tmp83_reg_6076;
wire   [15:0] tmp84_fu_2258_p2;
reg   [15:0] tmp84_reg_6081;
wire   [15:0] tmp85_fu_2282_p2;
reg   [15:0] tmp85_reg_6086;
wire   [15:0] tmp90_fu_2292_p2;
reg   [15:0] tmp90_reg_6091;
wire   [15:0] tmp91_fu_2298_p2;
reg   [15:0] tmp91_reg_6096;
wire   [15:0] tmp92_fu_2322_p2;
reg   [15:0] tmp92_reg_6101;
wire   [15:0] corHelperIPos_V_11_s_fu_2458_p2;
reg   [15:0] corHelperIPos_V_11_s_reg_6106;
wire   [15:0] corHelperQPos_V_11_s_fu_2498_p2;
reg   [15:0] corHelperQPos_V_11_s_reg_6111;
wire   [15:0] tmp107_fu_2524_p2;
reg   [15:0] tmp107_reg_6116;
wire   [15:0] tmp108_fu_2530_p2;
reg   [15:0] tmp108_reg_6121;
wire   [15:0] tmp109_fu_2554_p2;
reg   [15:0] tmp109_reg_6126;
wire   [15:0] tmp114_fu_2564_p2;
reg   [15:0] tmp114_reg_6131;
wire   [15:0] tmp115_fu_2570_p2;
reg   [15:0] tmp115_reg_6136;
wire   [15:0] tmp116_fu_2594_p2;
reg   [15:0] tmp116_reg_6141;
wire   [15:0] corHelperIPos_V_10_s_fu_2730_p2;
reg   [15:0] corHelperIPos_V_10_s_reg_6146;
wire   [15:0] corHelperQPos_V_10_s_fu_2770_p2;
reg   [15:0] corHelperQPos_V_10_s_reg_6151;
wire   [15:0] tmp131_fu_2796_p2;
reg   [15:0] tmp131_reg_6156;
wire   [15:0] tmp132_fu_2802_p2;
reg   [15:0] tmp132_reg_6161;
wire   [15:0] tmp133_fu_2826_p2;
reg   [15:0] tmp133_reg_6166;
wire   [15:0] tmp138_fu_2836_p2;
reg   [15:0] tmp138_reg_6171;
wire   [15:0] tmp139_fu_2842_p2;
reg   [15:0] tmp139_reg_6176;
wire   [15:0] tmp140_fu_2866_p2;
reg   [15:0] tmp140_reg_6181;
wire   [15:0] corHelperIPos_V_9_s_fu_3002_p2;
reg   [15:0] corHelperIPos_V_9_s_reg_6186;
wire   [15:0] corHelperQPos_V_9_s_fu_3042_p2;
reg   [15:0] corHelperQPos_V_9_s_reg_6191;
wire   [15:0] tmp155_fu_3068_p2;
reg   [15:0] tmp155_reg_6196;
wire   [15:0] tmp156_fu_3074_p2;
reg   [15:0] tmp156_reg_6201;
wire   [15:0] tmp157_fu_3098_p2;
reg   [15:0] tmp157_reg_6206;
wire   [15:0] tmp162_fu_3108_p2;
reg   [15:0] tmp162_reg_6211;
wire   [15:0] tmp163_fu_3114_p2;
reg   [15:0] tmp163_reg_6216;
wire   [15:0] tmp164_fu_3138_p2;
reg   [15:0] tmp164_reg_6221;
wire   [15:0] corHelperIPos_V_8_s_fu_3274_p2;
reg   [15:0] corHelperIPos_V_8_s_reg_6226;
wire   [15:0] corHelperQPos_V_8_s_fu_3314_p2;
reg   [15:0] corHelperQPos_V_8_s_reg_6231;
wire   [15:0] tmp179_fu_3340_p2;
reg   [15:0] tmp179_reg_6236;
wire   [15:0] tmp180_fu_3346_p2;
reg   [15:0] tmp180_reg_6241;
wire   [15:0] tmp181_fu_3370_p2;
reg   [15:0] tmp181_reg_6246;
wire   [15:0] tmp186_fu_3380_p2;
reg   [15:0] tmp186_reg_6251;
wire   [15:0] tmp187_fu_3386_p2;
reg   [15:0] tmp187_reg_6256;
wire   [15:0] tmp188_fu_3410_p2;
reg   [15:0] tmp188_reg_6261;
wire   [15:0] corHelperIPos_V_7_s_fu_3546_p2;
reg   [15:0] corHelperIPos_V_7_s_reg_6266;
wire   [15:0] corHelperQPos_V_7_s_fu_3586_p2;
reg   [15:0] corHelperQPos_V_7_s_reg_6271;
wire   [15:0] tmp203_fu_3612_p2;
reg   [15:0] tmp203_reg_6276;
wire   [15:0] tmp204_fu_3618_p2;
reg   [15:0] tmp204_reg_6281;
wire   [15:0] tmp205_fu_3642_p2;
reg   [15:0] tmp205_reg_6286;
wire   [15:0] tmp210_fu_3652_p2;
reg   [15:0] tmp210_reg_6291;
wire   [15:0] tmp211_fu_3658_p2;
reg   [15:0] tmp211_reg_6296;
wire   [15:0] tmp212_fu_3682_p2;
reg   [15:0] tmp212_reg_6301;
wire   [15:0] corHelperIPos_V_6_s_fu_3818_p2;
reg   [15:0] corHelperIPos_V_6_s_reg_6306;
wire   [15:0] corHelperQPos_V_6_s_fu_3858_p2;
reg   [15:0] corHelperQPos_V_6_s_reg_6311;
wire   [15:0] tmp227_fu_3884_p2;
reg   [15:0] tmp227_reg_6316;
wire   [15:0] tmp228_fu_3890_p2;
reg   [15:0] tmp228_reg_6321;
wire   [15:0] tmp229_fu_3914_p2;
reg   [15:0] tmp229_reg_6326;
wire   [15:0] tmp234_fu_3924_p2;
reg   [15:0] tmp234_reg_6331;
wire   [15:0] tmp235_fu_3930_p2;
reg   [15:0] tmp235_reg_6336;
wire   [15:0] tmp236_fu_3954_p2;
reg   [15:0] tmp236_reg_6341;
wire   [15:0] corHelperIPos_V_5_s_fu_4090_p2;
reg   [15:0] corHelperIPos_V_5_s_reg_6346;
wire   [15:0] corHelperQPos_V_5_s_fu_4130_p2;
reg   [15:0] corHelperQPos_V_5_s_reg_6351;
wire   [15:0] tmp251_fu_4156_p2;
reg   [15:0] tmp251_reg_6356;
wire   [15:0] tmp252_fu_4162_p2;
reg   [15:0] tmp252_reg_6361;
wire   [15:0] tmp253_fu_4186_p2;
reg   [15:0] tmp253_reg_6366;
wire   [15:0] tmp258_fu_4196_p2;
reg   [15:0] tmp258_reg_6371;
wire   [15:0] tmp259_fu_4202_p2;
reg   [15:0] tmp259_reg_6376;
wire   [15:0] tmp260_fu_4226_p2;
reg   [15:0] tmp260_reg_6381;
wire   [15:0] corHelperIPos_V_4_s_fu_4362_p2;
reg   [15:0] corHelperIPos_V_4_s_reg_6386;
wire   [15:0] corHelperQPos_V_4_s_fu_4402_p2;
reg   [15:0] corHelperQPos_V_4_s_reg_6391;
wire   [15:0] tmp275_fu_4428_p2;
reg   [15:0] tmp275_reg_6396;
wire   [15:0] tmp276_fu_4434_p2;
reg   [15:0] tmp276_reg_6401;
wire   [15:0] tmp277_fu_4458_p2;
reg   [15:0] tmp277_reg_6406;
wire   [15:0] tmp282_fu_4468_p2;
reg   [15:0] tmp282_reg_6411;
wire   [15:0] tmp283_fu_4474_p2;
reg   [15:0] tmp283_reg_6416;
wire   [15:0] tmp284_fu_4498_p2;
reg   [15:0] tmp284_reg_6421;
wire   [15:0] corHelperIPos_V_3_s_fu_4634_p2;
reg   [15:0] corHelperIPos_V_3_s_reg_6426;
wire   [15:0] corHelperQPos_V_3_s_fu_4674_p2;
reg   [15:0] corHelperQPos_V_3_s_reg_6431;
wire   [15:0] tmp299_fu_4700_p2;
reg   [15:0] tmp299_reg_6436;
wire   [15:0] tmp300_fu_4706_p2;
reg   [15:0] tmp300_reg_6441;
wire   [15:0] tmp301_fu_4730_p2;
reg   [15:0] tmp301_reg_6446;
wire   [15:0] tmp306_fu_4740_p2;
reg   [15:0] tmp306_reg_6451;
wire   [15:0] tmp307_fu_4746_p2;
reg   [15:0] tmp307_reg_6456;
wire   [15:0] tmp308_fu_4770_p2;
reg   [15:0] tmp308_reg_6461;
wire   [15:0] corHelperIPos_V_2_s_fu_4906_p2;
reg   [15:0] corHelperIPos_V_2_s_reg_6466;
wire   [15:0] corHelperQPos_V_2_s_fu_4946_p2;
reg   [15:0] corHelperQPos_V_2_s_reg_6471;
wire   [15:0] tmp323_fu_4972_p2;
reg   [15:0] tmp323_reg_6476;
wire   [15:0] tmp324_fu_4978_p2;
reg   [15:0] tmp324_reg_6481;
wire   [15:0] tmp325_fu_5002_p2;
reg   [15:0] tmp325_reg_6486;
wire   [15:0] tmp330_fu_5012_p2;
reg   [15:0] tmp330_reg_6491;
wire   [15:0] tmp331_fu_5018_p2;
reg   [15:0] tmp331_reg_6496;
wire   [15:0] tmp332_fu_5042_p2;
reg   [15:0] tmp332_reg_6501;
wire   [15:0] corHelperIPos_V_1_s_fu_5178_p2;
reg   [15:0] corHelperIPos_V_1_s_reg_6506;
wire   [15:0] corHelperQPos_V_1_s_fu_5218_p2;
reg   [15:0] corHelperQPos_V_1_s_reg_6511;
wire   [15:0] tmp347_fu_5244_p2;
reg   [15:0] tmp347_reg_6516;
wire   [15:0] tmp348_fu_5250_p2;
reg   [15:0] tmp348_reg_6521;
wire   [15:0] tmp349_fu_5274_p2;
reg   [15:0] tmp349_reg_6526;
wire   [15:0] tmp354_fu_5284_p2;
reg   [15:0] tmp354_reg_6531;
wire   [15:0] tmp355_fu_5290_p2;
reg   [15:0] tmp355_reg_6536;
wire   [15:0] tmp356_fu_5314_p2;
reg   [15:0] tmp356_reg_6541;
wire   [15:0] corHelperIPos_V_5_fu_5450_p2;
reg   [15:0] corHelperIPos_V_5_reg_6546;
wire   [15:0] corHelperQPos_V_5_fu_5490_p2;
reg   [15:0] corHelperQPos_V_5_reg_6551;
wire   [15:0] tmp371_fu_5516_p2;
reg   [15:0] tmp371_reg_6556;
wire   [15:0] tmp372_fu_5522_p2;
reg   [15:0] tmp372_reg_6561;
wire   [15:0] tmp373_fu_5546_p2;
reg   [15:0] tmp373_reg_6566;
wire   [15:0] tmp378_fu_5556_p2;
reg   [15:0] tmp378_reg_6571;
wire   [15:0] tmp379_fu_5562_p2;
reg   [15:0] tmp379_reg_6576;
wire   [15:0] tmp380_fu_5586_p2;
reg   [15:0] tmp380_reg_6581;
wire   [15:0] corHelperINeg_V_15_7_fu_5596_p2;
wire    ap_CS_fsm_state2;
wire   [15:0] corHelperQNeg_V_15_7_fu_5605_p2;
wire   [15:0] corHelperINeg_V_14_7_fu_5614_p2;
wire   [15:0] corHelperQNeg_V_14_7_fu_5623_p2;
wire   [15:0] corHelperINeg_V_13_7_fu_5632_p2;
wire   [15:0] corHelperQNeg_V_13_7_fu_5641_p2;
wire   [15:0] corHelperINeg_V_12_7_fu_5650_p2;
wire   [15:0] corHelperQNeg_V_12_7_fu_5659_p2;
wire   [15:0] corHelperINeg_V_11_7_fu_5668_p2;
wire   [15:0] corHelperQNeg_V_11_7_fu_5677_p2;
wire   [15:0] corHelperINeg_V_10_7_fu_5686_p2;
wire   [15:0] corHelperQNeg_V_10_7_fu_5695_p2;
wire   [15:0] corHelperINeg_V_9_7_fu_5704_p2;
wire   [15:0] corHelperQNeg_V_9_7_fu_5713_p2;
wire   [15:0] corHelperINeg_V_8_7_fu_5722_p2;
wire   [15:0] corHelperQNeg_V_8_7_fu_5731_p2;
wire   [15:0] corHelperINeg_V_7_7_fu_5740_p2;
wire   [15:0] corHelperQNeg_V_7_7_fu_5749_p2;
wire   [15:0] corHelperINeg_V_6_7_fu_5758_p2;
wire   [15:0] corHelperQNeg_V_6_7_fu_5767_p2;
wire   [15:0] corHelperINeg_V_5_7_fu_5776_p2;
wire   [15:0] corHelperQNeg_V_5_7_fu_5785_p2;
wire   [15:0] corHelperINeg_V_4_7_fu_5794_p2;
wire   [15:0] corHelperQNeg_V_4_7_fu_5803_p2;
wire   [15:0] corHelperINeg_V_3_7_fu_5812_p2;
wire   [15:0] corHelperQNeg_V_3_7_fu_5821_p2;
wire   [15:0] corHelperINeg_V_2_7_fu_5830_p2;
wire   [15:0] corHelperQNeg_V_2_7_fu_5839_p2;
wire   [15:0] corHelperINeg_V_1_7_fu_5848_p2;
wire   [15:0] corHelperQNeg_V_1_7_fu_5857_p2;
wire   [15:0] corHelperINeg_V_7_fu_5866_p2;
wire   [15:0] corHelperQNeg_V_7_fu_5875_p2;
wire  signed [15:0] resi_V_2_fu_5898_p3;
reg  signed [15:0] resi_V_2_reg_6746;
wire    ap_CS_fsm_state3;
wire  signed [15:0] resq_V_2_fu_5918_p3;
reg  signed [15:0] resq_V_2_reg_6752;
reg   [15:0] p_01915_s_reg_1076;
reg   [15:0] p_01909_s_reg_1117;
reg   [15:0] p_01903_s_reg_1158;
reg   [15:0] p_01925_s_reg_1199;
wire   [15:0] tmp1_fu_1340_p2;
wire   [15:0] tmp4_fu_1358_p2;
wire   [15:0] tmp3_fu_1352_p2;
wire   [15:0] tmp2_fu_1364_p2;
wire   [15:0] tmp_fu_1346_p2;
wire   [15:0] tmp6_fu_1380_p2;
wire   [15:0] tmp9_fu_1398_p2;
wire   [15:0] tmp8_fu_1392_p2;
wire   [15:0] tmp7_fu_1404_p2;
wire   [15:0] tmp5_fu_1386_p2;
wire   [15:0] tmp16_fu_1454_p2;
wire   [15:0] tmp15_fu_1460_p2;
wire   [15:0] tmp14_fu_1448_p2;
wire   [15:0] tmp23_fu_1494_p2;
wire   [15:0] tmp22_fu_1500_p2;
wire   [15:0] tmp21_fu_1488_p2;
wire   [15:0] tmp25_fu_1612_p2;
wire   [15:0] tmp28_fu_1630_p2;
wire   [15:0] tmp27_fu_1624_p2;
wire   [15:0] tmp26_fu_1636_p2;
wire   [15:0] tmp24_fu_1618_p2;
wire   [15:0] tmp30_fu_1652_p2;
wire   [15:0] tmp33_fu_1670_p2;
wire   [15:0] tmp32_fu_1664_p2;
wire   [15:0] tmp31_fu_1676_p2;
wire   [15:0] tmp29_fu_1658_p2;
wire   [15:0] tmp40_fu_1726_p2;
wire   [15:0] tmp39_fu_1732_p2;
wire   [15:0] tmp38_fu_1720_p2;
wire   [15:0] tmp47_fu_1766_p2;
wire   [15:0] tmp46_fu_1772_p2;
wire   [15:0] tmp45_fu_1760_p2;
wire   [15:0] tmp49_fu_1884_p2;
wire   [15:0] tmp52_fu_1902_p2;
wire   [15:0] tmp51_fu_1896_p2;
wire   [15:0] tmp50_fu_1908_p2;
wire   [15:0] tmp48_fu_1890_p2;
wire   [15:0] tmp54_fu_1924_p2;
wire   [15:0] tmp57_fu_1942_p2;
wire   [15:0] tmp56_fu_1936_p2;
wire   [15:0] tmp55_fu_1948_p2;
wire   [15:0] tmp53_fu_1930_p2;
wire   [15:0] tmp64_fu_1998_p2;
wire   [15:0] tmp63_fu_2004_p2;
wire   [15:0] tmp62_fu_1992_p2;
wire   [15:0] tmp71_fu_2038_p2;
wire   [15:0] tmp70_fu_2044_p2;
wire   [15:0] tmp69_fu_2032_p2;
wire   [15:0] tmp73_fu_2156_p2;
wire   [15:0] tmp76_fu_2174_p2;
wire   [15:0] tmp75_fu_2168_p2;
wire   [15:0] tmp74_fu_2180_p2;
wire   [15:0] tmp72_fu_2162_p2;
wire   [15:0] tmp78_fu_2196_p2;
wire   [15:0] tmp81_fu_2214_p2;
wire   [15:0] tmp80_fu_2208_p2;
wire   [15:0] tmp79_fu_2220_p2;
wire   [15:0] tmp77_fu_2202_p2;
wire   [15:0] tmp88_fu_2270_p2;
wire   [15:0] tmp87_fu_2276_p2;
wire   [15:0] tmp86_fu_2264_p2;
wire   [15:0] tmp95_fu_2310_p2;
wire   [15:0] tmp94_fu_2316_p2;
wire   [15:0] tmp93_fu_2304_p2;
wire   [15:0] tmp97_fu_2428_p2;
wire   [15:0] tmp100_fu_2446_p2;
wire   [15:0] tmp99_fu_2440_p2;
wire   [15:0] tmp98_fu_2452_p2;
wire   [15:0] tmp96_fu_2434_p2;
wire   [15:0] tmp102_fu_2468_p2;
wire   [15:0] tmp105_fu_2486_p2;
wire   [15:0] tmp104_fu_2480_p2;
wire   [15:0] tmp103_fu_2492_p2;
wire   [15:0] tmp101_fu_2474_p2;
wire   [15:0] tmp112_fu_2542_p2;
wire   [15:0] tmp111_fu_2548_p2;
wire   [15:0] tmp110_fu_2536_p2;
wire   [15:0] tmp119_fu_2582_p2;
wire   [15:0] tmp118_fu_2588_p2;
wire   [15:0] tmp117_fu_2576_p2;
wire   [15:0] tmp121_fu_2700_p2;
wire   [15:0] tmp124_fu_2718_p2;
wire   [15:0] tmp123_fu_2712_p2;
wire   [15:0] tmp122_fu_2724_p2;
wire   [15:0] tmp120_fu_2706_p2;
wire   [15:0] tmp126_fu_2740_p2;
wire   [15:0] tmp129_fu_2758_p2;
wire   [15:0] tmp128_fu_2752_p2;
wire   [15:0] tmp127_fu_2764_p2;
wire   [15:0] tmp125_fu_2746_p2;
wire   [15:0] tmp136_fu_2814_p2;
wire   [15:0] tmp135_fu_2820_p2;
wire   [15:0] tmp134_fu_2808_p2;
wire   [15:0] tmp143_fu_2854_p2;
wire   [15:0] tmp142_fu_2860_p2;
wire   [15:0] tmp141_fu_2848_p2;
wire   [15:0] tmp145_fu_2972_p2;
wire   [15:0] tmp148_fu_2990_p2;
wire   [15:0] tmp147_fu_2984_p2;
wire   [15:0] tmp146_fu_2996_p2;
wire   [15:0] tmp144_fu_2978_p2;
wire   [15:0] tmp150_fu_3012_p2;
wire   [15:0] tmp153_fu_3030_p2;
wire   [15:0] tmp152_fu_3024_p2;
wire   [15:0] tmp151_fu_3036_p2;
wire   [15:0] tmp149_fu_3018_p2;
wire   [15:0] tmp160_fu_3086_p2;
wire   [15:0] tmp159_fu_3092_p2;
wire   [15:0] tmp158_fu_3080_p2;
wire   [15:0] tmp167_fu_3126_p2;
wire   [15:0] tmp166_fu_3132_p2;
wire   [15:0] tmp165_fu_3120_p2;
wire   [15:0] tmp169_fu_3244_p2;
wire   [15:0] tmp172_fu_3262_p2;
wire   [15:0] tmp171_fu_3256_p2;
wire   [15:0] tmp170_fu_3268_p2;
wire   [15:0] tmp168_fu_3250_p2;
wire   [15:0] tmp174_fu_3284_p2;
wire   [15:0] tmp177_fu_3302_p2;
wire   [15:0] tmp176_fu_3296_p2;
wire   [15:0] tmp175_fu_3308_p2;
wire   [15:0] tmp173_fu_3290_p2;
wire   [15:0] tmp184_fu_3358_p2;
wire   [15:0] tmp183_fu_3364_p2;
wire   [15:0] tmp182_fu_3352_p2;
wire   [15:0] tmp191_fu_3398_p2;
wire   [15:0] tmp190_fu_3404_p2;
wire   [15:0] tmp189_fu_3392_p2;
wire   [15:0] tmp193_fu_3516_p2;
wire   [15:0] tmp196_fu_3534_p2;
wire   [15:0] tmp195_fu_3528_p2;
wire   [15:0] tmp194_fu_3540_p2;
wire   [15:0] tmp192_fu_3522_p2;
wire   [15:0] tmp198_fu_3556_p2;
wire   [15:0] tmp201_fu_3574_p2;
wire   [15:0] tmp200_fu_3568_p2;
wire   [15:0] tmp199_fu_3580_p2;
wire   [15:0] tmp197_fu_3562_p2;
wire   [15:0] tmp208_fu_3630_p2;
wire   [15:0] tmp207_fu_3636_p2;
wire   [15:0] tmp206_fu_3624_p2;
wire   [15:0] tmp215_fu_3670_p2;
wire   [15:0] tmp214_fu_3676_p2;
wire   [15:0] tmp213_fu_3664_p2;
wire   [15:0] tmp217_fu_3788_p2;
wire   [15:0] tmp220_fu_3806_p2;
wire   [15:0] tmp219_fu_3800_p2;
wire   [15:0] tmp218_fu_3812_p2;
wire   [15:0] tmp216_fu_3794_p2;
wire   [15:0] tmp222_fu_3828_p2;
wire   [15:0] tmp225_fu_3846_p2;
wire   [15:0] tmp224_fu_3840_p2;
wire   [15:0] tmp223_fu_3852_p2;
wire   [15:0] tmp221_fu_3834_p2;
wire   [15:0] tmp232_fu_3902_p2;
wire   [15:0] tmp231_fu_3908_p2;
wire   [15:0] tmp230_fu_3896_p2;
wire   [15:0] tmp239_fu_3942_p2;
wire   [15:0] tmp238_fu_3948_p2;
wire   [15:0] tmp237_fu_3936_p2;
wire   [15:0] tmp241_fu_4060_p2;
wire   [15:0] tmp244_fu_4078_p2;
wire   [15:0] tmp243_fu_4072_p2;
wire   [15:0] tmp242_fu_4084_p2;
wire   [15:0] tmp240_fu_4066_p2;
wire   [15:0] tmp246_fu_4100_p2;
wire   [15:0] tmp249_fu_4118_p2;
wire   [15:0] tmp248_fu_4112_p2;
wire   [15:0] tmp247_fu_4124_p2;
wire   [15:0] tmp245_fu_4106_p2;
wire   [15:0] tmp256_fu_4174_p2;
wire   [15:0] tmp255_fu_4180_p2;
wire   [15:0] tmp254_fu_4168_p2;
wire   [15:0] tmp263_fu_4214_p2;
wire   [15:0] tmp262_fu_4220_p2;
wire   [15:0] tmp261_fu_4208_p2;
wire   [15:0] tmp265_fu_4332_p2;
wire   [15:0] tmp268_fu_4350_p2;
wire   [15:0] tmp267_fu_4344_p2;
wire   [15:0] tmp266_fu_4356_p2;
wire   [15:0] tmp264_fu_4338_p2;
wire   [15:0] tmp270_fu_4372_p2;
wire   [15:0] tmp273_fu_4390_p2;
wire   [15:0] tmp272_fu_4384_p2;
wire   [15:0] tmp271_fu_4396_p2;
wire   [15:0] tmp269_fu_4378_p2;
wire   [15:0] tmp280_fu_4446_p2;
wire   [15:0] tmp279_fu_4452_p2;
wire   [15:0] tmp278_fu_4440_p2;
wire   [15:0] tmp287_fu_4486_p2;
wire   [15:0] tmp286_fu_4492_p2;
wire   [15:0] tmp285_fu_4480_p2;
wire   [15:0] tmp289_fu_4604_p2;
wire   [15:0] tmp292_fu_4622_p2;
wire   [15:0] tmp291_fu_4616_p2;
wire   [15:0] tmp290_fu_4628_p2;
wire   [15:0] tmp288_fu_4610_p2;
wire   [15:0] tmp294_fu_4644_p2;
wire   [15:0] tmp297_fu_4662_p2;
wire   [15:0] tmp296_fu_4656_p2;
wire   [15:0] tmp295_fu_4668_p2;
wire   [15:0] tmp293_fu_4650_p2;
wire   [15:0] tmp304_fu_4718_p2;
wire   [15:0] tmp303_fu_4724_p2;
wire   [15:0] tmp302_fu_4712_p2;
wire   [15:0] tmp311_fu_4758_p2;
wire   [15:0] tmp310_fu_4764_p2;
wire   [15:0] tmp309_fu_4752_p2;
wire   [15:0] tmp313_fu_4876_p2;
wire   [15:0] tmp316_fu_4894_p2;
wire   [15:0] tmp315_fu_4888_p2;
wire   [15:0] tmp314_fu_4900_p2;
wire   [15:0] tmp312_fu_4882_p2;
wire   [15:0] tmp318_fu_4916_p2;
wire   [15:0] tmp321_fu_4934_p2;
wire   [15:0] tmp320_fu_4928_p2;
wire   [15:0] tmp319_fu_4940_p2;
wire   [15:0] tmp317_fu_4922_p2;
wire   [15:0] tmp328_fu_4990_p2;
wire   [15:0] tmp327_fu_4996_p2;
wire   [15:0] tmp326_fu_4984_p2;
wire   [15:0] tmp335_fu_5030_p2;
wire   [15:0] tmp334_fu_5036_p2;
wire   [15:0] tmp333_fu_5024_p2;
wire   [15:0] tmp337_fu_5148_p2;
wire   [15:0] tmp340_fu_5166_p2;
wire   [15:0] tmp339_fu_5160_p2;
wire   [15:0] tmp338_fu_5172_p2;
wire   [15:0] tmp336_fu_5154_p2;
wire   [15:0] tmp342_fu_5188_p2;
wire   [15:0] tmp345_fu_5206_p2;
wire   [15:0] tmp344_fu_5200_p2;
wire   [15:0] tmp343_fu_5212_p2;
wire   [15:0] tmp341_fu_5194_p2;
wire   [15:0] tmp352_fu_5262_p2;
wire   [15:0] tmp351_fu_5268_p2;
wire   [15:0] tmp350_fu_5256_p2;
wire   [15:0] tmp359_fu_5302_p2;
wire   [15:0] tmp358_fu_5308_p2;
wire   [15:0] tmp357_fu_5296_p2;
wire   [15:0] tmp361_fu_5420_p2;
wire   [15:0] tmp364_fu_5438_p2;
wire   [15:0] tmp363_fu_5432_p2;
wire   [15:0] tmp362_fu_5444_p2;
wire   [15:0] tmp360_fu_5426_p2;
wire   [15:0] tmp366_fu_5460_p2;
wire   [15:0] tmp369_fu_5478_p2;
wire   [15:0] tmp368_fu_5472_p2;
wire   [15:0] tmp367_fu_5484_p2;
wire   [15:0] tmp365_fu_5466_p2;
wire   [15:0] tmp376_fu_5534_p2;
wire   [15:0] tmp375_fu_5540_p2;
wire   [15:0] tmp374_fu_5528_p2;
wire   [15:0] tmp383_fu_5574_p2;
wire   [15:0] tmp382_fu_5580_p2;
wire   [15:0] tmp381_fu_5568_p2;
wire   [15:0] tmp10_fu_5592_p2;
wire   [15:0] tmp17_fu_5601_p2;
wire   [15:0] tmp34_fu_5610_p2;
wire   [15:0] tmp41_fu_5619_p2;
wire   [15:0] tmp58_fu_5628_p2;
wire   [15:0] tmp65_fu_5637_p2;
wire   [15:0] tmp82_fu_5646_p2;
wire   [15:0] tmp89_fu_5655_p2;
wire   [15:0] tmp106_fu_5664_p2;
wire   [15:0] tmp113_fu_5673_p2;
wire   [15:0] tmp130_fu_5682_p2;
wire   [15:0] tmp137_fu_5691_p2;
wire   [15:0] tmp154_fu_5700_p2;
wire   [15:0] tmp161_fu_5709_p2;
wire   [15:0] tmp178_fu_5718_p2;
wire   [15:0] tmp185_fu_5727_p2;
wire   [15:0] tmp202_fu_5736_p2;
wire   [15:0] tmp209_fu_5745_p2;
wire   [15:0] tmp226_fu_5754_p2;
wire   [15:0] tmp233_fu_5763_p2;
wire   [15:0] tmp250_fu_5772_p2;
wire   [15:0] tmp257_fu_5781_p2;
wire   [15:0] tmp274_fu_5790_p2;
wire   [15:0] tmp281_fu_5799_p2;
wire   [15:0] tmp298_fu_5808_p2;
wire   [15:0] tmp305_fu_5817_p2;
wire   [15:0] tmp322_fu_5826_p2;
wire   [15:0] tmp329_fu_5835_p2;
wire   [15:0] tmp346_fu_5844_p2;
wire   [15:0] tmp353_fu_5853_p2;
wire   [15:0] tmp370_fu_5862_p2;
wire   [15:0] tmp377_fu_5871_p2;
wire   [0:0] tmp_s_fu_5880_p2;
wire   [15:0] resi_V_fu_5886_p2;
wire   [15:0] resi_V_1_fu_5892_p2;
wire   [15:0] resq_V_fu_5906_p2;
wire   [15:0] resq_V_1_fu_5912_p2;
wire  signed [15:0] grp_fu_5937_p2;
wire  signed [15:0] grp_fu_5932_p2;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state4;
wire   [31:0] p_Result_s_fu_5926_p3;
reg   [31:0] ap_return_preg;
reg   [5:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_return_preg = 32'd0;
end

correlateTopSynchbkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
correlateTopSynchbkb_U516(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(resi_V_2_reg_6746),
    .din1(resi_V_2_reg_6746),
    .ce(1'b1),
    .dout(grp_fu_5932_p2)
);

correlateTopSynchbkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
correlateTopSynchbkb_U517(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(resq_V_2_reg_6752),
    .din1(resq_V_2_reg_6752),
    .ce(1'b1),
    .dout(grp_fu_5937_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_return_preg <= p_Result_s_fu_5926_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_7_fu_5875_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_1_7_fu_5857_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_2_7_fu_5839_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_3_7_fu_5821_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_4_7_fu_5803_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_5_7_fu_5785_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_6_7_fu_5767_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_7_7_fu_5749_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_8_7_fu_5731_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_9_7_fu_5713_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_10_7_fu_5695_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_11_7_fu_5677_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_12_7_fu_5659_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_13_7_fu_5641_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_14_7_fu_5623_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_15_7_fu_5605_p2;
    end else if (~(1'b1 == 1'b1)) begin
        p_01903_s_reg_1158 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_5_reg_6546;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_1_s_reg_6506;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_2_s_reg_6466;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_3_s_reg_6426;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_4_s_reg_6386;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_5_s_reg_6346;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_6_s_reg_6306;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_7_s_reg_6266;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_8_s_reg_6226;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_9_s_reg_6186;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_10_s_reg_6146;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_11_s_reg_6106;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_12_s_reg_6066;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_13_s_reg_6026;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_14_s_reg_5986;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_15_s_reg_5946;
    end else if (~(1'b1 == 1'b1)) begin
        p_01909_s_reg_1117 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_7_fu_5866_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_1_7_fu_5848_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_2_7_fu_5830_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_3_7_fu_5812_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_4_7_fu_5794_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_5_7_fu_5776_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_6_7_fu_5758_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_7_7_fu_5740_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_8_7_fu_5722_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_9_7_fu_5704_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_10_7_fu_5686_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_11_7_fu_5668_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_12_7_fu_5650_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_13_7_fu_5632_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_14_7_fu_5614_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_15_7_fu_5596_p2;
    end else if (~(1'b1 == 1'b1)) begin
        p_01915_s_reg_1076 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_5_reg_6551;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_1_s_reg_6511;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_2_s_reg_6471;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_3_s_reg_6431;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_4_s_reg_6391;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_5_s_reg_6351;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_6_s_reg_6311;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_7_s_reg_6271;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_8_s_reg_6231;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_9_s_reg_6191;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_10_s_reg_6151;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_11_s_reg_6111;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_12_s_reg_6071;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_13_s_reg_6031;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_14_s_reg_5991;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_15_s_reg_5951;
    end else if (~(1'b1 == 1'b1)) begin
        p_01925_s_reg_1199 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd10))) begin
        corHelperIPos_V_10_s_reg_6146 <= corHelperIPos_V_10_s_fu_2730_p2;
        corHelperQPos_V_10_s_reg_6151 <= corHelperQPos_V_10_s_fu_2770_p2;
        tmp131_reg_6156 <= tmp131_fu_2796_p2;
        tmp132_reg_6161 <= tmp132_fu_2802_p2;
        tmp133_reg_6166 <= tmp133_fu_2826_p2;
        tmp138_reg_6171 <= tmp138_fu_2836_p2;
        tmp139_reg_6176 <= tmp139_fu_2842_p2;
        tmp140_reg_6181 <= tmp140_fu_2866_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd11))) begin
        corHelperIPos_V_11_s_reg_6106 <= corHelperIPos_V_11_s_fu_2458_p2;
        corHelperQPos_V_11_s_reg_6111 <= corHelperQPos_V_11_s_fu_2498_p2;
        tmp107_reg_6116 <= tmp107_fu_2524_p2;
        tmp108_reg_6121 <= tmp108_fu_2530_p2;
        tmp109_reg_6126 <= tmp109_fu_2554_p2;
        tmp114_reg_6131 <= tmp114_fu_2564_p2;
        tmp115_reg_6136 <= tmp115_fu_2570_p2;
        tmp116_reg_6141 <= tmp116_fu_2594_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd12))) begin
        corHelperIPos_V_12_s_reg_6066 <= corHelperIPos_V_12_s_fu_2186_p2;
        corHelperQPos_V_12_s_reg_6071 <= corHelperQPos_V_12_s_fu_2226_p2;
        tmp83_reg_6076 <= tmp83_fu_2252_p2;
        tmp84_reg_6081 <= tmp84_fu_2258_p2;
        tmp85_reg_6086 <= tmp85_fu_2282_p2;
        tmp90_reg_6091 <= tmp90_fu_2292_p2;
        tmp91_reg_6096 <= tmp91_fu_2298_p2;
        tmp92_reg_6101 <= tmp92_fu_2322_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd13))) begin
        corHelperIPos_V_13_s_reg_6026 <= corHelperIPos_V_13_s_fu_1914_p2;
        corHelperQPos_V_13_s_reg_6031 <= corHelperQPos_V_13_s_fu_1954_p2;
        tmp59_reg_6036 <= tmp59_fu_1980_p2;
        tmp60_reg_6041 <= tmp60_fu_1986_p2;
        tmp61_reg_6046 <= tmp61_fu_2010_p2;
        tmp66_reg_6051 <= tmp66_fu_2020_p2;
        tmp67_reg_6056 <= tmp67_fu_2026_p2;
        tmp68_reg_6061 <= tmp68_fu_2050_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd14))) begin
        corHelperIPos_V_14_s_reg_5986 <= corHelperIPos_V_14_s_fu_1642_p2;
        corHelperQPos_V_14_s_reg_5991 <= corHelperQPos_V_14_s_fu_1682_p2;
        tmp35_reg_5996 <= tmp35_fu_1708_p2;
        tmp36_reg_6001 <= tmp36_fu_1714_p2;
        tmp37_reg_6006 <= tmp37_fu_1738_p2;
        tmp42_reg_6011 <= tmp42_fu_1748_p2;
        tmp43_reg_6016 <= tmp43_fu_1754_p2;
        tmp44_reg_6021 <= tmp44_fu_1778_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd15))) begin
        corHelperIPos_V_15_s_reg_5946 <= corHelperIPos_V_15_s_fu_1370_p2;
        corHelperQPos_V_15_s_reg_5951 <= corHelperQPos_V_15_s_fu_1410_p2;
        tmp11_reg_5956 <= tmp11_fu_1436_p2;
        tmp12_reg_5961 <= tmp12_fu_1442_p2;
        tmp13_reg_5966 <= tmp13_fu_1466_p2;
        tmp18_reg_5971 <= tmp18_fu_1476_p2;
        tmp19_reg_5976 <= tmp19_fu_1482_p2;
        tmp20_reg_5981 <= tmp20_fu_1506_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd1))) begin
        corHelperIPos_V_1_s_reg_6506 <= corHelperIPos_V_1_s_fu_5178_p2;
        corHelperQPos_V_1_s_reg_6511 <= corHelperQPos_V_1_s_fu_5218_p2;
        tmp347_reg_6516 <= tmp347_fu_5244_p2;
        tmp348_reg_6521 <= tmp348_fu_5250_p2;
        tmp349_reg_6526 <= tmp349_fu_5274_p2;
        tmp354_reg_6531 <= tmp354_fu_5284_p2;
        tmp355_reg_6536 <= tmp355_fu_5290_p2;
        tmp356_reg_6541 <= tmp356_fu_5314_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd2))) begin
        corHelperIPos_V_2_s_reg_6466 <= corHelperIPos_V_2_s_fu_4906_p2;
        corHelperQPos_V_2_s_reg_6471 <= corHelperQPos_V_2_s_fu_4946_p2;
        tmp323_reg_6476 <= tmp323_fu_4972_p2;
        tmp324_reg_6481 <= tmp324_fu_4978_p2;
        tmp325_reg_6486 <= tmp325_fu_5002_p2;
        tmp330_reg_6491 <= tmp330_fu_5012_p2;
        tmp331_reg_6496 <= tmp331_fu_5018_p2;
        tmp332_reg_6501 <= tmp332_fu_5042_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd3))) begin
        corHelperIPos_V_3_s_reg_6426 <= corHelperIPos_V_3_s_fu_4634_p2;
        corHelperQPos_V_3_s_reg_6431 <= corHelperQPos_V_3_s_fu_4674_p2;
        tmp299_reg_6436 <= tmp299_fu_4700_p2;
        tmp300_reg_6441 <= tmp300_fu_4706_p2;
        tmp301_reg_6446 <= tmp301_fu_4730_p2;
        tmp306_reg_6451 <= tmp306_fu_4740_p2;
        tmp307_reg_6456 <= tmp307_fu_4746_p2;
        tmp308_reg_6461 <= tmp308_fu_4770_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd4))) begin
        corHelperIPos_V_4_s_reg_6386 <= corHelperIPos_V_4_s_fu_4362_p2;
        corHelperQPos_V_4_s_reg_6391 <= corHelperQPos_V_4_s_fu_4402_p2;
        tmp275_reg_6396 <= tmp275_fu_4428_p2;
        tmp276_reg_6401 <= tmp276_fu_4434_p2;
        tmp277_reg_6406 <= tmp277_fu_4458_p2;
        tmp282_reg_6411 <= tmp282_fu_4468_p2;
        tmp283_reg_6416 <= tmp283_fu_4474_p2;
        tmp284_reg_6421 <= tmp284_fu_4498_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd0))) begin
        corHelperIPos_V_5_reg_6546 <= corHelperIPos_V_5_fu_5450_p2;
        corHelperQPos_V_5_reg_6551 <= corHelperQPos_V_5_fu_5490_p2;
        tmp371_reg_6556 <= tmp371_fu_5516_p2;
        tmp372_reg_6561 <= tmp372_fu_5522_p2;
        tmp373_reg_6566 <= tmp373_fu_5546_p2;
        tmp378_reg_6571 <= tmp378_fu_5556_p2;
        tmp379_reg_6576 <= tmp379_fu_5562_p2;
        tmp380_reg_6581 <= tmp380_fu_5586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd5))) begin
        corHelperIPos_V_5_s_reg_6346 <= corHelperIPos_V_5_s_fu_4090_p2;
        corHelperQPos_V_5_s_reg_6351 <= corHelperQPos_V_5_s_fu_4130_p2;
        tmp251_reg_6356 <= tmp251_fu_4156_p2;
        tmp252_reg_6361 <= tmp252_fu_4162_p2;
        tmp253_reg_6366 <= tmp253_fu_4186_p2;
        tmp258_reg_6371 <= tmp258_fu_4196_p2;
        tmp259_reg_6376 <= tmp259_fu_4202_p2;
        tmp260_reg_6381 <= tmp260_fu_4226_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd6))) begin
        corHelperIPos_V_6_s_reg_6306 <= corHelperIPos_V_6_s_fu_3818_p2;
        corHelperQPos_V_6_s_reg_6311 <= corHelperQPos_V_6_s_fu_3858_p2;
        tmp227_reg_6316 <= tmp227_fu_3884_p2;
        tmp228_reg_6321 <= tmp228_fu_3890_p2;
        tmp229_reg_6326 <= tmp229_fu_3914_p2;
        tmp234_reg_6331 <= tmp234_fu_3924_p2;
        tmp235_reg_6336 <= tmp235_fu_3930_p2;
        tmp236_reg_6341 <= tmp236_fu_3954_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd7))) begin
        corHelperIPos_V_7_s_reg_6266 <= corHelperIPos_V_7_s_fu_3546_p2;
        corHelperQPos_V_7_s_reg_6271 <= corHelperQPos_V_7_s_fu_3586_p2;
        tmp203_reg_6276 <= tmp203_fu_3612_p2;
        tmp204_reg_6281 <= tmp204_fu_3618_p2;
        tmp205_reg_6286 <= tmp205_fu_3642_p2;
        tmp210_reg_6291 <= tmp210_fu_3652_p2;
        tmp211_reg_6296 <= tmp211_fu_3658_p2;
        tmp212_reg_6301 <= tmp212_fu_3682_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd8))) begin
        corHelperIPos_V_8_s_reg_6226 <= corHelperIPos_V_8_s_fu_3274_p2;
        corHelperQPos_V_8_s_reg_6231 <= corHelperQPos_V_8_s_fu_3314_p2;
        tmp179_reg_6236 <= tmp179_fu_3340_p2;
        tmp180_reg_6241 <= tmp180_fu_3346_p2;
        tmp181_reg_6246 <= tmp181_fu_3370_p2;
        tmp186_reg_6251 <= tmp186_fu_3380_p2;
        tmp187_reg_6256 <= tmp187_fu_3386_p2;
        tmp188_reg_6261 <= tmp188_fu_3410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (phaseClass_V_read_read_fu_1070_p2 == 4'd9))) begin
        corHelperIPos_V_9_s_reg_6186 <= corHelperIPos_V_9_s_fu_3002_p2;
        corHelperQPos_V_9_s_reg_6191 <= corHelperQPos_V_9_s_fu_3042_p2;
        tmp155_reg_6196 <= tmp155_fu_3068_p2;
        tmp156_reg_6201 <= tmp156_fu_3074_p2;
        tmp157_reg_6206 <= tmp157_fu_3098_p2;
        tmp162_reg_6211 <= tmp162_fu_3108_p2;
        tmp163_reg_6216 <= tmp163_fu_3114_p2;
        tmp164_reg_6221 <= tmp164_fu_3138_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        resi_V_2_reg_6746 <= resi_V_2_fu_5898_p3;
        resq_V_2_reg_6752 <= resq_V_2_fu_5918_p3;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_return = p_Result_s_fu_5926_p3;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(1'b1 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign corHelperINeg_V_10_7_fu_5686_p2 = (tmp133_reg_6166 + tmp130_fu_5682_p2);

assign corHelperINeg_V_11_7_fu_5668_p2 = (tmp109_reg_6126 + tmp106_fu_5664_p2);

assign corHelperINeg_V_12_7_fu_5650_p2 = (tmp85_reg_6086 + tmp82_fu_5646_p2);

assign corHelperINeg_V_13_7_fu_5632_p2 = (tmp61_reg_6046 + tmp58_fu_5628_p2);

assign corHelperINeg_V_14_7_fu_5614_p2 = (tmp37_reg_6006 + tmp34_fu_5610_p2);

assign corHelperINeg_V_15_7_fu_5596_p2 = (tmp13_reg_5966 + tmp10_fu_5592_p2);

assign corHelperINeg_V_1_7_fu_5848_p2 = (tmp349_reg_6526 + tmp346_fu_5844_p2);

assign corHelperINeg_V_2_7_fu_5830_p2 = (tmp325_reg_6486 + tmp322_fu_5826_p2);

assign corHelperINeg_V_3_7_fu_5812_p2 = (tmp301_reg_6446 + tmp298_fu_5808_p2);

assign corHelperINeg_V_4_7_fu_5794_p2 = (tmp277_reg_6406 + tmp274_fu_5790_p2);

assign corHelperINeg_V_5_7_fu_5776_p2 = (tmp253_reg_6366 + tmp250_fu_5772_p2);

assign corHelperINeg_V_6_7_fu_5758_p2 = (tmp229_reg_6326 + tmp226_fu_5754_p2);

assign corHelperINeg_V_7_7_fu_5740_p2 = (tmp205_reg_6286 + tmp202_fu_5736_p2);

assign corHelperINeg_V_7_fu_5866_p2 = (tmp373_reg_6566 + tmp370_fu_5862_p2);

assign corHelperINeg_V_8_7_fu_5722_p2 = (tmp181_reg_6246 + tmp178_fu_5718_p2);

assign corHelperINeg_V_9_7_fu_5704_p2 = (tmp157_reg_6206 + tmp154_fu_5700_p2);

assign corHelperIPos_V_10_s_fu_2730_p2 = (tmp122_fu_2724_p2 + tmp120_fu_2706_p2);

assign corHelperIPos_V_11_s_fu_2458_p2 = (tmp98_fu_2452_p2 + tmp96_fu_2434_p2);

assign corHelperIPos_V_12_s_fu_2186_p2 = (tmp74_fu_2180_p2 + tmp72_fu_2162_p2);

assign corHelperIPos_V_13_s_fu_1914_p2 = (tmp50_fu_1908_p2 + tmp48_fu_1890_p2);

assign corHelperIPos_V_14_s_fu_1642_p2 = (tmp26_fu_1636_p2 + tmp24_fu_1618_p2);

assign corHelperIPos_V_15_s_fu_1370_p2 = (tmp2_fu_1364_p2 + tmp_fu_1346_p2);

assign corHelperIPos_V_1_s_fu_5178_p2 = (tmp338_fu_5172_p2 + tmp336_fu_5154_p2);

assign corHelperIPos_V_2_s_fu_4906_p2 = (tmp314_fu_4900_p2 + tmp312_fu_4882_p2);

assign corHelperIPos_V_3_s_fu_4634_p2 = (tmp290_fu_4628_p2 + tmp288_fu_4610_p2);

assign corHelperIPos_V_4_s_fu_4362_p2 = (tmp266_fu_4356_p2 + tmp264_fu_4338_p2);

assign corHelperIPos_V_5_fu_5450_p2 = (tmp362_fu_5444_p2 + tmp360_fu_5426_p2);

assign corHelperIPos_V_5_s_fu_4090_p2 = (tmp242_fu_4084_p2 + tmp240_fu_4066_p2);

assign corHelperIPos_V_6_s_fu_3818_p2 = (tmp218_fu_3812_p2 + tmp216_fu_3794_p2);

assign corHelperIPos_V_7_s_fu_3546_p2 = (tmp194_fu_3540_p2 + tmp192_fu_3522_p2);

assign corHelperIPos_V_8_s_fu_3274_p2 = (tmp170_fu_3268_p2 + tmp168_fu_3250_p2);

assign corHelperIPos_V_9_s_fu_3002_p2 = (tmp146_fu_2996_p2 + tmp144_fu_2978_p2);

assign corHelperQNeg_V_10_7_fu_5695_p2 = (tmp140_reg_6181 + tmp137_fu_5691_p2);

assign corHelperQNeg_V_11_7_fu_5677_p2 = (tmp116_reg_6141 + tmp113_fu_5673_p2);

assign corHelperQNeg_V_12_7_fu_5659_p2 = (tmp92_reg_6101 + tmp89_fu_5655_p2);

assign corHelperQNeg_V_13_7_fu_5641_p2 = (tmp68_reg_6061 + tmp65_fu_5637_p2);

assign corHelperQNeg_V_14_7_fu_5623_p2 = (tmp44_reg_6021 + tmp41_fu_5619_p2);

assign corHelperQNeg_V_15_7_fu_5605_p2 = (tmp20_reg_5981 + tmp17_fu_5601_p2);

assign corHelperQNeg_V_1_7_fu_5857_p2 = (tmp356_reg_6541 + tmp353_fu_5853_p2);

assign corHelperQNeg_V_2_7_fu_5839_p2 = (tmp332_reg_6501 + tmp329_fu_5835_p2);

assign corHelperQNeg_V_3_7_fu_5821_p2 = (tmp308_reg_6461 + tmp305_fu_5817_p2);

assign corHelperQNeg_V_4_7_fu_5803_p2 = (tmp284_reg_6421 + tmp281_fu_5799_p2);

assign corHelperQNeg_V_5_7_fu_5785_p2 = (tmp260_reg_6381 + tmp257_fu_5781_p2);

assign corHelperQNeg_V_6_7_fu_5767_p2 = (tmp236_reg_6341 + tmp233_fu_5763_p2);

assign corHelperQNeg_V_7_7_fu_5749_p2 = (tmp212_reg_6301 + tmp209_fu_5745_p2);

assign corHelperQNeg_V_7_fu_5875_p2 = (tmp380_reg_6581 + tmp377_fu_5871_p2);

assign corHelperQNeg_V_8_7_fu_5731_p2 = (tmp188_reg_6261 + tmp185_fu_5727_p2);

assign corHelperQNeg_V_9_7_fu_5713_p2 = (tmp164_reg_6221 + tmp161_fu_5709_p2);

assign corHelperQPos_V_10_s_fu_2770_p2 = (tmp127_fu_2764_p2 + tmp125_fu_2746_p2);

assign corHelperQPos_V_11_s_fu_2498_p2 = (tmp103_fu_2492_p2 + tmp101_fu_2474_p2);

assign corHelperQPos_V_12_s_fu_2226_p2 = (tmp79_fu_2220_p2 + tmp77_fu_2202_p2);

assign corHelperQPos_V_13_s_fu_1954_p2 = (tmp55_fu_1948_p2 + tmp53_fu_1930_p2);

assign corHelperQPos_V_14_s_fu_1682_p2 = (tmp31_fu_1676_p2 + tmp29_fu_1658_p2);

assign corHelperQPos_V_15_s_fu_1410_p2 = (tmp7_fu_1404_p2 + tmp5_fu_1386_p2);

assign corHelperQPos_V_1_s_fu_5218_p2 = (tmp343_fu_5212_p2 + tmp341_fu_5194_p2);

assign corHelperQPos_V_2_s_fu_4946_p2 = (tmp319_fu_4940_p2 + tmp317_fu_4922_p2);

assign corHelperQPos_V_3_s_fu_4674_p2 = (tmp295_fu_4668_p2 + tmp293_fu_4650_p2);

assign corHelperQPos_V_4_s_fu_4402_p2 = (tmp271_fu_4396_p2 + tmp269_fu_4378_p2);

assign corHelperQPos_V_5_fu_5490_p2 = (tmp367_fu_5484_p2 + tmp365_fu_5466_p2);

assign corHelperQPos_V_5_s_fu_4130_p2 = (tmp247_fu_4124_p2 + tmp245_fu_4106_p2);

assign corHelperQPos_V_6_s_fu_3858_p2 = (tmp223_fu_3852_p2 + tmp221_fu_3834_p2);

assign corHelperQPos_V_7_s_fu_3586_p2 = (tmp199_fu_3580_p2 + tmp197_fu_3562_p2);

assign corHelperQPos_V_8_s_fu_3314_p2 = (tmp175_fu_3308_p2 + tmp173_fu_3290_p2);

assign corHelperQPos_V_9_s_fu_3042_p2 = (tmp151_fu_3036_p2 + tmp149_fu_3018_p2);

assign p_Result_s_fu_5926_p3 = {{grp_fu_5937_p2}, {grp_fu_5932_p2}};

assign phaseClass_V_read_read_fu_1070_p2 = phaseClass_V;

assign resi_V_1_fu_5892_p2 = (p_01915_s_reg_1076 - p_01909_s_reg_1117);

assign resi_V_2_fu_5898_p3 = ((tmp_s_fu_5880_p2[0:0] === 1'b1) ? resi_V_fu_5886_p2 : resi_V_1_fu_5892_p2);

assign resi_V_fu_5886_p2 = (p_01909_s_reg_1117 - p_01915_s_reg_1076);

assign resq_V_1_fu_5912_p2 = (p_01903_s_reg_1158 - p_01925_s_reg_1199);

assign resq_V_2_fu_5918_p3 = ((tmp_s_fu_5880_p2[0:0] === 1'b1) ? resq_V_fu_5906_p2 : resq_V_1_fu_5912_p2);

assign resq_V_fu_5906_p2 = (p_01925_s_reg_1199 - p_01903_s_reg_1158);

assign tmp100_fu_2446_p2 = (cor_phaseClass11i_V_6 + cor_phaseClass11i_V_3);

assign tmp101_fu_2474_p2 = (tmp102_fu_2468_p2 + cor_phaseClass11q_V_13);

assign tmp102_fu_2468_p2 = (cor_phaseClass11q_V_14 + cor_phaseClass11q_V_9);

assign tmp103_fu_2492_p2 = (tmp105_fu_2486_p2 + tmp104_fu_2480_p2);

assign tmp104_fu_2480_p2 = (cor_phaseClass11q_V_8 + cor_phaseClass11q_V_7);

assign tmp105_fu_2486_p2 = (cor_phaseClass11q_V_6 + cor_phaseClass11q_V_3);

assign tmp106_fu_5664_p2 = (tmp108_reg_6121 + tmp107_reg_6116);

assign tmp107_fu_2524_p2 = (cor_phaseClass11i_V_12 + cor_phaseClass11i_V_15);

assign tmp108_fu_2530_p2 = (cor_phaseClass11i_V_11 + cor_phaseClass11i_V_10);

assign tmp109_fu_2554_p2 = (tmp111_fu_2548_p2 + tmp110_fu_2536_p2);

assign tmp10_fu_5592_p2 = (tmp12_reg_5961 + tmp11_reg_5956);

assign tmp110_fu_2536_p2 = (cor_phaseClass11i_V_5 + cor_phaseClass11i_V_4);

assign tmp111_fu_2548_p2 = (tmp112_fu_2542_p2 + cor_phaseClass11i_V_2);

assign tmp112_fu_2542_p2 = (cor_phaseClass11i_V_1 + cor_phaseClass11i_V_s);

assign tmp113_fu_5673_p2 = (tmp115_reg_6136 + tmp114_reg_6131);

assign tmp114_fu_2564_p2 = (cor_phaseClass11q_V_12 + cor_phaseClass11q_V_15);

assign tmp115_fu_2570_p2 = (cor_phaseClass11q_V_11 + cor_phaseClass11q_V_10);

assign tmp116_fu_2594_p2 = (tmp118_fu_2588_p2 + tmp117_fu_2576_p2);

assign tmp117_fu_2576_p2 = (cor_phaseClass11q_V_5 + cor_phaseClass11q_V_4);

assign tmp118_fu_2588_p2 = (tmp119_fu_2582_p2 + cor_phaseClass11q_V_2);

assign tmp119_fu_2582_p2 = (cor_phaseClass11q_V_1 + cor_phaseClass11q_V_s);

assign tmp11_fu_1436_p2 = (cor_phaseClass15i_V_12 + cor_phaseClass15i_V_15);

assign tmp120_fu_2706_p2 = (tmp121_fu_2700_p2 + cor_phaseClass10i_V_13);

assign tmp121_fu_2700_p2 = (cor_phaseClass10i_V_14 + cor_phaseClass10i_V_9);

assign tmp122_fu_2724_p2 = (tmp124_fu_2718_p2 + tmp123_fu_2712_p2);

assign tmp123_fu_2712_p2 = (cor_phaseClass10i_V_8 + cor_phaseClass10i_V_7);

assign tmp124_fu_2718_p2 = (cor_phaseClass10i_V_6 + cor_phaseClass10i_V_3);

assign tmp125_fu_2746_p2 = (tmp126_fu_2740_p2 + cor_phaseClass10q_V_13);

assign tmp126_fu_2740_p2 = (cor_phaseClass10q_V_14 + cor_phaseClass10q_V_9);

assign tmp127_fu_2764_p2 = (tmp129_fu_2758_p2 + tmp128_fu_2752_p2);

assign tmp128_fu_2752_p2 = (cor_phaseClass10q_V_8 + cor_phaseClass10q_V_7);

assign tmp129_fu_2758_p2 = (cor_phaseClass10q_V_6 + cor_phaseClass10q_V_3);

assign tmp12_fu_1442_p2 = (cor_phaseClass15i_V_11 + cor_phaseClass15i_V_10);

assign tmp130_fu_5682_p2 = (tmp132_reg_6161 + tmp131_reg_6156);

assign tmp131_fu_2796_p2 = (cor_phaseClass10i_V_12 + cor_phaseClass10i_V_15);

assign tmp132_fu_2802_p2 = (cor_phaseClass10i_V_11 + cor_phaseClass10i_V_10);

assign tmp133_fu_2826_p2 = (tmp135_fu_2820_p2 + tmp134_fu_2808_p2);

assign tmp134_fu_2808_p2 = (cor_phaseClass10i_V_5 + cor_phaseClass10i_V_4);

assign tmp135_fu_2820_p2 = (tmp136_fu_2814_p2 + cor_phaseClass10i_V_2);

assign tmp136_fu_2814_p2 = (cor_phaseClass10i_V_1 + cor_phaseClass10i_V_s);

assign tmp137_fu_5691_p2 = (tmp139_reg_6176 + tmp138_reg_6171);

assign tmp138_fu_2836_p2 = (cor_phaseClass10q_V_12 + cor_phaseClass10q_V_15);

assign tmp139_fu_2842_p2 = (cor_phaseClass10q_V_11 + cor_phaseClass10q_V_10);

assign tmp13_fu_1466_p2 = (tmp15_fu_1460_p2 + tmp14_fu_1448_p2);

assign tmp140_fu_2866_p2 = (tmp142_fu_2860_p2 + tmp141_fu_2848_p2);

assign tmp141_fu_2848_p2 = (cor_phaseClass10q_V_5 + cor_phaseClass10q_V_4);

assign tmp142_fu_2860_p2 = (tmp143_fu_2854_p2 + cor_phaseClass10q_V_2);

assign tmp143_fu_2854_p2 = (cor_phaseClass10q_V_1 + cor_phaseClass10q_V_s);

assign tmp144_fu_2978_p2 = (tmp145_fu_2972_p2 + cor_phaseClass9i_V_13);

assign tmp145_fu_2972_p2 = (cor_phaseClass9i_V_14 + cor_phaseClass9i_V_9);

assign tmp146_fu_2996_p2 = (tmp148_fu_2990_p2 + tmp147_fu_2984_p2);

assign tmp147_fu_2984_p2 = (cor_phaseClass9i_V_8 + cor_phaseClass9i_V_7);

assign tmp148_fu_2990_p2 = (cor_phaseClass9i_V_6 + cor_phaseClass9i_V_3);

assign tmp149_fu_3018_p2 = (tmp150_fu_3012_p2 + cor_phaseClass9q_V_13);

assign tmp14_fu_1448_p2 = (cor_phaseClass15i_V_5 + cor_phaseClass15i_V_4);

assign tmp150_fu_3012_p2 = (cor_phaseClass9q_V_14 + cor_phaseClass9q_V_9);

assign tmp151_fu_3036_p2 = (tmp153_fu_3030_p2 + tmp152_fu_3024_p2);

assign tmp152_fu_3024_p2 = (cor_phaseClass9q_V_8 + cor_phaseClass9q_V_7);

assign tmp153_fu_3030_p2 = (cor_phaseClass9q_V_6 + cor_phaseClass9q_V_3);

assign tmp154_fu_5700_p2 = (tmp156_reg_6201 + tmp155_reg_6196);

assign tmp155_fu_3068_p2 = (cor_phaseClass9i_V_12 + cor_phaseClass9i_V_15);

assign tmp156_fu_3074_p2 = (cor_phaseClass9i_V_11 + cor_phaseClass9i_V_10);

assign tmp157_fu_3098_p2 = (tmp159_fu_3092_p2 + tmp158_fu_3080_p2);

assign tmp158_fu_3080_p2 = (cor_phaseClass9i_V_5 + cor_phaseClass9i_V_4);

assign tmp159_fu_3092_p2 = (tmp160_fu_3086_p2 + cor_phaseClass9i_V_2);

assign tmp15_fu_1460_p2 = (tmp16_fu_1454_p2 + cor_phaseClass15i_V_2);

assign tmp160_fu_3086_p2 = (cor_phaseClass9i_V_1 + cor_phaseClass9i_V_0);

assign tmp161_fu_5709_p2 = (tmp163_reg_6216 + tmp162_reg_6211);

assign tmp162_fu_3108_p2 = (cor_phaseClass9q_V_12 + cor_phaseClass9q_V_15);

assign tmp163_fu_3114_p2 = (cor_phaseClass9q_V_11 + cor_phaseClass9q_V_10);

assign tmp164_fu_3138_p2 = (tmp166_fu_3132_p2 + tmp165_fu_3120_p2);

assign tmp165_fu_3120_p2 = (cor_phaseClass9q_V_5 + cor_phaseClass9q_V_4);

assign tmp166_fu_3132_p2 = (tmp167_fu_3126_p2 + cor_phaseClass9q_V_2);

assign tmp167_fu_3126_p2 = (cor_phaseClass9q_V_1 + cor_phaseClass9q_V_0);

assign tmp168_fu_3250_p2 = (tmp169_fu_3244_p2 + cor_phaseClass8i_V_13);

assign tmp169_fu_3244_p2 = (cor_phaseClass8i_V_14 + cor_phaseClass8i_V_9);

assign tmp16_fu_1454_p2 = (cor_phaseClass15i_V_1 + cor_phaseClass15i_V_s);

assign tmp170_fu_3268_p2 = (tmp172_fu_3262_p2 + tmp171_fu_3256_p2);

assign tmp171_fu_3256_p2 = (cor_phaseClass8i_V_8 + cor_phaseClass8i_V_7);

assign tmp172_fu_3262_p2 = (cor_phaseClass8i_V_6 + cor_phaseClass8i_V_3);

assign tmp173_fu_3290_p2 = (tmp174_fu_3284_p2 + cor_phaseClass8q_V_13);

assign tmp174_fu_3284_p2 = (cor_phaseClass8q_V_14 + cor_phaseClass8q_V_9);

assign tmp175_fu_3308_p2 = (tmp177_fu_3302_p2 + tmp176_fu_3296_p2);

assign tmp176_fu_3296_p2 = (cor_phaseClass8q_V_8 + cor_phaseClass8q_V_7);

assign tmp177_fu_3302_p2 = (cor_phaseClass8q_V_6 + cor_phaseClass8q_V_3);

assign tmp178_fu_5718_p2 = (tmp180_reg_6241 + tmp179_reg_6236);

assign tmp179_fu_3340_p2 = (cor_phaseClass8i_V_12 + cor_phaseClass8i_V_15);

assign tmp17_fu_5601_p2 = (tmp19_reg_5976 + tmp18_reg_5971);

assign tmp180_fu_3346_p2 = (cor_phaseClass8i_V_11 + cor_phaseClass8i_V_10);

assign tmp181_fu_3370_p2 = (tmp183_fu_3364_p2 + tmp182_fu_3352_p2);

assign tmp182_fu_3352_p2 = (cor_phaseClass8i_V_5 + cor_phaseClass8i_V_4);

assign tmp183_fu_3364_p2 = (tmp184_fu_3358_p2 + cor_phaseClass8i_V_2);

assign tmp184_fu_3358_p2 = (cor_phaseClass8i_V_1 + cor_phaseClass8i_V_0);

assign tmp185_fu_5727_p2 = (tmp187_reg_6256 + tmp186_reg_6251);

assign tmp186_fu_3380_p2 = (cor_phaseClass8q_V_12 + cor_phaseClass8q_V_15);

assign tmp187_fu_3386_p2 = (cor_phaseClass8q_V_11 + cor_phaseClass8q_V_10);

assign tmp188_fu_3410_p2 = (tmp190_fu_3404_p2 + tmp189_fu_3392_p2);

assign tmp189_fu_3392_p2 = (cor_phaseClass8q_V_5 + cor_phaseClass8q_V_4);

assign tmp18_fu_1476_p2 = (cor_phaseClass15q_V_12 + cor_phaseClass15q_V_15);

assign tmp190_fu_3404_p2 = (tmp191_fu_3398_p2 + cor_phaseClass8q_V_2);

assign tmp191_fu_3398_p2 = (cor_phaseClass8q_V_1 + cor_phaseClass8q_V_0);

assign tmp192_fu_3522_p2 = (tmp193_fu_3516_p2 + cor_phaseClass7i_V_13);

assign tmp193_fu_3516_p2 = (cor_phaseClass7i_V_14 + cor_phaseClass7i_V_9);

assign tmp194_fu_3540_p2 = (tmp196_fu_3534_p2 + tmp195_fu_3528_p2);

assign tmp195_fu_3528_p2 = (cor_phaseClass7i_V_8 + cor_phaseClass7i_V_7);

assign tmp196_fu_3534_p2 = (cor_phaseClass7i_V_6 + cor_phaseClass7i_V_3);

assign tmp197_fu_3562_p2 = (tmp198_fu_3556_p2 + cor_phaseClass7q_V_13);

assign tmp198_fu_3556_p2 = (cor_phaseClass7q_V_14 + cor_phaseClass7q_V_9);

assign tmp199_fu_3580_p2 = (tmp201_fu_3574_p2 + tmp200_fu_3568_p2);

assign tmp19_fu_1482_p2 = (cor_phaseClass15q_V_11 + cor_phaseClass15q_V_10);

assign tmp1_fu_1340_p2 = (cor_phaseClass15i_V_14 + cor_phaseClass15i_V_9);

assign tmp200_fu_3568_p2 = (cor_phaseClass7q_V_8 + cor_phaseClass7q_V_7);

assign tmp201_fu_3574_p2 = (cor_phaseClass7q_V_6 + cor_phaseClass7q_V_3);

assign tmp202_fu_5736_p2 = (tmp204_reg_6281 + tmp203_reg_6276);

assign tmp203_fu_3612_p2 = (cor_phaseClass7i_V_12 + cor_phaseClass7i_V_15);

assign tmp204_fu_3618_p2 = (cor_phaseClass7i_V_11 + cor_phaseClass7i_V_10);

assign tmp205_fu_3642_p2 = (tmp207_fu_3636_p2 + tmp206_fu_3624_p2);

assign tmp206_fu_3624_p2 = (cor_phaseClass7i_V_5 + cor_phaseClass7i_V_4);

assign tmp207_fu_3636_p2 = (tmp208_fu_3630_p2 + cor_phaseClass7i_V_2);

assign tmp208_fu_3630_p2 = (cor_phaseClass7i_V_1 + cor_phaseClass7i_V_0);

assign tmp209_fu_5745_p2 = (tmp211_reg_6296 + tmp210_reg_6291);

assign tmp20_fu_1506_p2 = (tmp22_fu_1500_p2 + tmp21_fu_1488_p2);

assign tmp210_fu_3652_p2 = (cor_phaseClass7q_V_12 + cor_phaseClass7q_V_15);

assign tmp211_fu_3658_p2 = (cor_phaseClass7q_V_11 + cor_phaseClass7q_V_10);

assign tmp212_fu_3682_p2 = (tmp214_fu_3676_p2 + tmp213_fu_3664_p2);

assign tmp213_fu_3664_p2 = (cor_phaseClass7q_V_5 + cor_phaseClass7q_V_4);

assign tmp214_fu_3676_p2 = (tmp215_fu_3670_p2 + cor_phaseClass7q_V_2);

assign tmp215_fu_3670_p2 = (cor_phaseClass7q_V_1 + cor_phaseClass7q_V_0);

assign tmp216_fu_3794_p2 = (tmp217_fu_3788_p2 + cor_phaseClass6i_V_13);

assign tmp217_fu_3788_p2 = (cor_phaseClass6i_V_14 + cor_phaseClass6i_V_9);

assign tmp218_fu_3812_p2 = (tmp220_fu_3806_p2 + tmp219_fu_3800_p2);

assign tmp219_fu_3800_p2 = (cor_phaseClass6i_V_8 + cor_phaseClass6i_V_7);

assign tmp21_fu_1488_p2 = (cor_phaseClass15q_V_5 + cor_phaseClass15q_V_4);

assign tmp220_fu_3806_p2 = (cor_phaseClass6i_V_6 + cor_phaseClass6i_V_3);

assign tmp221_fu_3834_p2 = (tmp222_fu_3828_p2 + cor_phaseClass6q_V_13);

assign tmp222_fu_3828_p2 = (cor_phaseClass6q_V_14 + cor_phaseClass6q_V_9);

assign tmp223_fu_3852_p2 = (tmp225_fu_3846_p2 + tmp224_fu_3840_p2);

assign tmp224_fu_3840_p2 = (cor_phaseClass6q_V_8 + cor_phaseClass6q_V_7);

assign tmp225_fu_3846_p2 = (cor_phaseClass6q_V_6 + cor_phaseClass6q_V_3);

assign tmp226_fu_5754_p2 = (tmp228_reg_6321 + tmp227_reg_6316);

assign tmp227_fu_3884_p2 = (cor_phaseClass6i_V_12 + cor_phaseClass6i_V_15);

assign tmp228_fu_3890_p2 = (cor_phaseClass6i_V_11 + cor_phaseClass6i_V_10);

assign tmp229_fu_3914_p2 = (tmp231_fu_3908_p2 + tmp230_fu_3896_p2);

assign tmp22_fu_1500_p2 = (tmp23_fu_1494_p2 + cor_phaseClass15q_V_2);

assign tmp230_fu_3896_p2 = (cor_phaseClass6i_V_5 + cor_phaseClass6i_V_4);

assign tmp231_fu_3908_p2 = (tmp232_fu_3902_p2 + cor_phaseClass6i_V_2);

assign tmp232_fu_3902_p2 = (cor_phaseClass6i_V_1 + cor_phaseClass6i_V_0);

assign tmp233_fu_5763_p2 = (tmp235_reg_6336 + tmp234_reg_6331);

assign tmp234_fu_3924_p2 = (cor_phaseClass6q_V_12 + cor_phaseClass6q_V_15);

assign tmp235_fu_3930_p2 = (cor_phaseClass6q_V_11 + cor_phaseClass6q_V_10);

assign tmp236_fu_3954_p2 = (tmp238_fu_3948_p2 + tmp237_fu_3936_p2);

assign tmp237_fu_3936_p2 = (cor_phaseClass6q_V_5 + cor_phaseClass6q_V_4);

assign tmp238_fu_3948_p2 = (tmp239_fu_3942_p2 + cor_phaseClass6q_V_2);

assign tmp239_fu_3942_p2 = (cor_phaseClass6q_V_1 + cor_phaseClass6q_V_0);

assign tmp23_fu_1494_p2 = (cor_phaseClass15q_V_1 + cor_phaseClass15q_V_s);

assign tmp240_fu_4066_p2 = (tmp241_fu_4060_p2 + cor_phaseClass5i_V_13);

assign tmp241_fu_4060_p2 = (cor_phaseClass5i_V_14 + cor_phaseClass5i_V_9);

assign tmp242_fu_4084_p2 = (tmp244_fu_4078_p2 + tmp243_fu_4072_p2);

assign tmp243_fu_4072_p2 = (cor_phaseClass5i_V_8 + cor_phaseClass5i_V_7);

assign tmp244_fu_4078_p2 = (cor_phaseClass5i_V_6 + cor_phaseClass5i_V_3);

assign tmp245_fu_4106_p2 = (tmp246_fu_4100_p2 + cor_phaseClass5q_V_13);

assign tmp246_fu_4100_p2 = (cor_phaseClass5q_V_14 + cor_phaseClass5q_V_9);

assign tmp247_fu_4124_p2 = (tmp249_fu_4118_p2 + tmp248_fu_4112_p2);

assign tmp248_fu_4112_p2 = (cor_phaseClass5q_V_8 + cor_phaseClass5q_V_7);

assign tmp249_fu_4118_p2 = (cor_phaseClass5q_V_6 + cor_phaseClass5q_V_3);

assign tmp24_fu_1618_p2 = (tmp25_fu_1612_p2 + cor_phaseClass14i_V_13);

assign tmp250_fu_5772_p2 = (tmp252_reg_6361 + tmp251_reg_6356);

assign tmp251_fu_4156_p2 = (cor_phaseClass5i_V_12 + cor_phaseClass5i_V_15);

assign tmp252_fu_4162_p2 = (cor_phaseClass5i_V_11 + cor_phaseClass5i_V_10);

assign tmp253_fu_4186_p2 = (tmp255_fu_4180_p2 + tmp254_fu_4168_p2);

assign tmp254_fu_4168_p2 = (cor_phaseClass5i_V_5 + cor_phaseClass5i_V_4);

assign tmp255_fu_4180_p2 = (tmp256_fu_4174_p2 + cor_phaseClass5i_V_2);

assign tmp256_fu_4174_p2 = (cor_phaseClass5i_V_1 + cor_phaseClass5i_V_0);

assign tmp257_fu_5781_p2 = (tmp259_reg_6376 + tmp258_reg_6371);

assign tmp258_fu_4196_p2 = (cor_phaseClass5q_V_12 + cor_phaseClass5q_V_15);

assign tmp259_fu_4202_p2 = (cor_phaseClass5q_V_11 + cor_phaseClass5q_V_10);

assign tmp25_fu_1612_p2 = (cor_phaseClass14i_V_14 + cor_phaseClass14i_V_9);

assign tmp260_fu_4226_p2 = (tmp262_fu_4220_p2 + tmp261_fu_4208_p2);

assign tmp261_fu_4208_p2 = (cor_phaseClass5q_V_5 + cor_phaseClass5q_V_4);

assign tmp262_fu_4220_p2 = (tmp263_fu_4214_p2 + cor_phaseClass5q_V_2);

assign tmp263_fu_4214_p2 = (cor_phaseClass5q_V_1 + cor_phaseClass5q_V_0);

assign tmp264_fu_4338_p2 = (tmp265_fu_4332_p2 + cor_phaseClass4i_V_13);

assign tmp265_fu_4332_p2 = (cor_phaseClass4i_V_14 + cor_phaseClass4i_V_9);

assign tmp266_fu_4356_p2 = (tmp268_fu_4350_p2 + tmp267_fu_4344_p2);

assign tmp267_fu_4344_p2 = (cor_phaseClass4i_V_8 + cor_phaseClass4i_V_7);

assign tmp268_fu_4350_p2 = (cor_phaseClass4i_V_6 + cor_phaseClass4i_V_3);

assign tmp269_fu_4378_p2 = (tmp270_fu_4372_p2 + cor_phaseClass4q_V_13);

assign tmp26_fu_1636_p2 = (tmp28_fu_1630_p2 + tmp27_fu_1624_p2);

assign tmp270_fu_4372_p2 = (cor_phaseClass4q_V_14 + cor_phaseClass4q_V_9);

assign tmp271_fu_4396_p2 = (tmp273_fu_4390_p2 + tmp272_fu_4384_p2);

assign tmp272_fu_4384_p2 = (cor_phaseClass4q_V_8 + cor_phaseClass4q_V_7);

assign tmp273_fu_4390_p2 = (cor_phaseClass4q_V_6 + cor_phaseClass4q_V_3);

assign tmp274_fu_5790_p2 = (tmp276_reg_6401 + tmp275_reg_6396);

assign tmp275_fu_4428_p2 = (cor_phaseClass4i_V_12 + cor_phaseClass4i_V_15);

assign tmp276_fu_4434_p2 = (cor_phaseClass4i_V_11 + cor_phaseClass4i_V_10);

assign tmp277_fu_4458_p2 = (tmp279_fu_4452_p2 + tmp278_fu_4440_p2);

assign tmp278_fu_4440_p2 = (cor_phaseClass4i_V_5 + cor_phaseClass4i_V_4);

assign tmp279_fu_4452_p2 = (tmp280_fu_4446_p2 + cor_phaseClass4i_V_2);

assign tmp27_fu_1624_p2 = (cor_phaseClass14i_V_8 + cor_phaseClass14i_V_7);

assign tmp280_fu_4446_p2 = (cor_phaseClass4i_V_1 + cor_phaseClass4i_V_0);

assign tmp281_fu_5799_p2 = (tmp283_reg_6416 + tmp282_reg_6411);

assign tmp282_fu_4468_p2 = (cor_phaseClass4q_V_12 + cor_phaseClass4q_V_15);

assign tmp283_fu_4474_p2 = (cor_phaseClass4q_V_11 + cor_phaseClass4q_V_10);

assign tmp284_fu_4498_p2 = (tmp286_fu_4492_p2 + tmp285_fu_4480_p2);

assign tmp285_fu_4480_p2 = (cor_phaseClass4q_V_5 + cor_phaseClass4q_V_4);

assign tmp286_fu_4492_p2 = (tmp287_fu_4486_p2 + cor_phaseClass4q_V_2);

assign tmp287_fu_4486_p2 = (cor_phaseClass4q_V_1 + cor_phaseClass4q_V_0);

assign tmp288_fu_4610_p2 = (tmp289_fu_4604_p2 + cor_phaseClass3i_V_13);

assign tmp289_fu_4604_p2 = (cor_phaseClass3i_V_14 + cor_phaseClass3i_V_9);

assign tmp28_fu_1630_p2 = (cor_phaseClass14i_V_6 + cor_phaseClass14i_V_3);

assign tmp290_fu_4628_p2 = (tmp292_fu_4622_p2 + tmp291_fu_4616_p2);

assign tmp291_fu_4616_p2 = (cor_phaseClass3i_V_8 + cor_phaseClass3i_V_7);

assign tmp292_fu_4622_p2 = (cor_phaseClass3i_V_6 + cor_phaseClass3i_V_3);

assign tmp293_fu_4650_p2 = (tmp294_fu_4644_p2 + cor_phaseClass3q_V_13);

assign tmp294_fu_4644_p2 = (cor_phaseClass3q_V_14 + cor_phaseClass3q_V_9);

assign tmp295_fu_4668_p2 = (tmp297_fu_4662_p2 + tmp296_fu_4656_p2);

assign tmp296_fu_4656_p2 = (cor_phaseClass3q_V_8 + cor_phaseClass3q_V_7);

assign tmp297_fu_4662_p2 = (cor_phaseClass3q_V_6 + cor_phaseClass3q_V_3);

assign tmp298_fu_5808_p2 = (tmp300_reg_6441 + tmp299_reg_6436);

assign tmp299_fu_4700_p2 = (cor_phaseClass3i_V_12 + cor_phaseClass3i_V_15);

assign tmp29_fu_1658_p2 = (tmp30_fu_1652_p2 + cor_phaseClass14q_V_13);

assign tmp2_fu_1364_p2 = (tmp4_fu_1358_p2 + tmp3_fu_1352_p2);

assign tmp300_fu_4706_p2 = (cor_phaseClass3i_V_11 + cor_phaseClass3i_V_10);

assign tmp301_fu_4730_p2 = (tmp303_fu_4724_p2 + tmp302_fu_4712_p2);

assign tmp302_fu_4712_p2 = (cor_phaseClass3i_V_5 + cor_phaseClass3i_V_4);

assign tmp303_fu_4724_p2 = (tmp304_fu_4718_p2 + cor_phaseClass3i_V_2);

assign tmp304_fu_4718_p2 = (cor_phaseClass3i_V_1 + cor_phaseClass3i_V_0);

assign tmp305_fu_5817_p2 = (tmp307_reg_6456 + tmp306_reg_6451);

assign tmp306_fu_4740_p2 = (cor_phaseClass3q_V_12 + cor_phaseClass3q_V_15);

assign tmp307_fu_4746_p2 = (cor_phaseClass3q_V_11 + cor_phaseClass3q_V_10);

assign tmp308_fu_4770_p2 = (tmp310_fu_4764_p2 + tmp309_fu_4752_p2);

assign tmp309_fu_4752_p2 = (cor_phaseClass3q_V_5 + cor_phaseClass3q_V_4);

assign tmp30_fu_1652_p2 = (cor_phaseClass14q_V_14 + cor_phaseClass14q_V_9);

assign tmp310_fu_4764_p2 = (tmp311_fu_4758_p2 + cor_phaseClass3q_V_2);

assign tmp311_fu_4758_p2 = (cor_phaseClass3q_V_1 + cor_phaseClass3q_V_0);

assign tmp312_fu_4882_p2 = (tmp313_fu_4876_p2 + cor_phaseClass2i_V_13);

assign tmp313_fu_4876_p2 = (cor_phaseClass2i_V_14 + cor_phaseClass2i_V_9);

assign tmp314_fu_4900_p2 = (tmp316_fu_4894_p2 + tmp315_fu_4888_p2);

assign tmp315_fu_4888_p2 = (cor_phaseClass2i_V_8 + cor_phaseClass2i_V_7);

assign tmp316_fu_4894_p2 = (cor_phaseClass2i_V_6 + cor_phaseClass2i_V_3);

assign tmp317_fu_4922_p2 = (tmp318_fu_4916_p2 + cor_phaseClass2q_V_13);

assign tmp318_fu_4916_p2 = (cor_phaseClass2q_V_14 + cor_phaseClass2q_V_9);

assign tmp319_fu_4940_p2 = (tmp321_fu_4934_p2 + tmp320_fu_4928_p2);

assign tmp31_fu_1676_p2 = (tmp33_fu_1670_p2 + tmp32_fu_1664_p2);

assign tmp320_fu_4928_p2 = (cor_phaseClass2q_V_8 + cor_phaseClass2q_V_7);

assign tmp321_fu_4934_p2 = (cor_phaseClass2q_V_6 + cor_phaseClass2q_V_3);

assign tmp322_fu_5826_p2 = (tmp324_reg_6481 + tmp323_reg_6476);

assign tmp323_fu_4972_p2 = (cor_phaseClass2i_V_12 + cor_phaseClass2i_V_15);

assign tmp324_fu_4978_p2 = (cor_phaseClass2i_V_11 + cor_phaseClass2i_V_10);

assign tmp325_fu_5002_p2 = (tmp327_fu_4996_p2 + tmp326_fu_4984_p2);

assign tmp326_fu_4984_p2 = (cor_phaseClass2i_V_5 + cor_phaseClass2i_V_4);

assign tmp327_fu_4996_p2 = (tmp328_fu_4990_p2 + cor_phaseClass2i_V_2);

assign tmp328_fu_4990_p2 = (cor_phaseClass2i_V_1 + cor_phaseClass2i_V_0);

assign tmp329_fu_5835_p2 = (tmp331_reg_6496 + tmp330_reg_6491);

assign tmp32_fu_1664_p2 = (cor_phaseClass14q_V_8 + cor_phaseClass14q_V_7);

assign tmp330_fu_5012_p2 = (cor_phaseClass2q_V_12 + cor_phaseClass2q_V_15);

assign tmp331_fu_5018_p2 = (cor_phaseClass2q_V_11 + cor_phaseClass2q_V_10);

assign tmp332_fu_5042_p2 = (tmp334_fu_5036_p2 + tmp333_fu_5024_p2);

assign tmp333_fu_5024_p2 = (cor_phaseClass2q_V_5 + cor_phaseClass2q_V_4);

assign tmp334_fu_5036_p2 = (tmp335_fu_5030_p2 + cor_phaseClass2q_V_2);

assign tmp335_fu_5030_p2 = (cor_phaseClass2q_V_1 + cor_phaseClass2q_V_0);

assign tmp336_fu_5154_p2 = (tmp337_fu_5148_p2 + cor_phaseClass1i_V_13);

assign tmp337_fu_5148_p2 = (cor_phaseClass1i_V_14 + cor_phaseClass1i_V_9);

assign tmp338_fu_5172_p2 = (tmp340_fu_5166_p2 + tmp339_fu_5160_p2);

assign tmp339_fu_5160_p2 = (cor_phaseClass1i_V_8 + cor_phaseClass1i_V_7);

assign tmp33_fu_1670_p2 = (cor_phaseClass14q_V_6 + cor_phaseClass14q_V_3);

assign tmp340_fu_5166_p2 = (cor_phaseClass1i_V_6 + cor_phaseClass1i_V_3);

assign tmp341_fu_5194_p2 = (tmp342_fu_5188_p2 + cor_phaseClass1q_V_13);

assign tmp342_fu_5188_p2 = (cor_phaseClass1q_V_14 + cor_phaseClass1q_V_9);

assign tmp343_fu_5212_p2 = (tmp345_fu_5206_p2 + tmp344_fu_5200_p2);

assign tmp344_fu_5200_p2 = (cor_phaseClass1q_V_8 + cor_phaseClass1q_V_7);

assign tmp345_fu_5206_p2 = (cor_phaseClass1q_V_6 + cor_phaseClass1q_V_3);

assign tmp346_fu_5844_p2 = (tmp348_reg_6521 + tmp347_reg_6516);

assign tmp347_fu_5244_p2 = (cor_phaseClass1i_V_12 + cor_phaseClass1i_V_15);

assign tmp348_fu_5250_p2 = (cor_phaseClass1i_V_11 + cor_phaseClass1i_V_10);

assign tmp349_fu_5274_p2 = (tmp351_fu_5268_p2 + tmp350_fu_5256_p2);

assign tmp34_fu_5610_p2 = (tmp36_reg_6001 + tmp35_reg_5996);

assign tmp350_fu_5256_p2 = (cor_phaseClass1i_V_5 + cor_phaseClass1i_V_4);

assign tmp351_fu_5268_p2 = (tmp352_fu_5262_p2 + cor_phaseClass1i_V_2);

assign tmp352_fu_5262_p2 = (cor_phaseClass1i_V_1 + cor_phaseClass1i_V_0);

assign tmp353_fu_5853_p2 = (tmp355_reg_6536 + tmp354_reg_6531);

assign tmp354_fu_5284_p2 = (cor_phaseClass1q_V_12 + cor_phaseClass1q_V_15);

assign tmp355_fu_5290_p2 = (cor_phaseClass1q_V_11 + cor_phaseClass1q_V_10);

assign tmp356_fu_5314_p2 = (tmp358_fu_5308_p2 + tmp357_fu_5296_p2);

assign tmp357_fu_5296_p2 = (cor_phaseClass1q_V_5 + cor_phaseClass1q_V_4);

assign tmp358_fu_5308_p2 = (tmp359_fu_5302_p2 + cor_phaseClass1q_V_2);

assign tmp359_fu_5302_p2 = (cor_phaseClass1q_V_1 + cor_phaseClass1q_V_0);

assign tmp35_fu_1708_p2 = (cor_phaseClass14i_V_12 + cor_phaseClass14i_V_15);

assign tmp360_fu_5426_p2 = (tmp361_fu_5420_p2 + cor_phaseClass0i_V_13);

assign tmp361_fu_5420_p2 = (cor_phaseClass0i_V_14 + cor_phaseClass0i_V_9);

assign tmp362_fu_5444_p2 = (tmp364_fu_5438_p2 + tmp363_fu_5432_p2);

assign tmp363_fu_5432_p2 = (cor_phaseClass0i_V_8 + cor_phaseClass0i_V_7);

assign tmp364_fu_5438_p2 = (cor_phaseClass0i_V_6 + cor_phaseClass0i_V_3);

assign tmp365_fu_5466_p2 = (tmp366_fu_5460_p2 + cor_phaseClass0q_V_13);

assign tmp366_fu_5460_p2 = (cor_phaseClass0q_V_14 + cor_phaseClass0q_V_9);

assign tmp367_fu_5484_p2 = (tmp369_fu_5478_p2 + tmp368_fu_5472_p2);

assign tmp368_fu_5472_p2 = (cor_phaseClass0q_V_8 + cor_phaseClass0q_V_7);

assign tmp369_fu_5478_p2 = (cor_phaseClass0q_V_6 + cor_phaseClass0q_V_3);

assign tmp36_fu_1714_p2 = (cor_phaseClass14i_V_11 + cor_phaseClass14i_V_10);

assign tmp370_fu_5862_p2 = (tmp372_reg_6561 + tmp371_reg_6556);

assign tmp371_fu_5516_p2 = (cor_phaseClass0i_V_12 + cor_phaseClass0i_V_15);

assign tmp372_fu_5522_p2 = (cor_phaseClass0i_V_11 + cor_phaseClass0i_V_10);

assign tmp373_fu_5546_p2 = (tmp375_fu_5540_p2 + tmp374_fu_5528_p2);

assign tmp374_fu_5528_p2 = (cor_phaseClass0i_V_5 + cor_phaseClass0i_V_4);

assign tmp375_fu_5540_p2 = (tmp376_fu_5534_p2 + cor_phaseClass0i_V_2);

assign tmp376_fu_5534_p2 = (cor_phaseClass0i_V_1 + cor_phaseClass0i_V_0);

assign tmp377_fu_5871_p2 = (tmp379_reg_6576 + tmp378_reg_6571);

assign tmp378_fu_5556_p2 = (cor_phaseClass0q_V_12 + cor_phaseClass0q_V_15);

assign tmp379_fu_5562_p2 = (cor_phaseClass0q_V_11 + cor_phaseClass0q_V_10);

assign tmp37_fu_1738_p2 = (tmp39_fu_1732_p2 + tmp38_fu_1720_p2);

assign tmp380_fu_5586_p2 = (tmp382_fu_5580_p2 + tmp381_fu_5568_p2);

assign tmp381_fu_5568_p2 = (cor_phaseClass0q_V_5 + cor_phaseClass0q_V_4);

assign tmp382_fu_5580_p2 = (tmp383_fu_5574_p2 + cor_phaseClass0q_V_2);

assign tmp383_fu_5574_p2 = (cor_phaseClass0q_V_1 + cor_phaseClass0q_V_0);

assign tmp38_fu_1720_p2 = (cor_phaseClass14i_V_5 + cor_phaseClass14i_V_4);

assign tmp39_fu_1732_p2 = (tmp40_fu_1726_p2 + cor_phaseClass14i_V_2);

assign tmp3_fu_1352_p2 = (cor_phaseClass15i_V_8 + cor_phaseClass15i_V_7);

assign tmp40_fu_1726_p2 = (cor_phaseClass14i_V_1 + cor_phaseClass14i_V_s);

assign tmp41_fu_5619_p2 = (tmp43_reg_6016 + tmp42_reg_6011);

assign tmp42_fu_1748_p2 = (cor_phaseClass14q_V_12 + cor_phaseClass14q_V_15);

assign tmp43_fu_1754_p2 = (cor_phaseClass14q_V_11 + cor_phaseClass14q_V_10);

assign tmp44_fu_1778_p2 = (tmp46_fu_1772_p2 + tmp45_fu_1760_p2);

assign tmp45_fu_1760_p2 = (cor_phaseClass14q_V_5 + cor_phaseClass14q_V_4);

assign tmp46_fu_1772_p2 = (tmp47_fu_1766_p2 + cor_phaseClass14q_V_2);

assign tmp47_fu_1766_p2 = (cor_phaseClass14q_V_1 + cor_phaseClass14q_V_s);

assign tmp48_fu_1890_p2 = (tmp49_fu_1884_p2 + cor_phaseClass13i_V_13);

assign tmp49_fu_1884_p2 = (cor_phaseClass13i_V_14 + cor_phaseClass13i_V_9);

assign tmp4_fu_1358_p2 = (cor_phaseClass15i_V_6 + cor_phaseClass15i_V_3);

assign tmp50_fu_1908_p2 = (tmp52_fu_1902_p2 + tmp51_fu_1896_p2);

assign tmp51_fu_1896_p2 = (cor_phaseClass13i_V_8 + cor_phaseClass13i_V_7);

assign tmp52_fu_1902_p2 = (cor_phaseClass13i_V_6 + cor_phaseClass13i_V_3);

assign tmp53_fu_1930_p2 = (tmp54_fu_1924_p2 + cor_phaseClass13q_V_13);

assign tmp54_fu_1924_p2 = (cor_phaseClass13q_V_14 + cor_phaseClass13q_V_9);

assign tmp55_fu_1948_p2 = (tmp57_fu_1942_p2 + tmp56_fu_1936_p2);

assign tmp56_fu_1936_p2 = (cor_phaseClass13q_V_8 + cor_phaseClass13q_V_7);

assign tmp57_fu_1942_p2 = (cor_phaseClass13q_V_6 + cor_phaseClass13q_V_3);

assign tmp58_fu_5628_p2 = (tmp60_reg_6041 + tmp59_reg_6036);

assign tmp59_fu_1980_p2 = (cor_phaseClass13i_V_12 + cor_phaseClass13i_V_15);

assign tmp5_fu_1386_p2 = (tmp6_fu_1380_p2 + cor_phaseClass15q_V_13);

assign tmp60_fu_1986_p2 = (cor_phaseClass13i_V_11 + cor_phaseClass13i_V_10);

assign tmp61_fu_2010_p2 = (tmp63_fu_2004_p2 + tmp62_fu_1992_p2);

assign tmp62_fu_1992_p2 = (cor_phaseClass13i_V_5 + cor_phaseClass13i_V_4);

assign tmp63_fu_2004_p2 = (tmp64_fu_1998_p2 + cor_phaseClass13i_V_2);

assign tmp64_fu_1998_p2 = (cor_phaseClass13i_V_1 + cor_phaseClass13i_V_s);

assign tmp65_fu_5637_p2 = (tmp67_reg_6056 + tmp66_reg_6051);

assign tmp66_fu_2020_p2 = (cor_phaseClass13q_V_12 + cor_phaseClass13q_V_15);

assign tmp67_fu_2026_p2 = (cor_phaseClass13q_V_11 + cor_phaseClass13q_V_10);

assign tmp68_fu_2050_p2 = (tmp70_fu_2044_p2 + tmp69_fu_2032_p2);

assign tmp69_fu_2032_p2 = (cor_phaseClass13q_V_5 + cor_phaseClass13q_V_4);

assign tmp6_fu_1380_p2 = (cor_phaseClass15q_V_14 + cor_phaseClass15q_V_9);

assign tmp70_fu_2044_p2 = (tmp71_fu_2038_p2 + cor_phaseClass13q_V_2);

assign tmp71_fu_2038_p2 = (cor_phaseClass13q_V_1 + cor_phaseClass13q_V_s);

assign tmp72_fu_2162_p2 = (tmp73_fu_2156_p2 + cor_phaseClass12i_V_13);

assign tmp73_fu_2156_p2 = (cor_phaseClass12i_V_14 + cor_phaseClass12i_V_9);

assign tmp74_fu_2180_p2 = (tmp76_fu_2174_p2 + tmp75_fu_2168_p2);

assign tmp75_fu_2168_p2 = (cor_phaseClass12i_V_8 + cor_phaseClass12i_V_7);

assign tmp76_fu_2174_p2 = (cor_phaseClass12i_V_6 + cor_phaseClass12i_V_3);

assign tmp77_fu_2202_p2 = (tmp78_fu_2196_p2 + cor_phaseClass12q_V_13);

assign tmp78_fu_2196_p2 = (cor_phaseClass12q_V_14 + cor_phaseClass12q_V_9);

assign tmp79_fu_2220_p2 = (tmp81_fu_2214_p2 + tmp80_fu_2208_p2);

assign tmp7_fu_1404_p2 = (tmp9_fu_1398_p2 + tmp8_fu_1392_p2);

assign tmp80_fu_2208_p2 = (cor_phaseClass12q_V_8 + cor_phaseClass12q_V_7);

assign tmp81_fu_2214_p2 = (cor_phaseClass12q_V_6 + cor_phaseClass12q_V_3);

assign tmp82_fu_5646_p2 = (tmp84_reg_6081 + tmp83_reg_6076);

assign tmp83_fu_2252_p2 = (cor_phaseClass12i_V_12 + cor_phaseClass12i_V_15);

assign tmp84_fu_2258_p2 = (cor_phaseClass12i_V_11 + cor_phaseClass12i_V_10);

assign tmp85_fu_2282_p2 = (tmp87_fu_2276_p2 + tmp86_fu_2264_p2);

assign tmp86_fu_2264_p2 = (cor_phaseClass12i_V_5 + cor_phaseClass12i_V_4);

assign tmp87_fu_2276_p2 = (tmp88_fu_2270_p2 + cor_phaseClass12i_V_2);

assign tmp88_fu_2270_p2 = (cor_phaseClass12i_V_1 + cor_phaseClass12i_V_s);

assign tmp89_fu_5655_p2 = (tmp91_reg_6096 + tmp90_reg_6091);

assign tmp8_fu_1392_p2 = (cor_phaseClass15q_V_8 + cor_phaseClass15q_V_7);

assign tmp90_fu_2292_p2 = (cor_phaseClass12q_V_12 + cor_phaseClass12q_V_15);

assign tmp91_fu_2298_p2 = (cor_phaseClass12q_V_11 + cor_phaseClass12q_V_10);

assign tmp92_fu_2322_p2 = (tmp94_fu_2316_p2 + tmp93_fu_2304_p2);

assign tmp93_fu_2304_p2 = (cor_phaseClass12q_V_5 + cor_phaseClass12q_V_4);

assign tmp94_fu_2316_p2 = (tmp95_fu_2310_p2 + cor_phaseClass12q_V_2);

assign tmp95_fu_2310_p2 = (cor_phaseClass12q_V_1 + cor_phaseClass12q_V_s);

assign tmp96_fu_2434_p2 = (tmp97_fu_2428_p2 + cor_phaseClass11i_V_13);

assign tmp97_fu_2428_p2 = (cor_phaseClass11i_V_14 + cor_phaseClass11i_V_9);

assign tmp98_fu_2452_p2 = (tmp100_fu_2446_p2 + tmp99_fu_2440_p2);

assign tmp99_fu_2440_p2 = (cor_phaseClass11i_V_8 + cor_phaseClass11i_V_7);

assign tmp9_fu_1398_p2 = (cor_phaseClass15q_V_6 + cor_phaseClass15q_V_3);

assign tmp_fu_1346_p2 = (tmp1_fu_1340_p2 + cor_phaseClass15i_V_13);

assign tmp_s_fu_5880_p2 = (($signed(p_01909_s_reg_1117) > $signed(p_01915_s_reg_1076)) ? 1'b1 : 1'b0);

endmodule //correlatorSynch
