{"Source Block": ["hdl/library/axi_dmac/address_generator.v@77:87@HdlStmAssign", "localparam MAX_BEATS_PER_BURST = {1'b1,{BEATS_PER_BURST_WIDTH{1'b0}}};\nlocalparam MAX_LENGTH = {BEATS_PER_BURST_WIDTH{1'b1}};\n\n`include \"inc_id.vh\"\n\nassign burst = 2'b01;\nassign prot = 3'b000;\n// If CACHE_COHERENT is set, signal downstream that this transaction must be\n// looked up in cache. Otherwise default to \"normal non-cachable bufferable\".\nassign cache = CACHE_COHERENT ? 4'b1110 : 4'b0011;\nassign size = DMA_DATA_WIDTH == 1024 ? 3'b111 :\n"], "Clone Blocks": [["hdl/library/axi_dmac/address_generator.v@78:88", "localparam MAX_LENGTH = {BEATS_PER_BURST_WIDTH{1'b1}};\n\n`include \"inc_id.vh\"\n\nassign burst = 2'b01;\nassign prot = 3'b000;\n// If CACHE_COHERENT is set, signal downstream that this transaction must be\n// looked up in cache. Otherwise default to \"normal non-cachable bufferable\".\nassign cache = CACHE_COHERENT ? 4'b1110 : 4'b0011;\nassign size = DMA_DATA_WIDTH == 1024 ? 3'b111 :\n              DMA_DATA_WIDTH ==  512 ? 3'b110 :\n"]], "Diff Content": {"Delete": [[82, "assign burst = 2'b01;\n"]], "Add": []}}