architecture            	circuit	vpr_revision 	vpr_exit_status_fixed_W	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength	placed_CPD	placed_setup_TNS	placed_setup_WNS	fixed_W	fixed_W_routed_wirelength	fixed_W_route_success_iteration	fixed_W_CPD	fixed_W_setup_TNS	fixed_W_setup_WNS	fixed_W_logic_area_total	fixed_W_logic_area_used	fixed_W_routing_area_total	fixed_W_routing_area_per_tile	total_power	routing_power_perc	clock_power_perc	tile_power_perc	pack_time	place_time	fixed_W_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
hard_fpu_arch_timing.xml	mm3.v  	fa807fd-dirty	0                      	545                	422                  	289                 	227                   	19          	19           	0      	193   	32         	            	        	3205             	2.985     	-809.174        	-2.985          	72     	4321                     	19                             	2.985      	-806.75          	-2.985           	827485                  	68766.3                	979092.                   	2712.17                      	           	                  	                	               	2.94394  	0.878453  	0.582221          	32388      	3588        	25796      
