Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Ram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Ram.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Ram"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : Ram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/abdue/Documents/GitHub/VHDL-LZW/Ram.vhd" in Library work.
Entity <ram> compiled.
Entity <ram> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Ram> in library <work> (architecture <behavioral>) with generics.
	ramSize = 3
	wordLength = 3


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Ram> in library <work> (Architecture <behavioral>).
	ramSize = 3
	wordLength = 3
WARNING:Xst:819 - "C:/Users/abdue/Documents/GitHub/VHDL-LZW/Ram.vhd" line 48: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <dataDirection>, <data>, <memory>
Entity <Ram> analyzed. Unit <Ram> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Ram>.
    Related source file is "C:/Users/abdue/Documents/GitHub/VHDL-LZW/Ram.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 3-bit latch for signal <output>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <memory_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <memory_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <memory_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <memory_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <memory_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <memory_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <memory_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <memory_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 3-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 54.
    Summary:
	inferred   3 Multiplexer(s).
Unit <Ram> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 9
 3-bit latch                                           : 9
# Multiplexers                                         : 1
 3-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 9
 3-bit latch                                           : 9
# Multiplexers                                         : 1
 3-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Ram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Ram, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Ram.ngr
Top Level Output File Name         : Ram
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 30
#      INV                         : 1
#      LUT3                        : 20
#      MUXF5                       : 6
#      MUXF6                       : 3
# FlipFlops/Latches                : 27
#      LD                          : 3
#      LDE                         : 21
#      LDE_1                       : 3
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 10
#      IBUF                        : 7
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                       20  out of    768     2%  
 Number of Slice Flip Flops:             24  out of   1536     1%  
 Number of 4 input LUTs:                 21  out of   1536     1%  
 Number of IOs:                          11
 Number of bonded IOBs:                  10  out of    124     8%  
    IOB Flip Flops:                       3
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------+------------------------+-------+
Clock Signal                               | Clock buffer(FF name)  | Load  |
-------------------------------------------+------------------------+-------+
memory_7_cmp_eq0000(memory_7_cmp_eq00001:O)| NONE(*)(memory_7_0)    | 3     |
memory_6_cmp_eq0000(memory_6_cmp_eq00001:O)| NONE(*)(memory_6_0)    | 3     |
memory_5_cmp_eq0000(memory_5_cmp_eq00001:O)| NONE(*)(memory_5_0)    | 3     |
memory_4_cmp_eq0000(memory_4_cmp_eq00001:O)| NONE(*)(memory_4_0)    | 3     |
memory_3_cmp_eq0000(memory_3_cmp_eq00001:O)| NONE(*)(memory_3_0)    | 3     |
memory_2_cmp_eq0000(memory_2_cmp_eq00001:O)| NONE(*)(memory_2_0)    | 3     |
memory_1_cmp_eq0000(memory_1_cmp_eq00001:O)| NONE(*)(memory_1_0)    | 3     |
memory_0_not0001(memory_0_not00011:O)      | NONE(*)(memory_0_0)    | 3     |
dataDirection                              | IBUF+BUFG              | 3     |
-------------------------------------------+------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 3.991ns
   Maximum output required time after clock: 6.141ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'memory_7_cmp_eq0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.991ns (Levels of Logic = 2)
  Source:            dataDirection (PAD)
  Destination:       memory_7_0 (LATCH)
  Destination Clock: memory_7_cmp_eq0000 falling

  Data Path: dataDirection to memory_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  dataDirection_IBUF (dataDirection_IBUF1)
     INV:I->O             24   0.479   1.527  memory_0_0_0_not00001_INV_0 (memory_0_0_0_not0000)
     LDE:GE                    0.524          memory_7_2
    ----------------------------------------
    Total                      3.991ns (1.718ns logic, 2.273ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'memory_6_cmp_eq0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.991ns (Levels of Logic = 2)
  Source:            dataDirection (PAD)
  Destination:       memory_6_0 (LATCH)
  Destination Clock: memory_6_cmp_eq0000 falling

  Data Path: dataDirection to memory_6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  dataDirection_IBUF (dataDirection_IBUF1)
     INV:I->O             24   0.479   1.527  memory_0_0_0_not00001_INV_0 (memory_0_0_0_not0000)
     LDE:GE                    0.524          memory_6_2
    ----------------------------------------
    Total                      3.991ns (1.718ns logic, 2.273ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'memory_5_cmp_eq0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.991ns (Levels of Logic = 2)
  Source:            dataDirection (PAD)
  Destination:       memory_5_0 (LATCH)
  Destination Clock: memory_5_cmp_eq0000 falling

  Data Path: dataDirection to memory_5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  dataDirection_IBUF (dataDirection_IBUF1)
     INV:I->O             24   0.479   1.527  memory_0_0_0_not00001_INV_0 (memory_0_0_0_not0000)
     LDE:GE                    0.524          memory_5_2
    ----------------------------------------
    Total                      3.991ns (1.718ns logic, 2.273ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'memory_4_cmp_eq0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.991ns (Levels of Logic = 2)
  Source:            dataDirection (PAD)
  Destination:       memory_4_0 (LATCH)
  Destination Clock: memory_4_cmp_eq0000 falling

  Data Path: dataDirection to memory_4_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  dataDirection_IBUF (dataDirection_IBUF1)
     INV:I->O             24   0.479   1.527  memory_0_0_0_not00001_INV_0 (memory_0_0_0_not0000)
     LDE:GE                    0.524          memory_4_2
    ----------------------------------------
    Total                      3.991ns (1.718ns logic, 2.273ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'memory_3_cmp_eq0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.991ns (Levels of Logic = 2)
  Source:            dataDirection (PAD)
  Destination:       memory_3_0 (LATCH)
  Destination Clock: memory_3_cmp_eq0000 falling

  Data Path: dataDirection to memory_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  dataDirection_IBUF (dataDirection_IBUF1)
     INV:I->O             24   0.479   1.527  memory_0_0_0_not00001_INV_0 (memory_0_0_0_not0000)
     LDE:GE                    0.524          memory_3_2
    ----------------------------------------
    Total                      3.991ns (1.718ns logic, 2.273ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'memory_2_cmp_eq0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.991ns (Levels of Logic = 2)
  Source:            dataDirection (PAD)
  Destination:       memory_2_0 (LATCH)
  Destination Clock: memory_2_cmp_eq0000 falling

  Data Path: dataDirection to memory_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  dataDirection_IBUF (dataDirection_IBUF1)
     INV:I->O             24   0.479   1.527  memory_0_0_0_not00001_INV_0 (memory_0_0_0_not0000)
     LDE:GE                    0.524          memory_2_2
    ----------------------------------------
    Total                      3.991ns (1.718ns logic, 2.273ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'memory_1_cmp_eq0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.991ns (Levels of Logic = 2)
  Source:            dataDirection (PAD)
  Destination:       memory_1_0 (LATCH)
  Destination Clock: memory_1_cmp_eq0000 falling

  Data Path: dataDirection to memory_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  dataDirection_IBUF (dataDirection_IBUF1)
     INV:I->O             24   0.479   1.527  memory_0_0_0_not00001_INV_0 (memory_0_0_0_not0000)
     LDE:GE                    0.524          memory_1_2
    ----------------------------------------
    Total                      3.991ns (1.718ns logic, 2.273ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'memory_0_not0001'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.991ns (Levels of Logic = 2)
  Source:            dataDirection (PAD)
  Destination:       memory_0_0 (LATCH)
  Destination Clock: memory_0_not0001 rising

  Data Path: dataDirection to memory_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   0.745  dataDirection_IBUF (dataDirection_IBUF1)
     INV:I->O             24   0.479   1.527  memory_0_0_0_not00001_INV_0 (memory_0_0_0_not0000)
     LDE_1:GE                  0.524          memory_0_0
    ----------------------------------------
    Total                      3.991ns (1.718ns logic, 2.273ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dataDirection'
  Total number of paths / destination ports: 21 / 3
-------------------------------------------------------------------------
Offset:              3.590ns (Levels of Logic = 4)
  Source:            address<0> (PAD)
  Destination:       output_0 (LATCH)
  Destination Clock: dataDirection falling

  Data Path: address<0> to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.715   1.608  address_0_IBUF (address_0_IBUF)
     LUT3:I0->O            1   0.479   0.000  Mmux__varindex0000_4 (Mmux__varindex0000_4)
     MUXF5:I1->O           1   0.314   0.000  Mmux__varindex0000_3_f5 (Mmux__varindex0000_3_f5)
     MUXF6:I1->O           1   0.298   0.000  Mmux__varindex0000_2_f6 (_varindex0000<0>)
     LD:D                      0.176          output_0
    ----------------------------------------
    Total                      3.590ns (1.982ns logic, 1.608ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dataDirection'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            output_2 (LATCH)
  Destination:       output<2> (PAD)
  Source Clock:      dataDirection falling

  Data Path: output_2 to output<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  output_2 (output_2)
     OBUF:I->O                 4.909          output_2_OBUF (output<2>)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.83 secs
 
--> 

Total memory usage is 4501120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

