Aigner, G., Diwan, A., Heine, D. L., Lam, M. S., Moore, D. L., Murphy, B. R., and Sapuntzakis, C. 2000. An Overview of the SUIF2 Compiler Infrastructure. Computer Systems Laboratory, Stanford University, CA.
Altera Corp. 2004. Excalibur: System-on-a-Programmable. http://www.altera.com.
Callahan, T. J., Hauser, J. R., and Wawrzynek, J. 2000. The Garp Architecture and C Compiler.
Berkeley Design Technology, Inc. http://www.bdti.com/articles/info_eet0207fpga.htm#DSP-Enhanced%20FPGAs, 2004.
Wang Chen , Panos Kosmas , Miriam Leeser , Carey Rappaport, An FPGA implementation of the two-dimensional finite-difference time-domain (FDTD) algorithm, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968311]
Pedro Diniz , Mary Hall , Joonseok Park , Byoungro So , Heidi Ziegler, Bridging the gap between compilation and synthesis in the DEFACTO system, Proceedings of the 14th international conference on Languages and compilers for parallel computing, p.52-70, August 01-03, 2001, Cumberland Falls, KY, USA
Jan Frigo , Maya Gokhale , Dominique Lavenier, Evaluation of the streams-C C-to-FPGA compiler: an applications perspective, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.134-140, February 2001, Monterey, California, USA[doi>10.1145/360276.360326]
Maya B. Gokhale , Janice M. Stone , Jeff Arnold , Mirek Kalinowski, Stream-Oriented FPGA Computing in the Streams-C High Level Language, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.49, April 17-19, 2000
Goldstein, S., et al. 2005. http://www.cs.cmu.edu/-phoenix/index.html.
Guo, Z., Suresh, D. C., and Najjar, W. A. 2003. Programmability and efficiency in reconfigurable computer systems. Workshop on Software Support for Reconfigurable Systems, held in conjunction with the International Conference of High-Performance Computer Architecture (HPCA) (Febr.), Anaheim, CA.
Zhi Guo , Walid Najjar , Frank Vahid , Kees Vissers, A quantitative analysis of the speedup factors of FPGAs over processors, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968304]
Zhi Guo , Betul Buyukkurt , Walid Najjar, Input data reuse in compiling window operations onto reconfigurable hardware, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 11-13, 2004, Washington, DC, USA[doi>10.1145/997163.997199]
Zhi Guo , Betul Buyukkurt , Walid Najjar , Kees Vissers, Optimized Generation of Data-Path from C Codes for FPGAs, Proceedings of the conference on Design, Automation and Test in Europe, p.112-117, March 07-11, 2005[doi>10.1109/DATE.2005.234]
Handel-C. Language Overview. 2004. Celoxica, Inc. http://www.celoxica.com.
Holloway, G. 2002. The Machine-SUIF Static Single Assignment Library. Division of Engineering and Applied Sciences, Harvard University.
Holloway, G. and Smith, M. D. 2002a. Machine-SUIF SUIFvm Library. Division of Engineering and Applied Sciences, Harvard University, Cambridge, MA.
Holloway, G. and Smith, M. D. 2002b . Machine-SUIF Control Flow Graph Library. Division of Engineering and Applied Sciences, Harvard University Cambridge, MA.
Holloway, G. and Dimock, A. 2002. The Machine-SUIF Bit-Vector Data-Flow-Analysis Library. Division of Engineering and Applied Sciences, Harvard University Cambridge, MA.
John F. Keane , Christopher Bradley , Carl Ebeling, A compiled accelerator for biological cell signaling simulations, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968313]
H. T. Kung, Why Systolic Architectures?, Computer, v.15 n.1, p.37-46, January 1982[doi>10.1109/MC.1982.1653825]
Machine-SUIF. 2005. http://www.eecs.harvard.edu/hube/research/machsuif.html.
Walid A. Najjar , Wim BÃ¶hm , Bruce A. Draper , Jeff Hammes , Robert Rinker , J. Ross Beveridge , Monica Chawathe , Charles Ross, High-Level Language Abstraction for Reconfigurable Computing, Computer, v.36 n.8, p.63-69, August 2003[doi>10.1109/MC.2003.1220583]
SUIF Compiler System. 2005. http://suif.stanford.edu.
Smith, M. D. and Holloway, G. 2001. An Introduction to machine SUIF and its Portable Libraries for Analysis and Optimization. Division of Engineering and Applied Sciences, Harvard University. Cambridge, MA.
SPARK project. 2005. http://mesl.ucsd.edu/spark/.
SystemC Consortium. 2005. http://www.systemc.org.
Synplicity, Inc. 2005. http://www.synplicity.com/2005.
Triscend Corporation. 2004. Triscend A7 Configurable System on a Chip Family. http://www.triscend.com/products/a7.htm.
Xilinx Corp. 2004. IBM and Xilinx Team. http://www.xilinx.com/prs_rls/ibmpartner.htm.
Girish Venkataramani , Tiberiu Chelcea , Seth Copen Goldstein , Tobias Bjerregaard, SOMA: a tool for synthesizing and optimizing memory accesses in ASICs, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084894]
