
01_hello_world_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008cd4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08008f6c  08008f6c  00009f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800904c  0800904c  0000b104  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800904c  0800904c  0000a04c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009054  08009054  0000b104  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009054  08009054  0000a054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009058  08009058  0000a058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000104  24000000  0800905c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d08  24000104  08009160  0000b104  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24001e0c  08009160  0000be0c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b104  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013bbd  00000000  00000000  0000b132  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033ec  00000000  00000000  0001ecef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f88  00000000  00000000  000220e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b8c  00000000  00000000  00023068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b13b  00000000  00000000  00023bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015339  00000000  00000000  0005ed2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00175994  00000000  00000000  00074068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e99fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e7c  00000000  00000000  001e9a40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  001ed8bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000104 	.word	0x24000104
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08008f54 	.word	0x08008f54

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000108 	.word	0x24000108
 80002d4:	08008f54 	.word	0x08008f54

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002ec:	4b49      	ldr	r3, [pc, #292]	@ (8000414 <SystemInit+0x12c>)
 80002ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002f2:	4a48      	ldr	r2, [pc, #288]	@ (8000414 <SystemInit+0x12c>)
 80002f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002fc:	4b45      	ldr	r3, [pc, #276]	@ (8000414 <SystemInit+0x12c>)
 80002fe:	691b      	ldr	r3, [r3, #16]
 8000300:	4a44      	ldr	r2, [pc, #272]	@ (8000414 <SystemInit+0x12c>)
 8000302:	f043 0310 	orr.w	r3, r3, #16
 8000306:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000308:	4b43      	ldr	r3, [pc, #268]	@ (8000418 <SystemInit+0x130>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	f003 030f 	and.w	r3, r3, #15
 8000310:	2b06      	cmp	r3, #6
 8000312:	d807      	bhi.n	8000324 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000314:	4b40      	ldr	r3, [pc, #256]	@ (8000418 <SystemInit+0x130>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	f023 030f 	bic.w	r3, r3, #15
 800031c:	4a3e      	ldr	r2, [pc, #248]	@ (8000418 <SystemInit+0x130>)
 800031e:	f043 0307 	orr.w	r3, r3, #7
 8000322:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000324:	4b3d      	ldr	r3, [pc, #244]	@ (800041c <SystemInit+0x134>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	4a3c      	ldr	r2, [pc, #240]	@ (800041c <SystemInit+0x134>)
 800032a:	f043 0301 	orr.w	r3, r3, #1
 800032e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000330:	4b3a      	ldr	r3, [pc, #232]	@ (800041c <SystemInit+0x134>)
 8000332:	2200      	movs	r2, #0
 8000334:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000336:	4b39      	ldr	r3, [pc, #228]	@ (800041c <SystemInit+0x134>)
 8000338:	681a      	ldr	r2, [r3, #0]
 800033a:	4938      	ldr	r1, [pc, #224]	@ (800041c <SystemInit+0x134>)
 800033c:	4b38      	ldr	r3, [pc, #224]	@ (8000420 <SystemInit+0x138>)
 800033e:	4013      	ands	r3, r2
 8000340:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000342:	4b35      	ldr	r3, [pc, #212]	@ (8000418 <SystemInit+0x130>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	f003 0308 	and.w	r3, r3, #8
 800034a:	2b00      	cmp	r3, #0
 800034c:	d007      	beq.n	800035e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800034e:	4b32      	ldr	r3, [pc, #200]	@ (8000418 <SystemInit+0x130>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	f023 030f 	bic.w	r3, r3, #15
 8000356:	4a30      	ldr	r2, [pc, #192]	@ (8000418 <SystemInit+0x130>)
 8000358:	f043 0307 	orr.w	r3, r3, #7
 800035c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800035e:	4b2f      	ldr	r3, [pc, #188]	@ (800041c <SystemInit+0x134>)
 8000360:	2200      	movs	r2, #0
 8000362:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000364:	4b2d      	ldr	r3, [pc, #180]	@ (800041c <SystemInit+0x134>)
 8000366:	2200      	movs	r2, #0
 8000368:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800036a:	4b2c      	ldr	r3, [pc, #176]	@ (800041c <SystemInit+0x134>)
 800036c:	2200      	movs	r2, #0
 800036e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000370:	4b2a      	ldr	r3, [pc, #168]	@ (800041c <SystemInit+0x134>)
 8000372:	4a2c      	ldr	r2, [pc, #176]	@ (8000424 <SystemInit+0x13c>)
 8000374:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000376:	4b29      	ldr	r3, [pc, #164]	@ (800041c <SystemInit+0x134>)
 8000378:	4a2b      	ldr	r2, [pc, #172]	@ (8000428 <SystemInit+0x140>)
 800037a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800037c:	4b27      	ldr	r3, [pc, #156]	@ (800041c <SystemInit+0x134>)
 800037e:	4a2b      	ldr	r2, [pc, #172]	@ (800042c <SystemInit+0x144>)
 8000380:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000382:	4b26      	ldr	r3, [pc, #152]	@ (800041c <SystemInit+0x134>)
 8000384:	2200      	movs	r2, #0
 8000386:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000388:	4b24      	ldr	r3, [pc, #144]	@ (800041c <SystemInit+0x134>)
 800038a:	4a28      	ldr	r2, [pc, #160]	@ (800042c <SystemInit+0x144>)
 800038c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800038e:	4b23      	ldr	r3, [pc, #140]	@ (800041c <SystemInit+0x134>)
 8000390:	2200      	movs	r2, #0
 8000392:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000394:	4b21      	ldr	r3, [pc, #132]	@ (800041c <SystemInit+0x134>)
 8000396:	4a25      	ldr	r2, [pc, #148]	@ (800042c <SystemInit+0x144>)
 8000398:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800039a:	4b20      	ldr	r3, [pc, #128]	@ (800041c <SystemInit+0x134>)
 800039c:	2200      	movs	r2, #0
 800039e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80003a0:	4b1e      	ldr	r3, [pc, #120]	@ (800041c <SystemInit+0x134>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	4a1d      	ldr	r2, [pc, #116]	@ (800041c <SystemInit+0x134>)
 80003a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80003aa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80003ac:	4b1b      	ldr	r3, [pc, #108]	@ (800041c <SystemInit+0x134>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000430 <SystemInit+0x148>)
 80003b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003b6:	4a1e      	ldr	r2, [pc, #120]	@ (8000430 <SystemInit+0x148>)
 80003b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003bc:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003be:	4b1d      	ldr	r3, [pc, #116]	@ (8000434 <SystemInit+0x14c>)
 80003c0:	681a      	ldr	r2, [r3, #0]
 80003c2:	4b1d      	ldr	r3, [pc, #116]	@ (8000438 <SystemInit+0x150>)
 80003c4:	4013      	ands	r3, r2
 80003c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80003ca:	d202      	bcs.n	80003d2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003cc:	4b1b      	ldr	r3, [pc, #108]	@ (800043c <SystemInit+0x154>)
 80003ce:	2201      	movs	r2, #1
 80003d0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80003d2:	4b12      	ldr	r3, [pc, #72]	@ (800041c <SystemInit+0x134>)
 80003d4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d113      	bne.n	8000408 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003e0:	4b0e      	ldr	r3, [pc, #56]	@ (800041c <SystemInit+0x134>)
 80003e2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003e6:	4a0d      	ldr	r2, [pc, #52]	@ (800041c <SystemInit+0x134>)
 80003e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80003ec:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003f0:	4b13      	ldr	r3, [pc, #76]	@ (8000440 <SystemInit+0x158>)
 80003f2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80003f6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003f8:	4b08      	ldr	r3, [pc, #32]	@ (800041c <SystemInit+0x134>)
 80003fa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003fe:	4a07      	ldr	r2, [pc, #28]	@ (800041c <SystemInit+0x134>)
 8000400:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000404:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000408:	bf00      	nop
 800040a:	46bd      	mov	sp, r7
 800040c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000410:	4770      	bx	lr
 8000412:	bf00      	nop
 8000414:	e000ed00 	.word	0xe000ed00
 8000418:	52002000 	.word	0x52002000
 800041c:	58024400 	.word	0x58024400
 8000420:	eaf6ed7f 	.word	0xeaf6ed7f
 8000424:	02020200 	.word	0x02020200
 8000428:	01ff0000 	.word	0x01ff0000
 800042c:	01010280 	.word	0x01010280
 8000430:	580000c0 	.word	0x580000c0
 8000434:	5c001000 	.word	0x5c001000
 8000438:	ffff0000 	.word	0xffff0000
 800043c:	51008108 	.word	0x51008108
 8000440:	52004000 	.word	0x52004000

08000444 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000448:	4b09      	ldr	r3, [pc, #36]	@ (8000470 <ExitRun0Mode+0x2c>)
 800044a:	68db      	ldr	r3, [r3, #12]
 800044c:	4a08      	ldr	r2, [pc, #32]	@ (8000470 <ExitRun0Mode+0x2c>)
 800044e:	f023 0302 	bic.w	r3, r3, #2
 8000452:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000454:	bf00      	nop
 8000456:	4b06      	ldr	r3, [pc, #24]	@ (8000470 <ExitRun0Mode+0x2c>)
 8000458:	685b      	ldr	r3, [r3, #4]
 800045a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800045e:	2b00      	cmp	r3, #0
 8000460:	d0f9      	beq.n	8000456 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000462:	bf00      	nop
 8000464:	bf00      	nop
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr
 800046e:	bf00      	nop
 8000470:	58024800 	.word	0x58024800

08000474 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
  int32_t timeout;
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800047a:	f000 f96a 	bl	8000752 <MPU_Config>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800047e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000482:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000484:	bf00      	nop
 8000486:	4b36      	ldr	r3, [pc, #216]	@ (8000560 <main+0xec>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800048e:	2b00      	cmp	r3, #0
 8000490:	d004      	beq.n	800049c <main+0x28>
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	1e5a      	subs	r2, r3, #1
 8000496:	607a      	str	r2, [r7, #4]
 8000498:	2b00      	cmp	r3, #0
 800049a:	dcf4      	bgt.n	8000486 <main+0x12>
  if ( timeout < 0 )
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	2b00      	cmp	r3, #0
 80004a0:	da01      	bge.n	80004a6 <main+0x32>
  {
  Error_Handler();
 80004a2:	f000 f982 	bl	80007aa <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004a6:	f000 fa07 	bl	80008b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004aa:	f000 f86d 	bl	8000588 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80004ae:	4b2c      	ldr	r3, [pc, #176]	@ (8000560 <main+0xec>)
 80004b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004b4:	4a2a      	ldr	r2, [pc, #168]	@ (8000560 <main+0xec>)
 80004b6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80004ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004be:	4b28      	ldr	r3, [pc, #160]	@ (8000560 <main+0xec>)
 80004c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80004c8:	603b      	str	r3, [r7, #0]
 80004ca:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80004cc:	2000      	movs	r0, #0
 80004ce:	f000 fe21 	bl	8001114 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80004d2:	2100      	movs	r1, #0
 80004d4:	2000      	movs	r0, #0
 80004d6:	f000 fe37 	bl	8001148 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80004da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80004de:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80004e0:	bf00      	nop
 80004e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000560 <main+0xec>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d104      	bne.n	80004f8 <main+0x84>
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	1e5a      	subs	r2, r3, #1
 80004f2:	607a      	str	r2, [r7, #4]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	dcf4      	bgt.n	80004e2 <main+0x6e>
if ( timeout < 0 )
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	da01      	bge.n	8000502 <main+0x8e>
{
Error_Handler();
 80004fe:	f000 f954 	bl	80007aa <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000502:	f000 f8c1 	bl	8000688 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000506:	f007 ffb9 	bl	800847c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  	  // Wait a bit for USB enumeration to complete
  	  HAL_Delay(1000);
 800050a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800050e:	f000 fa65 	bl	80009dc <HAL_Delay>

  	  // Send initial greeting
  	  USB_CDC_SendString((uint8_t*)"STM32 USB CDC Virtual COM Port Example\r\n");
 8000512:	4814      	ldr	r0, [pc, #80]	@ (8000564 <main+0xf0>)
 8000514:	f000 f8fe 	bl	8000714 <USB_CDC_SendString>
  	  USB_CDC_SendString((uint8_t*)"====================================\r\n");
 8000518:	4813      	ldr	r0, [pc, #76]	@ (8000568 <main+0xf4>)
 800051a:	f000 f8fb 	bl	8000714 <USB_CDC_SendString>
  	  USB_CDC_SendString((uint8_t*)"Send any text to echo it back!\r\n\r\n");
 800051e:	4813      	ldr	r0, [pc, #76]	@ (800056c <main+0xf8>)
 8000520:	f000 f8f8 	bl	8000714 <USB_CDC_SendString>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin (LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin);
 8000524:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000528:	4811      	ldr	r0, [pc, #68]	@ (8000570 <main+0xfc>)
 800052a:	f000 fdd8 	bl	80010de <HAL_GPIO_TogglePin>

	  // Check if data was received
	  if (rx_data_ready)
 800052e:	4b11      	ldr	r3, [pc, #68]	@ (8000574 <main+0x100>)
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d00e      	beq.n	8000554 <main+0xe0>
	  {
		rx_data_ready = 0;
 8000536:	4b0f      	ldr	r3, [pc, #60]	@ (8000574 <main+0x100>)
 8000538:	2200      	movs	r2, #0
 800053a:	701a      	strb	r2, [r3, #0]

		// Echo received data back
		USB_CDC_SendString((uint8_t*)"You sent: ");
 800053c:	480e      	ldr	r0, [pc, #56]	@ (8000578 <main+0x104>)
 800053e:	f000 f8e9 	bl	8000714 <USB_CDC_SendString>
		USB_CDC_SendData(rx_buffer, rx_data_length);
 8000542:	4b0e      	ldr	r3, [pc, #56]	@ (800057c <main+0x108>)
 8000544:	881b      	ldrh	r3, [r3, #0]
 8000546:	4619      	mov	r1, r3
 8000548:	480d      	ldr	r0, [pc, #52]	@ (8000580 <main+0x10c>)
 800054a:	f000 f8f3 	bl	8000734 <USB_CDC_SendData>
		USB_CDC_SendString((uint8_t*)"\r\n");
 800054e:	480d      	ldr	r0, [pc, #52]	@ (8000584 <main+0x110>)
 8000550:	f000 f8e0 	bl	8000714 <USB_CDC_SendString>
	  }

	  HAL_Delay(2000);  // 2 second delay
 8000554:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000558:	f000 fa40 	bl	80009dc <HAL_Delay>
	  HAL_GPIO_TogglePin (LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin);
 800055c:	e7e2      	b.n	8000524 <main+0xb0>
 800055e:	bf00      	nop
 8000560:	58024400 	.word	0x58024400
 8000564:	08008f6c 	.word	0x08008f6c
 8000568:	08008f98 	.word	0x08008f98
 800056c:	08008fc0 	.word	0x08008fc0
 8000570:	58020400 	.word	0x58020400
 8000574:	24000220 	.word	0x24000220
 8000578:	08008fe4 	.word	0x08008fe4
 800057c:	24000222 	.word	0x24000222
 8000580:	24000120 	.word	0x24000120
 8000584:	08008ff0 	.word	0x08008ff0

08000588 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b09c      	sub	sp, #112	@ 0x70
 800058c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800058e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000592:	224c      	movs	r2, #76	@ 0x4c
 8000594:	2100      	movs	r1, #0
 8000596:	4618      	mov	r0, r3
 8000598:	f008 fcb0 	bl	8008efc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800059c:	1d3b      	adds	r3, r7, #4
 800059e:	2220      	movs	r2, #32
 80005a0:	2100      	movs	r1, #0
 80005a2:	4618      	mov	r0, r3
 80005a4:	f008 fcaa 	bl	8008efc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80005a8:	2004      	movs	r0, #4
 80005aa:	f002 f881 	bl	80026b0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80005ae:	2300      	movs	r3, #0
 80005b0:	603b      	str	r3, [r7, #0]
 80005b2:	4b33      	ldr	r3, [pc, #204]	@ (8000680 <SystemClock_Config+0xf8>)
 80005b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005b6:	4a32      	ldr	r2, [pc, #200]	@ (8000680 <SystemClock_Config+0xf8>)
 80005b8:	f023 0301 	bic.w	r3, r3, #1
 80005bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80005be:	4b30      	ldr	r3, [pc, #192]	@ (8000680 <SystemClock_Config+0xf8>)
 80005c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	603b      	str	r3, [r7, #0]
 80005c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000684 <SystemClock_Config+0xfc>)
 80005ca:	699b      	ldr	r3, [r3, #24]
 80005cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80005d0:	4a2c      	ldr	r2, [pc, #176]	@ (8000684 <SystemClock_Config+0xfc>)
 80005d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005d6:	6193      	str	r3, [r2, #24]
 80005d8:	4b2a      	ldr	r3, [pc, #168]	@ (8000684 <SystemClock_Config+0xfc>)
 80005da:	699b      	ldr	r3, [r3, #24]
 80005dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005e0:	603b      	str	r3, [r7, #0]
 80005e2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80005e4:	bf00      	nop
 80005e6:	4b27      	ldr	r3, [pc, #156]	@ (8000684 <SystemClock_Config+0xfc>)
 80005e8:	699b      	ldr	r3, [r3, #24]
 80005ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80005ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80005f2:	d1f8      	bne.n	80005e6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80005f4:	2303      	movs	r3, #3
 80005f6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80005f8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80005fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80005fe:	2301      	movs	r3, #1
 8000600:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000602:	2340      	movs	r3, #64	@ 0x40
 8000604:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000606:	2302      	movs	r3, #2
 8000608:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800060a:	2302      	movs	r3, #2
 800060c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800060e:	2301      	movs	r3, #1
 8000610:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 13;
 8000612:	230d      	movs	r3, #13
 8000614:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000616:	2302      	movs	r3, #2
 8000618:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800061a:	2303      	movs	r3, #3
 800061c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800061e:	2302      	movs	r3, #2
 8000620:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000622:	230c      	movs	r3, #12
 8000624:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000626:	2302      	movs	r3, #2
 8000628:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800062a:	2300      	movs	r3, #0
 800062c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800062e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000632:	4618      	mov	r0, r3
 8000634:	f002 f8a6 	bl	8002784 <HAL_RCC_OscConfig>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800063e:	f000 f8b4 	bl	80007aa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000642:	233f      	movs	r3, #63	@ 0x3f
 8000644:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000646:	2300      	movs	r3, #0
 8000648:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800064a:	2300      	movs	r3, #0
 800064c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800064e:	2300      	movs	r3, #0
 8000650:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000652:	2300      	movs	r3, #0
 8000654:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000656:	2300      	movs	r3, #0
 8000658:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800065a:	2300      	movs	r3, #0
 800065c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800065e:	2300      	movs	r3, #0
 8000660:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	2101      	movs	r1, #1
 8000666:	4618      	mov	r0, r3
 8000668:	f002 fce6 	bl	8003038 <HAL_RCC_ClockConfig>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000672:	f000 f89a 	bl	80007aa <Error_Handler>
  }
}
 8000676:	bf00      	nop
 8000678:	3770      	adds	r7, #112	@ 0x70
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	58000400 	.word	0x58000400
 8000684:	58024800 	.word	0x58024800

08000688 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b088      	sub	sp, #32
 800068c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	605a      	str	r2, [r3, #4]
 8000698:	609a      	str	r2, [r3, #8]
 800069a:	60da      	str	r2, [r3, #12]
 800069c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069e:	4b1b      	ldr	r3, [pc, #108]	@ (800070c <MX_GPIO_Init+0x84>)
 80006a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006a4:	4a19      	ldr	r2, [pc, #100]	@ (800070c <MX_GPIO_Init+0x84>)
 80006a6:	f043 0301 	orr.w	r3, r3, #1
 80006aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006ae:	4b17      	ldr	r3, [pc, #92]	@ (800070c <MX_GPIO_Init+0x84>)
 80006b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006b4:	f003 0301 	and.w	r3, r3, #1
 80006b8:	60bb      	str	r3, [r7, #8]
 80006ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006bc:	4b13      	ldr	r3, [pc, #76]	@ (800070c <MX_GPIO_Init+0x84>)
 80006be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006c2:	4a12      	ldr	r2, [pc, #72]	@ (800070c <MX_GPIO_Init+0x84>)
 80006c4:	f043 0302 	orr.w	r3, r3, #2
 80006c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006cc:	4b0f      	ldr	r3, [pc, #60]	@ (800070c <MX_GPIO_Init+0x84>)
 80006ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006d2:	f003 0302 	and.w	r3, r3, #2
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 80006da:	2200      	movs	r2, #0
 80006dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006e0:	480b      	ldr	r0, [pc, #44]	@ (8000710 <MX_GPIO_Init+0x88>)
 80006e2:	f000 fce3 	bl	80010ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BUILTIN_Pin */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin;
 80006e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ec:	2301      	movs	r3, #1
 80006ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f0:	2300      	movs	r3, #0
 80006f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f4:	2300      	movs	r3, #0
 80006f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_BUILTIN_GPIO_Port, &GPIO_InitStruct);
 80006f8:	f107 030c 	add.w	r3, r7, #12
 80006fc:	4619      	mov	r1, r3
 80006fe:	4804      	ldr	r0, [pc, #16]	@ (8000710 <MX_GPIO_Init+0x88>)
 8000700:	f000 fb24 	bl	8000d4c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000704:	bf00      	nop
 8000706:	3720      	adds	r7, #32
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	58024400 	.word	0x58024400
 8000710:	58020400 	.word	0x58020400

08000714 <USB_CDC_SendString>:
/**
 * @brief Send string over USB CDC
 * @param str: String to send
 */
void USB_CDC_SendString(uint8_t* str)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  CDC_Transmit_FS(str, strlen((char*)str));
 800071c:	6878      	ldr	r0, [r7, #4]
 800071e:	f7ff fddb 	bl	80002d8 <strlen>
 8000722:	4603      	mov	r3, r0
 8000724:	4619      	mov	r1, r3
 8000726:	6878      	ldr	r0, [r7, #4]
 8000728:	f007 ff68 	bl	80085fc <CDC_Transmit_FS>
}
 800072c:	bf00      	nop
 800072e:	3708      	adds	r7, #8
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}

08000734 <USB_CDC_SendData>:
 * @brief Send data over USB CDC
 * @param data: Data buffer to send
 * @param length: Length of data
 */
void USB_CDC_SendData(uint8_t* data, uint16_t length)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	460b      	mov	r3, r1
 800073e:	807b      	strh	r3, [r7, #2]
  CDC_Transmit_FS(data, length);
 8000740:	887b      	ldrh	r3, [r7, #2]
 8000742:	4619      	mov	r1, r3
 8000744:	6878      	ldr	r0, [r7, #4]
 8000746:	f007 ff59 	bl	80085fc <CDC_Transmit_FS>
}
 800074a:	bf00      	nop
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}

08000752 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000752:	b580      	push	{r7, lr}
 8000754:	b084      	sub	sp, #16
 8000756:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000758:	463b      	mov	r3, r7
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]
 8000760:	609a      	str	r2, [r3, #8]
 8000762:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000764:	f000 fa7a 	bl	8000c5c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000768:	2301      	movs	r3, #1
 800076a:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800076c:	2300      	movs	r3, #0
 800076e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000770:	2300      	movs	r3, #0
 8000772:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000774:	231f      	movs	r3, #31
 8000776:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000778:	2387      	movs	r3, #135	@ 0x87
 800077a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800077c:	2300      	movs	r3, #0
 800077e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000780:	2300      	movs	r3, #0
 8000782:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000784:	2301      	movs	r3, #1
 8000786:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000788:	2301      	movs	r3, #1
 800078a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800078c:	2300      	movs	r3, #0
 800078e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000790:	2300      	movs	r3, #0
 8000792:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000794:	463b      	mov	r3, r7
 8000796:	4618      	mov	r0, r3
 8000798:	f000 fa98 	bl	8000ccc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800079c:	2004      	movs	r0, #4
 800079e:	f000 fa75 	bl	8000c8c <HAL_MPU_Enable>

}
 80007a2:	bf00      	nop
 80007a4:	3710      	adds	r7, #16
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007aa:	b480      	push	{r7}
 80007ac:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007ae:	b672      	cpsid	i
}
 80007b0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007b2:	bf00      	nop
 80007b4:	e7fd      	b.n	80007b2 <Error_Handler+0x8>
	...

080007b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007be:	4b0a      	ldr	r3, [pc, #40]	@ (80007e8 <HAL_MspInit+0x30>)
 80007c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80007c4:	4a08      	ldr	r2, [pc, #32]	@ (80007e8 <HAL_MspInit+0x30>)
 80007c6:	f043 0302 	orr.w	r3, r3, #2
 80007ca:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80007ce:	4b06      	ldr	r3, [pc, #24]	@ (80007e8 <HAL_MspInit+0x30>)
 80007d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80007d4:	f003 0302 	and.w	r3, r3, #2
 80007d8:	607b      	str	r3, [r7, #4]
 80007da:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007dc:	bf00      	nop
 80007de:	370c      	adds	r7, #12
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr
 80007e8:	58024400 	.word	0x58024400

080007ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007f0:	bf00      	nop
 80007f2:	e7fd      	b.n	80007f0 <NMI_Handler+0x4>

080007f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007f8:	bf00      	nop
 80007fa:	e7fd      	b.n	80007f8 <HardFault_Handler+0x4>

080007fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000800:	bf00      	nop
 8000802:	e7fd      	b.n	8000800 <MemManage_Handler+0x4>

08000804 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <BusFault_Handler+0x4>

0800080c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000810:	bf00      	nop
 8000812:	e7fd      	b.n	8000810 <UsageFault_Handler+0x4>

08000814 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr

08000822 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000822:	b480      	push	{r7}
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000826:	bf00      	nop
 8000828:	46bd      	mov	sp, r7
 800082a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082e:	4770      	bx	lr

08000830 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000834:	bf00      	nop
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr

0800083e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800083e:	b580      	push	{r7, lr}
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000842:	f000 f8ab 	bl	800099c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
	...

0800084c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000850:	4802      	ldr	r0, [pc, #8]	@ (800085c <OTG_FS_IRQHandler+0x10>)
 8000852:	f000 fdce 	bl	80013f2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	24001708 	.word	0x24001708

08000860 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000860:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800089c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000864:	f7ff fdee 	bl	8000444 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000868:	f7ff fd3e 	bl	80002e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800086c:	480c      	ldr	r0, [pc, #48]	@ (80008a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800086e:	490d      	ldr	r1, [pc, #52]	@ (80008a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000870:	4a0d      	ldr	r2, [pc, #52]	@ (80008a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000872:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000874:	e002      	b.n	800087c <LoopCopyDataInit>

08000876 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000876:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000878:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800087a:	3304      	adds	r3, #4

0800087c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800087c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800087e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000880:	d3f9      	bcc.n	8000876 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000882:	4a0a      	ldr	r2, [pc, #40]	@ (80008ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000884:	4c0a      	ldr	r4, [pc, #40]	@ (80008b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000886:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000888:	e001      	b.n	800088e <LoopFillZerobss>

0800088a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800088a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800088c:	3204      	adds	r2, #4

0800088e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800088e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000890:	d3fb      	bcc.n	800088a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000892:	f008 fb3b 	bl	8008f0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000896:	f7ff fded 	bl	8000474 <main>
  bx  lr
 800089a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800089c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80008a0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80008a4:	24000104 	.word	0x24000104
  ldr r2, =_sidata
 80008a8:	0800905c 	.word	0x0800905c
  ldr r2, =_sbss
 80008ac:	24000104 	.word	0x24000104
  ldr r4, =_ebss
 80008b0:	24001e0c 	.word	0x24001e0c

080008b4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008b4:	e7fe      	b.n	80008b4 <ADC3_IRQHandler>
	...

080008b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008be:	2003      	movs	r0, #3
 80008c0:	f000 f98c 	bl	8000bdc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80008c4:	f002 fd6e 	bl	80033a4 <HAL_RCC_GetSysClockFreq>
 80008c8:	4602      	mov	r2, r0
 80008ca:	4b15      	ldr	r3, [pc, #84]	@ (8000920 <HAL_Init+0x68>)
 80008cc:	699b      	ldr	r3, [r3, #24]
 80008ce:	0a1b      	lsrs	r3, r3, #8
 80008d0:	f003 030f 	and.w	r3, r3, #15
 80008d4:	4913      	ldr	r1, [pc, #76]	@ (8000924 <HAL_Init+0x6c>)
 80008d6:	5ccb      	ldrb	r3, [r1, r3]
 80008d8:	f003 031f 	and.w	r3, r3, #31
 80008dc:	fa22 f303 	lsr.w	r3, r2, r3
 80008e0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80008e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000920 <HAL_Init+0x68>)
 80008e4:	699b      	ldr	r3, [r3, #24]
 80008e6:	f003 030f 	and.w	r3, r3, #15
 80008ea:	4a0e      	ldr	r2, [pc, #56]	@ (8000924 <HAL_Init+0x6c>)
 80008ec:	5cd3      	ldrb	r3, [r2, r3]
 80008ee:	f003 031f 	and.w	r3, r3, #31
 80008f2:	687a      	ldr	r2, [r7, #4]
 80008f4:	fa22 f303 	lsr.w	r3, r2, r3
 80008f8:	4a0b      	ldr	r2, [pc, #44]	@ (8000928 <HAL_Init+0x70>)
 80008fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80008fc:	4a0b      	ldr	r2, [pc, #44]	@ (800092c <HAL_Init+0x74>)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000902:	200f      	movs	r0, #15
 8000904:	f000 f814 	bl	8000930 <HAL_InitTick>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800090e:	2301      	movs	r3, #1
 8000910:	e002      	b.n	8000918 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000912:	f7ff ff51 	bl	80007b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000916:	2300      	movs	r3, #0
}
 8000918:	4618      	mov	r0, r3
 800091a:	3708      	adds	r7, #8
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	58024400 	.word	0x58024400
 8000924:	0800903c 	.word	0x0800903c
 8000928:	24000004 	.word	0x24000004
 800092c:	24000000 	.word	0x24000000

08000930 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000938:	4b15      	ldr	r3, [pc, #84]	@ (8000990 <HAL_InitTick+0x60>)
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d101      	bne.n	8000944 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000940:	2301      	movs	r3, #1
 8000942:	e021      	b.n	8000988 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000944:	4b13      	ldr	r3, [pc, #76]	@ (8000994 <HAL_InitTick+0x64>)
 8000946:	681a      	ldr	r2, [r3, #0]
 8000948:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <HAL_InitTick+0x60>)
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	4619      	mov	r1, r3
 800094e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000952:	fbb3 f3f1 	udiv	r3, r3, r1
 8000956:	fbb2 f3f3 	udiv	r3, r2, r3
 800095a:	4618      	mov	r0, r3
 800095c:	f000 f971 	bl	8000c42 <HAL_SYSTICK_Config>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000966:	2301      	movs	r3, #1
 8000968:	e00e      	b.n	8000988 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2b0f      	cmp	r3, #15
 800096e:	d80a      	bhi.n	8000986 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000970:	2200      	movs	r2, #0
 8000972:	6879      	ldr	r1, [r7, #4]
 8000974:	f04f 30ff 	mov.w	r0, #4294967295
 8000978:	f000 f93b 	bl	8000bf2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800097c:	4a06      	ldr	r2, [pc, #24]	@ (8000998 <HAL_InitTick+0x68>)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000982:	2300      	movs	r3, #0
 8000984:	e000      	b.n	8000988 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000986:	2301      	movs	r3, #1
}
 8000988:	4618      	mov	r0, r3
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	2400000c 	.word	0x2400000c
 8000994:	24000000 	.word	0x24000000
 8000998:	24000008 	.word	0x24000008

0800099c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009a0:	4b06      	ldr	r3, [pc, #24]	@ (80009bc <HAL_IncTick+0x20>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	461a      	mov	r2, r3
 80009a6:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <HAL_IncTick+0x24>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4413      	add	r3, r2
 80009ac:	4a04      	ldr	r2, [pc, #16]	@ (80009c0 <HAL_IncTick+0x24>)
 80009ae:	6013      	str	r3, [r2, #0]
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	2400000c 	.word	0x2400000c
 80009c0:	24000224 	.word	0x24000224

080009c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  return uwTick;
 80009c8:	4b03      	ldr	r3, [pc, #12]	@ (80009d8 <HAL_GetTick+0x14>)
 80009ca:	681b      	ldr	r3, [r3, #0]
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	24000224 	.word	0x24000224

080009dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009e4:	f7ff ffee 	bl	80009c4 <HAL_GetTick>
 80009e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009f4:	d005      	beq.n	8000a02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000a20 <HAL_Delay+0x44>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	461a      	mov	r2, r3
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	4413      	add	r3, r2
 8000a00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a02:	bf00      	nop
 8000a04:	f7ff ffde 	bl	80009c4 <HAL_GetTick>
 8000a08:	4602      	mov	r2, r0
 8000a0a:	68bb      	ldr	r3, [r7, #8]
 8000a0c:	1ad3      	subs	r3, r2, r3
 8000a0e:	68fa      	ldr	r2, [r7, #12]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d8f7      	bhi.n	8000a04 <HAL_Delay+0x28>
  {
  }
}
 8000a14:	bf00      	nop
 8000a16:	bf00      	nop
 8000a18:	3710      	adds	r7, #16
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	2400000c 	.word	0x2400000c

08000a24 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000a28:	4b03      	ldr	r3, [pc, #12]	@ (8000a38 <HAL_GetREVID+0x14>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	0c1b      	lsrs	r3, r3, #16
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	5c001000 	.word	0x5c001000

08000a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	f003 0307 	and.w	r3, r3, #7
 8000a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000a7c <__NVIC_SetPriorityGrouping+0x40>)
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a52:	68ba      	ldr	r2, [r7, #8]
 8000a54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a58:	4013      	ands	r3, r2
 8000a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000a64:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <__NVIC_SetPriorityGrouping+0x44>)
 8000a66:	4313      	orrs	r3, r2
 8000a68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a6a:	4a04      	ldr	r2, [pc, #16]	@ (8000a7c <__NVIC_SetPriorityGrouping+0x40>)
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	60d3      	str	r3, [r2, #12]
}
 8000a70:	bf00      	nop
 8000a72:	3714      	adds	r7, #20
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	e000ed00 	.word	0xe000ed00
 8000a80:	05fa0000 	.word	0x05fa0000

08000a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a88:	4b04      	ldr	r3, [pc, #16]	@ (8000a9c <__NVIC_GetPriorityGrouping+0x18>)
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	0a1b      	lsrs	r3, r3, #8
 8000a8e:	f003 0307 	and.w	r3, r3, #7
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	46bd      	mov	sp, r7
 8000a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9a:	4770      	bx	lr
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000aaa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	db0b      	blt.n	8000aca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ab2:	88fb      	ldrh	r3, [r7, #6]
 8000ab4:	f003 021f 	and.w	r2, r3, #31
 8000ab8:	4907      	ldr	r1, [pc, #28]	@ (8000ad8 <__NVIC_EnableIRQ+0x38>)
 8000aba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000abe:	095b      	lsrs	r3, r3, #5
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000aca:	bf00      	nop
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	e000e100 	.word	0xe000e100

08000adc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	6039      	str	r1, [r7, #0]
 8000ae6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ae8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	db0a      	blt.n	8000b06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	b2da      	uxtb	r2, r3
 8000af4:	490c      	ldr	r1, [pc, #48]	@ (8000b28 <__NVIC_SetPriority+0x4c>)
 8000af6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000afa:	0112      	lsls	r2, r2, #4
 8000afc:	b2d2      	uxtb	r2, r2
 8000afe:	440b      	add	r3, r1
 8000b00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b04:	e00a      	b.n	8000b1c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	b2da      	uxtb	r2, r3
 8000b0a:	4908      	ldr	r1, [pc, #32]	@ (8000b2c <__NVIC_SetPriority+0x50>)
 8000b0c:	88fb      	ldrh	r3, [r7, #6]
 8000b0e:	f003 030f 	and.w	r3, r3, #15
 8000b12:	3b04      	subs	r3, #4
 8000b14:	0112      	lsls	r2, r2, #4
 8000b16:	b2d2      	uxtb	r2, r2
 8000b18:	440b      	add	r3, r1
 8000b1a:	761a      	strb	r2, [r3, #24]
}
 8000b1c:	bf00      	nop
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	e000e100 	.word	0xe000e100
 8000b2c:	e000ed00 	.word	0xe000ed00

08000b30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b089      	sub	sp, #36	@ 0x24
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	60f8      	str	r0, [r7, #12]
 8000b38:	60b9      	str	r1, [r7, #8]
 8000b3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	f003 0307 	and.w	r3, r3, #7
 8000b42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b44:	69fb      	ldr	r3, [r7, #28]
 8000b46:	f1c3 0307 	rsb	r3, r3, #7
 8000b4a:	2b04      	cmp	r3, #4
 8000b4c:	bf28      	it	cs
 8000b4e:	2304      	movcs	r3, #4
 8000b50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b52:	69fb      	ldr	r3, [r7, #28]
 8000b54:	3304      	adds	r3, #4
 8000b56:	2b06      	cmp	r3, #6
 8000b58:	d902      	bls.n	8000b60 <NVIC_EncodePriority+0x30>
 8000b5a:	69fb      	ldr	r3, [r7, #28]
 8000b5c:	3b03      	subs	r3, #3
 8000b5e:	e000      	b.n	8000b62 <NVIC_EncodePriority+0x32>
 8000b60:	2300      	movs	r3, #0
 8000b62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b64:	f04f 32ff 	mov.w	r2, #4294967295
 8000b68:	69bb      	ldr	r3, [r7, #24]
 8000b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6e:	43da      	mvns	r2, r3
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	401a      	ands	r2, r3
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b78:	f04f 31ff 	mov.w	r1, #4294967295
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b82:	43d9      	mvns	r1, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b88:	4313      	orrs	r3, r2
         );
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	3724      	adds	r7, #36	@ 0x24
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
	...

08000b98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	3b01      	subs	r3, #1
 8000ba4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ba8:	d301      	bcc.n	8000bae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000baa:	2301      	movs	r3, #1
 8000bac:	e00f      	b.n	8000bce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bae:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd8 <SysTick_Config+0x40>)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	3b01      	subs	r3, #1
 8000bb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bb6:	210f      	movs	r1, #15
 8000bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bbc:	f7ff ff8e 	bl	8000adc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bc0:	4b05      	ldr	r3, [pc, #20]	@ (8000bd8 <SysTick_Config+0x40>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bc6:	4b04      	ldr	r3, [pc, #16]	@ (8000bd8 <SysTick_Config+0x40>)
 8000bc8:	2207      	movs	r2, #7
 8000bca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bcc:	2300      	movs	r3, #0
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	e000e010 	.word	0xe000e010

08000bdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000be4:	6878      	ldr	r0, [r7, #4]
 8000be6:	f7ff ff29 	bl	8000a3c <__NVIC_SetPriorityGrouping>
}
 8000bea:	bf00      	nop
 8000bec:	3708      	adds	r7, #8
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}

08000bf2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bf2:	b580      	push	{r7, lr}
 8000bf4:	b086      	sub	sp, #24
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	60b9      	str	r1, [r7, #8]
 8000bfc:	607a      	str	r2, [r7, #4]
 8000bfe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c00:	f7ff ff40 	bl	8000a84 <__NVIC_GetPriorityGrouping>
 8000c04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c06:	687a      	ldr	r2, [r7, #4]
 8000c08:	68b9      	ldr	r1, [r7, #8]
 8000c0a:	6978      	ldr	r0, [r7, #20]
 8000c0c:	f7ff ff90 	bl	8000b30 <NVIC_EncodePriority>
 8000c10:	4602      	mov	r2, r0
 8000c12:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c16:	4611      	mov	r1, r2
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f7ff ff5f 	bl	8000adc <__NVIC_SetPriority>
}
 8000c1e:	bf00      	nop
 8000c20:	3718      	adds	r7, #24
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b082      	sub	sp, #8
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff ff33 	bl	8000aa0 <__NVIC_EnableIRQ>
}
 8000c3a:	bf00      	nop
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b082      	sub	sp, #8
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c4a:	6878      	ldr	r0, [r7, #4]
 8000c4c:	f7ff ffa4 	bl	8000b98 <SysTick_Config>
 8000c50:	4603      	mov	r3, r0
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
	...

08000c5c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000c60:	f3bf 8f5f 	dmb	sy
}
 8000c64:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000c66:	4b07      	ldr	r3, [pc, #28]	@ (8000c84 <HAL_MPU_Disable+0x28>)
 8000c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c6a:	4a06      	ldr	r2, [pc, #24]	@ (8000c84 <HAL_MPU_Disable+0x28>)
 8000c6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c70:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000c72:	4b05      	ldr	r3, [pc, #20]	@ (8000c88 <HAL_MPU_Disable+0x2c>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	605a      	str	r2, [r3, #4]
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	e000ed00 	.word	0xe000ed00
 8000c88:	e000ed90 	.word	0xe000ed90

08000c8c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000c94:	4a0b      	ldr	r2, [pc, #44]	@ (8000cc4 <HAL_MPU_Enable+0x38>)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	f043 0301 	orr.w	r3, r3, #1
 8000c9c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc8 <HAL_MPU_Enable+0x3c>)
 8000ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ca2:	4a09      	ldr	r2, [pc, #36]	@ (8000cc8 <HAL_MPU_Enable+0x3c>)
 8000ca4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ca8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000caa:	f3bf 8f4f 	dsb	sy
}
 8000cae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000cb0:	f3bf 8f6f 	isb	sy
}
 8000cb4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000cb6:	bf00      	nop
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	e000ed90 	.word	0xe000ed90
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	785a      	ldrb	r2, [r3, #1]
 8000cd8:	4b1b      	ldr	r3, [pc, #108]	@ (8000d48 <HAL_MPU_ConfigRegion+0x7c>)
 8000cda:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000cdc:	4b1a      	ldr	r3, [pc, #104]	@ (8000d48 <HAL_MPU_ConfigRegion+0x7c>)
 8000cde:	691b      	ldr	r3, [r3, #16]
 8000ce0:	4a19      	ldr	r2, [pc, #100]	@ (8000d48 <HAL_MPU_ConfigRegion+0x7c>)
 8000ce2:	f023 0301 	bic.w	r3, r3, #1
 8000ce6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000ce8:	4a17      	ldr	r2, [pc, #92]	@ (8000d48 <HAL_MPU_ConfigRegion+0x7c>)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	7b1b      	ldrb	r3, [r3, #12]
 8000cf4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	7adb      	ldrb	r3, [r3, #11]
 8000cfa:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000cfc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	7a9b      	ldrb	r3, [r3, #10]
 8000d02:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000d04:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	7b5b      	ldrb	r3, [r3, #13]
 8000d0a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000d0c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	7b9b      	ldrb	r3, [r3, #14]
 8000d12:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000d14:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	7bdb      	ldrb	r3, [r3, #15]
 8000d1a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000d1c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	7a5b      	ldrb	r3, [r3, #9]
 8000d22:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000d24:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	7a1b      	ldrb	r3, [r3, #8]
 8000d2a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000d2c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	7812      	ldrb	r2, [r2, #0]
 8000d32:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000d34:	4a04      	ldr	r2, [pc, #16]	@ (8000d48 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000d36:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000d38:	6113      	str	r3, [r2, #16]
}
 8000d3a:	bf00      	nop
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	e000ed90 	.word	0xe000ed90

08000d4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b089      	sub	sp, #36	@ 0x24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
 8000d54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d56:	2300      	movs	r3, #0
 8000d58:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000d5a:	4b89      	ldr	r3, [pc, #548]	@ (8000f80 <HAL_GPIO_Init+0x234>)
 8000d5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000d5e:	e194      	b.n	800108a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	2101      	movs	r1, #1
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f000 8186 	beq.w	8001084 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f003 0303 	and.w	r3, r3, #3
 8000d80:	2b01      	cmp	r3, #1
 8000d82:	d005      	beq.n	8000d90 <HAL_GPIO_Init+0x44>
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f003 0303 	and.w	r3, r3, #3
 8000d8c:	2b02      	cmp	r3, #2
 8000d8e:	d130      	bne.n	8000df2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	2203      	movs	r2, #3
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	43db      	mvns	r3, r3
 8000da2:	69ba      	ldr	r2, [r7, #24]
 8000da4:	4013      	ands	r3, r2
 8000da6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	68da      	ldr	r2, [r3, #12]
 8000dac:	69fb      	ldr	r3, [r7, #28]
 8000dae:	005b      	lsls	r3, r3, #1
 8000db0:	fa02 f303 	lsl.w	r3, r2, r3
 8000db4:	69ba      	ldr	r2, [r7, #24]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	69ba      	ldr	r2, [r7, #24]
 8000dbe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	69fb      	ldr	r3, [r7, #28]
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	43db      	mvns	r3, r3
 8000dd0:	69ba      	ldr	r2, [r7, #24]
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	091b      	lsrs	r3, r3, #4
 8000ddc:	f003 0201 	and.w	r2, r3, #1
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	fa02 f303 	lsl.w	r3, r2, r3
 8000de6:	69ba      	ldr	r2, [r7, #24]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	69ba      	ldr	r2, [r7, #24]
 8000df0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	f003 0303 	and.w	r3, r3, #3
 8000dfa:	2b03      	cmp	r3, #3
 8000dfc:	d017      	beq.n	8000e2e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	68db      	ldr	r3, [r3, #12]
 8000e02:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e04:	69fb      	ldr	r3, [r7, #28]
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	2203      	movs	r2, #3
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	43db      	mvns	r3, r3
 8000e10:	69ba      	ldr	r2, [r7, #24]
 8000e12:	4013      	ands	r3, r2
 8000e14:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	689a      	ldr	r2, [r3, #8]
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	005b      	lsls	r3, r3, #1
 8000e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e22:	69ba      	ldr	r2, [r7, #24]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	69ba      	ldr	r2, [r7, #24]
 8000e2c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f003 0303 	and.w	r3, r3, #3
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	d123      	bne.n	8000e82 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	08da      	lsrs	r2, r3, #3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	3208      	adds	r2, #8
 8000e42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e48:	69fb      	ldr	r3, [r7, #28]
 8000e4a:	f003 0307 	and.w	r3, r3, #7
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	220f      	movs	r2, #15
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	43db      	mvns	r3, r3
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	691a      	ldr	r2, [r3, #16]
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	f003 0307 	and.w	r3, r3, #7
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	69ba      	ldr	r2, [r7, #24]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	08da      	lsrs	r2, r3, #3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	3208      	adds	r2, #8
 8000e7c:	69b9      	ldr	r1, [r7, #24]
 8000e7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e88:	69fb      	ldr	r3, [r7, #28]
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	43db      	mvns	r3, r3
 8000e94:	69ba      	ldr	r2, [r7, #24]
 8000e96:	4013      	ands	r3, r2
 8000e98:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f003 0203 	and.w	r2, r3, #3
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	69ba      	ldr	r2, [r7, #24]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	69ba      	ldr	r2, [r7, #24]
 8000eb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	f000 80e0 	beq.w	8001084 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ec4:	4b2f      	ldr	r3, [pc, #188]	@ (8000f84 <HAL_GPIO_Init+0x238>)
 8000ec6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000eca:	4a2e      	ldr	r2, [pc, #184]	@ (8000f84 <HAL_GPIO_Init+0x238>)
 8000ecc:	f043 0302 	orr.w	r3, r3, #2
 8000ed0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000ed4:	4b2b      	ldr	r3, [pc, #172]	@ (8000f84 <HAL_GPIO_Init+0x238>)
 8000ed6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000eda:	f003 0302 	and.w	r3, r3, #2
 8000ede:	60fb      	str	r3, [r7, #12]
 8000ee0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ee2:	4a29      	ldr	r2, [pc, #164]	@ (8000f88 <HAL_GPIO_Init+0x23c>)
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	089b      	lsrs	r3, r3, #2
 8000ee8:	3302      	adds	r3, #2
 8000eea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000ef0:	69fb      	ldr	r3, [r7, #28]
 8000ef2:	f003 0303 	and.w	r3, r3, #3
 8000ef6:	009b      	lsls	r3, r3, #2
 8000ef8:	220f      	movs	r2, #15
 8000efa:	fa02 f303 	lsl.w	r3, r2, r3
 8000efe:	43db      	mvns	r3, r3
 8000f00:	69ba      	ldr	r2, [r7, #24]
 8000f02:	4013      	ands	r3, r2
 8000f04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4a20      	ldr	r2, [pc, #128]	@ (8000f8c <HAL_GPIO_Init+0x240>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d052      	beq.n	8000fb4 <HAL_GPIO_Init+0x268>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4a1f      	ldr	r2, [pc, #124]	@ (8000f90 <HAL_GPIO_Init+0x244>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d031      	beq.n	8000f7a <HAL_GPIO_Init+0x22e>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4a1e      	ldr	r2, [pc, #120]	@ (8000f94 <HAL_GPIO_Init+0x248>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d02b      	beq.n	8000f76 <HAL_GPIO_Init+0x22a>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4a1d      	ldr	r2, [pc, #116]	@ (8000f98 <HAL_GPIO_Init+0x24c>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d025      	beq.n	8000f72 <HAL_GPIO_Init+0x226>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4a1c      	ldr	r2, [pc, #112]	@ (8000f9c <HAL_GPIO_Init+0x250>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d01f      	beq.n	8000f6e <HAL_GPIO_Init+0x222>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4a1b      	ldr	r2, [pc, #108]	@ (8000fa0 <HAL_GPIO_Init+0x254>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d019      	beq.n	8000f6a <HAL_GPIO_Init+0x21e>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a1a      	ldr	r2, [pc, #104]	@ (8000fa4 <HAL_GPIO_Init+0x258>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d013      	beq.n	8000f66 <HAL_GPIO_Init+0x21a>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a19      	ldr	r2, [pc, #100]	@ (8000fa8 <HAL_GPIO_Init+0x25c>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d00d      	beq.n	8000f62 <HAL_GPIO_Init+0x216>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a18      	ldr	r2, [pc, #96]	@ (8000fac <HAL_GPIO_Init+0x260>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d007      	beq.n	8000f5e <HAL_GPIO_Init+0x212>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a17      	ldr	r2, [pc, #92]	@ (8000fb0 <HAL_GPIO_Init+0x264>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d101      	bne.n	8000f5a <HAL_GPIO_Init+0x20e>
 8000f56:	2309      	movs	r3, #9
 8000f58:	e02d      	b.n	8000fb6 <HAL_GPIO_Init+0x26a>
 8000f5a:	230a      	movs	r3, #10
 8000f5c:	e02b      	b.n	8000fb6 <HAL_GPIO_Init+0x26a>
 8000f5e:	2308      	movs	r3, #8
 8000f60:	e029      	b.n	8000fb6 <HAL_GPIO_Init+0x26a>
 8000f62:	2307      	movs	r3, #7
 8000f64:	e027      	b.n	8000fb6 <HAL_GPIO_Init+0x26a>
 8000f66:	2306      	movs	r3, #6
 8000f68:	e025      	b.n	8000fb6 <HAL_GPIO_Init+0x26a>
 8000f6a:	2305      	movs	r3, #5
 8000f6c:	e023      	b.n	8000fb6 <HAL_GPIO_Init+0x26a>
 8000f6e:	2304      	movs	r3, #4
 8000f70:	e021      	b.n	8000fb6 <HAL_GPIO_Init+0x26a>
 8000f72:	2303      	movs	r3, #3
 8000f74:	e01f      	b.n	8000fb6 <HAL_GPIO_Init+0x26a>
 8000f76:	2302      	movs	r3, #2
 8000f78:	e01d      	b.n	8000fb6 <HAL_GPIO_Init+0x26a>
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e01b      	b.n	8000fb6 <HAL_GPIO_Init+0x26a>
 8000f7e:	bf00      	nop
 8000f80:	58000080 	.word	0x58000080
 8000f84:	58024400 	.word	0x58024400
 8000f88:	58000400 	.word	0x58000400
 8000f8c:	58020000 	.word	0x58020000
 8000f90:	58020400 	.word	0x58020400
 8000f94:	58020800 	.word	0x58020800
 8000f98:	58020c00 	.word	0x58020c00
 8000f9c:	58021000 	.word	0x58021000
 8000fa0:	58021400 	.word	0x58021400
 8000fa4:	58021800 	.word	0x58021800
 8000fa8:	58021c00 	.word	0x58021c00
 8000fac:	58022000 	.word	0x58022000
 8000fb0:	58022400 	.word	0x58022400
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	69fa      	ldr	r2, [r7, #28]
 8000fb8:	f002 0203 	and.w	r2, r2, #3
 8000fbc:	0092      	lsls	r2, r2, #2
 8000fbe:	4093      	lsls	r3, r2
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fc6:	4938      	ldr	r1, [pc, #224]	@ (80010a8 <HAL_GPIO_Init+0x35c>)
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	089b      	lsrs	r3, r3, #2
 8000fcc:	3302      	adds	r3, #2
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d003      	beq.n	8000ffa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000ff2:	69ba      	ldr	r2, [r7, #24]
 8000ff4:	693b      	ldr	r3, [r7, #16]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000ffa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000ffe:	69bb      	ldr	r3, [r7, #24]
 8001000:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001002:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	43db      	mvns	r3, r3
 800100e:	69ba      	ldr	r2, [r7, #24]
 8001010:	4013      	ands	r3, r2
 8001012:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800101c:	2b00      	cmp	r3, #0
 800101e:	d003      	beq.n	8001028 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	4313      	orrs	r3, r2
 8001026:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001028:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	43db      	mvns	r3, r3
 800103a:	69ba      	ldr	r2, [r7, #24]
 800103c:	4013      	ands	r3, r2
 800103e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001048:	2b00      	cmp	r3, #0
 800104a:	d003      	beq.n	8001054 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	4313      	orrs	r3, r2
 8001052:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	43db      	mvns	r3, r3
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	4013      	ands	r3, r2
 8001068:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d003      	beq.n	800107e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	4313      	orrs	r3, r2
 800107c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	3301      	adds	r3, #1
 8001088:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	fa22 f303 	lsr.w	r3, r2, r3
 8001094:	2b00      	cmp	r3, #0
 8001096:	f47f ae63 	bne.w	8000d60 <HAL_GPIO_Init+0x14>
  }
}
 800109a:	bf00      	nop
 800109c:	bf00      	nop
 800109e:	3724      	adds	r7, #36	@ 0x24
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	58000400 	.word	0x58000400

080010ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	460b      	mov	r3, r1
 80010b6:	807b      	strh	r3, [r7, #2]
 80010b8:	4613      	mov	r3, r2
 80010ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010bc:	787b      	ldrb	r3, [r7, #1]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d003      	beq.n	80010ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010c2:	887a      	ldrh	r2, [r7, #2]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80010c8:	e003      	b.n	80010d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80010ca:	887b      	ldrh	r3, [r7, #2]
 80010cc:	041a      	lsls	r2, r3, #16
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	619a      	str	r2, [r3, #24]
}
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr

080010de <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010de:	b480      	push	{r7}
 80010e0:	b085      	sub	sp, #20
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
 80010e6:	460b      	mov	r3, r1
 80010e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010f0:	887a      	ldrh	r2, [r7, #2]
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	4013      	ands	r3, r2
 80010f6:	041a      	lsls	r2, r3, #16
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	43d9      	mvns	r1, r3
 80010fc:	887b      	ldrh	r3, [r7, #2]
 80010fe:	400b      	ands	r3, r1
 8001100:	431a      	orrs	r2, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	619a      	str	r2, [r3, #24]
}
 8001106:	bf00      	nop
 8001108:	3714      	adds	r7, #20
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
	...

08001114 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800111c:	4a08      	ldr	r2, [pc, #32]	@ (8001140 <HAL_HSEM_FastTake+0x2c>)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	3320      	adds	r3, #32
 8001122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001126:	4a07      	ldr	r2, [pc, #28]	@ (8001144 <HAL_HSEM_FastTake+0x30>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d101      	bne.n	8001130 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800112c:	2300      	movs	r3, #0
 800112e:	e000      	b.n	8001132 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
}
 8001132:	4618      	mov	r0, r3
 8001134:	370c      	adds	r7, #12
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	58026400 	.word	0x58026400
 8001144:	80000300 	.word	0x80000300

08001148 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001152:	4906      	ldr	r1, [pc, #24]	@ (800116c <HAL_HSEM_Release+0x24>)
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	58026400 	.word	0x58026400

08001170 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af02      	add	r7, sp, #8
 8001176:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d101      	bne.n	8001182 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	e0fe      	b.n	8001380 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001188:	b2db      	uxtb	r3, r3
 800118a:	2b00      	cmp	r3, #0
 800118c:	d106      	bne.n	800119c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2200      	movs	r2, #0
 8001192:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f007 fb78 	bl	800888c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2203      	movs	r2, #3
 80011a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f003 ff38 	bl	800501e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6818      	ldr	r0, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	7c1a      	ldrb	r2, [r3, #16]
 80011b6:	f88d 2000 	strb.w	r2, [sp]
 80011ba:	3304      	adds	r3, #4
 80011bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011be:	f003 fe09 	bl	8004dd4 <USB_CoreInit>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d005      	beq.n	80011d4 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2202      	movs	r2, #2
 80011cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80011d0:	2301      	movs	r3, #1
 80011d2:	e0d5      	b.n	8001380 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	2100      	movs	r1, #0
 80011da:	4618      	mov	r0, r3
 80011dc:	f003 ff30 	bl	8005040 <USB_SetCurrentMode>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d005      	beq.n	80011f2 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2202      	movs	r2, #2
 80011ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e0c6      	b.n	8001380 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80011f2:	2300      	movs	r3, #0
 80011f4:	73fb      	strb	r3, [r7, #15]
 80011f6:	e04a      	b.n	800128e <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80011f8:	7bfa      	ldrb	r2, [r7, #15]
 80011fa:	6879      	ldr	r1, [r7, #4]
 80011fc:	4613      	mov	r3, r2
 80011fe:	00db      	lsls	r3, r3, #3
 8001200:	4413      	add	r3, r2
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	440b      	add	r3, r1
 8001206:	3315      	adds	r3, #21
 8001208:	2201      	movs	r2, #1
 800120a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800120c:	7bfa      	ldrb	r2, [r7, #15]
 800120e:	6879      	ldr	r1, [r7, #4]
 8001210:	4613      	mov	r3, r2
 8001212:	00db      	lsls	r3, r3, #3
 8001214:	4413      	add	r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	440b      	add	r3, r1
 800121a:	3314      	adds	r3, #20
 800121c:	7bfa      	ldrb	r2, [r7, #15]
 800121e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001220:	7bfa      	ldrb	r2, [r7, #15]
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	b298      	uxth	r0, r3
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	4613      	mov	r3, r2
 800122a:	00db      	lsls	r3, r3, #3
 800122c:	4413      	add	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	440b      	add	r3, r1
 8001232:	332e      	adds	r3, #46	@ 0x2e
 8001234:	4602      	mov	r2, r0
 8001236:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001238:	7bfa      	ldrb	r2, [r7, #15]
 800123a:	6879      	ldr	r1, [r7, #4]
 800123c:	4613      	mov	r3, r2
 800123e:	00db      	lsls	r3, r3, #3
 8001240:	4413      	add	r3, r2
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	440b      	add	r3, r1
 8001246:	3318      	adds	r3, #24
 8001248:	2200      	movs	r2, #0
 800124a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800124c:	7bfa      	ldrb	r2, [r7, #15]
 800124e:	6879      	ldr	r1, [r7, #4]
 8001250:	4613      	mov	r3, r2
 8001252:	00db      	lsls	r3, r3, #3
 8001254:	4413      	add	r3, r2
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	440b      	add	r3, r1
 800125a:	331c      	adds	r3, #28
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001260:	7bfa      	ldrb	r2, [r7, #15]
 8001262:	6879      	ldr	r1, [r7, #4]
 8001264:	4613      	mov	r3, r2
 8001266:	00db      	lsls	r3, r3, #3
 8001268:	4413      	add	r3, r2
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	440b      	add	r3, r1
 800126e:	3320      	adds	r3, #32
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001274:	7bfa      	ldrb	r2, [r7, #15]
 8001276:	6879      	ldr	r1, [r7, #4]
 8001278:	4613      	mov	r3, r2
 800127a:	00db      	lsls	r3, r3, #3
 800127c:	4413      	add	r3, r2
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	440b      	add	r3, r1
 8001282:	3324      	adds	r3, #36	@ 0x24
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001288:	7bfb      	ldrb	r3, [r7, #15]
 800128a:	3301      	adds	r3, #1
 800128c:	73fb      	strb	r3, [r7, #15]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	791b      	ldrb	r3, [r3, #4]
 8001292:	7bfa      	ldrb	r2, [r7, #15]
 8001294:	429a      	cmp	r2, r3
 8001296:	d3af      	bcc.n	80011f8 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001298:	2300      	movs	r3, #0
 800129a:	73fb      	strb	r3, [r7, #15]
 800129c:	e044      	b.n	8001328 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800129e:	7bfa      	ldrb	r2, [r7, #15]
 80012a0:	6879      	ldr	r1, [r7, #4]
 80012a2:	4613      	mov	r3, r2
 80012a4:	00db      	lsls	r3, r3, #3
 80012a6:	4413      	add	r3, r2
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	440b      	add	r3, r1
 80012ac:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80012b0:	2200      	movs	r2, #0
 80012b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80012b4:	7bfa      	ldrb	r2, [r7, #15]
 80012b6:	6879      	ldr	r1, [r7, #4]
 80012b8:	4613      	mov	r3, r2
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	4413      	add	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	440b      	add	r3, r1
 80012c2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80012c6:	7bfa      	ldrb	r2, [r7, #15]
 80012c8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80012ca:	7bfa      	ldrb	r2, [r7, #15]
 80012cc:	6879      	ldr	r1, [r7, #4]
 80012ce:	4613      	mov	r3, r2
 80012d0:	00db      	lsls	r3, r3, #3
 80012d2:	4413      	add	r3, r2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	440b      	add	r3, r1
 80012d8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80012e0:	7bfa      	ldrb	r2, [r7, #15]
 80012e2:	6879      	ldr	r1, [r7, #4]
 80012e4:	4613      	mov	r3, r2
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	4413      	add	r3, r2
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	440b      	add	r3, r1
 80012ee:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80012f6:	7bfa      	ldrb	r2, [r7, #15]
 80012f8:	6879      	ldr	r1, [r7, #4]
 80012fa:	4613      	mov	r3, r2
 80012fc:	00db      	lsls	r3, r3, #3
 80012fe:	4413      	add	r3, r2
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	440b      	add	r3, r1
 8001304:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800130c:	7bfa      	ldrb	r2, [r7, #15]
 800130e:	6879      	ldr	r1, [r7, #4]
 8001310:	4613      	mov	r3, r2
 8001312:	00db      	lsls	r3, r3, #3
 8001314:	4413      	add	r3, r2
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	440b      	add	r3, r1
 800131a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001322:	7bfb      	ldrb	r3, [r7, #15]
 8001324:	3301      	adds	r3, #1
 8001326:	73fb      	strb	r3, [r7, #15]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	791b      	ldrb	r3, [r3, #4]
 800132c:	7bfa      	ldrb	r2, [r7, #15]
 800132e:	429a      	cmp	r2, r3
 8001330:	d3b5      	bcc.n	800129e <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6818      	ldr	r0, [r3, #0]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	7c1a      	ldrb	r2, [r3, #16]
 800133a:	f88d 2000 	strb.w	r2, [sp]
 800133e:	3304      	adds	r3, #4
 8001340:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001342:	f003 fec9 	bl	80050d8 <USB_DevInit>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d005      	beq.n	8001358 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2202      	movs	r2, #2
 8001350:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	e013      	b.n	8001380 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2201      	movs	r2, #1
 8001362:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	7b1b      	ldrb	r3, [r3, #12]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d102      	bne.n	8001374 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f001 f96e 	bl	8002650 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f004 ff0c 	bl	8006196 <USB_DevDisconnect>

  return HAL_OK;
 800137e:	2300      	movs	r3, #0
}
 8001380:	4618      	mov	r0, r3
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800139c:	2b01      	cmp	r3, #1
 800139e:	d101      	bne.n	80013a4 <HAL_PCD_Start+0x1c>
 80013a0:	2302      	movs	r3, #2
 80013a2:	e022      	b.n	80013ea <HAL_PCD_Start+0x62>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2201      	movs	r2, #1
 80013a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d009      	beq.n	80013cc <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d105      	bne.n	80013cc <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013c4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f003 fe13 	bl	8004ffc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f004 feba 	bl	8006154 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2200      	movs	r2, #0
 80013e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80013f2:	b590      	push	{r4, r7, lr}
 80013f4:	b08d      	sub	sp, #52	@ 0x34
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001400:	6a3b      	ldr	r3, [r7, #32]
 8001402:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4618      	mov	r0, r3
 800140a:	f004 ff78 	bl	80062fe <USB_GetMode>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	f040 84b9 	bne.w	8001d88 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4618      	mov	r0, r3
 800141c:	f004 fedc 	bl	80061d8 <USB_ReadInterrupts>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	f000 84af 	beq.w	8001d86 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	0a1b      	lsrs	r3, r3, #8
 8001432:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4618      	mov	r0, r3
 8001442:	f004 fec9 	bl	80061d8 <USB_ReadInterrupts>
 8001446:	4603      	mov	r3, r0
 8001448:	f003 0302 	and.w	r3, r3, #2
 800144c:	2b02      	cmp	r3, #2
 800144e:	d107      	bne.n	8001460 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	695a      	ldr	r2, [r3, #20]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f002 0202 	and.w	r2, r2, #2
 800145e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4618      	mov	r0, r3
 8001466:	f004 feb7 	bl	80061d8 <USB_ReadInterrupts>
 800146a:	4603      	mov	r3, r0
 800146c:	f003 0310 	and.w	r3, r3, #16
 8001470:	2b10      	cmp	r3, #16
 8001472:	d161      	bne.n	8001538 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	699a      	ldr	r2, [r3, #24]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f022 0210 	bic.w	r2, r2, #16
 8001482:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001484:	6a3b      	ldr	r3, [r7, #32]
 8001486:	6a1b      	ldr	r3, [r3, #32]
 8001488:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	f003 020f 	and.w	r2, r3, #15
 8001490:	4613      	mov	r3, r2
 8001492:	00db      	lsls	r3, r3, #3
 8001494:	4413      	add	r3, r2
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	4413      	add	r3, r2
 80014a0:	3304      	adds	r3, #4
 80014a2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80014a4:	69bb      	ldr	r3, [r7, #24]
 80014a6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80014aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80014ae:	d124      	bne.n	80014fa <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80014b6:	4013      	ands	r3, r2
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d035      	beq.n	8001528 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	091b      	lsrs	r3, r3, #4
 80014c4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80014c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	461a      	mov	r2, r3
 80014ce:	6a38      	ldr	r0, [r7, #32]
 80014d0:	f004 fcee 	bl	8005eb0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	091b      	lsrs	r3, r3, #4
 80014dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014e0:	441a      	add	r2, r3
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	695a      	ldr	r2, [r3, #20]
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	091b      	lsrs	r3, r3, #4
 80014ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014f2:	441a      	add	r2, r3
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	615a      	str	r2, [r3, #20]
 80014f8:	e016      	b.n	8001528 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80014fa:	69bb      	ldr	r3, [r7, #24]
 80014fc:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001500:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001504:	d110      	bne.n	8001528 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800150c:	2208      	movs	r2, #8
 800150e:	4619      	mov	r1, r3
 8001510:	6a38      	ldr	r0, [r7, #32]
 8001512:	f004 fccd 	bl	8005eb0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	695a      	ldr	r2, [r3, #20]
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	091b      	lsrs	r3, r3, #4
 800151e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001522:	441a      	add	r2, r3
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	699a      	ldr	r2, [r3, #24]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f042 0210 	orr.w	r2, r2, #16
 8001536:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f004 fe4b 	bl	80061d8 <USB_ReadInterrupts>
 8001542:	4603      	mov	r3, r0
 8001544:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001548:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800154c:	f040 80a7 	bne.w	800169e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001550:	2300      	movs	r3, #0
 8001552:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4618      	mov	r0, r3
 800155a:	f004 fe50 	bl	80061fe <USB_ReadDevAllOutEpInterrupt>
 800155e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001560:	e099      	b.n	8001696 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001564:	f003 0301 	and.w	r3, r3, #1
 8001568:	2b00      	cmp	r3, #0
 800156a:	f000 808e 	beq.w	800168a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001574:	b2d2      	uxtb	r2, r2
 8001576:	4611      	mov	r1, r2
 8001578:	4618      	mov	r0, r3
 800157a:	f004 fe74 	bl	8006266 <USB_ReadDevOutEPInterrupt>
 800157e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	2b00      	cmp	r3, #0
 8001588:	d00c      	beq.n	80015a4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800158a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800158c:	015a      	lsls	r2, r3, #5
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	4413      	add	r3, r2
 8001592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001596:	461a      	mov	r2, r3
 8001598:	2301      	movs	r3, #1
 800159a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800159c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f000 fed0 	bl	8002344 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	f003 0308 	and.w	r3, r3, #8
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d00c      	beq.n	80015c8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80015ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b0:	015a      	lsls	r2, r3, #5
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	4413      	add	r3, r2
 80015b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80015ba:	461a      	mov	r2, r3
 80015bc:	2308      	movs	r3, #8
 80015be:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80015c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f000 ffa6 	bl	8002514 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	f003 0310 	and.w	r3, r3, #16
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d008      	beq.n	80015e4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80015d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d4:	015a      	lsls	r2, r3, #5
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	4413      	add	r3, r2
 80015da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80015de:	461a      	mov	r2, r3
 80015e0:	2310      	movs	r3, #16
 80015e2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d030      	beq.n	8001650 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80015ee:	6a3b      	ldr	r3, [r7, #32]
 80015f0:	695b      	ldr	r3, [r3, #20]
 80015f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015f6:	2b80      	cmp	r3, #128	@ 0x80
 80015f8:	d109      	bne.n	800160e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80015fa:	69fb      	ldr	r3, [r7, #28]
 80015fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	69fa      	ldr	r2, [r7, #28]
 8001604:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001608:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800160c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800160e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001610:	4613      	mov	r3, r2
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	4413      	add	r3, r2
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	4413      	add	r3, r2
 8001620:	3304      	adds	r3, #4
 8001622:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	78db      	ldrb	r3, [r3, #3]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d108      	bne.n	800163e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	2200      	movs	r2, #0
 8001630:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001634:	b2db      	uxtb	r3, r3
 8001636:	4619      	mov	r1, r3
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f007 fa4d 	bl	8008ad8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800163e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001640:	015a      	lsls	r2, r3, #5
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	4413      	add	r3, r2
 8001646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800164a:	461a      	mov	r2, r3
 800164c:	2302      	movs	r3, #2
 800164e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	f003 0320 	and.w	r3, r3, #32
 8001656:	2b00      	cmp	r3, #0
 8001658:	d008      	beq.n	800166c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800165a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165c:	015a      	lsls	r2, r3, #5
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	4413      	add	r3, r2
 8001662:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001666:	461a      	mov	r2, r3
 8001668:	2320      	movs	r3, #32
 800166a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d009      	beq.n	800168a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001678:	015a      	lsls	r2, r3, #5
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	4413      	add	r3, r2
 800167e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001682:	461a      	mov	r2, r3
 8001684:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001688:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800168a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168c:	3301      	adds	r3, #1
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001692:	085b      	lsrs	r3, r3, #1
 8001694:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001698:	2b00      	cmp	r3, #0
 800169a:	f47f af62 	bne.w	8001562 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f004 fd98 	bl	80061d8 <USB_ReadInterrupts>
 80016a8:	4603      	mov	r3, r0
 80016aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80016ae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80016b2:	f040 80db 	bne.w	800186c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f004 fdb9 	bl	8006232 <USB_ReadDevAllInEpInterrupt>
 80016c0:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80016c2:	2300      	movs	r3, #0
 80016c4:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80016c6:	e0cd      	b.n	8001864 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80016c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	f000 80c2 	beq.w	8001858 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016da:	b2d2      	uxtb	r2, r2
 80016dc:	4611      	mov	r1, r2
 80016de:	4618      	mov	r0, r3
 80016e0:	f004 fddf 	bl	80062a2 <USB_ReadDevInEPInterrupt>
 80016e4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	f003 0301 	and.w	r3, r3, #1
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d057      	beq.n	80017a0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80016f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f2:	f003 030f 	and.w	r3, r3, #15
 80016f6:	2201      	movs	r2, #1
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001704:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	43db      	mvns	r3, r3
 800170a:	69f9      	ldr	r1, [r7, #28]
 800170c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001710:	4013      	ands	r3, r2
 8001712:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001716:	015a      	lsls	r2, r3, #5
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	4413      	add	r3, r2
 800171c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001720:	461a      	mov	r2, r3
 8001722:	2301      	movs	r3, #1
 8001724:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	799b      	ldrb	r3, [r3, #6]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d132      	bne.n	8001794 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800172e:	6879      	ldr	r1, [r7, #4]
 8001730:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001732:	4613      	mov	r3, r2
 8001734:	00db      	lsls	r3, r3, #3
 8001736:	4413      	add	r3, r2
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	440b      	add	r3, r1
 800173c:	3320      	adds	r3, #32
 800173e:	6819      	ldr	r1, [r3, #0]
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001744:	4613      	mov	r3, r2
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	4413      	add	r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	4403      	add	r3, r0
 800174e:	331c      	adds	r3, #28
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4419      	add	r1, r3
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001758:	4613      	mov	r3, r2
 800175a:	00db      	lsls	r3, r3, #3
 800175c:	4413      	add	r3, r2
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	4403      	add	r3, r0
 8001762:	3320      	adds	r3, #32
 8001764:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001768:	2b00      	cmp	r3, #0
 800176a:	d113      	bne.n	8001794 <HAL_PCD_IRQHandler+0x3a2>
 800176c:	6879      	ldr	r1, [r7, #4]
 800176e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001770:	4613      	mov	r3, r2
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	4413      	add	r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	440b      	add	r3, r1
 800177a:	3324      	adds	r3, #36	@ 0x24
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d108      	bne.n	8001794 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6818      	ldr	r0, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800178c:	461a      	mov	r2, r3
 800178e:	2101      	movs	r1, #1
 8001790:	f004 fde8 	bl	8006364 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001796:	b2db      	uxtb	r3, r3
 8001798:	4619      	mov	r1, r3
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f007 f917 	bl	80089ce <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	f003 0308 	and.w	r3, r3, #8
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d008      	beq.n	80017bc <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80017aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ac:	015a      	lsls	r2, r3, #5
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	4413      	add	r3, r2
 80017b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80017b6:	461a      	mov	r2, r3
 80017b8:	2308      	movs	r3, #8
 80017ba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	f003 0310 	and.w	r3, r3, #16
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d008      	beq.n	80017d8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80017c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c8:	015a      	lsls	r2, r3, #5
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	4413      	add	r3, r2
 80017ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80017d2:	461a      	mov	r2, r3
 80017d4:	2310      	movs	r3, #16
 80017d6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d008      	beq.n	80017f4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80017e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e4:	015a      	lsls	r2, r3, #5
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	4413      	add	r3, r2
 80017ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80017ee:	461a      	mov	r2, r3
 80017f0:	2340      	movs	r3, #64	@ 0x40
 80017f2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d023      	beq.n	8001846 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80017fe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001800:	6a38      	ldr	r0, [r7, #32]
 8001802:	f003 fdc7 	bl	8005394 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001806:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001808:	4613      	mov	r3, r2
 800180a:	00db      	lsls	r3, r3, #3
 800180c:	4413      	add	r3, r2
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	3310      	adds	r3, #16
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	4413      	add	r3, r2
 8001816:	3304      	adds	r3, #4
 8001818:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	78db      	ldrb	r3, [r3, #3]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d108      	bne.n	8001834 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	2200      	movs	r2, #0
 8001826:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182a:	b2db      	uxtb	r3, r3
 800182c:	4619      	mov	r1, r3
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f007 f964 	bl	8008afc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001836:	015a      	lsls	r2, r3, #5
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	4413      	add	r3, r2
 800183c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001840:	461a      	mov	r2, r3
 8001842:	2302      	movs	r3, #2
 8001844:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800184c:	2b00      	cmp	r3, #0
 800184e:	d003      	beq.n	8001858 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001850:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f000 fcea 	bl	800222c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185a:	3301      	adds	r3, #1
 800185c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800185e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001860:	085b      	lsrs	r3, r3, #1
 8001862:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001866:	2b00      	cmp	r3, #0
 8001868:	f47f af2e 	bne.w	80016c8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4618      	mov	r0, r3
 8001872:	f004 fcb1 	bl	80061d8 <USB_ReadInterrupts>
 8001876:	4603      	mov	r3, r0
 8001878:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800187c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001880:	d122      	bne.n	80018c8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	69fa      	ldr	r2, [r7, #28]
 800188c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001890:	f023 0301 	bic.w	r3, r3, #1
 8001894:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800189c:	2b01      	cmp	r3, #1
 800189e:	d108      	bne.n	80018b2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80018a8:	2100      	movs	r1, #0
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f000 fef4 	bl	8002698 <HAL_PCDEx_LPM_Callback>
 80018b0:	e002      	b.n	80018b8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f007 f902 	bl	8008abc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	695a      	ldr	r2, [r3, #20]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80018c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f004 fc83 	bl	80061d8 <USB_ReadInterrupts>
 80018d2:	4603      	mov	r3, r0
 80018d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80018d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80018dc:	d112      	bne.n	8001904 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d102      	bne.n	80018f4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f007 f8be 	bl	8008a70 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	695a      	ldr	r2, [r3, #20]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001902:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4618      	mov	r0, r3
 800190a:	f004 fc65 	bl	80061d8 <USB_ReadInterrupts>
 800190e:	4603      	mov	r3, r0
 8001910:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001914:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001918:	d121      	bne.n	800195e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	695a      	ldr	r2, [r3, #20]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001928:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001930:	2b00      	cmp	r3, #0
 8001932:	d111      	bne.n	8001958 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2201      	movs	r2, #1
 8001938:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001942:	089b      	lsrs	r3, r3, #2
 8001944:	f003 020f 	and.w	r2, r3, #15
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800194e:	2101      	movs	r1, #1
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f000 fea1 	bl	8002698 <HAL_PCDEx_LPM_Callback>
 8001956:	e002      	b.n	800195e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f007 f889 	bl	8008a70 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4618      	mov	r0, r3
 8001964:	f004 fc38 	bl	80061d8 <USB_ReadInterrupts>
 8001968:	4603      	mov	r3, r0
 800196a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800196e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001972:	f040 80b7 	bne.w	8001ae4 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	69fa      	ldr	r2, [r7, #28]
 8001980:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001984:	f023 0301 	bic.w	r3, r3, #1
 8001988:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2110      	movs	r1, #16
 8001990:	4618      	mov	r0, r3
 8001992:	f003 fcff 	bl	8005394 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001996:	2300      	movs	r3, #0
 8001998:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800199a:	e046      	b.n	8001a2a <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800199c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800199e:	015a      	lsls	r2, r3, #5
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	4413      	add	r3, r2
 80019a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80019a8:	461a      	mov	r2, r3
 80019aa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80019ae:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80019b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019b2:	015a      	lsls	r2, r3, #5
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	4413      	add	r3, r2
 80019b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019c0:	0151      	lsls	r1, r2, #5
 80019c2:	69fa      	ldr	r2, [r7, #28]
 80019c4:	440a      	add	r2, r1
 80019c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80019ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80019ce:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80019d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019d2:	015a      	lsls	r2, r3, #5
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	4413      	add	r3, r2
 80019d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80019dc:	461a      	mov	r2, r3
 80019de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80019e2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80019e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019e6:	015a      	lsls	r2, r3, #5
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	4413      	add	r3, r2
 80019ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019f4:	0151      	lsls	r1, r2, #5
 80019f6:	69fa      	ldr	r2, [r7, #28]
 80019f8:	440a      	add	r2, r1
 80019fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80019fe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001a02:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a06:	015a      	lsls	r2, r3, #5
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a14:	0151      	lsls	r1, r2, #5
 8001a16:	69fa      	ldr	r2, [r7, #28]
 8001a18:	440a      	add	r2, r1
 8001a1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001a1e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001a22:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a26:	3301      	adds	r3, #1
 8001a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	791b      	ldrb	r3, [r3, #4]
 8001a2e:	461a      	mov	r2, r3
 8001a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d3b2      	bcc.n	800199c <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	69fa      	ldr	r2, [r7, #28]
 8001a40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a44:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001a48:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	7bdb      	ldrb	r3, [r3, #15]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d016      	beq.n	8001a80 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001a5c:	69fa      	ldr	r2, [r7, #28]
 8001a5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a62:	f043 030b 	orr.w	r3, r3, #11
 8001a66:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a72:	69fa      	ldr	r2, [r7, #28]
 8001a74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a78:	f043 030b 	orr.w	r3, r3, #11
 8001a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a7e:	e015      	b.n	8001aac <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a86:	695a      	ldr	r2, [r3, #20]
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a8e:	4619      	mov	r1, r3
 8001a90:	f242 032b 	movw	r3, #8235	@ 0x202b
 8001a94:	4313      	orrs	r3, r2
 8001a96:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a9e:	691b      	ldr	r3, [r3, #16]
 8001aa0:	69fa      	ldr	r2, [r7, #28]
 8001aa2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001aa6:	f043 030b 	orr.w	r3, r3, #11
 8001aaa:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	69fa      	ldr	r2, [r7, #28]
 8001ab6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001aba:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001abe:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6818      	ldr	r0, [r3, #0]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001ace:	461a      	mov	r2, r3
 8001ad0:	f004 fc48 	bl	8006364 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	695a      	ldr	r2, [r3, #20]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001ae2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f004 fb75 	bl	80061d8 <USB_ReadInterrupts>
 8001aee:	4603      	mov	r3, r0
 8001af0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001af4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001af8:	d123      	bne.n	8001b42 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f004 fc0c 	bl	800631c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f003 fcbc 	bl	8005486 <USB_GetDevSpeed>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	461a      	mov	r2, r3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681c      	ldr	r4, [r3, #0]
 8001b1a:	f001 fdbd 	bl	8003698 <HAL_RCC_GetHCLKFreq>
 8001b1e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001b24:	461a      	mov	r2, r3
 8001b26:	4620      	mov	r0, r4
 8001b28:	f003 f9c6 	bl	8004eb8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f006 ff76 	bl	8008a1e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	695a      	ldr	r2, [r3, #20]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001b40:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f004 fb46 	bl	80061d8 <USB_ReadInterrupts>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	f003 0308 	and.w	r3, r3, #8
 8001b52:	2b08      	cmp	r3, #8
 8001b54:	d10a      	bne.n	8001b6c <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f006 ff53 	bl	8008a02 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	695a      	ldr	r2, [r3, #20]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f002 0208 	and.w	r2, r2, #8
 8001b6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f004 fb31 	bl	80061d8 <USB_ReadInterrupts>
 8001b76:	4603      	mov	r3, r0
 8001b78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b7c:	2b80      	cmp	r3, #128	@ 0x80
 8001b7e:	d123      	bne.n	8001bc8 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001b80:	6a3b      	ldr	r3, [r7, #32]
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001b88:	6a3b      	ldr	r3, [r7, #32]
 8001b8a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b90:	e014      	b.n	8001bbc <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001b92:	6879      	ldr	r1, [r7, #4]
 8001b94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b96:	4613      	mov	r3, r2
 8001b98:	00db      	lsls	r3, r3, #3
 8001b9a:	4413      	add	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	440b      	add	r3, r1
 8001ba0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d105      	bne.n	8001bb6 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	4619      	mov	r1, r3
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f000 fb0a 	bl	80021ca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb8:	3301      	adds	r3, #1
 8001bba:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	791b      	ldrb	r3, [r3, #4]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d3e4      	bcc.n	8001b92 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f004 fb03 	bl	80061d8 <USB_ReadInterrupts>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001bdc:	d13c      	bne.n	8001c58 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001bde:	2301      	movs	r3, #1
 8001be0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001be2:	e02b      	b.n	8001c3c <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be6:	015a      	lsls	r2, r3, #5
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	4413      	add	r3, r2
 8001bec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001bf4:	6879      	ldr	r1, [r7, #4]
 8001bf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	00db      	lsls	r3, r3, #3
 8001bfc:	4413      	add	r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	440b      	add	r3, r1
 8001c02:	3318      	adds	r3, #24
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d115      	bne.n	8001c36 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001c0a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	da12      	bge.n	8001c36 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001c10:	6879      	ldr	r1, [r7, #4]
 8001c12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c14:	4613      	mov	r3, r2
 8001c16:	00db      	lsls	r3, r3, #3
 8001c18:	4413      	add	r3, r2
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	440b      	add	r3, r1
 8001c1e:	3317      	adds	r3, #23
 8001c20:	2201      	movs	r2, #1
 8001c22:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	4619      	mov	r1, r3
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f000 faca 	bl	80021ca <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c38:	3301      	adds	r3, #1
 8001c3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	791b      	ldrb	r3, [r3, #4]
 8001c40:	461a      	mov	r2, r3
 8001c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d3cd      	bcc.n	8001be4 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	695a      	ldr	r2, [r3, #20]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001c56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f004 fabb 	bl	80061d8 <USB_ReadInterrupts>
 8001c62:	4603      	mov	r3, r0
 8001c64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001c6c:	d156      	bne.n	8001d1c <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c6e:	2301      	movs	r3, #1
 8001c70:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c72:	e045      	b.n	8001d00 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c76:	015a      	lsls	r2, r3, #5
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001c84:	6879      	ldr	r1, [r7, #4]
 8001c86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c88:	4613      	mov	r3, r2
 8001c8a:	00db      	lsls	r3, r3, #3
 8001c8c:	4413      	add	r3, r2
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	440b      	add	r3, r1
 8001c92:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d12e      	bne.n	8001cfa <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001c9c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	da2b      	bge.n	8001cfa <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	0c1a      	lsrs	r2, r3, #16
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001cac:	4053      	eors	r3, r2
 8001cae:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d121      	bne.n	8001cfa <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cba:	4613      	mov	r3, r2
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	4413      	add	r3, r2
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	440b      	add	r3, r1
 8001cc4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001cc8:	2201      	movs	r2, #1
 8001cca:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001ccc:	6a3b      	ldr	r3, [r7, #32]
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001cd4:	6a3b      	ldr	r3, [r7, #32]
 8001cd6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001cd8:	6a3b      	ldr	r3, [r7, #32]
 8001cda:	695b      	ldr	r3, [r3, #20]
 8001cdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d10a      	bne.n	8001cfa <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	69fa      	ldr	r2, [r7, #28]
 8001cee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001cf2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cf6:	6053      	str	r3, [r2, #4]
            break;
 8001cf8:	e008      	b.n	8001d0c <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	791b      	ldrb	r3, [r3, #4]
 8001d04:	461a      	mov	r2, r3
 8001d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d3b3      	bcc.n	8001c74 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	695a      	ldr	r2, [r3, #20]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001d1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4618      	mov	r0, r3
 8001d22:	f004 fa59 	bl	80061d8 <USB_ReadInterrupts>
 8001d26:	4603      	mov	r3, r0
 8001d28:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d30:	d10a      	bne.n	8001d48 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f006 fef4 	bl	8008b20 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	695a      	ldr	r2, [r3, #20]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001d46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f004 fa43 	bl	80061d8 <USB_ReadInterrupts>
 8001d52:	4603      	mov	r3, r0
 8001d54:	f003 0304 	and.w	r3, r3, #4
 8001d58:	2b04      	cmp	r3, #4
 8001d5a:	d115      	bne.n	8001d88 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	f003 0304 	and.w	r3, r3, #4
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d002      	beq.n	8001d74 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f006 fee4 	bl	8008b3c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	6859      	ldr	r1, [r3, #4]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	430a      	orrs	r2, r1
 8001d82:	605a      	str	r2, [r3, #4]
 8001d84:	e000      	b.n	8001d88 <HAL_PCD_IRQHandler+0x996>
      return;
 8001d86:	bf00      	nop
    }
  }
}
 8001d88:	3734      	adds	r7, #52	@ 0x34
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd90      	pop	{r4, r7, pc}

08001d8e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b082      	sub	sp, #8
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
 8001d96:	460b      	mov	r3, r1
 8001d98:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d101      	bne.n	8001da8 <HAL_PCD_SetAddress+0x1a>
 8001da4:	2302      	movs	r3, #2
 8001da6:	e012      	b.n	8001dce <HAL_PCD_SetAddress+0x40>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2201      	movs	r2, #1
 8001dac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	78fa      	ldrb	r2, [r7, #3]
 8001db4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	78fa      	ldrb	r2, [r7, #3]
 8001dbc:	4611      	mov	r1, r2
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f004 f9a2 	bl	8006108 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b084      	sub	sp, #16
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
 8001dde:	4608      	mov	r0, r1
 8001de0:	4611      	mov	r1, r2
 8001de2:	461a      	mov	r2, r3
 8001de4:	4603      	mov	r3, r0
 8001de6:	70fb      	strb	r3, [r7, #3]
 8001de8:	460b      	mov	r3, r1
 8001dea:	803b      	strh	r3, [r7, #0]
 8001dec:	4613      	mov	r3, r2
 8001dee:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001df0:	2300      	movs	r3, #0
 8001df2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001df4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	da0f      	bge.n	8001e1c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001dfc:	78fb      	ldrb	r3, [r7, #3]
 8001dfe:	f003 020f 	and.w	r2, r3, #15
 8001e02:	4613      	mov	r3, r2
 8001e04:	00db      	lsls	r3, r3, #3
 8001e06:	4413      	add	r3, r2
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	3310      	adds	r3, #16
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	4413      	add	r3, r2
 8001e10:	3304      	adds	r3, #4
 8001e12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	2201      	movs	r2, #1
 8001e18:	705a      	strb	r2, [r3, #1]
 8001e1a:	e00f      	b.n	8001e3c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e1c:	78fb      	ldrb	r3, [r7, #3]
 8001e1e:	f003 020f 	and.w	r2, r3, #15
 8001e22:	4613      	mov	r3, r2
 8001e24:	00db      	lsls	r3, r3, #3
 8001e26:	4413      	add	r3, r2
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	4413      	add	r3, r2
 8001e32:	3304      	adds	r3, #4
 8001e34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001e3c:	78fb      	ldrb	r3, [r7, #3]
 8001e3e:	f003 030f 	and.w	r3, r3, #15
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001e48:	883b      	ldrh	r3, [r7, #0]
 8001e4a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	78ba      	ldrb	r2, [r7, #2]
 8001e56:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	785b      	ldrb	r3, [r3, #1]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d004      	beq.n	8001e6a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	461a      	mov	r2, r3
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001e6a:	78bb      	ldrb	r3, [r7, #2]
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d102      	bne.n	8001e76 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2200      	movs	r2, #0
 8001e74:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d101      	bne.n	8001e84 <HAL_PCD_EP_Open+0xae>
 8001e80:	2302      	movs	r3, #2
 8001e82:	e00e      	b.n	8001ea2 <HAL_PCD_EP_Open+0xcc>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2201      	movs	r2, #1
 8001e88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68f9      	ldr	r1, [r7, #12]
 8001e92:	4618      	mov	r0, r3
 8001e94:	f003 fb1c 	bl	80054d0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001ea0:	7afb      	ldrb	r3, [r7, #11]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b084      	sub	sp, #16
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001eb6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	da0f      	bge.n	8001ede <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ebe:	78fb      	ldrb	r3, [r7, #3]
 8001ec0:	f003 020f 	and.w	r2, r3, #15
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	4413      	add	r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	3310      	adds	r3, #16
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	3304      	adds	r3, #4
 8001ed4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	705a      	strb	r2, [r3, #1]
 8001edc:	e00f      	b.n	8001efe <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ede:	78fb      	ldrb	r3, [r7, #3]
 8001ee0:	f003 020f 	and.w	r2, r3, #15
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	4413      	add	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	3304      	adds	r3, #4
 8001ef6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	2200      	movs	r2, #0
 8001efc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001efe:	78fb      	ldrb	r3, [r7, #3]
 8001f00:	f003 030f 	and.w	r3, r3, #15
 8001f04:	b2da      	uxtb	r2, r3
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d101      	bne.n	8001f18 <HAL_PCD_EP_Close+0x6e>
 8001f14:	2302      	movs	r3, #2
 8001f16:	e00e      	b.n	8001f36 <HAL_PCD_EP_Close+0x8c>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	68f9      	ldr	r1, [r7, #12]
 8001f26:	4618      	mov	r0, r3
 8001f28:	f003 fb5a 	bl	80055e0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3710      	adds	r7, #16
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b086      	sub	sp, #24
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	60f8      	str	r0, [r7, #12]
 8001f46:	607a      	str	r2, [r7, #4]
 8001f48:	603b      	str	r3, [r7, #0]
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f4e:	7afb      	ldrb	r3, [r7, #11]
 8001f50:	f003 020f 	and.w	r2, r3, #15
 8001f54:	4613      	mov	r3, r2
 8001f56:	00db      	lsls	r3, r3, #3
 8001f58:	4413      	add	r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f60:	68fa      	ldr	r2, [r7, #12]
 8001f62:	4413      	add	r3, r2
 8001f64:	3304      	adds	r3, #4
 8001f66:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	683a      	ldr	r2, [r7, #0]
 8001f72:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	2200      	movs	r2, #0
 8001f78:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f80:	7afb      	ldrb	r3, [r7, #11]
 8001f82:	f003 030f 	and.w	r3, r3, #15
 8001f86:	b2da      	uxtb	r2, r3
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	799b      	ldrb	r3, [r3, #6]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d102      	bne.n	8001f9a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001f94:	687a      	ldr	r2, [r7, #4]
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	6818      	ldr	r0, [r3, #0]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	799b      	ldrb	r3, [r3, #6]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	6979      	ldr	r1, [r7, #20]
 8001fa6:	f003 fbf7 	bl	8005798 <USB_EPStartXfer>

  return HAL_OK;
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001fc0:	78fb      	ldrb	r3, [r7, #3]
 8001fc2:	f003 020f 	and.w	r2, r3, #15
 8001fc6:	6879      	ldr	r1, [r7, #4]
 8001fc8:	4613      	mov	r3, r2
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	4413      	add	r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8001fd6:	681b      	ldr	r3, [r3, #0]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	607a      	str	r2, [r7, #4]
 8001fee:	603b      	str	r3, [r7, #0]
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ff4:	7afb      	ldrb	r3, [r7, #11]
 8001ff6:	f003 020f 	and.w	r2, r3, #15
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	00db      	lsls	r3, r3, #3
 8001ffe:	4413      	add	r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	3310      	adds	r3, #16
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	4413      	add	r3, r2
 8002008:	3304      	adds	r3, #4
 800200a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	2200      	movs	r2, #0
 800201c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	2201      	movs	r2, #1
 8002022:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002024:	7afb      	ldrb	r3, [r7, #11]
 8002026:	f003 030f 	and.w	r3, r3, #15
 800202a:	b2da      	uxtb	r2, r3
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	799b      	ldrb	r3, [r3, #6]
 8002034:	2b01      	cmp	r3, #1
 8002036:	d102      	bne.n	800203e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	6818      	ldr	r0, [r3, #0]
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	799b      	ldrb	r3, [r3, #6]
 8002046:	461a      	mov	r2, r3
 8002048:	6979      	ldr	r1, [r7, #20]
 800204a:	f003 fba5 	bl	8005798 <USB_EPStartXfer>

  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	460b      	mov	r3, r1
 8002062:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002064:	78fb      	ldrb	r3, [r7, #3]
 8002066:	f003 030f 	and.w	r3, r3, #15
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	7912      	ldrb	r2, [r2, #4]
 800206e:	4293      	cmp	r3, r2
 8002070:	d901      	bls.n	8002076 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e04f      	b.n	8002116 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002076:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800207a:	2b00      	cmp	r3, #0
 800207c:	da0f      	bge.n	800209e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800207e:	78fb      	ldrb	r3, [r7, #3]
 8002080:	f003 020f 	and.w	r2, r3, #15
 8002084:	4613      	mov	r3, r2
 8002086:	00db      	lsls	r3, r3, #3
 8002088:	4413      	add	r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	3310      	adds	r3, #16
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	4413      	add	r3, r2
 8002092:	3304      	adds	r3, #4
 8002094:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2201      	movs	r2, #1
 800209a:	705a      	strb	r2, [r3, #1]
 800209c:	e00d      	b.n	80020ba <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800209e:	78fa      	ldrb	r2, [r7, #3]
 80020a0:	4613      	mov	r3, r2
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	4413      	add	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	4413      	add	r3, r2
 80020b0:	3304      	adds	r3, #4
 80020b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2200      	movs	r2, #0
 80020b8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2201      	movs	r2, #1
 80020be:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	f003 030f 	and.w	r3, r3, #15
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d101      	bne.n	80020da <HAL_PCD_EP_SetStall+0x82>
 80020d6:	2302      	movs	r3, #2
 80020d8:	e01d      	b.n	8002116 <HAL_PCD_EP_SetStall+0xbe>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2201      	movs	r2, #1
 80020de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	68f9      	ldr	r1, [r7, #12]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f003 ff39 	bl	8005f60 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80020ee:	78fb      	ldrb	r3, [r7, #3]
 80020f0:	f003 030f 	and.w	r3, r3, #15
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d109      	bne.n	800210c <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6818      	ldr	r0, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	7999      	ldrb	r1, [r3, #6]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002106:	461a      	mov	r2, r3
 8002108:	f004 f92c 	bl	8006364 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b084      	sub	sp, #16
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
 8002126:	460b      	mov	r3, r1
 8002128:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800212a:	78fb      	ldrb	r3, [r7, #3]
 800212c:	f003 030f 	and.w	r3, r3, #15
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	7912      	ldrb	r2, [r2, #4]
 8002134:	4293      	cmp	r3, r2
 8002136:	d901      	bls.n	800213c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e042      	b.n	80021c2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800213c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002140:	2b00      	cmp	r3, #0
 8002142:	da0f      	bge.n	8002164 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002144:	78fb      	ldrb	r3, [r7, #3]
 8002146:	f003 020f 	and.w	r2, r3, #15
 800214a:	4613      	mov	r3, r2
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	4413      	add	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	3310      	adds	r3, #16
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	4413      	add	r3, r2
 8002158:	3304      	adds	r3, #4
 800215a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2201      	movs	r2, #1
 8002160:	705a      	strb	r2, [r3, #1]
 8002162:	e00f      	b.n	8002184 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002164:	78fb      	ldrb	r3, [r7, #3]
 8002166:	f003 020f 	and.w	r2, r3, #15
 800216a:	4613      	mov	r3, r2
 800216c:	00db      	lsls	r3, r3, #3
 800216e:	4413      	add	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	3304      	adds	r3, #4
 800217c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2200      	movs	r2, #0
 8002182:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2200      	movs	r2, #0
 8002188:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800218a:	78fb      	ldrb	r3, [r7, #3]
 800218c:	f003 030f 	and.w	r3, r3, #15
 8002190:	b2da      	uxtb	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800219c:	2b01      	cmp	r3, #1
 800219e:	d101      	bne.n	80021a4 <HAL_PCD_EP_ClrStall+0x86>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e00e      	b.n	80021c2 <HAL_PCD_EP_ClrStall+0xa4>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68f9      	ldr	r1, [r7, #12]
 80021b2:	4618      	mov	r0, r3
 80021b4:	f003 ff42 	bl	800603c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3710      	adds	r7, #16
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b084      	sub	sp, #16
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
 80021d2:	460b      	mov	r3, r1
 80021d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80021d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	da0c      	bge.n	80021f8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021de:	78fb      	ldrb	r3, [r7, #3]
 80021e0:	f003 020f 	and.w	r2, r3, #15
 80021e4:	4613      	mov	r3, r2
 80021e6:	00db      	lsls	r3, r3, #3
 80021e8:	4413      	add	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	3310      	adds	r3, #16
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	4413      	add	r3, r2
 80021f2:	3304      	adds	r3, #4
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	e00c      	b.n	8002212 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021f8:	78fb      	ldrb	r3, [r7, #3]
 80021fa:	f003 020f 	and.w	r2, r3, #15
 80021fe:	4613      	mov	r3, r2
 8002200:	00db      	lsls	r3, r3, #3
 8002202:	4413      	add	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	4413      	add	r3, r2
 800220e:	3304      	adds	r3, #4
 8002210:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68f9      	ldr	r1, [r7, #12]
 8002218:	4618      	mov	r0, r3
 800221a:	f003 fd61 	bl	8005ce0 <USB_EPStopXfer>
 800221e:	4603      	mov	r3, r0
 8002220:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002222:	7afb      	ldrb	r3, [r7, #11]
}
 8002224:	4618      	mov	r0, r3
 8002226:	3710      	adds	r7, #16
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08a      	sub	sp, #40	@ 0x28
 8002230:	af02      	add	r7, sp, #8
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	4613      	mov	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	4413      	add	r3, r2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	3310      	adds	r3, #16
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	4413      	add	r3, r2
 8002250:	3304      	adds	r3, #4
 8002252:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	695a      	ldr	r2, [r3, #20]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	429a      	cmp	r2, r3
 800225e:	d901      	bls.n	8002264 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e06b      	b.n	800233c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	691a      	ldr	r2, [r3, #16]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	695b      	ldr	r3, [r3, #20]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	69fa      	ldr	r2, [r7, #28]
 8002276:	429a      	cmp	r2, r3
 8002278:	d902      	bls.n	8002280 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	3303      	adds	r3, #3
 8002284:	089b      	lsrs	r3, r3, #2
 8002286:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002288:	e02a      	b.n	80022e0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	691a      	ldr	r2, [r3, #16]
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	695b      	ldr	r3, [r3, #20]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	69fa      	ldr	r2, [r7, #28]
 800229c:	429a      	cmp	r2, r3
 800229e:	d902      	bls.n	80022a6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	3303      	adds	r3, #3
 80022aa:	089b      	lsrs	r3, r3, #2
 80022ac:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	68d9      	ldr	r1, [r3, #12]
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	b2da      	uxtb	r2, r3
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80022be:	9300      	str	r3, [sp, #0]
 80022c0:	4603      	mov	r3, r0
 80022c2:	6978      	ldr	r0, [r7, #20]
 80022c4:	f003 fdb6 	bl	8005e34 <USB_WritePacket>

    ep->xfer_buff  += len;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	68da      	ldr	r2, [r3, #12]
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	441a      	add	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	695a      	ldr	r2, [r3, #20]
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	441a      	add	r2, r3
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	015a      	lsls	r2, r3, #5
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	4413      	add	r3, r2
 80022e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d809      	bhi.n	800230a <PCD_WriteEmptyTxFifo+0xde>
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	695a      	ldr	r2, [r3, #20]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80022fe:	429a      	cmp	r2, r3
 8002300:	d203      	bcs.n	800230a <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1bf      	bne.n	800228a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	691a      	ldr	r2, [r3, #16]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	695b      	ldr	r3, [r3, #20]
 8002312:	429a      	cmp	r2, r3
 8002314:	d811      	bhi.n	800233a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	f003 030f 	and.w	r3, r3, #15
 800231c:	2201      	movs	r2, #1
 800231e:	fa02 f303 	lsl.w	r3, r2, r3
 8002322:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800232a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	43db      	mvns	r3, r3
 8002330:	6939      	ldr	r1, [r7, #16]
 8002332:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002336:	4013      	ands	r3, r2
 8002338:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	3720      	adds	r7, #32
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b088      	sub	sp, #32
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	333c      	adds	r3, #60	@ 0x3c
 800235c:	3304      	adds	r3, #4
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	015a      	lsls	r2, r3, #5
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	4413      	add	r3, r2
 800236a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	799b      	ldrb	r3, [r3, #6]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d17b      	bne.n	8002472 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	f003 0308 	and.w	r3, r3, #8
 8002380:	2b00      	cmp	r3, #0
 8002382:	d015      	beq.n	80023b0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	4a61      	ldr	r2, [pc, #388]	@ (800250c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002388:	4293      	cmp	r3, r2
 800238a:	f240 80b9 	bls.w	8002500 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002394:	2b00      	cmp	r3, #0
 8002396:	f000 80b3 	beq.w	8002500 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	015a      	lsls	r2, r3, #5
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	4413      	add	r3, r2
 80023a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023a6:	461a      	mov	r2, r3
 80023a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023ac:	6093      	str	r3, [r2, #8]
 80023ae:	e0a7      	b.n	8002500 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	f003 0320 	and.w	r3, r3, #32
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d009      	beq.n	80023ce <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	015a      	lsls	r2, r3, #5
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	4413      	add	r3, r2
 80023c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023c6:	461a      	mov	r2, r3
 80023c8:	2320      	movs	r3, #32
 80023ca:	6093      	str	r3, [r2, #8]
 80023cc:	e098      	b.n	8002500 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	f040 8093 	bne.w	8002500 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	4a4b      	ldr	r2, [pc, #300]	@ (800250c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d90f      	bls.n	8002402 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d00a      	beq.n	8002402 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	015a      	lsls	r2, r3, #5
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	4413      	add	r3, r2
 80023f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80023f8:	461a      	mov	r2, r3
 80023fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023fe:	6093      	str	r3, [r2, #8]
 8002400:	e07e      	b.n	8002500 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	4613      	mov	r3, r2
 8002406:	00db      	lsls	r3, r3, #3
 8002408:	4413      	add	r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	4413      	add	r3, r2
 8002414:	3304      	adds	r3, #4
 8002416:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	6a1a      	ldr	r2, [r3, #32]
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	0159      	lsls	r1, r3, #5
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	440b      	add	r3, r1
 8002424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800242e:	1ad2      	subs	r2, r2, r3
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d114      	bne.n	8002464 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d109      	bne.n	8002456 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6818      	ldr	r0, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800244c:	461a      	mov	r2, r3
 800244e:	2101      	movs	r1, #1
 8002450:	f003 ff88 	bl	8006364 <USB_EP0_OutStart>
 8002454:	e006      	b.n	8002464 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	68da      	ldr	r2, [r3, #12]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	441a      	add	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	b2db      	uxtb	r3, r3
 8002468:	4619      	mov	r1, r3
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f006 fa94 	bl	8008998 <HAL_PCD_DataOutStageCallback>
 8002470:	e046      	b.n	8002500 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	4a26      	ldr	r2, [pc, #152]	@ (8002510 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d124      	bne.n	80024c4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d00a      	beq.n	800249a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	015a      	lsls	r2, r3, #5
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	4413      	add	r3, r2
 800248c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002490:	461a      	mov	r2, r3
 8002492:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002496:	6093      	str	r3, [r2, #8]
 8002498:	e032      	b.n	8002500 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	f003 0320 	and.w	r3, r3, #32
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d008      	beq.n	80024b6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	015a      	lsls	r2, r3, #5
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	4413      	add	r3, r2
 80024ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024b0:	461a      	mov	r2, r3
 80024b2:	2320      	movs	r3, #32
 80024b4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	4619      	mov	r1, r3
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f006 fa6b 	bl	8008998 <HAL_PCD_DataOutStageCallback>
 80024c2:	e01d      	b.n	8002500 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d114      	bne.n	80024f4 <PCD_EP_OutXfrComplete_int+0x1b0>
 80024ca:	6879      	ldr	r1, [r7, #4]
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	4613      	mov	r3, r2
 80024d0:	00db      	lsls	r3, r3, #3
 80024d2:	4413      	add	r3, r2
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	440b      	add	r3, r1
 80024d8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d108      	bne.n	80024f4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6818      	ldr	r0, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80024ec:	461a      	mov	r2, r3
 80024ee:	2100      	movs	r1, #0
 80024f0:	f003 ff38 	bl	8006364 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	4619      	mov	r1, r3
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f006 fa4c 	bl	8008998 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3720      	adds	r7, #32
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	4f54300a 	.word	0x4f54300a
 8002510:	4f54310a 	.word	0x4f54310a

08002514 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	333c      	adds	r3, #60	@ 0x3c
 800252c:	3304      	adds	r3, #4
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	015a      	lsls	r2, r3, #5
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	4413      	add	r3, r2
 800253a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	4a15      	ldr	r2, [pc, #84]	@ (800259c <PCD_EP_OutSetupPacket_int+0x88>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d90e      	bls.n	8002568 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002550:	2b00      	cmp	r3, #0
 8002552:	d009      	beq.n	8002568 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	015a      	lsls	r2, r3, #5
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	4413      	add	r3, r2
 800255c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002560:	461a      	mov	r2, r3
 8002562:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002566:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f006 fa03 	bl	8008974 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	4a0a      	ldr	r2, [pc, #40]	@ (800259c <PCD_EP_OutSetupPacket_int+0x88>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d90c      	bls.n	8002590 <PCD_EP_OutSetupPacket_int+0x7c>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	799b      	ldrb	r3, [r3, #6]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d108      	bne.n	8002590 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6818      	ldr	r0, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002588:	461a      	mov	r2, r3
 800258a:	2101      	movs	r1, #1
 800258c:	f003 feea 	bl	8006364 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002590:	2300      	movs	r3, #0
}
 8002592:	4618      	mov	r0, r3
 8002594:	3718      	adds	r7, #24
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	4f54300a 	.word	0x4f54300a

080025a0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	460b      	mov	r3, r1
 80025aa:	70fb      	strb	r3, [r7, #3]
 80025ac:	4613      	mov	r3, r2
 80025ae:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80025b8:	78fb      	ldrb	r3, [r7, #3]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d107      	bne.n	80025ce <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80025be:	883b      	ldrh	r3, [r7, #0]
 80025c0:	0419      	lsls	r1, r3, #16
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	68ba      	ldr	r2, [r7, #8]
 80025c8:	430a      	orrs	r2, r1
 80025ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80025cc:	e028      	b.n	8002620 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d4:	0c1b      	lsrs	r3, r3, #16
 80025d6:	68ba      	ldr	r2, [r7, #8]
 80025d8:	4413      	add	r3, r2
 80025da:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80025dc:	2300      	movs	r3, #0
 80025de:	73fb      	strb	r3, [r7, #15]
 80025e0:	e00d      	b.n	80025fe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	7bfb      	ldrb	r3, [r7, #15]
 80025e8:	3340      	adds	r3, #64	@ 0x40
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	0c1b      	lsrs	r3, r3, #16
 80025f2:	68ba      	ldr	r2, [r7, #8]
 80025f4:	4413      	add	r3, r2
 80025f6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
 80025fa:	3301      	adds	r3, #1
 80025fc:	73fb      	strb	r3, [r7, #15]
 80025fe:	7bfa      	ldrb	r2, [r7, #15]
 8002600:	78fb      	ldrb	r3, [r7, #3]
 8002602:	3b01      	subs	r3, #1
 8002604:	429a      	cmp	r2, r3
 8002606:	d3ec      	bcc.n	80025e2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002608:	883b      	ldrh	r3, [r7, #0]
 800260a:	0418      	lsls	r0, r3, #16
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6819      	ldr	r1, [r3, #0]
 8002610:	78fb      	ldrb	r3, [r7, #3]
 8002612:	3b01      	subs	r3, #1
 8002614:	68ba      	ldr	r2, [r7, #8]
 8002616:	4302      	orrs	r2, r0
 8002618:	3340      	adds	r3, #64	@ 0x40
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	440b      	add	r3, r1
 800261e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3714      	adds	r7, #20
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr

0800262e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800262e:	b480      	push	{r7}
 8002630:	b083      	sub	sp, #12
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
 8002636:	460b      	mov	r3, r1
 8002638:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	887a      	ldrh	r2, [r7, #2]
 8002640:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002642:	2300      	movs	r3, #0
}
 8002644:	4618      	mov	r0, r3
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800267e:	4b05      	ldr	r3, [pc, #20]	@ (8002694 <HAL_PCDEx_ActivateLPM+0x44>)
 8002680:	4313      	orrs	r3, r2
 8002682:	68fa      	ldr	r2, [r7, #12]
 8002684:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002686:	2300      	movs	r3, #0
}
 8002688:	4618      	mov	r0, r3
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	10000003 	.word	0x10000003

08002698 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	460b      	mov	r3, r1
 80026a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80026a4:	bf00      	nop
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80026b8:	4b29      	ldr	r3, [pc, #164]	@ (8002760 <HAL_PWREx_ConfigSupply+0xb0>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	f003 0307 	and.w	r3, r3, #7
 80026c0:	2b06      	cmp	r3, #6
 80026c2:	d00a      	beq.n	80026da <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80026c4:	4b26      	ldr	r3, [pc, #152]	@ (8002760 <HAL_PWREx_ConfigSupply+0xb0>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d001      	beq.n	80026d6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e040      	b.n	8002758 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80026d6:	2300      	movs	r3, #0
 80026d8:	e03e      	b.n	8002758 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80026da:	4b21      	ldr	r3, [pc, #132]	@ (8002760 <HAL_PWREx_ConfigSupply+0xb0>)
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80026e2:	491f      	ldr	r1, [pc, #124]	@ (8002760 <HAL_PWREx_ConfigSupply+0xb0>)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80026ea:	f7fe f96b 	bl	80009c4 <HAL_GetTick>
 80026ee:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80026f0:	e009      	b.n	8002706 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80026f2:	f7fe f967 	bl	80009c4 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002700:	d901      	bls.n	8002706 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e028      	b.n	8002758 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002706:	4b16      	ldr	r3, [pc, #88]	@ (8002760 <HAL_PWREx_ConfigSupply+0xb0>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800270e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002712:	d1ee      	bne.n	80026f2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b1e      	cmp	r3, #30
 8002718:	d008      	beq.n	800272c <HAL_PWREx_ConfigSupply+0x7c>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2b2e      	cmp	r3, #46	@ 0x2e
 800271e:	d005      	beq.n	800272c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b1d      	cmp	r3, #29
 8002724:	d002      	beq.n	800272c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2b2d      	cmp	r3, #45	@ 0x2d
 800272a:	d114      	bne.n	8002756 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800272c:	f7fe f94a 	bl	80009c4 <HAL_GetTick>
 8002730:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002732:	e009      	b.n	8002748 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002734:	f7fe f946 	bl	80009c4 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002742:	d901      	bls.n	8002748 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e007      	b.n	8002758 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002748:	4b05      	ldr	r3, [pc, #20]	@ (8002760 <HAL_PWREx_ConfigSupply+0xb0>)
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002750:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002754:	d1ee      	bne.n	8002734 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002756:	2300      	movs	r3, #0
}
 8002758:	4618      	mov	r0, r3
 800275a:	3710      	adds	r7, #16
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	58024800 	.word	0x58024800

08002764 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002768:	4b05      	ldr	r3, [pc, #20]	@ (8002780 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	4a04      	ldr	r2, [pc, #16]	@ (8002780 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800276e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002772:	60d3      	str	r3, [r2, #12]
}
 8002774:	bf00      	nop
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	58024800 	.word	0x58024800

08002784 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b08c      	sub	sp, #48	@ 0x30
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d102      	bne.n	8002798 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	f000 bc48 	b.w	8003028 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0301 	and.w	r3, r3, #1
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f000 8088 	beq.w	80028b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027a6:	4b99      	ldr	r3, [pc, #612]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80027b0:	4b96      	ldr	r3, [pc, #600]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80027b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80027b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027b8:	2b10      	cmp	r3, #16
 80027ba:	d007      	beq.n	80027cc <HAL_RCC_OscConfig+0x48>
 80027bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027be:	2b18      	cmp	r3, #24
 80027c0:	d111      	bne.n	80027e6 <HAL_RCC_OscConfig+0x62>
 80027c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027c4:	f003 0303 	and.w	r3, r3, #3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d10c      	bne.n	80027e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027cc:	4b8f      	ldr	r3, [pc, #572]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d06d      	beq.n	80028b4 <HAL_RCC_OscConfig+0x130>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d169      	bne.n	80028b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	f000 bc21 	b.w	8003028 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027ee:	d106      	bne.n	80027fe <HAL_RCC_OscConfig+0x7a>
 80027f0:	4b86      	ldr	r3, [pc, #536]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a85      	ldr	r2, [pc, #532]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80027f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027fa:	6013      	str	r3, [r2, #0]
 80027fc:	e02e      	b.n	800285c <HAL_RCC_OscConfig+0xd8>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d10c      	bne.n	8002820 <HAL_RCC_OscConfig+0x9c>
 8002806:	4b81      	ldr	r3, [pc, #516]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a80      	ldr	r2, [pc, #512]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 800280c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002810:	6013      	str	r3, [r2, #0]
 8002812:	4b7e      	ldr	r3, [pc, #504]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a7d      	ldr	r2, [pc, #500]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002818:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800281c:	6013      	str	r3, [r2, #0]
 800281e:	e01d      	b.n	800285c <HAL_RCC_OscConfig+0xd8>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002828:	d10c      	bne.n	8002844 <HAL_RCC_OscConfig+0xc0>
 800282a:	4b78      	ldr	r3, [pc, #480]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a77      	ldr	r2, [pc, #476]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002830:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002834:	6013      	str	r3, [r2, #0]
 8002836:	4b75      	ldr	r3, [pc, #468]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a74      	ldr	r2, [pc, #464]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 800283c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002840:	6013      	str	r3, [r2, #0]
 8002842:	e00b      	b.n	800285c <HAL_RCC_OscConfig+0xd8>
 8002844:	4b71      	ldr	r3, [pc, #452]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a70      	ldr	r2, [pc, #448]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 800284a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800284e:	6013      	str	r3, [r2, #0]
 8002850:	4b6e      	ldr	r3, [pc, #440]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a6d      	ldr	r2, [pc, #436]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002856:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800285a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d013      	beq.n	800288c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002864:	f7fe f8ae 	bl	80009c4 <HAL_GetTick>
 8002868:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800286c:	f7fe f8aa 	bl	80009c4 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b64      	cmp	r3, #100	@ 0x64
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e3d4      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800287e:	4b63      	ldr	r3, [pc, #396]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d0f0      	beq.n	800286c <HAL_RCC_OscConfig+0xe8>
 800288a:	e014      	b.n	80028b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288c:	f7fe f89a 	bl	80009c4 <HAL_GetTick>
 8002890:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002892:	e008      	b.n	80028a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002894:	f7fe f896 	bl	80009c4 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b64      	cmp	r3, #100	@ 0x64
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e3c0      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80028a6:	4b59      	ldr	r3, [pc, #356]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1f0      	bne.n	8002894 <HAL_RCC_OscConfig+0x110>
 80028b2:	e000      	b.n	80028b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 80ca 	beq.w	8002a58 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028c4:	4b51      	ldr	r3, [pc, #324]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80028c6:	691b      	ldr	r3, [r3, #16]
 80028c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028cc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80028ce:	4b4f      	ldr	r3, [pc, #316]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80028d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80028d4:	6a3b      	ldr	r3, [r7, #32]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d007      	beq.n	80028ea <HAL_RCC_OscConfig+0x166>
 80028da:	6a3b      	ldr	r3, [r7, #32]
 80028dc:	2b18      	cmp	r3, #24
 80028de:	d156      	bne.n	800298e <HAL_RCC_OscConfig+0x20a>
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d151      	bne.n	800298e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028ea:	4b48      	ldr	r3, [pc, #288]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0304 	and.w	r3, r3, #4
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d005      	beq.n	8002902 <HAL_RCC_OscConfig+0x17e>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e392      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002902:	4b42      	ldr	r3, [pc, #264]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f023 0219 	bic.w	r2, r3, #25
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	493f      	ldr	r1, [pc, #252]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002910:	4313      	orrs	r3, r2
 8002912:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002914:	f7fe f856 	bl	80009c4 <HAL_GetTick>
 8002918:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800291c:	f7fe f852 	bl	80009c4 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e37c      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800292e:	4b37      	ldr	r3, [pc, #220]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0304 	and.w	r3, r3, #4
 8002936:	2b00      	cmp	r3, #0
 8002938:	d0f0      	beq.n	800291c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800293a:	f7fe f873 	bl	8000a24 <HAL_GetREVID>
 800293e:	4603      	mov	r3, r0
 8002940:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002944:	4293      	cmp	r3, r2
 8002946:	d817      	bhi.n	8002978 <HAL_RCC_OscConfig+0x1f4>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	691b      	ldr	r3, [r3, #16]
 800294c:	2b40      	cmp	r3, #64	@ 0x40
 800294e:	d108      	bne.n	8002962 <HAL_RCC_OscConfig+0x1de>
 8002950:	4b2e      	ldr	r3, [pc, #184]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002958:	4a2c      	ldr	r2, [pc, #176]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 800295a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800295e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002960:	e07a      	b.n	8002a58 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002962:	4b2a      	ldr	r3, [pc, #168]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	031b      	lsls	r3, r3, #12
 8002970:	4926      	ldr	r1, [pc, #152]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002972:	4313      	orrs	r3, r2
 8002974:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002976:	e06f      	b.n	8002a58 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002978:	4b24      	ldr	r3, [pc, #144]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	061b      	lsls	r3, r3, #24
 8002986:	4921      	ldr	r1, [pc, #132]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002988:	4313      	orrs	r3, r2
 800298a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800298c:	e064      	b.n	8002a58 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d047      	beq.n	8002a26 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002996:	4b1d      	ldr	r3, [pc, #116]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f023 0219 	bic.w	r2, r3, #25
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	491a      	ldr	r1, [pc, #104]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a8:	f7fe f80c 	bl	80009c4 <HAL_GetTick>
 80029ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029ae:	e008      	b.n	80029c2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029b0:	f7fe f808 	bl	80009c4 <HAL_GetTick>
 80029b4:	4602      	mov	r2, r0
 80029b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b8:	1ad3      	subs	r3, r2, r3
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d901      	bls.n	80029c2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	e332      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029c2:	4b12      	ldr	r3, [pc, #72]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0304 	and.w	r3, r3, #4
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d0f0      	beq.n	80029b0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ce:	f7fe f829 	bl	8000a24 <HAL_GetREVID>
 80029d2:	4603      	mov	r3, r0
 80029d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80029d8:	4293      	cmp	r3, r2
 80029da:	d819      	bhi.n	8002a10 <HAL_RCC_OscConfig+0x28c>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	691b      	ldr	r3, [r3, #16]
 80029e0:	2b40      	cmp	r3, #64	@ 0x40
 80029e2:	d108      	bne.n	80029f6 <HAL_RCC_OscConfig+0x272>
 80029e4:	4b09      	ldr	r3, [pc, #36]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80029ec:	4a07      	ldr	r2, [pc, #28]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80029ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029f2:	6053      	str	r3, [r2, #4]
 80029f4:	e030      	b.n	8002a58 <HAL_RCC_OscConfig+0x2d4>
 80029f6:	4b05      	ldr	r3, [pc, #20]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	691b      	ldr	r3, [r3, #16]
 8002a02:	031b      	lsls	r3, r3, #12
 8002a04:	4901      	ldr	r1, [pc, #4]	@ (8002a0c <HAL_RCC_OscConfig+0x288>)
 8002a06:	4313      	orrs	r3, r2
 8002a08:	604b      	str	r3, [r1, #4]
 8002a0a:	e025      	b.n	8002a58 <HAL_RCC_OscConfig+0x2d4>
 8002a0c:	58024400 	.word	0x58024400
 8002a10:	4b9a      	ldr	r3, [pc, #616]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	691b      	ldr	r3, [r3, #16]
 8002a1c:	061b      	lsls	r3, r3, #24
 8002a1e:	4997      	ldr	r1, [pc, #604]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	604b      	str	r3, [r1, #4]
 8002a24:	e018      	b.n	8002a58 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a26:	4b95      	ldr	r3, [pc, #596]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a94      	ldr	r2, [pc, #592]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a2c:	f023 0301 	bic.w	r3, r3, #1
 8002a30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a32:	f7fd ffc7 	bl	80009c4 <HAL_GetTick>
 8002a36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a3a:	f7fd ffc3 	bl	80009c4 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e2ed      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a4c:	4b8b      	ldr	r3, [pc, #556]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0304 	and.w	r3, r3, #4
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1f0      	bne.n	8002a3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0310 	and.w	r3, r3, #16
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 80a9 	beq.w	8002bb8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a66:	4b85      	ldr	r3, [pc, #532]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a6e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002a70:	4b82      	ldr	r3, [pc, #520]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a74:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	2b08      	cmp	r3, #8
 8002a7a:	d007      	beq.n	8002a8c <HAL_RCC_OscConfig+0x308>
 8002a7c:	69bb      	ldr	r3, [r7, #24]
 8002a7e:	2b18      	cmp	r3, #24
 8002a80:	d13a      	bne.n	8002af8 <HAL_RCC_OscConfig+0x374>
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	f003 0303 	and.w	r3, r3, #3
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d135      	bne.n	8002af8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002a8c:	4b7b      	ldr	r3, [pc, #492]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d005      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x320>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	2b80      	cmp	r3, #128	@ 0x80
 8002a9e:	d001      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e2c1      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002aa4:	f7fd ffbe 	bl	8000a24 <HAL_GetREVID>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d817      	bhi.n	8002ae2 <HAL_RCC_OscConfig+0x35e>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a1b      	ldr	r3, [r3, #32]
 8002ab6:	2b20      	cmp	r3, #32
 8002ab8:	d108      	bne.n	8002acc <HAL_RCC_OscConfig+0x348>
 8002aba:	4b70      	ldr	r3, [pc, #448]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002ac2:	4a6e      	ldr	r2, [pc, #440]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002ac4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002ac8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002aca:	e075      	b.n	8002bb8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002acc:	4b6b      	ldr	r3, [pc, #428]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a1b      	ldr	r3, [r3, #32]
 8002ad8:	069b      	lsls	r3, r3, #26
 8002ada:	4968      	ldr	r1, [pc, #416]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002ae0:	e06a      	b.n	8002bb8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ae2:	4b66      	ldr	r3, [pc, #408]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a1b      	ldr	r3, [r3, #32]
 8002aee:	061b      	lsls	r3, r3, #24
 8002af0:	4962      	ldr	r1, [pc, #392]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002af6:	e05f      	b.n	8002bb8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	69db      	ldr	r3, [r3, #28]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d042      	beq.n	8002b86 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002b00:	4b5e      	ldr	r3, [pc, #376]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a5d      	ldr	r2, [pc, #372]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0c:	f7fd ff5a 	bl	80009c4 <HAL_GetTick>
 8002b10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b12:	e008      	b.n	8002b26 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002b14:	f7fd ff56 	bl	80009c4 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e280      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b26:	4b55      	ldr	r3, [pc, #340]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d0f0      	beq.n	8002b14 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b32:	f7fd ff77 	bl	8000a24 <HAL_GetREVID>
 8002b36:	4603      	mov	r3, r0
 8002b38:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d817      	bhi.n	8002b70 <HAL_RCC_OscConfig+0x3ec>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	2b20      	cmp	r3, #32
 8002b46:	d108      	bne.n	8002b5a <HAL_RCC_OscConfig+0x3d6>
 8002b48:	4b4c      	ldr	r3, [pc, #304]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002b50:	4a4a      	ldr	r2, [pc, #296]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b52:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002b56:	6053      	str	r3, [r2, #4]
 8002b58:	e02e      	b.n	8002bb8 <HAL_RCC_OscConfig+0x434>
 8002b5a:	4b48      	ldr	r3, [pc, #288]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a1b      	ldr	r3, [r3, #32]
 8002b66:	069b      	lsls	r3, r3, #26
 8002b68:	4944      	ldr	r1, [pc, #272]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	604b      	str	r3, [r1, #4]
 8002b6e:	e023      	b.n	8002bb8 <HAL_RCC_OscConfig+0x434>
 8002b70:	4b42      	ldr	r3, [pc, #264]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	061b      	lsls	r3, r3, #24
 8002b7e:	493f      	ldr	r1, [pc, #252]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b80:	4313      	orrs	r3, r2
 8002b82:	60cb      	str	r3, [r1, #12]
 8002b84:	e018      	b.n	8002bb8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002b86:	4b3d      	ldr	r3, [pc, #244]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a3c      	ldr	r2, [pc, #240]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002b8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b92:	f7fd ff17 	bl	80009c4 <HAL_GetTick>
 8002b96:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002b98:	e008      	b.n	8002bac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002b9a:	f7fd ff13 	bl	80009c4 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d901      	bls.n	8002bac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e23d      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002bac:	4b33      	ldr	r3, [pc, #204]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1f0      	bne.n	8002b9a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d036      	beq.n	8002c32 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d019      	beq.n	8002c00 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bcc:	4b2b      	ldr	r3, [pc, #172]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002bce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bd0:	4a2a      	ldr	r2, [pc, #168]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002bd2:	f043 0301 	orr.w	r3, r3, #1
 8002bd6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bd8:	f7fd fef4 	bl	80009c4 <HAL_GetTick>
 8002bdc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002bde:	e008      	b.n	8002bf2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002be0:	f7fd fef0 	bl	80009c4 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e21a      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002bf2:	4b22      	ldr	r3, [pc, #136]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002bf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d0f0      	beq.n	8002be0 <HAL_RCC_OscConfig+0x45c>
 8002bfe:	e018      	b.n	8002c32 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c00:	4b1e      	ldr	r3, [pc, #120]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002c02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c04:	4a1d      	ldr	r2, [pc, #116]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002c06:	f023 0301 	bic.w	r3, r3, #1
 8002c0a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c0c:	f7fd feda 	bl	80009c4 <HAL_GetTick>
 8002c10:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c14:	f7fd fed6 	bl	80009c4 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e200      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c26:	4b15      	ldr	r3, [pc, #84]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002c28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f0      	bne.n	8002c14 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0320 	and.w	r3, r3, #32
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d039      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d01c      	beq.n	8002c80 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c46:	4b0d      	ldr	r3, [pc, #52]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a0c      	ldr	r2, [pc, #48]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002c4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c50:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002c52:	f7fd feb7 	bl	80009c4 <HAL_GetTick>
 8002c56:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c58:	e008      	b.n	8002c6c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c5a:	f7fd feb3 	bl	80009c4 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e1dd      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c6c:	4b03      	ldr	r3, [pc, #12]	@ (8002c7c <HAL_RCC_OscConfig+0x4f8>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d0f0      	beq.n	8002c5a <HAL_RCC_OscConfig+0x4d6>
 8002c78:	e01b      	b.n	8002cb2 <HAL_RCC_OscConfig+0x52e>
 8002c7a:	bf00      	nop
 8002c7c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c80:	4b9b      	ldr	r3, [pc, #620]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a9a      	ldr	r2, [pc, #616]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002c86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c8a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002c8c:	f7fd fe9a 	bl	80009c4 <HAL_GetTick>
 8002c90:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002c92:	e008      	b.n	8002ca6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c94:	f7fd fe96 	bl	80009c4 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e1c0      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ca6:	4b92      	ldr	r3, [pc, #584]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1f0      	bne.n	8002c94 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0304 	and.w	r3, r3, #4
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	f000 8081 	beq.w	8002dc2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002cc0:	4b8c      	ldr	r3, [pc, #560]	@ (8002ef4 <HAL_RCC_OscConfig+0x770>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a8b      	ldr	r2, [pc, #556]	@ (8002ef4 <HAL_RCC_OscConfig+0x770>)
 8002cc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ccc:	f7fd fe7a 	bl	80009c4 <HAL_GetTick>
 8002cd0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002cd2:	e008      	b.n	8002ce6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cd4:	f7fd fe76 	bl	80009c4 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b64      	cmp	r3, #100	@ 0x64
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e1a0      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ce6:	4b83      	ldr	r3, [pc, #524]	@ (8002ef4 <HAL_RCC_OscConfig+0x770>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d0f0      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d106      	bne.n	8002d08 <HAL_RCC_OscConfig+0x584>
 8002cfa:	4b7d      	ldr	r3, [pc, #500]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cfe:	4a7c      	ldr	r2, [pc, #496]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d00:	f043 0301 	orr.w	r3, r3, #1
 8002d04:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d06:	e02d      	b.n	8002d64 <HAL_RCC_OscConfig+0x5e0>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d10c      	bne.n	8002d2a <HAL_RCC_OscConfig+0x5a6>
 8002d10:	4b77      	ldr	r3, [pc, #476]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d14:	4a76      	ldr	r2, [pc, #472]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d16:	f023 0301 	bic.w	r3, r3, #1
 8002d1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d1c:	4b74      	ldr	r3, [pc, #464]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d20:	4a73      	ldr	r2, [pc, #460]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d22:	f023 0304 	bic.w	r3, r3, #4
 8002d26:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d28:	e01c      	b.n	8002d64 <HAL_RCC_OscConfig+0x5e0>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	2b05      	cmp	r3, #5
 8002d30:	d10c      	bne.n	8002d4c <HAL_RCC_OscConfig+0x5c8>
 8002d32:	4b6f      	ldr	r3, [pc, #444]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d36:	4a6e      	ldr	r2, [pc, #440]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d38:	f043 0304 	orr.w	r3, r3, #4
 8002d3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d3e:	4b6c      	ldr	r3, [pc, #432]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d42:	4a6b      	ldr	r2, [pc, #428]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d4a:	e00b      	b.n	8002d64 <HAL_RCC_OscConfig+0x5e0>
 8002d4c:	4b68      	ldr	r3, [pc, #416]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d50:	4a67      	ldr	r2, [pc, #412]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d52:	f023 0301 	bic.w	r3, r3, #1
 8002d56:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d58:	4b65      	ldr	r3, [pc, #404]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d5c:	4a64      	ldr	r2, [pc, #400]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d5e:	f023 0304 	bic.w	r3, r3, #4
 8002d62:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d015      	beq.n	8002d98 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d6c:	f7fd fe2a 	bl	80009c4 <HAL_GetTick>
 8002d70:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d72:	e00a      	b.n	8002d8a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d74:	f7fd fe26 	bl	80009c4 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e14e      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002d8a:	4b59      	ldr	r3, [pc, #356]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d0ee      	beq.n	8002d74 <HAL_RCC_OscConfig+0x5f0>
 8002d96:	e014      	b.n	8002dc2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d98:	f7fd fe14 	bl	80009c4 <HAL_GetTick>
 8002d9c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002d9e:	e00a      	b.n	8002db6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da0:	f7fd fe10 	bl	80009c4 <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e138      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002db6:	4b4e      	ldr	r3, [pc, #312]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002db8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1ee      	bne.n	8002da0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	f000 812d 	beq.w	8003026 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002dcc:	4b48      	ldr	r3, [pc, #288]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002dd4:	2b18      	cmp	r3, #24
 8002dd6:	f000 80bd 	beq.w	8002f54 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	f040 809e 	bne.w	8002f20 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002de4:	4b42      	ldr	r3, [pc, #264]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a41      	ldr	r2, [pc, #260]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002dea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df0:	f7fd fde8 	bl	80009c4 <HAL_GetTick>
 8002df4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002df6:	e008      	b.n	8002e0a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df8:	f7fd fde4 	bl	80009c4 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e10e      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e0a:	4b39      	ldr	r3, [pc, #228]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d1f0      	bne.n	8002df8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e16:	4b36      	ldr	r3, [pc, #216]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e18:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e1a:	4b37      	ldr	r3, [pc, #220]	@ (8002ef8 <HAL_RCC_OscConfig+0x774>)
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e26:	0112      	lsls	r2, r2, #4
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	4931      	ldr	r1, [pc, #196]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	628b      	str	r3, [r1, #40]	@ 0x28
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e34:	3b01      	subs	r3, #1
 8002e36:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	025b      	lsls	r3, r3, #9
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	431a      	orrs	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	041b      	lsls	r3, r3, #16
 8002e4e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002e52:	431a      	orrs	r2, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e58:	3b01      	subs	r3, #1
 8002e5a:	061b      	lsls	r3, r3, #24
 8002e5c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002e60:	4923      	ldr	r1, [pc, #140]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002e66:	4b22      	ldr	r3, [pc, #136]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e6a:	4a21      	ldr	r2, [pc, #132]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e6c:	f023 0301 	bic.w	r3, r3, #1
 8002e70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002e72:	4b1f      	ldr	r3, [pc, #124]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e76:	4b21      	ldr	r3, [pc, #132]	@ (8002efc <HAL_RCC_OscConfig+0x778>)
 8002e78:	4013      	ands	r3, r2
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e7e:	00d2      	lsls	r2, r2, #3
 8002e80:	491b      	ldr	r1, [pc, #108]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002e86:	4b1a      	ldr	r3, [pc, #104]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e8a:	f023 020c 	bic.w	r2, r3, #12
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e92:	4917      	ldr	r1, [pc, #92]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002e98:	4b15      	ldr	r3, [pc, #84]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e9c:	f023 0202 	bic.w	r2, r3, #2
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ea4:	4912      	ldr	r1, [pc, #72]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002eaa:	4b11      	ldr	r3, [pc, #68]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eae:	4a10      	ldr	r2, [pc, #64]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002eb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eba:	4a0d      	ldr	r2, [pc, #52]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ebc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ec0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ec8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ecc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002ece:	4b08      	ldr	r3, [pc, #32]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed2:	4a07      	ldr	r2, [pc, #28]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ed4:	f043 0301 	orr.w	r3, r3, #1
 8002ed8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002eda:	4b05      	ldr	r3, [pc, #20]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a04      	ldr	r2, [pc, #16]	@ (8002ef0 <HAL_RCC_OscConfig+0x76c>)
 8002ee0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ee4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee6:	f7fd fd6d 	bl	80009c4 <HAL_GetTick>
 8002eea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002eec:	e011      	b.n	8002f12 <HAL_RCC_OscConfig+0x78e>
 8002eee:	bf00      	nop
 8002ef0:	58024400 	.word	0x58024400
 8002ef4:	58024800 	.word	0x58024800
 8002ef8:	fffffc0c 	.word	0xfffffc0c
 8002efc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f00:	f7fd fd60 	bl	80009c4 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e08a      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f12:	4b47      	ldr	r3, [pc, #284]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d0f0      	beq.n	8002f00 <HAL_RCC_OscConfig+0x77c>
 8002f1e:	e082      	b.n	8003026 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f20:	4b43      	ldr	r3, [pc, #268]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a42      	ldr	r2, [pc, #264]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002f26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2c:	f7fd fd4a 	bl	80009c4 <HAL_GetTick>
 8002f30:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f34:	f7fd fd46 	bl	80009c4 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e070      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f46:	4b3a      	ldr	r3, [pc, #232]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d1f0      	bne.n	8002f34 <HAL_RCC_OscConfig+0x7b0>
 8002f52:	e068      	b.n	8003026 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002f54:	4b36      	ldr	r3, [pc, #216]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f58:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002f5a:	4b35      	ldr	r3, [pc, #212]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d031      	beq.n	8002fcc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	f003 0203 	and.w	r2, r3, #3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d12a      	bne.n	8002fcc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	091b      	lsrs	r3, r3, #4
 8002f7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d122      	bne.n	8002fcc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f90:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d11a      	bne.n	8002fcc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	0a5b      	lsrs	r3, r3, #9
 8002f9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fa2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d111      	bne.n	8002fcc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	0c1b      	lsrs	r3, r3, #16
 8002fac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d108      	bne.n	8002fcc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	0e1b      	lsrs	r3, r3, #24
 8002fbe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fc6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d001      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e02b      	b.n	8003028 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002fd0:	4b17      	ldr	r3, [pc, #92]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002fd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fd4:	08db      	lsrs	r3, r3, #3
 8002fd6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002fda:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fe0:	693a      	ldr	r2, [r7, #16]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d01f      	beq.n	8003026 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002fe6:	4b12      	ldr	r3, [pc, #72]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fea:	4a11      	ldr	r2, [pc, #68]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8002fec:	f023 0301 	bic.w	r3, r3, #1
 8002ff0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ff2:	f7fd fce7 	bl	80009c4 <HAL_GetTick>
 8002ff6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002ff8:	bf00      	nop
 8002ffa:	f7fd fce3 	bl	80009c4 <HAL_GetTick>
 8002ffe:	4602      	mov	r2, r0
 8003000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003002:	4293      	cmp	r3, r2
 8003004:	d0f9      	beq.n	8002ffa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003006:	4b0a      	ldr	r3, [pc, #40]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8003008:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800300a:	4b0a      	ldr	r3, [pc, #40]	@ (8003034 <HAL_RCC_OscConfig+0x8b0>)
 800300c:	4013      	ands	r3, r2
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003012:	00d2      	lsls	r2, r2, #3
 8003014:	4906      	ldr	r1, [pc, #24]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8003016:	4313      	orrs	r3, r2
 8003018:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800301a:	4b05      	ldr	r3, [pc, #20]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 800301c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301e:	4a04      	ldr	r2, [pc, #16]	@ (8003030 <HAL_RCC_OscConfig+0x8ac>)
 8003020:	f043 0301 	orr.w	r3, r3, #1
 8003024:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3730      	adds	r7, #48	@ 0x30
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	58024400 	.word	0x58024400
 8003034:	ffff0007 	.word	0xffff0007

08003038 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d101      	bne.n	800304c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e19c      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800304c:	4b8a      	ldr	r3, [pc, #552]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 030f 	and.w	r3, r3, #15
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d910      	bls.n	800307c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305a:	4b87      	ldr	r3, [pc, #540]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f023 020f 	bic.w	r2, r3, #15
 8003062:	4985      	ldr	r1, [pc, #532]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	4313      	orrs	r3, r2
 8003068:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800306a:	4b83      	ldr	r3, [pc, #524]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	429a      	cmp	r2, r3
 8003076:	d001      	beq.n	800307c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e184      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0304 	and.w	r3, r3, #4
 8003084:	2b00      	cmp	r3, #0
 8003086:	d010      	beq.n	80030aa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	691a      	ldr	r2, [r3, #16]
 800308c:	4b7b      	ldr	r3, [pc, #492]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003094:	429a      	cmp	r2, r3
 8003096:	d908      	bls.n	80030aa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003098:	4b78      	ldr	r3, [pc, #480]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800309a:	699b      	ldr	r3, [r3, #24]
 800309c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	4975      	ldr	r1, [pc, #468]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0308 	and.w	r3, r3, #8
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d010      	beq.n	80030d8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	695a      	ldr	r2, [r3, #20]
 80030ba:	4b70      	ldr	r3, [pc, #448]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80030bc:	69db      	ldr	r3, [r3, #28]
 80030be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d908      	bls.n	80030d8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80030c6:	4b6d      	ldr	r3, [pc, #436]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80030c8:	69db      	ldr	r3, [r3, #28]
 80030ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	496a      	ldr	r1, [pc, #424]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0310 	and.w	r3, r3, #16
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d010      	beq.n	8003106 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	699a      	ldr	r2, [r3, #24]
 80030e8:	4b64      	ldr	r3, [pc, #400]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80030ea:	69db      	ldr	r3, [r3, #28]
 80030ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d908      	bls.n	8003106 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80030f4:	4b61      	ldr	r3, [pc, #388]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80030f6:	69db      	ldr	r3, [r3, #28]
 80030f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	495e      	ldr	r1, [pc, #376]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003102:	4313      	orrs	r3, r2
 8003104:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0320 	and.w	r3, r3, #32
 800310e:	2b00      	cmp	r3, #0
 8003110:	d010      	beq.n	8003134 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	69da      	ldr	r2, [r3, #28]
 8003116:	4b59      	ldr	r3, [pc, #356]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003118:	6a1b      	ldr	r3, [r3, #32]
 800311a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800311e:	429a      	cmp	r2, r3
 8003120:	d908      	bls.n	8003134 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003122:	4b56      	ldr	r3, [pc, #344]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003124:	6a1b      	ldr	r3, [r3, #32]
 8003126:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	4953      	ldr	r1, [pc, #332]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003130:	4313      	orrs	r3, r2
 8003132:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d010      	beq.n	8003162 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	68da      	ldr	r2, [r3, #12]
 8003144:	4b4d      	ldr	r3, [pc, #308]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003146:	699b      	ldr	r3, [r3, #24]
 8003148:	f003 030f 	and.w	r3, r3, #15
 800314c:	429a      	cmp	r2, r3
 800314e:	d908      	bls.n	8003162 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003150:	4b4a      	ldr	r3, [pc, #296]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	f023 020f 	bic.w	r2, r3, #15
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	4947      	ldr	r1, [pc, #284]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800315e:	4313      	orrs	r3, r2
 8003160:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	2b00      	cmp	r3, #0
 800316c:	d055      	beq.n	800321a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800316e:	4b43      	ldr	r3, [pc, #268]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003170:	699b      	ldr	r3, [r3, #24]
 8003172:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	4940      	ldr	r1, [pc, #256]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800317c:	4313      	orrs	r3, r2
 800317e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	2b02      	cmp	r3, #2
 8003186:	d107      	bne.n	8003198 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003188:	4b3c      	ldr	r3, [pc, #240]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d121      	bne.n	80031d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e0f6      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	2b03      	cmp	r3, #3
 800319e:	d107      	bne.n	80031b0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80031a0:	4b36      	ldr	r3, [pc, #216]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d115      	bne.n	80031d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e0ea      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d107      	bne.n	80031c8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80031b8:	4b30      	ldr	r3, [pc, #192]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d109      	bne.n	80031d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0de      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031c8:	4b2c      	ldr	r3, [pc, #176]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0304 	and.w	r3, r3, #4
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d101      	bne.n	80031d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e0d6      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031d8:	4b28      	ldr	r3, [pc, #160]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80031da:	691b      	ldr	r3, [r3, #16]
 80031dc:	f023 0207 	bic.w	r2, r3, #7
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	4925      	ldr	r1, [pc, #148]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031ea:	f7fd fbeb 	bl	80009c4 <HAL_GetTick>
 80031ee:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031f0:	e00a      	b.n	8003208 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031f2:	f7fd fbe7 	bl	80009c4 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003200:	4293      	cmp	r3, r2
 8003202:	d901      	bls.n	8003208 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e0be      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003208:	4b1c      	ldr	r3, [pc, #112]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	429a      	cmp	r2, r3
 8003218:	d1eb      	bne.n	80031f2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b00      	cmp	r3, #0
 8003224:	d010      	beq.n	8003248 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68da      	ldr	r2, [r3, #12]
 800322a:	4b14      	ldr	r3, [pc, #80]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 800322c:	699b      	ldr	r3, [r3, #24]
 800322e:	f003 030f 	and.w	r3, r3, #15
 8003232:	429a      	cmp	r2, r3
 8003234:	d208      	bcs.n	8003248 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003236:	4b11      	ldr	r3, [pc, #68]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	f023 020f 	bic.w	r2, r3, #15
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	490e      	ldr	r1, [pc, #56]	@ (800327c <HAL_RCC_ClockConfig+0x244>)
 8003244:	4313      	orrs	r3, r2
 8003246:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003248:	4b0b      	ldr	r3, [pc, #44]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 030f 	and.w	r3, r3, #15
 8003250:	683a      	ldr	r2, [r7, #0]
 8003252:	429a      	cmp	r2, r3
 8003254:	d214      	bcs.n	8003280 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003256:	4b08      	ldr	r3, [pc, #32]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f023 020f 	bic.w	r2, r3, #15
 800325e:	4906      	ldr	r1, [pc, #24]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	4313      	orrs	r3, r2
 8003264:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003266:	4b04      	ldr	r3, [pc, #16]	@ (8003278 <HAL_RCC_ClockConfig+0x240>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 030f 	and.w	r3, r3, #15
 800326e:	683a      	ldr	r2, [r7, #0]
 8003270:	429a      	cmp	r2, r3
 8003272:	d005      	beq.n	8003280 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e086      	b.n	8003386 <HAL_RCC_ClockConfig+0x34e>
 8003278:	52002000 	.word	0x52002000
 800327c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b00      	cmp	r3, #0
 800328a:	d010      	beq.n	80032ae <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	691a      	ldr	r2, [r3, #16]
 8003290:	4b3f      	ldr	r3, [pc, #252]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003298:	429a      	cmp	r2, r3
 800329a:	d208      	bcs.n	80032ae <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800329c:	4b3c      	ldr	r3, [pc, #240]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	4939      	ldr	r1, [pc, #228]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0308 	and.w	r3, r3, #8
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d010      	beq.n	80032dc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	695a      	ldr	r2, [r3, #20]
 80032be:	4b34      	ldr	r3, [pc, #208]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 80032c0:	69db      	ldr	r3, [r3, #28]
 80032c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d208      	bcs.n	80032dc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80032ca:	4b31      	ldr	r3, [pc, #196]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	492e      	ldr	r1, [pc, #184]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0310 	and.w	r3, r3, #16
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d010      	beq.n	800330a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	699a      	ldr	r2, [r3, #24]
 80032ec:	4b28      	ldr	r3, [pc, #160]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 80032ee:	69db      	ldr	r3, [r3, #28]
 80032f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d208      	bcs.n	800330a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80032f8:	4b25      	ldr	r3, [pc, #148]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 80032fa:	69db      	ldr	r3, [r3, #28]
 80032fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	4922      	ldr	r1, [pc, #136]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 8003306:	4313      	orrs	r3, r2
 8003308:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0320 	and.w	r3, r3, #32
 8003312:	2b00      	cmp	r3, #0
 8003314:	d010      	beq.n	8003338 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	69da      	ldr	r2, [r3, #28]
 800331a:	4b1d      	ldr	r3, [pc, #116]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 800331c:	6a1b      	ldr	r3, [r3, #32]
 800331e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003322:	429a      	cmp	r2, r3
 8003324:	d208      	bcs.n	8003338 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003326:	4b1a      	ldr	r3, [pc, #104]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 8003328:	6a1b      	ldr	r3, [r3, #32]
 800332a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	4917      	ldr	r1, [pc, #92]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 8003334:	4313      	orrs	r3, r2
 8003336:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003338:	f000 f834 	bl	80033a4 <HAL_RCC_GetSysClockFreq>
 800333c:	4602      	mov	r2, r0
 800333e:	4b14      	ldr	r3, [pc, #80]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	0a1b      	lsrs	r3, r3, #8
 8003344:	f003 030f 	and.w	r3, r3, #15
 8003348:	4912      	ldr	r1, [pc, #72]	@ (8003394 <HAL_RCC_ClockConfig+0x35c>)
 800334a:	5ccb      	ldrb	r3, [r1, r3]
 800334c:	f003 031f 	and.w	r3, r3, #31
 8003350:	fa22 f303 	lsr.w	r3, r2, r3
 8003354:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003356:	4b0e      	ldr	r3, [pc, #56]	@ (8003390 <HAL_RCC_ClockConfig+0x358>)
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	f003 030f 	and.w	r3, r3, #15
 800335e:	4a0d      	ldr	r2, [pc, #52]	@ (8003394 <HAL_RCC_ClockConfig+0x35c>)
 8003360:	5cd3      	ldrb	r3, [r2, r3]
 8003362:	f003 031f 	and.w	r3, r3, #31
 8003366:	693a      	ldr	r2, [r7, #16]
 8003368:	fa22 f303 	lsr.w	r3, r2, r3
 800336c:	4a0a      	ldr	r2, [pc, #40]	@ (8003398 <HAL_RCC_ClockConfig+0x360>)
 800336e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003370:	4a0a      	ldr	r2, [pc, #40]	@ (800339c <HAL_RCC_ClockConfig+0x364>)
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003376:	4b0a      	ldr	r3, [pc, #40]	@ (80033a0 <HAL_RCC_ClockConfig+0x368>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4618      	mov	r0, r3
 800337c:	f7fd fad8 	bl	8000930 <HAL_InitTick>
 8003380:	4603      	mov	r3, r0
 8003382:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003384:	7bfb      	ldrb	r3, [r7, #15]
}
 8003386:	4618      	mov	r0, r3
 8003388:	3718      	adds	r7, #24
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	58024400 	.word	0x58024400
 8003394:	0800903c 	.word	0x0800903c
 8003398:	24000004 	.word	0x24000004
 800339c:	24000000 	.word	0x24000000
 80033a0:	24000008 	.word	0x24000008

080033a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b089      	sub	sp, #36	@ 0x24
 80033a8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033aa:	4bb3      	ldr	r3, [pc, #716]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033ac:	691b      	ldr	r3, [r3, #16]
 80033ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033b2:	2b18      	cmp	r3, #24
 80033b4:	f200 8155 	bhi.w	8003662 <HAL_RCC_GetSysClockFreq+0x2be>
 80033b8:	a201      	add	r2, pc, #4	@ (adr r2, 80033c0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80033ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033be:	bf00      	nop
 80033c0:	08003425 	.word	0x08003425
 80033c4:	08003663 	.word	0x08003663
 80033c8:	08003663 	.word	0x08003663
 80033cc:	08003663 	.word	0x08003663
 80033d0:	08003663 	.word	0x08003663
 80033d4:	08003663 	.word	0x08003663
 80033d8:	08003663 	.word	0x08003663
 80033dc:	08003663 	.word	0x08003663
 80033e0:	0800344b 	.word	0x0800344b
 80033e4:	08003663 	.word	0x08003663
 80033e8:	08003663 	.word	0x08003663
 80033ec:	08003663 	.word	0x08003663
 80033f0:	08003663 	.word	0x08003663
 80033f4:	08003663 	.word	0x08003663
 80033f8:	08003663 	.word	0x08003663
 80033fc:	08003663 	.word	0x08003663
 8003400:	08003451 	.word	0x08003451
 8003404:	08003663 	.word	0x08003663
 8003408:	08003663 	.word	0x08003663
 800340c:	08003663 	.word	0x08003663
 8003410:	08003663 	.word	0x08003663
 8003414:	08003663 	.word	0x08003663
 8003418:	08003663 	.word	0x08003663
 800341c:	08003663 	.word	0x08003663
 8003420:	08003457 	.word	0x08003457
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003424:	4b94      	ldr	r3, [pc, #592]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0320 	and.w	r3, r3, #32
 800342c:	2b00      	cmp	r3, #0
 800342e:	d009      	beq.n	8003444 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003430:	4b91      	ldr	r3, [pc, #580]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	08db      	lsrs	r3, r3, #3
 8003436:	f003 0303 	and.w	r3, r3, #3
 800343a:	4a90      	ldr	r2, [pc, #576]	@ (800367c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800343c:	fa22 f303 	lsr.w	r3, r2, r3
 8003440:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003442:	e111      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003444:	4b8d      	ldr	r3, [pc, #564]	@ (800367c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003446:	61bb      	str	r3, [r7, #24]
      break;
 8003448:	e10e      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800344a:	4b8d      	ldr	r3, [pc, #564]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800344c:	61bb      	str	r3, [r7, #24]
      break;
 800344e:	e10b      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003450:	4b8c      	ldr	r3, [pc, #560]	@ (8003684 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003452:	61bb      	str	r3, [r7, #24]
      break;
 8003454:	e108      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003456:	4b88      	ldr	r3, [pc, #544]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003460:	4b85      	ldr	r3, [pc, #532]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003464:	091b      	lsrs	r3, r3, #4
 8003466:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800346a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800346c:	4b82      	ldr	r3, [pc, #520]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800346e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003470:	f003 0301 	and.w	r3, r3, #1
 8003474:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003476:	4b80      	ldr	r3, [pc, #512]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003478:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800347a:	08db      	lsrs	r3, r3, #3
 800347c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003480:	68fa      	ldr	r2, [r7, #12]
 8003482:	fb02 f303 	mul.w	r3, r2, r3
 8003486:	ee07 3a90 	vmov	s15, r3
 800348a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800348e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	2b00      	cmp	r3, #0
 8003496:	f000 80e1 	beq.w	800365c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	2b02      	cmp	r3, #2
 800349e:	f000 8083 	beq.w	80035a8 <HAL_RCC_GetSysClockFreq+0x204>
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	f200 80a1 	bhi.w	80035ec <HAL_RCC_GetSysClockFreq+0x248>
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <HAL_RCC_GetSysClockFreq+0x114>
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d056      	beq.n	8003564 <HAL_RCC_GetSysClockFreq+0x1c0>
 80034b6:	e099      	b.n	80035ec <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034b8:	4b6f      	ldr	r3, [pc, #444]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0320 	and.w	r3, r3, #32
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d02d      	beq.n	8003520 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80034c4:	4b6c      	ldr	r3, [pc, #432]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	08db      	lsrs	r3, r3, #3
 80034ca:	f003 0303 	and.w	r3, r3, #3
 80034ce:	4a6b      	ldr	r2, [pc, #428]	@ (800367c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80034d0:	fa22 f303 	lsr.w	r3, r2, r3
 80034d4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	ee07 3a90 	vmov	s15, r3
 80034dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	ee07 3a90 	vmov	s15, r3
 80034e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034ee:	4b62      	ldr	r3, [pc, #392]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034f6:	ee07 3a90 	vmov	s15, r3
 80034fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8003502:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003688 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003506:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800350a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800350e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003512:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800351a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800351e:	e087      	b.n	8003630 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	ee07 3a90 	vmov	s15, r3
 8003526:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800352a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800368c <HAL_RCC_GetSysClockFreq+0x2e8>
 800352e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003532:	4b51      	ldr	r3, [pc, #324]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003536:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800353a:	ee07 3a90 	vmov	s15, r3
 800353e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003542:	ed97 6a02 	vldr	s12, [r7, #8]
 8003546:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003688 <HAL_RCC_GetSysClockFreq+0x2e4>
 800354a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800354e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003552:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003556:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800355a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800355e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003562:	e065      	b.n	8003630 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	ee07 3a90 	vmov	s15, r3
 800356a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800356e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003690 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003572:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003576:	4b40      	ldr	r3, [pc, #256]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800357a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800357e:	ee07 3a90 	vmov	s15, r3
 8003582:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003586:	ed97 6a02 	vldr	s12, [r7, #8]
 800358a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003688 <HAL_RCC_GetSysClockFreq+0x2e4>
 800358e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003592:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003596:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800359a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800359e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80035a6:	e043      	b.n	8003630 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	ee07 3a90 	vmov	s15, r3
 80035ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035b2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003694 <HAL_RCC_GetSysClockFreq+0x2f0>
 80035b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035ba:	4b2f      	ldr	r3, [pc, #188]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035c2:	ee07 3a90 	vmov	s15, r3
 80035c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80035ce:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003688 <HAL_RCC_GetSysClockFreq+0x2e4>
 80035d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80035ea:	e021      	b.n	8003630 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	ee07 3a90 	vmov	s15, r3
 80035f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035f6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003690 <HAL_RCC_GetSysClockFreq+0x2ec>
 80035fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003602:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003606:	ee07 3a90 	vmov	s15, r3
 800360a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800360e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003612:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003688 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003616:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800361a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800361e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800362a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800362e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003630:	4b11      	ldr	r3, [pc, #68]	@ (8003678 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003634:	0a5b      	lsrs	r3, r3, #9
 8003636:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800363a:	3301      	adds	r3, #1
 800363c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	ee07 3a90 	vmov	s15, r3
 8003644:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003648:	edd7 6a07 	vldr	s13, [r7, #28]
 800364c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003650:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003654:	ee17 3a90 	vmov	r3, s15
 8003658:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800365a:	e005      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800365c:	2300      	movs	r3, #0
 800365e:	61bb      	str	r3, [r7, #24]
      break;
 8003660:	e002      	b.n	8003668 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003662:	4b07      	ldr	r3, [pc, #28]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003664:	61bb      	str	r3, [r7, #24]
      break;
 8003666:	bf00      	nop
  }

  return sysclockfreq;
 8003668:	69bb      	ldr	r3, [r7, #24]
}
 800366a:	4618      	mov	r0, r3
 800366c:	3724      	adds	r7, #36	@ 0x24
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	58024400 	.word	0x58024400
 800367c:	03d09000 	.word	0x03d09000
 8003680:	003d0900 	.word	0x003d0900
 8003684:	00b71b00 	.word	0x00b71b00
 8003688:	46000000 	.word	0x46000000
 800368c:	4c742400 	.word	0x4c742400
 8003690:	4a742400 	.word	0x4a742400
 8003694:	4b371b00 	.word	0x4b371b00

08003698 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800369e:	f7ff fe81 	bl	80033a4 <HAL_RCC_GetSysClockFreq>
 80036a2:	4602      	mov	r2, r0
 80036a4:	4b10      	ldr	r3, [pc, #64]	@ (80036e8 <HAL_RCC_GetHCLKFreq+0x50>)
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	0a1b      	lsrs	r3, r3, #8
 80036aa:	f003 030f 	and.w	r3, r3, #15
 80036ae:	490f      	ldr	r1, [pc, #60]	@ (80036ec <HAL_RCC_GetHCLKFreq+0x54>)
 80036b0:	5ccb      	ldrb	r3, [r1, r3]
 80036b2:	f003 031f 	and.w	r3, r3, #31
 80036b6:	fa22 f303 	lsr.w	r3, r2, r3
 80036ba:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80036bc:	4b0a      	ldr	r3, [pc, #40]	@ (80036e8 <HAL_RCC_GetHCLKFreq+0x50>)
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	f003 030f 	and.w	r3, r3, #15
 80036c4:	4a09      	ldr	r2, [pc, #36]	@ (80036ec <HAL_RCC_GetHCLKFreq+0x54>)
 80036c6:	5cd3      	ldrb	r3, [r2, r3]
 80036c8:	f003 031f 	and.w	r3, r3, #31
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	fa22 f303 	lsr.w	r3, r2, r3
 80036d2:	4a07      	ldr	r2, [pc, #28]	@ (80036f0 <HAL_RCC_GetHCLKFreq+0x58>)
 80036d4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80036d6:	4a07      	ldr	r2, [pc, #28]	@ (80036f4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80036dc:	4b04      	ldr	r3, [pc, #16]	@ (80036f0 <HAL_RCC_GetHCLKFreq+0x58>)
 80036de:	681b      	ldr	r3, [r3, #0]
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3708      	adds	r7, #8
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	58024400 	.word	0x58024400
 80036ec:	0800903c 	.word	0x0800903c
 80036f0:	24000004 	.word	0x24000004
 80036f4:	24000000 	.word	0x24000000

080036f8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036fc:	b0ca      	sub	sp, #296	@ 0x128
 80036fe:	af00      	add	r7, sp, #0
 8003700:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003704:	2300      	movs	r3, #0
 8003706:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800370a:	2300      	movs	r3, #0
 800370c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003718:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800371c:	2500      	movs	r5, #0
 800371e:	ea54 0305 	orrs.w	r3, r4, r5
 8003722:	d049      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003728:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800372a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800372e:	d02f      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003730:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003734:	d828      	bhi.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003736:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800373a:	d01a      	beq.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800373c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003740:	d822      	bhi.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003742:	2b00      	cmp	r3, #0
 8003744:	d003      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003746:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800374a:	d007      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800374c:	e01c      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800374e:	4bb8      	ldr	r3, [pc, #736]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003752:	4ab7      	ldr	r2, [pc, #732]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003754:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003758:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800375a:	e01a      	b.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800375c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003760:	3308      	adds	r3, #8
 8003762:	2102      	movs	r1, #2
 8003764:	4618      	mov	r0, r3
 8003766:	f001 f9d1 	bl	8004b0c <RCCEx_PLL2_Config>
 800376a:	4603      	mov	r3, r0
 800376c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003770:	e00f      	b.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003776:	3328      	adds	r3, #40	@ 0x28
 8003778:	2102      	movs	r1, #2
 800377a:	4618      	mov	r0, r3
 800377c:	f001 fa78 	bl	8004c70 <RCCEx_PLL3_Config>
 8003780:	4603      	mov	r3, r0
 8003782:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003786:	e004      	b.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800378e:	e000      	b.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003790:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003792:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003796:	2b00      	cmp	r3, #0
 8003798:	d10a      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800379a:	4ba5      	ldr	r3, [pc, #660]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800379c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800379e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80037a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037a8:	4aa1      	ldr	r2, [pc, #644]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037aa:	430b      	orrs	r3, r1
 80037ac:	6513      	str	r3, [r2, #80]	@ 0x50
 80037ae:	e003      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80037b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80037c4:	f04f 0900 	mov.w	r9, #0
 80037c8:	ea58 0309 	orrs.w	r3, r8, r9
 80037cc:	d047      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80037ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037d4:	2b04      	cmp	r3, #4
 80037d6:	d82a      	bhi.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x136>
 80037d8:	a201      	add	r2, pc, #4	@ (adr r2, 80037e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80037da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037de:	bf00      	nop
 80037e0:	080037f5 	.word	0x080037f5
 80037e4:	08003803 	.word	0x08003803
 80037e8:	08003819 	.word	0x08003819
 80037ec:	08003837 	.word	0x08003837
 80037f0:	08003837 	.word	0x08003837
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037f4:	4b8e      	ldr	r3, [pc, #568]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f8:	4a8d      	ldr	r2, [pc, #564]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003800:	e01a      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003806:	3308      	adds	r3, #8
 8003808:	2100      	movs	r1, #0
 800380a:	4618      	mov	r0, r3
 800380c:	f001 f97e 	bl	8004b0c <RCCEx_PLL2_Config>
 8003810:	4603      	mov	r3, r0
 8003812:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003816:	e00f      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800381c:	3328      	adds	r3, #40	@ 0x28
 800381e:	2100      	movs	r1, #0
 8003820:	4618      	mov	r0, r3
 8003822:	f001 fa25 	bl	8004c70 <RCCEx_PLL3_Config>
 8003826:	4603      	mov	r3, r0
 8003828:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800382c:	e004      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003834:	e000      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003836:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003838:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800383c:	2b00      	cmp	r3, #0
 800383e:	d10a      	bne.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003840:	4b7b      	ldr	r3, [pc, #492]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003844:	f023 0107 	bic.w	r1, r3, #7
 8003848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800384c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800384e:	4a78      	ldr	r2, [pc, #480]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003850:	430b      	orrs	r3, r1
 8003852:	6513      	str	r3, [r2, #80]	@ 0x50
 8003854:	e003      	b.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003856:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800385a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800385e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003866:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800386a:	f04f 0b00 	mov.w	fp, #0
 800386e:	ea5a 030b 	orrs.w	r3, sl, fp
 8003872:	d04c      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003874:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800387a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800387e:	d030      	beq.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003880:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003884:	d829      	bhi.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003886:	2bc0      	cmp	r3, #192	@ 0xc0
 8003888:	d02d      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800388a:	2bc0      	cmp	r3, #192	@ 0xc0
 800388c:	d825      	bhi.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800388e:	2b80      	cmp	r3, #128	@ 0x80
 8003890:	d018      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003892:	2b80      	cmp	r3, #128	@ 0x80
 8003894:	d821      	bhi.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003896:	2b00      	cmp	r3, #0
 8003898:	d002      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800389a:	2b40      	cmp	r3, #64	@ 0x40
 800389c:	d007      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800389e:	e01c      	b.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038a0:	4b63      	ldr	r3, [pc, #396]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a4:	4a62      	ldr	r2, [pc, #392]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80038ac:	e01c      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b2:	3308      	adds	r3, #8
 80038b4:	2100      	movs	r1, #0
 80038b6:	4618      	mov	r0, r3
 80038b8:	f001 f928 	bl	8004b0c <RCCEx_PLL2_Config>
 80038bc:	4603      	mov	r3, r0
 80038be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80038c2:	e011      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c8:	3328      	adds	r3, #40	@ 0x28
 80038ca:	2100      	movs	r1, #0
 80038cc:	4618      	mov	r0, r3
 80038ce:	f001 f9cf 	bl	8004c70 <RCCEx_PLL3_Config>
 80038d2:	4603      	mov	r3, r0
 80038d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80038d8:	e006      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038e0:	e002      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80038e2:	bf00      	nop
 80038e4:	e000      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80038e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d10a      	bne.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80038f0:	4b4f      	ldr	r3, [pc, #316]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038f4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80038f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038fe:	4a4c      	ldr	r2, [pc, #304]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003900:	430b      	orrs	r3, r1
 8003902:	6513      	str	r3, [r2, #80]	@ 0x50
 8003904:	e003      	b.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003906:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800390a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800390e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003916:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800391a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800391e:	2300      	movs	r3, #0
 8003920:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003924:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003928:	460b      	mov	r3, r1
 800392a:	4313      	orrs	r3, r2
 800392c:	d053      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800392e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003932:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003936:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800393a:	d035      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800393c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003940:	d82e      	bhi.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003942:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003946:	d031      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003948:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800394c:	d828      	bhi.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800394e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003952:	d01a      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003954:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003958:	d822      	bhi.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800395a:	2b00      	cmp	r3, #0
 800395c:	d003      	beq.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800395e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003962:	d007      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003964:	e01c      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003966:	4b32      	ldr	r3, [pc, #200]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396a:	4a31      	ldr	r2, [pc, #196]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800396c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003970:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003972:	e01c      	b.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003978:	3308      	adds	r3, #8
 800397a:	2100      	movs	r1, #0
 800397c:	4618      	mov	r0, r3
 800397e:	f001 f8c5 	bl	8004b0c <RCCEx_PLL2_Config>
 8003982:	4603      	mov	r3, r0
 8003984:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003988:	e011      	b.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800398a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800398e:	3328      	adds	r3, #40	@ 0x28
 8003990:	2100      	movs	r1, #0
 8003992:	4618      	mov	r0, r3
 8003994:	f001 f96c 	bl	8004c70 <RCCEx_PLL3_Config>
 8003998:	4603      	mov	r3, r0
 800399a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800399e:	e006      	b.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039a6:	e002      	b.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80039a8:	bf00      	nop
 80039aa:	e000      	b.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80039ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d10b      	bne.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80039b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ba:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80039be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80039c6:	4a1a      	ldr	r2, [pc, #104]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039c8:	430b      	orrs	r3, r1
 80039ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80039cc:	e003      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80039d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039de:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80039e2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80039e6:	2300      	movs	r3, #0
 80039e8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80039ec:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80039f0:	460b      	mov	r3, r1
 80039f2:	4313      	orrs	r3, r2
 80039f4:	d056      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80039f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80039fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a02:	d038      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003a04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a08:	d831      	bhi.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a0a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a0e:	d034      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003a10:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a14:	d82b      	bhi.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a16:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a1a:	d01d      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003a1c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a20:	d825      	bhi.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d006      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003a26:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a2a:	d00a      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003a2c:	e01f      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a2e:	bf00      	nop
 8003a30:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a34:	4ba2      	ldr	r3, [pc, #648]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a38:	4aa1      	ldr	r2, [pc, #644]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a40:	e01c      	b.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a46:	3308      	adds	r3, #8
 8003a48:	2100      	movs	r1, #0
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f001 f85e 	bl	8004b0c <RCCEx_PLL2_Config>
 8003a50:	4603      	mov	r3, r0
 8003a52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003a56:	e011      	b.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a5c:	3328      	adds	r3, #40	@ 0x28
 8003a5e:	2100      	movs	r1, #0
 8003a60:	4618      	mov	r0, r3
 8003a62:	f001 f905 	bl	8004c70 <RCCEx_PLL3_Config>
 8003a66:	4603      	mov	r3, r0
 8003a68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a6c:	e006      	b.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a74:	e002      	b.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003a76:	bf00      	nop
 8003a78:	e000      	b.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003a7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d10b      	bne.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003a84:	4b8e      	ldr	r3, [pc, #568]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a88:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a90:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003a94:	4a8a      	ldr	r2, [pc, #552]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a96:	430b      	orrs	r3, r1
 8003a98:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a9a:	e003      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aa0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aac:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003ab0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003aba:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003abe:	460b      	mov	r3, r1
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	d03a      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003ac4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aca:	2b30      	cmp	r3, #48	@ 0x30
 8003acc:	d01f      	beq.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003ace:	2b30      	cmp	r3, #48	@ 0x30
 8003ad0:	d819      	bhi.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003ad2:	2b20      	cmp	r3, #32
 8003ad4:	d00c      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003ad6:	2b20      	cmp	r3, #32
 8003ad8:	d815      	bhi.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d019      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003ade:	2b10      	cmp	r3, #16
 8003ae0:	d111      	bne.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ae2:	4b77      	ldr	r3, [pc, #476]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae6:	4a76      	ldr	r2, [pc, #472]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ae8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003aec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003aee:	e011      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af4:	3308      	adds	r3, #8
 8003af6:	2102      	movs	r1, #2
 8003af8:	4618      	mov	r0, r3
 8003afa:	f001 f807 	bl	8004b0c <RCCEx_PLL2_Config>
 8003afe:	4603      	mov	r3, r0
 8003b00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003b04:	e006      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b0c:	e002      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003b0e:	bf00      	nop
 8003b10:	e000      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003b12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10a      	bne.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003b1c:	4b68      	ldr	r3, [pc, #416]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b20:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b2a:	4a65      	ldr	r2, [pc, #404]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b2c:	430b      	orrs	r3, r1
 8003b2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b30:	e003      	b.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b42:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003b46:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003b50:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003b54:	460b      	mov	r3, r1
 8003b56:	4313      	orrs	r3, r2
 8003b58:	d051      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003b5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b64:	d035      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003b66:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b6a:	d82e      	bhi.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003b6c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b70:	d031      	beq.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003b72:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b76:	d828      	bhi.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003b78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b7c:	d01a      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003b7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b82:	d822      	bhi.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d003      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003b88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b8c:	d007      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003b8e:	e01c      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b90:	4b4b      	ldr	r3, [pc, #300]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b94:	4a4a      	ldr	r2, [pc, #296]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003b9c:	e01c      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ba2:	3308      	adds	r3, #8
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f000 ffb0 	bl	8004b0c <RCCEx_PLL2_Config>
 8003bac:	4603      	mov	r3, r0
 8003bae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003bb2:	e011      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb8:	3328      	adds	r3, #40	@ 0x28
 8003bba:	2100      	movs	r1, #0
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f001 f857 	bl	8004c70 <RCCEx_PLL3_Config>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003bc8:	e006      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bd0:	e002      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003bd2:	bf00      	nop
 8003bd4:	e000      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003bd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d10a      	bne.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003be0:	4b37      	ldr	r3, [pc, #220]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003be2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003be4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bee:	4a34      	ldr	r2, [pc, #208]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bf0:	430b      	orrs	r3, r1
 8003bf2:	6513      	str	r3, [r2, #80]	@ 0x50
 8003bf4:	e003      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bfa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c06:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003c0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c0e:	2300      	movs	r3, #0
 8003c10:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003c14:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003c18:	460b      	mov	r3, r1
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	d056      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003c1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c28:	d033      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003c2a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c2e:	d82c      	bhi.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003c30:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c34:	d02f      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003c36:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c3a:	d826      	bhi.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003c3c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003c40:	d02b      	beq.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003c42:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003c46:	d820      	bhi.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003c48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c4c:	d012      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003c4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c52:	d81a      	bhi.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d022      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003c58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c5c:	d115      	bne.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c62:	3308      	adds	r3, #8
 8003c64:	2101      	movs	r1, #1
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 ff50 	bl	8004b0c <RCCEx_PLL2_Config>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003c72:	e015      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c78:	3328      	adds	r3, #40	@ 0x28
 8003c7a:	2101      	movs	r1, #1
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f000 fff7 	bl	8004c70 <RCCEx_PLL3_Config>
 8003c82:	4603      	mov	r3, r0
 8003c84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003c88:	e00a      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c90:	e006      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003c92:	bf00      	nop
 8003c94:	e004      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003c96:	bf00      	nop
 8003c98:	e002      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003c9a:	bf00      	nop
 8003c9c:	e000      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003c9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ca0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d10d      	bne.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003ca8:	4b05      	ldr	r3, [pc, #20]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003caa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cac:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cb6:	4a02      	ldr	r2, [pc, #8]	@ (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cb8:	430b      	orrs	r3, r1
 8003cba:	6513      	str	r3, [r2, #80]	@ 0x50
 8003cbc:	e006      	b.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003cbe:	bf00      	nop
 8003cc0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003cd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003cdc:	2300      	movs	r3, #0
 8003cde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003ce2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	d055      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cf0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003cf4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003cf8:	d033      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003cfa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003cfe:	d82c      	bhi.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d04:	d02f      	beq.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003d06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d0a:	d826      	bhi.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d0c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d10:	d02b      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003d12:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d16:	d820      	bhi.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d1c:	d012      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003d1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d22:	d81a      	bhi.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d022      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003d28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d2c:	d115      	bne.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d32:	3308      	adds	r3, #8
 8003d34:	2101      	movs	r1, #1
 8003d36:	4618      	mov	r0, r3
 8003d38:	f000 fee8 	bl	8004b0c <RCCEx_PLL2_Config>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003d42:	e015      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d48:	3328      	adds	r3, #40	@ 0x28
 8003d4a:	2101      	movs	r1, #1
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f000 ff8f 	bl	8004c70 <RCCEx_PLL3_Config>
 8003d52:	4603      	mov	r3, r0
 8003d54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003d58:	e00a      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d60:	e006      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003d62:	bf00      	nop
 8003d64:	e004      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003d66:	bf00      	nop
 8003d68:	e002      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003d6a:	bf00      	nop
 8003d6c:	e000      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003d6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d10b      	bne.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003d78:	4ba3      	ldr	r3, [pc, #652]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d7c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003d80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d84:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003d88:	4a9f      	ldr	r2, [pc, #636]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d8a:	430b      	orrs	r3, r1
 8003d8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d8e:	e003      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003da4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003da8:	2300      	movs	r3, #0
 8003daa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003dae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003db2:	460b      	mov	r3, r1
 8003db4:	4313      	orrs	r3, r2
 8003db6:	d037      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dc2:	d00e      	beq.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003dc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dc8:	d816      	bhi.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d018      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003dce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003dd2:	d111      	bne.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dd4:	4b8c      	ldr	r3, [pc, #560]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd8:	4a8b      	ldr	r2, [pc, #556]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003de0:	e00f      	b.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de6:	3308      	adds	r3, #8
 8003de8:	2101      	movs	r1, #1
 8003dea:	4618      	mov	r0, r3
 8003dec:	f000 fe8e 	bl	8004b0c <RCCEx_PLL2_Config>
 8003df0:	4603      	mov	r3, r0
 8003df2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003df6:	e004      	b.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dfe:	e000      	b.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003e00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d10a      	bne.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e0a:	4b7f      	ldr	r3, [pc, #508]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e0e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003e12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e18:	4a7b      	ldr	r2, [pc, #492]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e1a:	430b      	orrs	r3, r1
 8003e1c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e1e:	e003      	b.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e30:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003e34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e38:	2300      	movs	r3, #0
 8003e3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003e3e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003e42:	460b      	mov	r3, r1
 8003e44:	4313      	orrs	r3, r2
 8003e46:	d039      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e4e:	2b03      	cmp	r3, #3
 8003e50:	d81c      	bhi.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003e52:	a201      	add	r2, pc, #4	@ (adr r2, 8003e58 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e58:	08003e95 	.word	0x08003e95
 8003e5c:	08003e69 	.word	0x08003e69
 8003e60:	08003e77 	.word	0x08003e77
 8003e64:	08003e95 	.word	0x08003e95
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e68:	4b67      	ldr	r3, [pc, #412]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e6c:	4a66      	ldr	r2, [pc, #408]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003e74:	e00f      	b.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e7a:	3308      	adds	r3, #8
 8003e7c:	2102      	movs	r1, #2
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f000 fe44 	bl	8004b0c <RCCEx_PLL2_Config>
 8003e84:	4603      	mov	r3, r0
 8003e86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003e8a:	e004      	b.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e92:	e000      	b.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003e94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d10a      	bne.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003e9e:	4b5a      	ldr	r3, [pc, #360]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ea2:	f023 0103 	bic.w	r1, r3, #3
 8003ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eac:	4a56      	ldr	r2, [pc, #344]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003eae:	430b      	orrs	r3, r1
 8003eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003eb2:	e003      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003ec8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ecc:	2300      	movs	r3, #0
 8003ece:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003ed2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	f000 809f 	beq.w	800401c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ede:	4b4b      	ldr	r3, [pc, #300]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a4a      	ldr	r2, [pc, #296]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003ee4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ee8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003eea:	f7fc fd6b 	bl	80009c4 <HAL_GetTick>
 8003eee:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ef2:	e00b      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ef4:	f7fc fd66 	bl	80009c4 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	2b64      	cmp	r3, #100	@ 0x64
 8003f02:	d903      	bls.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f0a:	e005      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f0c:	4b3f      	ldr	r3, [pc, #252]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d0ed      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003f18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d179      	bne.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003f20:	4b39      	ldr	r3, [pc, #228]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f22:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f28:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f2c:	4053      	eors	r3, r2
 8003f2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d015      	beq.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f36:	4b34      	ldr	r3, [pc, #208]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f3e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f42:	4b31      	ldr	r3, [pc, #196]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f46:	4a30      	ldr	r2, [pc, #192]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f4c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f4e:	4b2e      	ldr	r3, [pc, #184]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f52:	4a2d      	ldr	r2, [pc, #180]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f58:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003f5a:	4a2b      	ldr	r2, [pc, #172]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f5c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003f60:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f66:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f6e:	d118      	bne.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f70:	f7fc fd28 	bl	80009c4 <HAL_GetTick>
 8003f74:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f78:	e00d      	b.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f7a:	f7fc fd23 	bl	80009c4 <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003f84:	1ad2      	subs	r2, r2, r3
 8003f86:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d903      	bls.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003f94:	e005      	b.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f96:	4b1c      	ldr	r3, [pc, #112]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f9a:	f003 0302 	and.w	r3, r3, #2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d0eb      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003fa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d129      	bne.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003fb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fba:	d10e      	bne.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003fbc:	4b12      	ldr	r3, [pc, #72]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003fcc:	091a      	lsrs	r2, r3, #4
 8003fce:	4b10      	ldr	r3, [pc, #64]	@ (8004010 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	4a0d      	ldr	r2, [pc, #52]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fd4:	430b      	orrs	r3, r1
 8003fd6:	6113      	str	r3, [r2, #16]
 8003fd8:	e005      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003fda:	4b0b      	ldr	r3, [pc, #44]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	4a0a      	ldr	r2, [pc, #40]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fe0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003fe4:	6113      	str	r3, [r2, #16]
 8003fe6:	4b08      	ldr	r3, [pc, #32]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fe8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ff2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ff6:	4a04      	ldr	r2, [pc, #16]	@ (8004008 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ff8:	430b      	orrs	r3, r1
 8003ffa:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ffc:	e00e      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ffe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004002:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004006:	e009      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004008:	58024400 	.word	0x58024400
 800400c:	58024800 	.word	0x58024800
 8004010:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004014:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004018:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800401c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004024:	f002 0301 	and.w	r3, r2, #1
 8004028:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800402c:	2300      	movs	r3, #0
 800402e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004032:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004036:	460b      	mov	r3, r1
 8004038:	4313      	orrs	r3, r2
 800403a:	f000 8089 	beq.w	8004150 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800403e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004042:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004044:	2b28      	cmp	r3, #40	@ 0x28
 8004046:	d86b      	bhi.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004048:	a201      	add	r2, pc, #4	@ (adr r2, 8004050 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800404a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800404e:	bf00      	nop
 8004050:	08004129 	.word	0x08004129
 8004054:	08004121 	.word	0x08004121
 8004058:	08004121 	.word	0x08004121
 800405c:	08004121 	.word	0x08004121
 8004060:	08004121 	.word	0x08004121
 8004064:	08004121 	.word	0x08004121
 8004068:	08004121 	.word	0x08004121
 800406c:	08004121 	.word	0x08004121
 8004070:	080040f5 	.word	0x080040f5
 8004074:	08004121 	.word	0x08004121
 8004078:	08004121 	.word	0x08004121
 800407c:	08004121 	.word	0x08004121
 8004080:	08004121 	.word	0x08004121
 8004084:	08004121 	.word	0x08004121
 8004088:	08004121 	.word	0x08004121
 800408c:	08004121 	.word	0x08004121
 8004090:	0800410b 	.word	0x0800410b
 8004094:	08004121 	.word	0x08004121
 8004098:	08004121 	.word	0x08004121
 800409c:	08004121 	.word	0x08004121
 80040a0:	08004121 	.word	0x08004121
 80040a4:	08004121 	.word	0x08004121
 80040a8:	08004121 	.word	0x08004121
 80040ac:	08004121 	.word	0x08004121
 80040b0:	08004129 	.word	0x08004129
 80040b4:	08004121 	.word	0x08004121
 80040b8:	08004121 	.word	0x08004121
 80040bc:	08004121 	.word	0x08004121
 80040c0:	08004121 	.word	0x08004121
 80040c4:	08004121 	.word	0x08004121
 80040c8:	08004121 	.word	0x08004121
 80040cc:	08004121 	.word	0x08004121
 80040d0:	08004129 	.word	0x08004129
 80040d4:	08004121 	.word	0x08004121
 80040d8:	08004121 	.word	0x08004121
 80040dc:	08004121 	.word	0x08004121
 80040e0:	08004121 	.word	0x08004121
 80040e4:	08004121 	.word	0x08004121
 80040e8:	08004121 	.word	0x08004121
 80040ec:	08004121 	.word	0x08004121
 80040f0:	08004129 	.word	0x08004129
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f8:	3308      	adds	r3, #8
 80040fa:	2101      	movs	r1, #1
 80040fc:	4618      	mov	r0, r3
 80040fe:	f000 fd05 	bl	8004b0c <RCCEx_PLL2_Config>
 8004102:	4603      	mov	r3, r0
 8004104:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004108:	e00f      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800410a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800410e:	3328      	adds	r3, #40	@ 0x28
 8004110:	2101      	movs	r1, #1
 8004112:	4618      	mov	r0, r3
 8004114:	f000 fdac 	bl	8004c70 <RCCEx_PLL3_Config>
 8004118:	4603      	mov	r3, r0
 800411a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800411e:	e004      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004126:	e000      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004128:	bf00      	nop
    }

    if (ret == HAL_OK)
 800412a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800412e:	2b00      	cmp	r3, #0
 8004130:	d10a      	bne.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004132:	4bbf      	ldr	r3, [pc, #764]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004136:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800413a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004140:	4abb      	ldr	r2, [pc, #748]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004142:	430b      	orrs	r3, r1
 8004144:	6553      	str	r3, [r2, #84]	@ 0x54
 8004146:	e003      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004148:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800414c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004158:	f002 0302 	and.w	r3, r2, #2
 800415c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004160:	2300      	movs	r3, #0
 8004162:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004166:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800416a:	460b      	mov	r3, r1
 800416c:	4313      	orrs	r3, r2
 800416e:	d041      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004170:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004174:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004176:	2b05      	cmp	r3, #5
 8004178:	d824      	bhi.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800417a:	a201      	add	r2, pc, #4	@ (adr r2, 8004180 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800417c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004180:	080041cd 	.word	0x080041cd
 8004184:	08004199 	.word	0x08004199
 8004188:	080041af 	.word	0x080041af
 800418c:	080041cd 	.word	0x080041cd
 8004190:	080041cd 	.word	0x080041cd
 8004194:	080041cd 	.word	0x080041cd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800419c:	3308      	adds	r3, #8
 800419e:	2101      	movs	r1, #1
 80041a0:	4618      	mov	r0, r3
 80041a2:	f000 fcb3 	bl	8004b0c <RCCEx_PLL2_Config>
 80041a6:	4603      	mov	r3, r0
 80041a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80041ac:	e00f      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b2:	3328      	adds	r3, #40	@ 0x28
 80041b4:	2101      	movs	r1, #1
 80041b6:	4618      	mov	r0, r3
 80041b8:	f000 fd5a 	bl	8004c70 <RCCEx_PLL3_Config>
 80041bc:	4603      	mov	r3, r0
 80041be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80041c2:	e004      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041ca:	e000      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80041cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d10a      	bne.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80041d6:	4b96      	ldr	r3, [pc, #600]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041da:	f023 0107 	bic.w	r1, r3, #7
 80041de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041e4:	4a92      	ldr	r2, [pc, #584]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041e6:	430b      	orrs	r3, r1
 80041e8:	6553      	str	r3, [r2, #84]	@ 0x54
 80041ea:	e003      	b.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041fc:	f002 0304 	and.w	r3, r2, #4
 8004200:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004204:	2300      	movs	r3, #0
 8004206:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800420a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800420e:	460b      	mov	r3, r1
 8004210:	4313      	orrs	r3, r2
 8004212:	d044      	beq.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004218:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800421c:	2b05      	cmp	r3, #5
 800421e:	d825      	bhi.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004220:	a201      	add	r2, pc, #4	@ (adr r2, 8004228 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004226:	bf00      	nop
 8004228:	08004275 	.word	0x08004275
 800422c:	08004241 	.word	0x08004241
 8004230:	08004257 	.word	0x08004257
 8004234:	08004275 	.word	0x08004275
 8004238:	08004275 	.word	0x08004275
 800423c:	08004275 	.word	0x08004275
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004244:	3308      	adds	r3, #8
 8004246:	2101      	movs	r1, #1
 8004248:	4618      	mov	r0, r3
 800424a:	f000 fc5f 	bl	8004b0c <RCCEx_PLL2_Config>
 800424e:	4603      	mov	r3, r0
 8004250:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004254:	e00f      	b.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800425a:	3328      	adds	r3, #40	@ 0x28
 800425c:	2101      	movs	r1, #1
 800425e:	4618      	mov	r0, r3
 8004260:	f000 fd06 	bl	8004c70 <RCCEx_PLL3_Config>
 8004264:	4603      	mov	r3, r0
 8004266:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800426a:	e004      	b.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004272:	e000      	b.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004274:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004276:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800427a:	2b00      	cmp	r3, #0
 800427c:	d10b      	bne.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800427e:	4b6c      	ldr	r3, [pc, #432]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004282:	f023 0107 	bic.w	r1, r3, #7
 8004286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800428a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800428e:	4a68      	ldr	r2, [pc, #416]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004290:	430b      	orrs	r3, r1
 8004292:	6593      	str	r3, [r2, #88]	@ 0x58
 8004294:	e003      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004296:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800429a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800429e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a6:	f002 0320 	and.w	r3, r2, #32
 80042aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80042ae:	2300      	movs	r3, #0
 80042b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80042b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80042b8:	460b      	mov	r3, r1
 80042ba:	4313      	orrs	r3, r2
 80042bc:	d055      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80042be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042ca:	d033      	beq.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80042cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042d0:	d82c      	bhi.n	800432c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80042d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042d6:	d02f      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80042d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042dc:	d826      	bhi.n	800432c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80042de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80042e2:	d02b      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80042e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80042e8:	d820      	bhi.n	800432c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80042ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042ee:	d012      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80042f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042f4:	d81a      	bhi.n	800432c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d022      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80042fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042fe:	d115      	bne.n	800432c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004304:	3308      	adds	r3, #8
 8004306:	2100      	movs	r1, #0
 8004308:	4618      	mov	r0, r3
 800430a:	f000 fbff 	bl	8004b0c <RCCEx_PLL2_Config>
 800430e:	4603      	mov	r3, r0
 8004310:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004314:	e015      	b.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800431a:	3328      	adds	r3, #40	@ 0x28
 800431c:	2102      	movs	r1, #2
 800431e:	4618      	mov	r0, r3
 8004320:	f000 fca6 	bl	8004c70 <RCCEx_PLL3_Config>
 8004324:	4603      	mov	r3, r0
 8004326:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800432a:	e00a      	b.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004332:	e006      	b.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004334:	bf00      	nop
 8004336:	e004      	b.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004338:	bf00      	nop
 800433a:	e002      	b.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800433c:	bf00      	nop
 800433e:	e000      	b.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004340:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004342:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004346:	2b00      	cmp	r3, #0
 8004348:	d10b      	bne.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800434a:	4b39      	ldr	r3, [pc, #228]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800434c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800434e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800435a:	4a35      	ldr	r2, [pc, #212]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800435c:	430b      	orrs	r3, r1
 800435e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004360:	e003      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004362:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004366:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800436a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004372:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004376:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800437a:	2300      	movs	r3, #0
 800437c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004380:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004384:	460b      	mov	r3, r1
 8004386:	4313      	orrs	r3, r2
 8004388:	d058      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800438a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800438e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004392:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004396:	d033      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004398:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800439c:	d82c      	bhi.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800439e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043a2:	d02f      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80043a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043a8:	d826      	bhi.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80043aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043ae:	d02b      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80043b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043b4:	d820      	bhi.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80043b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043ba:	d012      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80043bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043c0:	d81a      	bhi.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d022      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80043c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043ca:	d115      	bne.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80043cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d0:	3308      	adds	r3, #8
 80043d2:	2100      	movs	r1, #0
 80043d4:	4618      	mov	r0, r3
 80043d6:	f000 fb99 	bl	8004b0c <RCCEx_PLL2_Config>
 80043da:	4603      	mov	r3, r0
 80043dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80043e0:	e015      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80043e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e6:	3328      	adds	r3, #40	@ 0x28
 80043e8:	2102      	movs	r1, #2
 80043ea:	4618      	mov	r0, r3
 80043ec:	f000 fc40 	bl	8004c70 <RCCEx_PLL3_Config>
 80043f0:	4603      	mov	r3, r0
 80043f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80043f6:	e00a      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043fe:	e006      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004400:	bf00      	nop
 8004402:	e004      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004404:	bf00      	nop
 8004406:	e002      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004408:	bf00      	nop
 800440a:	e000      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800440c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800440e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004412:	2b00      	cmp	r3, #0
 8004414:	d10e      	bne.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004416:	4b06      	ldr	r3, [pc, #24]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800441a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800441e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004422:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004426:	4a02      	ldr	r2, [pc, #8]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004428:	430b      	orrs	r3, r1
 800442a:	6593      	str	r3, [r2, #88]	@ 0x58
 800442c:	e006      	b.n	800443c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800442e:	bf00      	nop
 8004430:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004434:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004438:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800443c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004444:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004448:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800444c:	2300      	movs	r3, #0
 800444e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004452:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004456:	460b      	mov	r3, r1
 8004458:	4313      	orrs	r3, r2
 800445a:	d055      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800445c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004460:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004464:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004468:	d033      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800446a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800446e:	d82c      	bhi.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004470:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004474:	d02f      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004476:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800447a:	d826      	bhi.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800447c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004480:	d02b      	beq.n	80044da <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004482:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004486:	d820      	bhi.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004488:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800448c:	d012      	beq.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800448e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004492:	d81a      	bhi.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004494:	2b00      	cmp	r3, #0
 8004496:	d022      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004498:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800449c:	d115      	bne.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800449e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a2:	3308      	adds	r3, #8
 80044a4:	2100      	movs	r1, #0
 80044a6:	4618      	mov	r0, r3
 80044a8:	f000 fb30 	bl	8004b0c <RCCEx_PLL2_Config>
 80044ac:	4603      	mov	r3, r0
 80044ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80044b2:	e015      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80044b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b8:	3328      	adds	r3, #40	@ 0x28
 80044ba:	2102      	movs	r1, #2
 80044bc:	4618      	mov	r0, r3
 80044be:	f000 fbd7 	bl	8004c70 <RCCEx_PLL3_Config>
 80044c2:	4603      	mov	r3, r0
 80044c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80044c8:	e00a      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044d0:	e006      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80044d2:	bf00      	nop
 80044d4:	e004      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80044d6:	bf00      	nop
 80044d8:	e002      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80044da:	bf00      	nop
 80044dc:	e000      	b.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80044de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d10b      	bne.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80044e8:	4ba1      	ldr	r3, [pc, #644]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ec:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80044f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80044f8:	4a9d      	ldr	r2, [pc, #628]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044fa:	430b      	orrs	r3, r1
 80044fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80044fe:	e003      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004500:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004504:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800450c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004510:	f002 0308 	and.w	r3, r2, #8
 8004514:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004518:	2300      	movs	r3, #0
 800451a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800451e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004522:	460b      	mov	r3, r1
 8004524:	4313      	orrs	r3, r2
 8004526:	d01e      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800452c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004530:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004534:	d10c      	bne.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453a:	3328      	adds	r3, #40	@ 0x28
 800453c:	2102      	movs	r1, #2
 800453e:	4618      	mov	r0, r3
 8004540:	f000 fb96 	bl	8004c70 <RCCEx_PLL3_Config>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d002      	beq.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004550:	4b87      	ldr	r3, [pc, #540]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004554:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004560:	4a83      	ldr	r2, [pc, #524]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004562:	430b      	orrs	r3, r1
 8004564:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800456a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456e:	f002 0310 	and.w	r3, r2, #16
 8004572:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004576:	2300      	movs	r3, #0
 8004578:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800457c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004580:	460b      	mov	r3, r1
 8004582:	4313      	orrs	r3, r2
 8004584:	d01e      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800458e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004592:	d10c      	bne.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004598:	3328      	adds	r3, #40	@ 0x28
 800459a:	2102      	movs	r1, #2
 800459c:	4618      	mov	r0, r3
 800459e:	f000 fb67 	bl	8004c70 <RCCEx_PLL3_Config>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d002      	beq.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80045ae:	4b70      	ldr	r3, [pc, #448]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045b2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80045b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045be:	4a6c      	ldr	r2, [pc, #432]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045c0:	430b      	orrs	r3, r1
 80045c2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045cc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80045d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045d4:	2300      	movs	r3, #0
 80045d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80045da:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80045de:	460b      	mov	r3, r1
 80045e0:	4313      	orrs	r3, r2
 80045e2:	d03e      	beq.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80045e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80045ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80045f0:	d022      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80045f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80045f6:	d81b      	bhi.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d003      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80045fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004600:	d00b      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004602:	e015      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004608:	3308      	adds	r3, #8
 800460a:	2100      	movs	r1, #0
 800460c:	4618      	mov	r0, r3
 800460e:	f000 fa7d 	bl	8004b0c <RCCEx_PLL2_Config>
 8004612:	4603      	mov	r3, r0
 8004614:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004618:	e00f      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800461a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800461e:	3328      	adds	r3, #40	@ 0x28
 8004620:	2102      	movs	r1, #2
 8004622:	4618      	mov	r0, r3
 8004624:	f000 fb24 	bl	8004c70 <RCCEx_PLL3_Config>
 8004628:	4603      	mov	r3, r0
 800462a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800462e:	e004      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004636:	e000      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004638:	bf00      	nop
    }

    if (ret == HAL_OK)
 800463a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10b      	bne.n	800465a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004642:	4b4b      	ldr	r3, [pc, #300]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004646:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800464a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004652:	4a47      	ldr	r2, [pc, #284]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004654:	430b      	orrs	r3, r1
 8004656:	6593      	str	r3, [r2, #88]	@ 0x58
 8004658:	e003      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800465a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800465e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800466a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800466e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004670:	2300      	movs	r3, #0
 8004672:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004674:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004678:	460b      	mov	r3, r1
 800467a:	4313      	orrs	r3, r2
 800467c:	d03b      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800467e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004686:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800468a:	d01f      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800468c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004690:	d818      	bhi.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004692:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004696:	d003      	beq.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004698:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800469c:	d007      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800469e:	e011      	b.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046a0:	4b33      	ldr	r3, [pc, #204]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a4:	4a32      	ldr	r2, [pc, #200]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80046ac:	e00f      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b2:	3328      	adds	r3, #40	@ 0x28
 80046b4:	2101      	movs	r1, #1
 80046b6:	4618      	mov	r0, r3
 80046b8:	f000 fada 	bl	8004c70 <RCCEx_PLL3_Config>
 80046bc:	4603      	mov	r3, r0
 80046be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80046c2:	e004      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046ca:	e000      	b.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80046cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10b      	bne.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046d6:	4b26      	ldr	r3, [pc, #152]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046da:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80046de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e6:	4a22      	ldr	r2, [pc, #136]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046e8:	430b      	orrs	r3, r1
 80046ea:	6553      	str	r3, [r2, #84]	@ 0x54
 80046ec:	e003      	b.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80046f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046fe:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004702:	673b      	str	r3, [r7, #112]	@ 0x70
 8004704:	2300      	movs	r3, #0
 8004706:	677b      	str	r3, [r7, #116]	@ 0x74
 8004708:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800470c:	460b      	mov	r3, r1
 800470e:	4313      	orrs	r3, r2
 8004710:	d034      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004716:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004718:	2b00      	cmp	r3, #0
 800471a:	d003      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800471c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004720:	d007      	beq.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004722:	e011      	b.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004724:	4b12      	ldr	r3, [pc, #72]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004728:	4a11      	ldr	r2, [pc, #68]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800472a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800472e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004730:	e00e      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004736:	3308      	adds	r3, #8
 8004738:	2102      	movs	r1, #2
 800473a:	4618      	mov	r0, r3
 800473c:	f000 f9e6 	bl	8004b0c <RCCEx_PLL2_Config>
 8004740:	4603      	mov	r3, r0
 8004742:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004746:	e003      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800474e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004750:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10d      	bne.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004758:	4b05      	ldr	r3, [pc, #20]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800475a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800475c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004764:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004766:	4a02      	ldr	r2, [pc, #8]	@ (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004768:	430b      	orrs	r3, r1
 800476a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800476c:	e006      	b.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800476e:	bf00      	nop
 8004770:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004774:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004778:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800477c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004784:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004788:	66bb      	str	r3, [r7, #104]	@ 0x68
 800478a:	2300      	movs	r3, #0
 800478c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800478e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004792:	460b      	mov	r3, r1
 8004794:	4313      	orrs	r3, r2
 8004796:	d00c      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800479c:	3328      	adds	r3, #40	@ 0x28
 800479e:	2102      	movs	r1, #2
 80047a0:	4618      	mov	r0, r3
 80047a2:	f000 fa65 	bl	8004c70 <RCCEx_PLL3_Config>
 80047a6:	4603      	mov	r3, r0
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d002      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80047ac:	2301      	movs	r3, #1
 80047ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80047b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ba:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80047be:	663b      	str	r3, [r7, #96]	@ 0x60
 80047c0:	2300      	movs	r3, #0
 80047c2:	667b      	str	r3, [r7, #100]	@ 0x64
 80047c4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80047c8:	460b      	mov	r3, r1
 80047ca:	4313      	orrs	r3, r2
 80047cc:	d038      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80047ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047da:	d018      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80047dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047e0:	d811      	bhi.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80047e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047e6:	d014      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80047e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047ec:	d80b      	bhi.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d011      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80047f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047f6:	d106      	bne.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047f8:	4bc3      	ldr	r3, [pc, #780]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047fc:	4ac2      	ldr	r2, [pc, #776]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004802:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004804:	e008      	b.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800480c:	e004      	b.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800480e:	bf00      	nop
 8004810:	e002      	b.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004812:	bf00      	nop
 8004814:	e000      	b.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004816:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004818:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800481c:	2b00      	cmp	r3, #0
 800481e:	d10b      	bne.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004820:	4bb9      	ldr	r3, [pc, #740]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004822:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004824:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800482c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004830:	4ab5      	ldr	r2, [pc, #724]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004832:	430b      	orrs	r3, r1
 8004834:	6553      	str	r3, [r2, #84]	@ 0x54
 8004836:	e003      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004838:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800483c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004848:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800484c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800484e:	2300      	movs	r3, #0
 8004850:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004852:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004856:	460b      	mov	r3, r1
 8004858:	4313      	orrs	r3, r2
 800485a:	d009      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800485c:	4baa      	ldr	r3, [pc, #680]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800485e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004860:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004868:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800486a:	4aa7      	ldr	r2, [pc, #668]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800486c:	430b      	orrs	r3, r1
 800486e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004878:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800487c:	653b      	str	r3, [r7, #80]	@ 0x50
 800487e:	2300      	movs	r3, #0
 8004880:	657b      	str	r3, [r7, #84]	@ 0x54
 8004882:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004886:	460b      	mov	r3, r1
 8004888:	4313      	orrs	r3, r2
 800488a:	d00a      	beq.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800488c:	4b9e      	ldr	r3, [pc, #632]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004898:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800489c:	4a9a      	ldr	r2, [pc, #616]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800489e:	430b      	orrs	r3, r1
 80048a0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80048a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048aa:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80048ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048b0:	2300      	movs	r3, #0
 80048b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048b4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80048b8:	460b      	mov	r3, r1
 80048ba:	4313      	orrs	r3, r2
 80048bc:	d009      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80048be:	4b92      	ldr	r3, [pc, #584]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048c2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80048c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048cc:	4a8e      	ldr	r2, [pc, #568]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048ce:	430b      	orrs	r3, r1
 80048d0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80048d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048da:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80048de:	643b      	str	r3, [r7, #64]	@ 0x40
 80048e0:	2300      	movs	r3, #0
 80048e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80048e4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80048e8:	460b      	mov	r3, r1
 80048ea:	4313      	orrs	r3, r2
 80048ec:	d00e      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80048ee:	4b86      	ldr	r3, [pc, #536]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	4a85      	ldr	r2, [pc, #532]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048f4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80048f8:	6113      	str	r3, [r2, #16]
 80048fa:	4b83      	ldr	r3, [pc, #524]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048fc:	6919      	ldr	r1, [r3, #16]
 80048fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004902:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004906:	4a80      	ldr	r2, [pc, #512]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004908:	430b      	orrs	r3, r1
 800490a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800490c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004914:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004918:	63bb      	str	r3, [r7, #56]	@ 0x38
 800491a:	2300      	movs	r3, #0
 800491c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800491e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004922:	460b      	mov	r3, r1
 8004924:	4313      	orrs	r3, r2
 8004926:	d009      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004928:	4b77      	ldr	r3, [pc, #476]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800492a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800492c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004936:	4a74      	ldr	r2, [pc, #464]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004938:	430b      	orrs	r3, r1
 800493a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800493c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004944:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004948:	633b      	str	r3, [r7, #48]	@ 0x30
 800494a:	2300      	movs	r3, #0
 800494c:	637b      	str	r3, [r7, #52]	@ 0x34
 800494e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004952:	460b      	mov	r3, r1
 8004954:	4313      	orrs	r3, r2
 8004956:	d00a      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004958:	4b6b      	ldr	r3, [pc, #428]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800495a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800495c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004964:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004968:	4a67      	ldr	r2, [pc, #412]	@ (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800496a:	430b      	orrs	r3, r1
 800496c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800496e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004976:	2100      	movs	r1, #0
 8004978:	62b9      	str	r1, [r7, #40]	@ 0x28
 800497a:	f003 0301 	and.w	r3, r3, #1
 800497e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004980:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004984:	460b      	mov	r3, r1
 8004986:	4313      	orrs	r3, r2
 8004988:	d011      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800498a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498e:	3308      	adds	r3, #8
 8004990:	2100      	movs	r1, #0
 8004992:	4618      	mov	r0, r3
 8004994:	f000 f8ba 	bl	8004b0c <RCCEx_PLL2_Config>
 8004998:	4603      	mov	r3, r0
 800499a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800499e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d003      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80049ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b6:	2100      	movs	r1, #0
 80049b8:	6239      	str	r1, [r7, #32]
 80049ba:	f003 0302 	and.w	r3, r3, #2
 80049be:	627b      	str	r3, [r7, #36]	@ 0x24
 80049c0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80049c4:	460b      	mov	r3, r1
 80049c6:	4313      	orrs	r3, r2
 80049c8:	d011      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ce:	3308      	adds	r3, #8
 80049d0:	2101      	movs	r1, #1
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 f89a 	bl	8004b0c <RCCEx_PLL2_Config>
 80049d8:	4603      	mov	r3, r0
 80049da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80049de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d003      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80049ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f6:	2100      	movs	r1, #0
 80049f8:	61b9      	str	r1, [r7, #24]
 80049fa:	f003 0304 	and.w	r3, r3, #4
 80049fe:	61fb      	str	r3, [r7, #28]
 8004a00:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004a04:	460b      	mov	r3, r1
 8004a06:	4313      	orrs	r3, r2
 8004a08:	d011      	beq.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0e:	3308      	adds	r3, #8
 8004a10:	2102      	movs	r1, #2
 8004a12:	4618      	mov	r0, r3
 8004a14:	f000 f87a 	bl	8004b0c <RCCEx_PLL2_Config>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d003      	beq.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a36:	2100      	movs	r1, #0
 8004a38:	6139      	str	r1, [r7, #16]
 8004a3a:	f003 0308 	and.w	r3, r3, #8
 8004a3e:	617b      	str	r3, [r7, #20]
 8004a40:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004a44:	460b      	mov	r3, r1
 8004a46:	4313      	orrs	r3, r2
 8004a48:	d011      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a4e:	3328      	adds	r3, #40	@ 0x28
 8004a50:	2100      	movs	r1, #0
 8004a52:	4618      	mov	r0, r3
 8004a54:	f000 f90c 	bl	8004c70 <RCCEx_PLL3_Config>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004a5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d003      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a76:	2100      	movs	r1, #0
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	f003 0310 	and.w	r3, r3, #16
 8004a7e:	60fb      	str	r3, [r7, #12]
 8004a80:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004a84:	460b      	mov	r3, r1
 8004a86:	4313      	orrs	r3, r2
 8004a88:	d011      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a8e:	3328      	adds	r3, #40	@ 0x28
 8004a90:	2101      	movs	r1, #1
 8004a92:	4618      	mov	r0, r3
 8004a94:	f000 f8ec 	bl	8004c70 <RCCEx_PLL3_Config>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d003      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aaa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab6:	2100      	movs	r1, #0
 8004ab8:	6039      	str	r1, [r7, #0]
 8004aba:	f003 0320 	and.w	r3, r3, #32
 8004abe:	607b      	str	r3, [r7, #4]
 8004ac0:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	d011      	beq.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ace:	3328      	adds	r3, #40	@ 0x28
 8004ad0:	2102      	movs	r1, #2
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f000 f8cc 	bl	8004c70 <RCCEx_PLL3_Config>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004ade:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d003      	beq.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ae6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004aee:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d101      	bne.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004af6:	2300      	movs	r3, #0
 8004af8:	e000      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004b02:	46bd      	mov	sp, r7
 8004b04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b08:	58024400 	.word	0x58024400

08004b0c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b16:	2300      	movs	r3, #0
 8004b18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b1a:	4b53      	ldr	r3, [pc, #332]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b1e:	f003 0303 	and.w	r3, r3, #3
 8004b22:	2b03      	cmp	r3, #3
 8004b24:	d101      	bne.n	8004b2a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e099      	b.n	8004c5e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004b2a:	4b4f      	ldr	r3, [pc, #316]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a4e      	ldr	r2, [pc, #312]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004b30:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b36:	f7fb ff45 	bl	80009c4 <HAL_GetTick>
 8004b3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b3c:	e008      	b.n	8004b50 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b3e:	f7fb ff41 	bl	80009c4 <HAL_GetTick>
 8004b42:	4602      	mov	r2, r0
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	d901      	bls.n	8004b50 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	e086      	b.n	8004c5e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b50:	4b45      	ldr	r3, [pc, #276]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d1f0      	bne.n	8004b3e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004b5c:	4b42      	ldr	r3, [pc, #264]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b60:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	031b      	lsls	r3, r3, #12
 8004b6a:	493f      	ldr	r1, [pc, #252]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	3b01      	subs	r3, #1
 8004b76:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	3b01      	subs	r3, #1
 8004b80:	025b      	lsls	r3, r3, #9
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	431a      	orrs	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	041b      	lsls	r3, r3, #16
 8004b8e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004b92:	431a      	orrs	r2, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	061b      	lsls	r3, r3, #24
 8004b9c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004ba0:	4931      	ldr	r1, [pc, #196]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004ba6:	4b30      	ldr	r3, [pc, #192]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004baa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	492d      	ldr	r1, [pc, #180]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004bb8:	4b2b      	ldr	r3, [pc, #172]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bbc:	f023 0220 	bic.w	r2, r3, #32
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	699b      	ldr	r3, [r3, #24]
 8004bc4:	4928      	ldr	r1, [pc, #160]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004bca:	4b27      	ldr	r3, [pc, #156]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bce:	4a26      	ldr	r2, [pc, #152]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004bd0:	f023 0310 	bic.w	r3, r3, #16
 8004bd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004bd6:	4b24      	ldr	r3, [pc, #144]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004bd8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bda:	4b24      	ldr	r3, [pc, #144]	@ (8004c6c <RCCEx_PLL2_Config+0x160>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	69d2      	ldr	r2, [r2, #28]
 8004be2:	00d2      	lsls	r2, r2, #3
 8004be4:	4920      	ldr	r1, [pc, #128]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004bea:	4b1f      	ldr	r3, [pc, #124]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bee:	4a1e      	ldr	r2, [pc, #120]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004bf0:	f043 0310 	orr.w	r3, r3, #16
 8004bf4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d106      	bne.n	8004c0a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004bfc:	4b1a      	ldr	r3, [pc, #104]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c00:	4a19      	ldr	r2, [pc, #100]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004c02:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c06:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c08:	e00f      	b.n	8004c2a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d106      	bne.n	8004c1e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004c10:	4b15      	ldr	r3, [pc, #84]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c14:	4a14      	ldr	r2, [pc, #80]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004c16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c1c:	e005      	b.n	8004c2a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004c1e:	4b12      	ldr	r3, [pc, #72]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c22:	4a11      	ldr	r2, [pc, #68]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004c24:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c28:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004c2a:	4b0f      	ldr	r3, [pc, #60]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a0e      	ldr	r2, [pc, #56]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004c30:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c36:	f7fb fec5 	bl	80009c4 <HAL_GetTick>
 8004c3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c3c:	e008      	b.n	8004c50 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004c3e:	f7fb fec1 	bl	80009c4 <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d901      	bls.n	8004c50 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e006      	b.n	8004c5e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c50:	4b05      	ldr	r3, [pc, #20]	@ (8004c68 <RCCEx_PLL2_Config+0x15c>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d0f0      	beq.n	8004c3e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3710      	adds	r7, #16
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	58024400 	.word	0x58024400
 8004c6c:	ffff0007 	.word	0xffff0007

08004c70 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004c7e:	4b53      	ldr	r3, [pc, #332]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c82:	f003 0303 	and.w	r3, r3, #3
 8004c86:	2b03      	cmp	r3, #3
 8004c88:	d101      	bne.n	8004c8e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e099      	b.n	8004dc2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004c8e:	4b4f      	ldr	r3, [pc, #316]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a4e      	ldr	r2, [pc, #312]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004c94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c9a:	f7fb fe93 	bl	80009c4 <HAL_GetTick>
 8004c9e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004ca0:	e008      	b.n	8004cb4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004ca2:	f7fb fe8f 	bl	80009c4 <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d901      	bls.n	8004cb4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e086      	b.n	8004dc2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004cb4:	4b45      	ldr	r3, [pc, #276]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d1f0      	bne.n	8004ca2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004cc0:	4b42      	ldr	r3, [pc, #264]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	051b      	lsls	r3, r3, #20
 8004cce:	493f      	ldr	r1, [pc, #252]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	628b      	str	r3, [r1, #40]	@ 0x28
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	3b01      	subs	r3, #1
 8004cda:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	025b      	lsls	r3, r3, #9
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	431a      	orrs	r2, r3
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	041b      	lsls	r3, r3, #16
 8004cf2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	3b01      	subs	r3, #1
 8004cfe:	061b      	lsls	r3, r3, #24
 8004d00:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004d04:	4931      	ldr	r1, [pc, #196]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d06:	4313      	orrs	r3, r2
 8004d08:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004d0a:	4b30      	ldr	r3, [pc, #192]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d0e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	492d      	ldr	r1, [pc, #180]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004d1c:	4b2b      	ldr	r3, [pc, #172]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d20:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	699b      	ldr	r3, [r3, #24]
 8004d28:	4928      	ldr	r1, [pc, #160]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004d2e:	4b27      	ldr	r3, [pc, #156]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d32:	4a26      	ldr	r2, [pc, #152]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d38:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004d3a:	4b24      	ldr	r3, [pc, #144]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d3e:	4b24      	ldr	r3, [pc, #144]	@ (8004dd0 <RCCEx_PLL3_Config+0x160>)
 8004d40:	4013      	ands	r3, r2
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	69d2      	ldr	r2, [r2, #28]
 8004d46:	00d2      	lsls	r2, r2, #3
 8004d48:	4920      	ldr	r1, [pc, #128]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004d4e:	4b1f      	ldr	r3, [pc, #124]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d52:	4a1e      	ldr	r2, [pc, #120]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d58:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d106      	bne.n	8004d6e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004d60:	4b1a      	ldr	r3, [pc, #104]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d64:	4a19      	ldr	r2, [pc, #100]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d66:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004d6a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004d6c:	e00f      	b.n	8004d8e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d106      	bne.n	8004d82 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004d74:	4b15      	ldr	r3, [pc, #84]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d78:	4a14      	ldr	r2, [pc, #80]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d7a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004d7e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004d80:	e005      	b.n	8004d8e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004d82:	4b12      	ldr	r3, [pc, #72]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d86:	4a11      	ldr	r2, [pc, #68]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d88:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d8c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004d8e:	4b0f      	ldr	r3, [pc, #60]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a0e      	ldr	r2, [pc, #56]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004d94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d9a:	f7fb fe13 	bl	80009c4 <HAL_GetTick>
 8004d9e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004da0:	e008      	b.n	8004db4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004da2:	f7fb fe0f 	bl	80009c4 <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d901      	bls.n	8004db4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e006      	b.n	8004dc2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004db4:	4b05      	ldr	r3, [pc, #20]	@ (8004dcc <RCCEx_PLL3_Config+0x15c>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d0f0      	beq.n	8004da2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	58024400 	.word	0x58024400
 8004dd0:	ffff0007 	.word	0xffff0007

08004dd4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004dd4:	b084      	sub	sp, #16
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b084      	sub	sp, #16
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
 8004dde:	f107 001c 	add.w	r0, r7, #28
 8004de2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004de6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d121      	bne.n	8004e32 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68da      	ldr	r2, [r3, #12]
 8004dfe:	4b2c      	ldr	r3, [pc, #176]	@ (8004eb0 <USB_CoreInit+0xdc>)
 8004e00:	4013      	ands	r3, r2
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004e12:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d105      	bne.n	8004e26 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f001 fafa 	bl	8006420 <USB_CoreReset>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	73fb      	strb	r3, [r7, #15]
 8004e30:	e01b      	b.n	8004e6a <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f001 faee 	bl	8006420 <USB_CoreReset>
 8004e44:	4603      	mov	r3, r0
 8004e46:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004e48:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d106      	bne.n	8004e5e <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e54:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	639a      	str	r2, [r3, #56]	@ 0x38
 8004e5c:	e005      	b.n	8004e6a <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e62:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004e6a:	7fbb      	ldrb	r3, [r7, #30]
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d116      	bne.n	8004e9e <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004eb4 <USB_CoreInit+0xe0>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f043 0206 	orr.w	r2, r3, #6
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f043 0220 	orr.w	r2, r3, #32
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3710      	adds	r7, #16
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004eaa:	b004      	add	sp, #16
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	ffbdffbf 	.word	0xffbdffbf
 8004eb4:	03ee0000 	.word	0x03ee0000

08004eb8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b087      	sub	sp, #28
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004ec6:	79fb      	ldrb	r3, [r7, #7]
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d165      	bne.n	8004f98 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	4a41      	ldr	r2, [pc, #260]	@ (8004fd4 <USB_SetTurnaroundTime+0x11c>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d906      	bls.n	8004ee2 <USB_SetTurnaroundTime+0x2a>
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	4a40      	ldr	r2, [pc, #256]	@ (8004fd8 <USB_SetTurnaroundTime+0x120>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d202      	bcs.n	8004ee2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004edc:	230f      	movs	r3, #15
 8004ede:	617b      	str	r3, [r7, #20]
 8004ee0:	e062      	b.n	8004fa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	4a3c      	ldr	r2, [pc, #240]	@ (8004fd8 <USB_SetTurnaroundTime+0x120>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d306      	bcc.n	8004ef8 <USB_SetTurnaroundTime+0x40>
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	4a3b      	ldr	r2, [pc, #236]	@ (8004fdc <USB_SetTurnaroundTime+0x124>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d202      	bcs.n	8004ef8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004ef2:	230e      	movs	r3, #14
 8004ef4:	617b      	str	r3, [r7, #20]
 8004ef6:	e057      	b.n	8004fa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	4a38      	ldr	r2, [pc, #224]	@ (8004fdc <USB_SetTurnaroundTime+0x124>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d306      	bcc.n	8004f0e <USB_SetTurnaroundTime+0x56>
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	4a37      	ldr	r2, [pc, #220]	@ (8004fe0 <USB_SetTurnaroundTime+0x128>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d202      	bcs.n	8004f0e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004f08:	230d      	movs	r3, #13
 8004f0a:	617b      	str	r3, [r7, #20]
 8004f0c:	e04c      	b.n	8004fa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	4a33      	ldr	r2, [pc, #204]	@ (8004fe0 <USB_SetTurnaroundTime+0x128>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d306      	bcc.n	8004f24 <USB_SetTurnaroundTime+0x6c>
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	4a32      	ldr	r2, [pc, #200]	@ (8004fe4 <USB_SetTurnaroundTime+0x12c>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d802      	bhi.n	8004f24 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004f1e:	230c      	movs	r3, #12
 8004f20:	617b      	str	r3, [r7, #20]
 8004f22:	e041      	b.n	8004fa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	4a2f      	ldr	r2, [pc, #188]	@ (8004fe4 <USB_SetTurnaroundTime+0x12c>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d906      	bls.n	8004f3a <USB_SetTurnaroundTime+0x82>
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	4a2e      	ldr	r2, [pc, #184]	@ (8004fe8 <USB_SetTurnaroundTime+0x130>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d802      	bhi.n	8004f3a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004f34:	230b      	movs	r3, #11
 8004f36:	617b      	str	r3, [r7, #20]
 8004f38:	e036      	b.n	8004fa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	4a2a      	ldr	r2, [pc, #168]	@ (8004fe8 <USB_SetTurnaroundTime+0x130>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d906      	bls.n	8004f50 <USB_SetTurnaroundTime+0x98>
 8004f42:	68bb      	ldr	r3, [r7, #8]
 8004f44:	4a29      	ldr	r2, [pc, #164]	@ (8004fec <USB_SetTurnaroundTime+0x134>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d802      	bhi.n	8004f50 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004f4a:	230a      	movs	r3, #10
 8004f4c:	617b      	str	r3, [r7, #20]
 8004f4e:	e02b      	b.n	8004fa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	4a26      	ldr	r2, [pc, #152]	@ (8004fec <USB_SetTurnaroundTime+0x134>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d906      	bls.n	8004f66 <USB_SetTurnaroundTime+0xae>
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	4a25      	ldr	r2, [pc, #148]	@ (8004ff0 <USB_SetTurnaroundTime+0x138>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d202      	bcs.n	8004f66 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004f60:	2309      	movs	r3, #9
 8004f62:	617b      	str	r3, [r7, #20]
 8004f64:	e020      	b.n	8004fa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	4a21      	ldr	r2, [pc, #132]	@ (8004ff0 <USB_SetTurnaroundTime+0x138>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d306      	bcc.n	8004f7c <USB_SetTurnaroundTime+0xc4>
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	4a20      	ldr	r2, [pc, #128]	@ (8004ff4 <USB_SetTurnaroundTime+0x13c>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d802      	bhi.n	8004f7c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004f76:	2308      	movs	r3, #8
 8004f78:	617b      	str	r3, [r7, #20]
 8004f7a:	e015      	b.n	8004fa8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	4a1d      	ldr	r2, [pc, #116]	@ (8004ff4 <USB_SetTurnaroundTime+0x13c>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d906      	bls.n	8004f92 <USB_SetTurnaroundTime+0xda>
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	4a1c      	ldr	r2, [pc, #112]	@ (8004ff8 <USB_SetTurnaroundTime+0x140>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d202      	bcs.n	8004f92 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004f8c:	2307      	movs	r3, #7
 8004f8e:	617b      	str	r3, [r7, #20]
 8004f90:	e00a      	b.n	8004fa8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004f92:	2306      	movs	r3, #6
 8004f94:	617b      	str	r3, [r7, #20]
 8004f96:	e007      	b.n	8004fa8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004f98:	79fb      	ldrb	r3, [r7, #7]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d102      	bne.n	8004fa4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004f9e:	2309      	movs	r3, #9
 8004fa0:	617b      	str	r3, [r7, #20]
 8004fa2:	e001      	b.n	8004fa8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004fa4:	2309      	movs	r3, #9
 8004fa6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	68da      	ldr	r2, [r3, #12]
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	029b      	lsls	r3, r3, #10
 8004fbc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004fc0:	431a      	orrs	r2, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	371c      	adds	r7, #28
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr
 8004fd4:	00d8acbf 	.word	0x00d8acbf
 8004fd8:	00e4e1c0 	.word	0x00e4e1c0
 8004fdc:	00f42400 	.word	0x00f42400
 8004fe0:	01067380 	.word	0x01067380
 8004fe4:	011a499f 	.word	0x011a499f
 8004fe8:	01312cff 	.word	0x01312cff
 8004fec:	014ca43f 	.word	0x014ca43f
 8004ff0:	016e3600 	.word	0x016e3600
 8004ff4:	01a6ab1f 	.word	0x01a6ab1f
 8004ff8:	01e84800 	.word	0x01e84800

08004ffc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f043 0201 	orr.w	r2, r3, #1
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	370c      	adds	r7, #12
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr

0800501e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800501e:	b480      	push	{r7}
 8005020:	b083      	sub	sp, #12
 8005022:	af00      	add	r7, sp, #0
 8005024:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f023 0201 	bic.w	r2, r3, #1
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005032:	2300      	movs	r3, #0
}
 8005034:	4618      	mov	r0, r3
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	460b      	mov	r3, r1
 800504a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800504c:	2300      	movs	r3, #0
 800504e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800505c:	78fb      	ldrb	r3, [r7, #3]
 800505e:	2b01      	cmp	r3, #1
 8005060:	d115      	bne.n	800508e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800506e:	200a      	movs	r0, #10
 8005070:	f7fb fcb4 	bl	80009dc <HAL_Delay>
      ms += 10U;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	330a      	adds	r3, #10
 8005078:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f001 f93f 	bl	80062fe <USB_GetMode>
 8005080:	4603      	mov	r3, r0
 8005082:	2b01      	cmp	r3, #1
 8005084:	d01e      	beq.n	80050c4 <USB_SetCurrentMode+0x84>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2bc7      	cmp	r3, #199	@ 0xc7
 800508a:	d9f0      	bls.n	800506e <USB_SetCurrentMode+0x2e>
 800508c:	e01a      	b.n	80050c4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800508e:	78fb      	ldrb	r3, [r7, #3]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d115      	bne.n	80050c0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80050a0:	200a      	movs	r0, #10
 80050a2:	f7fb fc9b 	bl	80009dc <HAL_Delay>
      ms += 10U;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	330a      	adds	r3, #10
 80050aa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f001 f926 	bl	80062fe <USB_GetMode>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d005      	beq.n	80050c4 <USB_SetCurrentMode+0x84>
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2bc7      	cmp	r3, #199	@ 0xc7
 80050bc:	d9f0      	bls.n	80050a0 <USB_SetCurrentMode+0x60>
 80050be:	e001      	b.n	80050c4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e005      	b.n	80050d0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2bc8      	cmp	r3, #200	@ 0xc8
 80050c8:	d101      	bne.n	80050ce <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e000      	b.n	80050d0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3710      	adds	r7, #16
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80050d8:	b084      	sub	sp, #16
 80050da:	b580      	push	{r7, lr}
 80050dc:	b086      	sub	sp, #24
 80050de:	af00      	add	r7, sp, #0
 80050e0:	6078      	str	r0, [r7, #4]
 80050e2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80050e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80050ea:	2300      	movs	r3, #0
 80050ec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80050f2:	2300      	movs	r3, #0
 80050f4:	613b      	str	r3, [r7, #16]
 80050f6:	e009      	b.n	800510c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	3340      	adds	r3, #64	@ 0x40
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	4413      	add	r3, r2
 8005102:	2200      	movs	r2, #0
 8005104:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	3301      	adds	r3, #1
 800510a:	613b      	str	r3, [r7, #16]
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	2b0e      	cmp	r3, #14
 8005110:	d9f2      	bls.n	80050f8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005112:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005116:	2b00      	cmp	r3, #0
 8005118:	d11c      	bne.n	8005154 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	68fa      	ldr	r2, [r7, #12]
 8005124:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005128:	f043 0302 	orr.w	r3, r3, #2
 800512c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005132:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	601a      	str	r2, [r3, #0]
 8005152:	e005      	b.n	8005160 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005158:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005166:	461a      	mov	r2, r3
 8005168:	2300      	movs	r3, #0
 800516a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800516c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005170:	2b01      	cmp	r3, #1
 8005172:	d10d      	bne.n	8005190 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005174:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005178:	2b00      	cmp	r3, #0
 800517a:	d104      	bne.n	8005186 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800517c:	2100      	movs	r1, #0
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 f968 	bl	8005454 <USB_SetDevSpeed>
 8005184:	e008      	b.n	8005198 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005186:	2101      	movs	r1, #1
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f000 f963 	bl	8005454 <USB_SetDevSpeed>
 800518e:	e003      	b.n	8005198 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005190:	2103      	movs	r1, #3
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 f95e 	bl	8005454 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005198:	2110      	movs	r1, #16
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f8fa 	bl	8005394 <USB_FlushTxFifo>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d001      	beq.n	80051aa <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f924 	bl	80053f8 <USB_FlushRxFifo>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d001      	beq.n	80051ba <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051c0:	461a      	mov	r2, r3
 80051c2:	2300      	movs	r3, #0
 80051c4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051cc:	461a      	mov	r2, r3
 80051ce:	2300      	movs	r3, #0
 80051d0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051d8:	461a      	mov	r2, r3
 80051da:	2300      	movs	r3, #0
 80051dc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051de:	2300      	movs	r3, #0
 80051e0:	613b      	str	r3, [r7, #16]
 80051e2:	e043      	b.n	800526c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	015a      	lsls	r2, r3, #5
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	4413      	add	r3, r2
 80051ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80051f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80051fa:	d118      	bne.n	800522e <USB_DevInit+0x156>
    {
      if (i == 0U)
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10a      	bne.n	8005218 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	015a      	lsls	r2, r3, #5
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	4413      	add	r3, r2
 800520a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800520e:	461a      	mov	r2, r3
 8005210:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005214:	6013      	str	r3, [r2, #0]
 8005216:	e013      	b.n	8005240 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	015a      	lsls	r2, r3, #5
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	4413      	add	r3, r2
 8005220:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005224:	461a      	mov	r2, r3
 8005226:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800522a:	6013      	str	r3, [r2, #0]
 800522c:	e008      	b.n	8005240 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	015a      	lsls	r2, r3, #5
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	4413      	add	r3, r2
 8005236:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800523a:	461a      	mov	r2, r3
 800523c:	2300      	movs	r3, #0
 800523e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	015a      	lsls	r2, r3, #5
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	4413      	add	r3, r2
 8005248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800524c:	461a      	mov	r2, r3
 800524e:	2300      	movs	r3, #0
 8005250:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	015a      	lsls	r2, r3, #5
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	4413      	add	r3, r2
 800525a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800525e:	461a      	mov	r2, r3
 8005260:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005264:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	3301      	adds	r3, #1
 800526a:	613b      	str	r3, [r7, #16]
 800526c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005270:	461a      	mov	r2, r3
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	4293      	cmp	r3, r2
 8005276:	d3b5      	bcc.n	80051e4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005278:	2300      	movs	r3, #0
 800527a:	613b      	str	r3, [r7, #16]
 800527c:	e043      	b.n	8005306 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	015a      	lsls	r2, r3, #5
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	4413      	add	r3, r2
 8005286:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005290:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005294:	d118      	bne.n	80052c8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d10a      	bne.n	80052b2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	015a      	lsls	r2, r3, #5
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	4413      	add	r3, r2
 80052a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052a8:	461a      	mov	r2, r3
 80052aa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80052ae:	6013      	str	r3, [r2, #0]
 80052b0:	e013      	b.n	80052da <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	015a      	lsls	r2, r3, #5
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	4413      	add	r3, r2
 80052ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052be:	461a      	mov	r2, r3
 80052c0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80052c4:	6013      	str	r3, [r2, #0]
 80052c6:	e008      	b.n	80052da <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	015a      	lsls	r2, r3, #5
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	4413      	add	r3, r2
 80052d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052d4:	461a      	mov	r2, r3
 80052d6:	2300      	movs	r3, #0
 80052d8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	015a      	lsls	r2, r3, #5
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	4413      	add	r3, r2
 80052e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052e6:	461a      	mov	r2, r3
 80052e8:	2300      	movs	r3, #0
 80052ea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	015a      	lsls	r2, r3, #5
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	4413      	add	r3, r2
 80052f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052f8:	461a      	mov	r2, r3
 80052fa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80052fe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	3301      	adds	r3, #1
 8005304:	613b      	str	r3, [r7, #16]
 8005306:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800530a:	461a      	mov	r2, r3
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	4293      	cmp	r3, r2
 8005310:	d3b5      	bcc.n	800527e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005320:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005324:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005332:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005334:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005338:	2b00      	cmp	r3, #0
 800533a:	d105      	bne.n	8005348 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	699b      	ldr	r3, [r3, #24]
 8005340:	f043 0210 	orr.w	r2, r3, #16
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	699a      	ldr	r2, [r3, #24]
 800534c:	4b0f      	ldr	r3, [pc, #60]	@ (800538c <USB_DevInit+0x2b4>)
 800534e:	4313      	orrs	r3, r2
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005354:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005358:	2b00      	cmp	r3, #0
 800535a:	d005      	beq.n	8005368 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	699b      	ldr	r3, [r3, #24]
 8005360:	f043 0208 	orr.w	r2, r3, #8
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005368:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800536c:	2b01      	cmp	r3, #1
 800536e:	d105      	bne.n	800537c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	699a      	ldr	r2, [r3, #24]
 8005374:	4b06      	ldr	r3, [pc, #24]	@ (8005390 <USB_DevInit+0x2b8>)
 8005376:	4313      	orrs	r3, r2
 8005378:	687a      	ldr	r2, [r7, #4]
 800537a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800537c:	7dfb      	ldrb	r3, [r7, #23]
}
 800537e:	4618      	mov	r0, r3
 8005380:	3718      	adds	r7, #24
 8005382:	46bd      	mov	sp, r7
 8005384:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005388:	b004      	add	sp, #16
 800538a:	4770      	bx	lr
 800538c:	803c3800 	.word	0x803c3800
 8005390:	40000004 	.word	0x40000004

08005394 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005394:	b480      	push	{r7}
 8005396:	b085      	sub	sp, #20
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800539e:	2300      	movs	r3, #0
 80053a0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	3301      	adds	r3, #1
 80053a6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053ae:	d901      	bls.n	80053b4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80053b0:	2303      	movs	r3, #3
 80053b2:	e01b      	b.n	80053ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	daf2      	bge.n	80053a2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80053bc:	2300      	movs	r3, #0
 80053be:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	019b      	lsls	r3, r3, #6
 80053c4:	f043 0220 	orr.w	r2, r3, #32
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	3301      	adds	r3, #1
 80053d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053d8:	d901      	bls.n	80053de <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80053da:	2303      	movs	r3, #3
 80053dc:	e006      	b.n	80053ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	691b      	ldr	r3, [r3, #16]
 80053e2:	f003 0320 	and.w	r3, r3, #32
 80053e6:	2b20      	cmp	r3, #32
 80053e8:	d0f0      	beq.n	80053cc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80053ea:	2300      	movs	r3, #0
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3714      	adds	r7, #20
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b085      	sub	sp, #20
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005400:	2300      	movs	r3, #0
 8005402:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	3301      	adds	r3, #1
 8005408:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005410:	d901      	bls.n	8005416 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e018      	b.n	8005448 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	2b00      	cmp	r3, #0
 800541c:	daf2      	bge.n	8005404 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800541e:	2300      	movs	r3, #0
 8005420:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2210      	movs	r2, #16
 8005426:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	3301      	adds	r3, #1
 800542c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005434:	d901      	bls.n	800543a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e006      	b.n	8005448 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	691b      	ldr	r3, [r3, #16]
 800543e:	f003 0310 	and.w	r3, r3, #16
 8005442:	2b10      	cmp	r3, #16
 8005444:	d0f0      	beq.n	8005428 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005446:	2300      	movs	r3, #0
}
 8005448:	4618      	mov	r0, r3
 800544a:	3714      	adds	r7, #20
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr

08005454 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005454:	b480      	push	{r7}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	460b      	mov	r3, r1
 800545e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	78fb      	ldrb	r3, [r7, #3]
 800546e:	68f9      	ldr	r1, [r7, #12]
 8005470:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005474:	4313      	orrs	r3, r2
 8005476:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005478:	2300      	movs	r3, #0
}
 800547a:	4618      	mov	r0, r3
 800547c:	3714      	adds	r7, #20
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr

08005486 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005486:	b480      	push	{r7}
 8005488:	b087      	sub	sp, #28
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	f003 0306 	and.w	r3, r3, #6
 800549e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d102      	bne.n	80054ac <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80054a6:	2300      	movs	r3, #0
 80054a8:	75fb      	strb	r3, [r7, #23]
 80054aa:	e00a      	b.n	80054c2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d002      	beq.n	80054b8 <USB_GetDevSpeed+0x32>
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2b06      	cmp	r3, #6
 80054b6:	d102      	bne.n	80054be <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80054b8:	2302      	movs	r3, #2
 80054ba:	75fb      	strb	r3, [r7, #23]
 80054bc:	e001      	b.n	80054c2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80054be:	230f      	movs	r3, #15
 80054c0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80054c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	371c      	adds	r7, #28
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	781b      	ldrb	r3, [r3, #0]
 80054e2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	785b      	ldrb	r3, [r3, #1]
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d139      	bne.n	8005560 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054f2:	69da      	ldr	r2, [r3, #28]
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	781b      	ldrb	r3, [r3, #0]
 80054f8:	f003 030f 	and.w	r3, r3, #15
 80054fc:	2101      	movs	r1, #1
 80054fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005502:	b29b      	uxth	r3, r3
 8005504:	68f9      	ldr	r1, [r7, #12]
 8005506:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800550a:	4313      	orrs	r3, r2
 800550c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	015a      	lsls	r2, r3, #5
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	4413      	add	r3, r2
 8005516:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005520:	2b00      	cmp	r3, #0
 8005522:	d153      	bne.n	80055cc <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	015a      	lsls	r2, r3, #5
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	4413      	add	r3, r2
 800552c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	791b      	ldrb	r3, [r3, #4]
 800553e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005540:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	059b      	lsls	r3, r3, #22
 8005546:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005548:	431a      	orrs	r2, r3
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	0159      	lsls	r1, r3, #5
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	440b      	add	r3, r1
 8005552:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005556:	4619      	mov	r1, r3
 8005558:	4b20      	ldr	r3, [pc, #128]	@ (80055dc <USB_ActivateEndpoint+0x10c>)
 800555a:	4313      	orrs	r3, r2
 800555c:	600b      	str	r3, [r1, #0]
 800555e:	e035      	b.n	80055cc <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005566:	69da      	ldr	r2, [r3, #28]
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	f003 030f 	and.w	r3, r3, #15
 8005570:	2101      	movs	r1, #1
 8005572:	fa01 f303 	lsl.w	r3, r1, r3
 8005576:	041b      	lsls	r3, r3, #16
 8005578:	68f9      	ldr	r1, [r7, #12]
 800557a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800557e:	4313      	orrs	r3, r2
 8005580:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	015a      	lsls	r2, r3, #5
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	4413      	add	r3, r2
 800558a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005594:	2b00      	cmp	r3, #0
 8005596:	d119      	bne.n	80055cc <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	015a      	lsls	r2, r3, #5
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	4413      	add	r3, r2
 80055a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	791b      	ldrb	r3, [r3, #4]
 80055b2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80055b4:	430b      	orrs	r3, r1
 80055b6:	431a      	orrs	r2, r3
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	0159      	lsls	r1, r3, #5
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	440b      	add	r3, r1
 80055c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055c4:	4619      	mov	r1, r3
 80055c6:	4b05      	ldr	r3, [pc, #20]	@ (80055dc <USB_ActivateEndpoint+0x10c>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3714      	adds	r7, #20
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	10008000 	.word	0x10008000

080055e0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b085      	sub	sp, #20
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	785b      	ldrb	r3, [r3, #1]
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d161      	bne.n	80056c0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	015a      	lsls	r2, r3, #5
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	4413      	add	r3, r2
 8005604:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800560e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005612:	d11f      	bne.n	8005654 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	015a      	lsls	r2, r3, #5
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	4413      	add	r3, r2
 800561c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	68ba      	ldr	r2, [r7, #8]
 8005624:	0151      	lsls	r1, r2, #5
 8005626:	68fa      	ldr	r2, [r7, #12]
 8005628:	440a      	add	r2, r1
 800562a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800562e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005632:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	015a      	lsls	r2, r3, #5
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	4413      	add	r3, r2
 800563c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	0151      	lsls	r1, r2, #5
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	440a      	add	r2, r1
 800564a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800564e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005652:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800565a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	781b      	ldrb	r3, [r3, #0]
 8005660:	f003 030f 	and.w	r3, r3, #15
 8005664:	2101      	movs	r1, #1
 8005666:	fa01 f303 	lsl.w	r3, r1, r3
 800566a:	b29b      	uxth	r3, r3
 800566c:	43db      	mvns	r3, r3
 800566e:	68f9      	ldr	r1, [r7, #12]
 8005670:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005674:	4013      	ands	r3, r2
 8005676:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800567e:	69da      	ldr	r2, [r3, #28]
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	781b      	ldrb	r3, [r3, #0]
 8005684:	f003 030f 	and.w	r3, r3, #15
 8005688:	2101      	movs	r1, #1
 800568a:	fa01 f303 	lsl.w	r3, r1, r3
 800568e:	b29b      	uxth	r3, r3
 8005690:	43db      	mvns	r3, r3
 8005692:	68f9      	ldr	r1, [r7, #12]
 8005694:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005698:	4013      	ands	r3, r2
 800569a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	015a      	lsls	r2, r3, #5
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	4413      	add	r3, r2
 80056a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	0159      	lsls	r1, r3, #5
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	440b      	add	r3, r1
 80056b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056b6:	4619      	mov	r1, r3
 80056b8:	4b35      	ldr	r3, [pc, #212]	@ (8005790 <USB_DeactivateEndpoint+0x1b0>)
 80056ba:	4013      	ands	r3, r2
 80056bc:	600b      	str	r3, [r1, #0]
 80056be:	e060      	b.n	8005782 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	015a      	lsls	r2, r3, #5
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	4413      	add	r3, r2
 80056c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80056d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80056d6:	d11f      	bne.n	8005718 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	015a      	lsls	r2, r3, #5
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	4413      	add	r3, r2
 80056e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	0151      	lsls	r1, r2, #5
 80056ea:	68fa      	ldr	r2, [r7, #12]
 80056ec:	440a      	add	r2, r1
 80056ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80056f2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80056f6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	015a      	lsls	r2, r3, #5
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	4413      	add	r3, r2
 8005700:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	0151      	lsls	r1, r2, #5
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	440a      	add	r2, r1
 800570e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005712:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005716:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800571e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	f003 030f 	and.w	r3, r3, #15
 8005728:	2101      	movs	r1, #1
 800572a:	fa01 f303 	lsl.w	r3, r1, r3
 800572e:	041b      	lsls	r3, r3, #16
 8005730:	43db      	mvns	r3, r3
 8005732:	68f9      	ldr	r1, [r7, #12]
 8005734:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005738:	4013      	ands	r3, r2
 800573a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005742:	69da      	ldr	r2, [r3, #28]
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	f003 030f 	and.w	r3, r3, #15
 800574c:	2101      	movs	r1, #1
 800574e:	fa01 f303 	lsl.w	r3, r1, r3
 8005752:	041b      	lsls	r3, r3, #16
 8005754:	43db      	mvns	r3, r3
 8005756:	68f9      	ldr	r1, [r7, #12]
 8005758:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800575c:	4013      	ands	r3, r2
 800575e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	015a      	lsls	r2, r3, #5
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	4413      	add	r3, r2
 8005768:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	0159      	lsls	r1, r3, #5
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	440b      	add	r3, r1
 8005776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800577a:	4619      	mov	r1, r3
 800577c:	4b05      	ldr	r3, [pc, #20]	@ (8005794 <USB_DeactivateEndpoint+0x1b4>)
 800577e:	4013      	ands	r3, r2
 8005780:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	3714      	adds	r7, #20
 8005788:	46bd      	mov	sp, r7
 800578a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578e:	4770      	bx	lr
 8005790:	ec337800 	.word	0xec337800
 8005794:	eff37800 	.word	0xeff37800

08005798 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b08a      	sub	sp, #40	@ 0x28
 800579c:	af02      	add	r7, sp, #8
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	4613      	mov	r3, r2
 80057a4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	785b      	ldrb	r3, [r3, #1]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	f040 8185 	bne.w	8005ac4 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	691b      	ldr	r3, [r3, #16]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d132      	bne.n	8005828 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	015a      	lsls	r2, r3, #5
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	4413      	add	r3, r2
 80057ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057ce:	691a      	ldr	r2, [r3, #16]
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	0159      	lsls	r1, r3, #5
 80057d4:	69fb      	ldr	r3, [r7, #28]
 80057d6:	440b      	add	r3, r1
 80057d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057dc:	4619      	mov	r1, r3
 80057de:	4ba7      	ldr	r3, [pc, #668]	@ (8005a7c <USB_EPStartXfer+0x2e4>)
 80057e0:	4013      	ands	r3, r2
 80057e2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	015a      	lsls	r2, r3, #5
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	4413      	add	r3, r2
 80057ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	0151      	lsls	r1, r2, #5
 80057f6:	69fa      	ldr	r2, [r7, #28]
 80057f8:	440a      	add	r2, r1
 80057fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005802:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	015a      	lsls	r2, r3, #5
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	4413      	add	r3, r2
 800580c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005810:	691a      	ldr	r2, [r3, #16]
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	0159      	lsls	r1, r3, #5
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	440b      	add	r3, r1
 800581a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800581e:	4619      	mov	r1, r3
 8005820:	4b97      	ldr	r3, [pc, #604]	@ (8005a80 <USB_EPStartXfer+0x2e8>)
 8005822:	4013      	ands	r3, r2
 8005824:	610b      	str	r3, [r1, #16]
 8005826:	e097      	b.n	8005958 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	015a      	lsls	r2, r3, #5
 800582c:	69fb      	ldr	r3, [r7, #28]
 800582e:	4413      	add	r3, r2
 8005830:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005834:	691a      	ldr	r2, [r3, #16]
 8005836:	69bb      	ldr	r3, [r7, #24]
 8005838:	0159      	lsls	r1, r3, #5
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	440b      	add	r3, r1
 800583e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005842:	4619      	mov	r1, r3
 8005844:	4b8e      	ldr	r3, [pc, #568]	@ (8005a80 <USB_EPStartXfer+0x2e8>)
 8005846:	4013      	ands	r3, r2
 8005848:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	015a      	lsls	r2, r3, #5
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	4413      	add	r3, r2
 8005852:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005856:	691a      	ldr	r2, [r3, #16]
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	0159      	lsls	r1, r3, #5
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	440b      	add	r3, r1
 8005860:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005864:	4619      	mov	r1, r3
 8005866:	4b85      	ldr	r3, [pc, #532]	@ (8005a7c <USB_EPStartXfer+0x2e4>)
 8005868:	4013      	ands	r3, r2
 800586a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800586c:	69bb      	ldr	r3, [r7, #24]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d11a      	bne.n	80058a8 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	691a      	ldr	r2, [r3, #16]
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	429a      	cmp	r2, r3
 800587c:	d903      	bls.n	8005886 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	689a      	ldr	r2, [r3, #8]
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005886:	69bb      	ldr	r3, [r7, #24]
 8005888:	015a      	lsls	r2, r3, #5
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	4413      	add	r3, r2
 800588e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005892:	691b      	ldr	r3, [r3, #16]
 8005894:	69ba      	ldr	r2, [r7, #24]
 8005896:	0151      	lsls	r1, r2, #5
 8005898:	69fa      	ldr	r2, [r7, #28]
 800589a:	440a      	add	r2, r1
 800589c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80058a4:	6113      	str	r3, [r2, #16]
 80058a6:	e044      	b.n	8005932 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	691a      	ldr	r2, [r3, #16]
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	4413      	add	r3, r2
 80058b2:	1e5a      	subs	r2, r3, #1
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058bc:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80058be:	69bb      	ldr	r3, [r7, #24]
 80058c0:	015a      	lsls	r2, r3, #5
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	4413      	add	r3, r2
 80058c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058ca:	691a      	ldr	r2, [r3, #16]
 80058cc:	8afb      	ldrh	r3, [r7, #22]
 80058ce:	04d9      	lsls	r1, r3, #19
 80058d0:	4b6c      	ldr	r3, [pc, #432]	@ (8005a84 <USB_EPStartXfer+0x2ec>)
 80058d2:	400b      	ands	r3, r1
 80058d4:	69b9      	ldr	r1, [r7, #24]
 80058d6:	0148      	lsls	r0, r1, #5
 80058d8:	69f9      	ldr	r1, [r7, #28]
 80058da:	4401      	add	r1, r0
 80058dc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80058e0:	4313      	orrs	r3, r2
 80058e2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	791b      	ldrb	r3, [r3, #4]
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d122      	bne.n	8005932 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	015a      	lsls	r2, r3, #5
 80058f0:	69fb      	ldr	r3, [r7, #28]
 80058f2:	4413      	add	r3, r2
 80058f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	69ba      	ldr	r2, [r7, #24]
 80058fc:	0151      	lsls	r1, r2, #5
 80058fe:	69fa      	ldr	r2, [r7, #28]
 8005900:	440a      	add	r2, r1
 8005902:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005906:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800590a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	015a      	lsls	r2, r3, #5
 8005910:	69fb      	ldr	r3, [r7, #28]
 8005912:	4413      	add	r3, r2
 8005914:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005918:	691a      	ldr	r2, [r3, #16]
 800591a:	8afb      	ldrh	r3, [r7, #22]
 800591c:	075b      	lsls	r3, r3, #29
 800591e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005922:	69b9      	ldr	r1, [r7, #24]
 8005924:	0148      	lsls	r0, r1, #5
 8005926:	69f9      	ldr	r1, [r7, #28]
 8005928:	4401      	add	r1, r0
 800592a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800592e:	4313      	orrs	r3, r2
 8005930:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005932:	69bb      	ldr	r3, [r7, #24]
 8005934:	015a      	lsls	r2, r3, #5
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	4413      	add	r3, r2
 800593a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800593e:	691a      	ldr	r2, [r3, #16]
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	691b      	ldr	r3, [r3, #16]
 8005944:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005948:	69b9      	ldr	r1, [r7, #24]
 800594a:	0148      	lsls	r0, r1, #5
 800594c:	69f9      	ldr	r1, [r7, #28]
 800594e:	4401      	add	r1, r0
 8005950:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005954:	4313      	orrs	r3, r2
 8005956:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005958:	79fb      	ldrb	r3, [r7, #7]
 800595a:	2b01      	cmp	r3, #1
 800595c:	d14b      	bne.n	80059f6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	69db      	ldr	r3, [r3, #28]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d009      	beq.n	800597a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005966:	69bb      	ldr	r3, [r7, #24]
 8005968:	015a      	lsls	r2, r3, #5
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	4413      	add	r3, r2
 800596e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005972:	461a      	mov	r2, r3
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	69db      	ldr	r3, [r3, #28]
 8005978:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	791b      	ldrb	r3, [r3, #4]
 800597e:	2b01      	cmp	r3, #1
 8005980:	d128      	bne.n	80059d4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800598e:	2b00      	cmp	r3, #0
 8005990:	d110      	bne.n	80059b4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	015a      	lsls	r2, r3, #5
 8005996:	69fb      	ldr	r3, [r7, #28]
 8005998:	4413      	add	r3, r2
 800599a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	69ba      	ldr	r2, [r7, #24]
 80059a2:	0151      	lsls	r1, r2, #5
 80059a4:	69fa      	ldr	r2, [r7, #28]
 80059a6:	440a      	add	r2, r1
 80059a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059ac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80059b0:	6013      	str	r3, [r2, #0]
 80059b2:	e00f      	b.n	80059d4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	015a      	lsls	r2, r3, #5
 80059b8:	69fb      	ldr	r3, [r7, #28]
 80059ba:	4413      	add	r3, r2
 80059bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	69ba      	ldr	r2, [r7, #24]
 80059c4:	0151      	lsls	r1, r2, #5
 80059c6:	69fa      	ldr	r2, [r7, #28]
 80059c8:	440a      	add	r2, r1
 80059ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059d2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80059d4:	69bb      	ldr	r3, [r7, #24]
 80059d6:	015a      	lsls	r2, r3, #5
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	4413      	add	r3, r2
 80059dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	69ba      	ldr	r2, [r7, #24]
 80059e4:	0151      	lsls	r1, r2, #5
 80059e6:	69fa      	ldr	r2, [r7, #28]
 80059e8:	440a      	add	r2, r1
 80059ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059ee:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80059f2:	6013      	str	r3, [r2, #0]
 80059f4:	e169      	b.n	8005cca <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80059f6:	69bb      	ldr	r3, [r7, #24]
 80059f8:	015a      	lsls	r2, r3, #5
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	4413      	add	r3, r2
 80059fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	69ba      	ldr	r2, [r7, #24]
 8005a06:	0151      	lsls	r1, r2, #5
 8005a08:	69fa      	ldr	r2, [r7, #28]
 8005a0a:	440a      	add	r2, r1
 8005a0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a10:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005a14:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	791b      	ldrb	r3, [r3, #4]
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d015      	beq.n	8005a4a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	f000 8151 	beq.w	8005cca <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005a28:	69fb      	ldr	r3, [r7, #28]
 8005a2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	f003 030f 	and.w	r3, r3, #15
 8005a38:	2101      	movs	r1, #1
 8005a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a3e:	69f9      	ldr	r1, [r7, #28]
 8005a40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a44:	4313      	orrs	r3, r2
 8005a46:	634b      	str	r3, [r1, #52]	@ 0x34
 8005a48:	e13f      	b.n	8005cca <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d116      	bne.n	8005a88 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005a5a:	69bb      	ldr	r3, [r7, #24]
 8005a5c:	015a      	lsls	r2, r3, #5
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	4413      	add	r3, r2
 8005a62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	69ba      	ldr	r2, [r7, #24]
 8005a6a:	0151      	lsls	r1, r2, #5
 8005a6c:	69fa      	ldr	r2, [r7, #28]
 8005a6e:	440a      	add	r2, r1
 8005a70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a74:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005a78:	6013      	str	r3, [r2, #0]
 8005a7a:	e015      	b.n	8005aa8 <USB_EPStartXfer+0x310>
 8005a7c:	e007ffff 	.word	0xe007ffff
 8005a80:	fff80000 	.word	0xfff80000
 8005a84:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	015a      	lsls	r2, r3, #5
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	4413      	add	r3, r2
 8005a90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	69ba      	ldr	r2, [r7, #24]
 8005a98:	0151      	lsls	r1, r2, #5
 8005a9a:	69fa      	ldr	r2, [r7, #28]
 8005a9c:	440a      	add	r2, r1
 8005a9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005aa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005aa6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	68d9      	ldr	r1, [r3, #12]
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	781a      	ldrb	r2, [r3, #0]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	691b      	ldr	r3, [r3, #16]
 8005ab4:	b298      	uxth	r0, r3
 8005ab6:	79fb      	ldrb	r3, [r7, #7]
 8005ab8:	9300      	str	r3, [sp, #0]
 8005aba:	4603      	mov	r3, r0
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 f9b9 	bl	8005e34 <USB_WritePacket>
 8005ac2:	e102      	b.n	8005cca <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005ac4:	69bb      	ldr	r3, [r7, #24]
 8005ac6:	015a      	lsls	r2, r3, #5
 8005ac8:	69fb      	ldr	r3, [r7, #28]
 8005aca:	4413      	add	r3, r2
 8005acc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ad0:	691a      	ldr	r2, [r3, #16]
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	0159      	lsls	r1, r3, #5
 8005ad6:	69fb      	ldr	r3, [r7, #28]
 8005ad8:	440b      	add	r3, r1
 8005ada:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ade:	4619      	mov	r1, r3
 8005ae0:	4b7c      	ldr	r3, [pc, #496]	@ (8005cd4 <USB_EPStartXfer+0x53c>)
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	015a      	lsls	r2, r3, #5
 8005aea:	69fb      	ldr	r3, [r7, #28]
 8005aec:	4413      	add	r3, r2
 8005aee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005af2:	691a      	ldr	r2, [r3, #16]
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	0159      	lsls	r1, r3, #5
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	440b      	add	r3, r1
 8005afc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b00:	4619      	mov	r1, r3
 8005b02:	4b75      	ldr	r3, [pc, #468]	@ (8005cd8 <USB_EPStartXfer+0x540>)
 8005b04:	4013      	ands	r3, r2
 8005b06:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d12f      	bne.n	8005b6e <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	691b      	ldr	r3, [r3, #16]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d003      	beq.n	8005b1e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	689a      	ldr	r2, [r3, #8]
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	689a      	ldr	r2, [r3, #8]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005b26:	69bb      	ldr	r3, [r7, #24]
 8005b28:	015a      	lsls	r2, r3, #5
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b32:	691a      	ldr	r2, [r3, #16]
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	6a1b      	ldr	r3, [r3, #32]
 8005b38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b3c:	69b9      	ldr	r1, [r7, #24]
 8005b3e:	0148      	lsls	r0, r1, #5
 8005b40:	69f9      	ldr	r1, [r7, #28]
 8005b42:	4401      	add	r1, r0
 8005b44:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	015a      	lsls	r2, r3, #5
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	4413      	add	r3, r2
 8005b54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b58:	691b      	ldr	r3, [r3, #16]
 8005b5a:	69ba      	ldr	r2, [r7, #24]
 8005b5c:	0151      	lsls	r1, r2, #5
 8005b5e:	69fa      	ldr	r2, [r7, #28]
 8005b60:	440a      	add	r2, r1
 8005b62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b66:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005b6a:	6113      	str	r3, [r2, #16]
 8005b6c:	e05f      	b.n	8005c2e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d123      	bne.n	8005bbe <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005b76:	69bb      	ldr	r3, [r7, #24]
 8005b78:	015a      	lsls	r2, r3, #5
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	4413      	add	r3, r2
 8005b7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b82:	691a      	ldr	r2, [r3, #16]
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b8c:	69b9      	ldr	r1, [r7, #24]
 8005b8e:	0148      	lsls	r0, r1, #5
 8005b90:	69f9      	ldr	r1, [r7, #28]
 8005b92:	4401      	add	r1, r0
 8005b94:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	015a      	lsls	r2, r3, #5
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	4413      	add	r3, r2
 8005ba4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	69ba      	ldr	r2, [r7, #24]
 8005bac:	0151      	lsls	r1, r2, #5
 8005bae:	69fa      	ldr	r2, [r7, #28]
 8005bb0:	440a      	add	r2, r1
 8005bb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bb6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005bba:	6113      	str	r3, [r2, #16]
 8005bbc:	e037      	b.n	8005c2e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	691a      	ldr	r2, [r3, #16]
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	4413      	add	r3, r2
 8005bc8:	1e5a      	subs	r2, r3, #1
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd2:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005bd4:	68bb      	ldr	r3, [r7, #8]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	8afa      	ldrh	r2, [r7, #22]
 8005bda:	fb03 f202 	mul.w	r2, r3, r2
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005be2:	69bb      	ldr	r3, [r7, #24]
 8005be4:	015a      	lsls	r2, r3, #5
 8005be6:	69fb      	ldr	r3, [r7, #28]
 8005be8:	4413      	add	r3, r2
 8005bea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bee:	691a      	ldr	r2, [r3, #16]
 8005bf0:	8afb      	ldrh	r3, [r7, #22]
 8005bf2:	04d9      	lsls	r1, r3, #19
 8005bf4:	4b39      	ldr	r3, [pc, #228]	@ (8005cdc <USB_EPStartXfer+0x544>)
 8005bf6:	400b      	ands	r3, r1
 8005bf8:	69b9      	ldr	r1, [r7, #24]
 8005bfa:	0148      	lsls	r0, r1, #5
 8005bfc:	69f9      	ldr	r1, [r7, #28]
 8005bfe:	4401      	add	r1, r0
 8005c00:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005c04:	4313      	orrs	r3, r2
 8005c06:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	015a      	lsls	r2, r3, #5
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	4413      	add	r3, r2
 8005c10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c14:	691a      	ldr	r2, [r3, #16]
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	6a1b      	ldr	r3, [r3, #32]
 8005c1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c1e:	69b9      	ldr	r1, [r7, #24]
 8005c20:	0148      	lsls	r0, r1, #5
 8005c22:	69f9      	ldr	r1, [r7, #28]
 8005c24:	4401      	add	r1, r0
 8005c26:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005c2e:	79fb      	ldrb	r3, [r7, #7]
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d10d      	bne.n	8005c50 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d009      	beq.n	8005c50 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	68d9      	ldr	r1, [r3, #12]
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	015a      	lsls	r2, r3, #5
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	4413      	add	r3, r2
 8005c48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c4c:	460a      	mov	r2, r1
 8005c4e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	791b      	ldrb	r3, [r3, #4]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d128      	bne.n	8005caa <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d110      	bne.n	8005c8a <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	015a      	lsls	r2, r3, #5
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	4413      	add	r3, r2
 8005c70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	69ba      	ldr	r2, [r7, #24]
 8005c78:	0151      	lsls	r1, r2, #5
 8005c7a:	69fa      	ldr	r2, [r7, #28]
 8005c7c:	440a      	add	r2, r1
 8005c7e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c82:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005c86:	6013      	str	r3, [r2, #0]
 8005c88:	e00f      	b.n	8005caa <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	015a      	lsls	r2, r3, #5
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	4413      	add	r3, r2
 8005c92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	69ba      	ldr	r2, [r7, #24]
 8005c9a:	0151      	lsls	r1, r2, #5
 8005c9c:	69fa      	ldr	r2, [r7, #28]
 8005c9e:	440a      	add	r2, r1
 8005ca0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ca4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ca8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005caa:	69bb      	ldr	r3, [r7, #24]
 8005cac:	015a      	lsls	r2, r3, #5
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	4413      	add	r3, r2
 8005cb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	69ba      	ldr	r2, [r7, #24]
 8005cba:	0151      	lsls	r1, r2, #5
 8005cbc:	69fa      	ldr	r2, [r7, #28]
 8005cbe:	440a      	add	r2, r1
 8005cc0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cc4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005cc8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3720      	adds	r7, #32
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	fff80000 	.word	0xfff80000
 8005cd8:	e007ffff 	.word	0xe007ffff
 8005cdc:	1ff80000 	.word	0x1ff80000

08005ce0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b087      	sub	sp, #28
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005cea:	2300      	movs	r3, #0
 8005cec:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	785b      	ldrb	r3, [r3, #1]
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d14a      	bne.n	8005d94 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	015a      	lsls	r2, r3, #5
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	4413      	add	r3, r2
 8005d08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d16:	f040 8086 	bne.w	8005e26 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	015a      	lsls	r2, r3, #5
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	4413      	add	r3, r2
 8005d24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	683a      	ldr	r2, [r7, #0]
 8005d2c:	7812      	ldrb	r2, [r2, #0]
 8005d2e:	0151      	lsls	r1, r2, #5
 8005d30:	693a      	ldr	r2, [r7, #16]
 8005d32:	440a      	add	r2, r1
 8005d34:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d38:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005d3c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	015a      	lsls	r2, r3, #5
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	4413      	add	r3, r2
 8005d48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	683a      	ldr	r2, [r7, #0]
 8005d50:	7812      	ldrb	r2, [r2, #0]
 8005d52:	0151      	lsls	r1, r2, #5
 8005d54:	693a      	ldr	r2, [r7, #16]
 8005d56:	440a      	add	r2, r1
 8005d58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d5c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005d60:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	3301      	adds	r3, #1
 8005d66:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d902      	bls.n	8005d78 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	75fb      	strb	r3, [r7, #23]
          break;
 8005d76:	e056      	b.n	8005e26 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	015a      	lsls	r2, r3, #5
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	4413      	add	r3, r2
 8005d82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d90:	d0e7      	beq.n	8005d62 <USB_EPStopXfer+0x82>
 8005d92:	e048      	b.n	8005e26 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	781b      	ldrb	r3, [r3, #0]
 8005d98:	015a      	lsls	r2, r3, #5
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	4413      	add	r3, r2
 8005d9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005da8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005dac:	d13b      	bne.n	8005e26 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	015a      	lsls	r2, r3, #5
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	4413      	add	r3, r2
 8005db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	683a      	ldr	r2, [r7, #0]
 8005dc0:	7812      	ldrb	r2, [r2, #0]
 8005dc2:	0151      	lsls	r1, r2, #5
 8005dc4:	693a      	ldr	r2, [r7, #16]
 8005dc6:	440a      	add	r2, r1
 8005dc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005dcc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005dd0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	015a      	lsls	r2, r3, #5
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	4413      	add	r3, r2
 8005ddc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	683a      	ldr	r2, [r7, #0]
 8005de4:	7812      	ldrb	r2, [r2, #0]
 8005de6:	0151      	lsls	r1, r2, #5
 8005de8:	693a      	ldr	r2, [r7, #16]
 8005dea:	440a      	add	r2, r1
 8005dec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005df0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005df4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	3301      	adds	r3, #1
 8005dfa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d902      	bls.n	8005e0c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	75fb      	strb	r3, [r7, #23]
          break;
 8005e0a:	e00c      	b.n	8005e26 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	015a      	lsls	r2, r3, #5
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	4413      	add	r3, r2
 8005e16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e24:	d0e7      	beq.n	8005df6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005e26:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	371c      	adds	r7, #28
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b089      	sub	sp, #36	@ 0x24
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	4611      	mov	r1, r2
 8005e40:	461a      	mov	r2, r3
 8005e42:	460b      	mov	r3, r1
 8005e44:	71fb      	strb	r3, [r7, #7]
 8005e46:	4613      	mov	r3, r2
 8005e48:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005e52:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d123      	bne.n	8005ea2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005e5a:	88bb      	ldrh	r3, [r7, #4]
 8005e5c:	3303      	adds	r3, #3
 8005e5e:	089b      	lsrs	r3, r3, #2
 8005e60:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005e62:	2300      	movs	r3, #0
 8005e64:	61bb      	str	r3, [r7, #24]
 8005e66:	e018      	b.n	8005e9a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005e68:	79fb      	ldrb	r3, [r7, #7]
 8005e6a:	031a      	lsls	r2, r3, #12
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	4413      	add	r3, r2
 8005e70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e74:	461a      	mov	r2, r3
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005e82:	69fb      	ldr	r3, [r7, #28]
 8005e84:	3301      	adds	r3, #1
 8005e86:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	3301      	adds	r3, #1
 8005e92:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005e94:	69bb      	ldr	r3, [r7, #24]
 8005e96:	3301      	adds	r3, #1
 8005e98:	61bb      	str	r3, [r7, #24]
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d3e2      	bcc.n	8005e68 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005ea2:	2300      	movs	r3, #0
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3724      	adds	r7, #36	@ 0x24
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b08b      	sub	sp, #44	@ 0x2c
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	4613      	mov	r3, r2
 8005ebc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005ec6:	88fb      	ldrh	r3, [r7, #6]
 8005ec8:	089b      	lsrs	r3, r3, #2
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005ece:	88fb      	ldrh	r3, [r7, #6]
 8005ed0:	f003 0303 	and.w	r3, r3, #3
 8005ed4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	623b      	str	r3, [r7, #32]
 8005eda:	e014      	b.n	8005f06 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005edc:	69bb      	ldr	r3, [r7, #24]
 8005ede:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee6:	601a      	str	r2, [r3, #0]
    pDest++;
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eea:	3301      	adds	r3, #1
 8005eec:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efc:	3301      	adds	r3, #1
 8005efe:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005f00:	6a3b      	ldr	r3, [r7, #32]
 8005f02:	3301      	adds	r3, #1
 8005f04:	623b      	str	r3, [r7, #32]
 8005f06:	6a3a      	ldr	r2, [r7, #32]
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	d3e6      	bcc.n	8005edc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005f0e:	8bfb      	ldrh	r3, [r7, #30]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d01e      	beq.n	8005f52 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005f14:	2300      	movs	r3, #0
 8005f16:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005f18:	69bb      	ldr	r3, [r7, #24]
 8005f1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f1e:	461a      	mov	r2, r3
 8005f20:	f107 0310 	add.w	r3, r7, #16
 8005f24:	6812      	ldr	r2, [r2, #0]
 8005f26:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005f28:	693a      	ldr	r2, [r7, #16]
 8005f2a:	6a3b      	ldr	r3, [r7, #32]
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	00db      	lsls	r3, r3, #3
 8005f30:	fa22 f303 	lsr.w	r3, r2, r3
 8005f34:	b2da      	uxtb	r2, r3
 8005f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f38:	701a      	strb	r2, [r3, #0]
      i++;
 8005f3a:	6a3b      	ldr	r3, [r7, #32]
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	623b      	str	r3, [r7, #32]
      pDest++;
 8005f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f42:	3301      	adds	r3, #1
 8005f44:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005f46:	8bfb      	ldrh	r3, [r7, #30]
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005f4c:	8bfb      	ldrh	r3, [r7, #30]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d1ea      	bne.n	8005f28 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	372c      	adds	r7, #44	@ 0x2c
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr

08005f60 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b085      	sub	sp, #20
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
 8005f68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	781b      	ldrb	r3, [r3, #0]
 8005f72:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	785b      	ldrb	r3, [r3, #1]
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d12c      	bne.n	8005fd6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	015a      	lsls	r2, r3, #5
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	4413      	add	r3, r2
 8005f84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	db12      	blt.n	8005fb4 <USB_EPSetStall+0x54>
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d00f      	beq.n	8005fb4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	015a      	lsls	r2, r3, #5
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	4413      	add	r3, r2
 8005f9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	0151      	lsls	r1, r2, #5
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	440a      	add	r2, r1
 8005faa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005fb2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	015a      	lsls	r2, r3, #5
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	4413      	add	r3, r2
 8005fbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68ba      	ldr	r2, [r7, #8]
 8005fc4:	0151      	lsls	r1, r2, #5
 8005fc6:	68fa      	ldr	r2, [r7, #12]
 8005fc8:	440a      	add	r2, r1
 8005fca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005fd2:	6013      	str	r3, [r2, #0]
 8005fd4:	e02b      	b.n	800602e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	015a      	lsls	r2, r3, #5
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	4413      	add	r3, r2
 8005fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	db12      	blt.n	800600e <USB_EPSetStall+0xae>
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00f      	beq.n	800600e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	015a      	lsls	r2, r3, #5
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	0151      	lsls	r1, r2, #5
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	440a      	add	r2, r1
 8006004:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006008:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800600c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	015a      	lsls	r2, r3, #5
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	4413      	add	r3, r2
 8006016:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	0151      	lsls	r1, r2, #5
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	440a      	add	r2, r1
 8006024:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006028:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800602c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800602e:	2300      	movs	r3, #0
}
 8006030:	4618      	mov	r0, r3
 8006032:	3714      	adds	r7, #20
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800603c:	b480      	push	{r7}
 800603e:	b085      	sub	sp, #20
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	785b      	ldrb	r3, [r3, #1]
 8006054:	2b01      	cmp	r3, #1
 8006056:	d128      	bne.n	80060aa <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	015a      	lsls	r2, r3, #5
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	4413      	add	r3, r2
 8006060:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68ba      	ldr	r2, [r7, #8]
 8006068:	0151      	lsls	r1, r2, #5
 800606a:	68fa      	ldr	r2, [r7, #12]
 800606c:	440a      	add	r2, r1
 800606e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006072:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006076:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	791b      	ldrb	r3, [r3, #4]
 800607c:	2b03      	cmp	r3, #3
 800607e:	d003      	beq.n	8006088 <USB_EPClearStall+0x4c>
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	791b      	ldrb	r3, [r3, #4]
 8006084:	2b02      	cmp	r3, #2
 8006086:	d138      	bne.n	80060fa <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	015a      	lsls	r2, r3, #5
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	4413      	add	r3, r2
 8006090:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	68ba      	ldr	r2, [r7, #8]
 8006098:	0151      	lsls	r1, r2, #5
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	440a      	add	r2, r1
 800609e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060a6:	6013      	str	r3, [r2, #0]
 80060a8:	e027      	b.n	80060fa <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	015a      	lsls	r2, r3, #5
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	4413      	add	r3, r2
 80060b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68ba      	ldr	r2, [r7, #8]
 80060ba:	0151      	lsls	r1, r2, #5
 80060bc:	68fa      	ldr	r2, [r7, #12]
 80060be:	440a      	add	r2, r1
 80060c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060c4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060c8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	791b      	ldrb	r3, [r3, #4]
 80060ce:	2b03      	cmp	r3, #3
 80060d0:	d003      	beq.n	80060da <USB_EPClearStall+0x9e>
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	791b      	ldrb	r3, [r3, #4]
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d10f      	bne.n	80060fa <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	015a      	lsls	r2, r3, #5
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	4413      	add	r3, r2
 80060e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	68ba      	ldr	r2, [r7, #8]
 80060ea:	0151      	lsls	r1, r2, #5
 80060ec:	68fa      	ldr	r2, [r7, #12]
 80060ee:	440a      	add	r2, r1
 80060f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060f8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3714      	adds	r7, #20
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006108:	b480      	push	{r7}
 800610a:	b085      	sub	sp, #20
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	460b      	mov	r3, r1
 8006112:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006126:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800612a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	78fb      	ldrb	r3, [r7, #3]
 8006136:	011b      	lsls	r3, r3, #4
 8006138:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800613c:	68f9      	ldr	r1, [r7, #12]
 800613e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006142:	4313      	orrs	r3, r2
 8006144:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006146:	2300      	movs	r3, #0
}
 8006148:	4618      	mov	r0, r3
 800614a:	3714      	adds	r7, #20
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr

08006154 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006154:	b480      	push	{r7}
 8006156:	b085      	sub	sp, #20
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68fa      	ldr	r2, [r7, #12]
 800616a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800616e:	f023 0303 	bic.w	r3, r3, #3
 8006172:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006182:	f023 0302 	bic.w	r3, r3, #2
 8006186:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006188:	2300      	movs	r3, #0
}
 800618a:	4618      	mov	r0, r3
 800618c:	3714      	adds	r7, #20
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr

08006196 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006196:	b480      	push	{r7}
 8006198:	b085      	sub	sp, #20
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68fa      	ldr	r2, [r7, #12]
 80061ac:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80061b0:	f023 0303 	bic.w	r3, r3, #3
 80061b4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	68fa      	ldr	r2, [r7, #12]
 80061c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061c4:	f043 0302 	orr.w	r3, r3, #2
 80061c8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3714      	adds	r7, #20
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80061d8:	b480      	push	{r7}
 80061da:	b085      	sub	sp, #20
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	699b      	ldr	r3, [r3, #24]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	4013      	ands	r3, r2
 80061ee:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80061f0:	68fb      	ldr	r3, [r7, #12]
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3714      	adds	r7, #20
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr

080061fe <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80061fe:	b480      	push	{r7}
 8006200:	b085      	sub	sp, #20
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006210:	699b      	ldr	r3, [r3, #24]
 8006212:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800621a:	69db      	ldr	r3, [r3, #28]
 800621c:	68ba      	ldr	r2, [r7, #8]
 800621e:	4013      	ands	r3, r2
 8006220:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	0c1b      	lsrs	r3, r3, #16
}
 8006226:	4618      	mov	r0, r3
 8006228:	3714      	adds	r7, #20
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006232:	b480      	push	{r7}
 8006234:	b085      	sub	sp, #20
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800624e:	69db      	ldr	r3, [r3, #28]
 8006250:	68ba      	ldr	r2, [r7, #8]
 8006252:	4013      	ands	r3, r2
 8006254:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	b29b      	uxth	r3, r3
}
 800625a:	4618      	mov	r0, r3
 800625c:	3714      	adds	r7, #20
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr

08006266 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006266:	b480      	push	{r7}
 8006268:	b085      	sub	sp, #20
 800626a:	af00      	add	r7, sp, #0
 800626c:	6078      	str	r0, [r7, #4]
 800626e:	460b      	mov	r3, r1
 8006270:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006276:	78fb      	ldrb	r3, [r7, #3]
 8006278:	015a      	lsls	r2, r3, #5
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	4413      	add	r3, r2
 800627e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	68ba      	ldr	r2, [r7, #8]
 8006290:	4013      	ands	r3, r2
 8006292:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006294:	68bb      	ldr	r3, [r7, #8]
}
 8006296:	4618      	mov	r0, r3
 8006298:	3714      	adds	r7, #20
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr

080062a2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80062a2:	b480      	push	{r7}
 80062a4:	b087      	sub	sp, #28
 80062a6:	af00      	add	r7, sp, #0
 80062a8:	6078      	str	r0, [r7, #4]
 80062aa:	460b      	mov	r3, r1
 80062ac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062b8:	691b      	ldr	r3, [r3, #16]
 80062ba:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80062c6:	78fb      	ldrb	r3, [r7, #3]
 80062c8:	f003 030f 	and.w	r3, r3, #15
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	fa22 f303 	lsr.w	r3, r2, r3
 80062d2:	01db      	lsls	r3, r3, #7
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	693a      	ldr	r2, [r7, #16]
 80062d8:	4313      	orrs	r3, r2
 80062da:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80062dc:	78fb      	ldrb	r3, [r7, #3]
 80062de:	015a      	lsls	r2, r3, #5
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	4413      	add	r3, r2
 80062e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	693a      	ldr	r2, [r7, #16]
 80062ec:	4013      	ands	r3, r2
 80062ee:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80062f0:	68bb      	ldr	r3, [r7, #8]
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	371c      	adds	r7, #28
 80062f6:	46bd      	mov	sp, r7
 80062f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fc:	4770      	bx	lr

080062fe <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80062fe:	b480      	push	{r7}
 8006300:	b083      	sub	sp, #12
 8006302:	af00      	add	r7, sp, #0
 8006304:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	f003 0301 	and.w	r3, r3, #1
}
 800630e:	4618      	mov	r0, r3
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
	...

0800631c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800631c:	b480      	push	{r7}
 800631e:	b085      	sub	sp, #20
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006336:	4619      	mov	r1, r3
 8006338:	4b09      	ldr	r3, [pc, #36]	@ (8006360 <USB_ActivateSetup+0x44>)
 800633a:	4013      	ands	r3, r2
 800633c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800634c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006350:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006352:	2300      	movs	r3, #0
}
 8006354:	4618      	mov	r0, r3
 8006356:	3714      	adds	r7, #20
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr
 8006360:	fffff800 	.word	0xfffff800

08006364 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006364:	b480      	push	{r7}
 8006366:	b087      	sub	sp, #28
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	460b      	mov	r3, r1
 800636e:	607a      	str	r2, [r7, #4]
 8006370:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	333c      	adds	r3, #60	@ 0x3c
 800637a:	3304      	adds	r3, #4
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	4a26      	ldr	r2, [pc, #152]	@ (800641c <USB_EP0_OutStart+0xb8>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d90a      	bls.n	800639e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006394:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006398:	d101      	bne.n	800639e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800639a:	2300      	movs	r3, #0
 800639c:	e037      	b.n	800640e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a4:	461a      	mov	r2, r3
 80063a6:	2300      	movs	r3, #0
 80063a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063b0:	691b      	ldr	r3, [r3, #16]
 80063b2:	697a      	ldr	r2, [r7, #20]
 80063b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063b8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80063bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063c4:	691b      	ldr	r3, [r3, #16]
 80063c6:	697a      	ldr	r2, [r7, #20]
 80063c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063cc:	f043 0318 	orr.w	r3, r3, #24
 80063d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	697a      	ldr	r2, [r7, #20]
 80063dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063e0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80063e4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80063e6:	7afb      	ldrb	r3, [r7, #11]
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d10f      	bne.n	800640c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063f2:	461a      	mov	r2, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	697a      	ldr	r2, [r7, #20]
 8006402:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006406:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800640a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	371c      	adds	r7, #28
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop
 800641c:	4f54300a 	.word	0x4f54300a

08006420 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006420:	b480      	push	{r7}
 8006422:	b085      	sub	sp, #20
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006428:	2300      	movs	r3, #0
 800642a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	3301      	adds	r3, #1
 8006430:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006438:	d901      	bls.n	800643e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e01b      	b.n	8006476 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	2b00      	cmp	r3, #0
 8006444:	daf2      	bge.n	800642c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006446:	2300      	movs	r3, #0
 8006448:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	f043 0201 	orr.w	r2, r3, #1
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	3301      	adds	r3, #1
 800645a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006462:	d901      	bls.n	8006468 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e006      	b.n	8006476 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	f003 0301 	and.w	r3, r3, #1
 8006470:	2b01      	cmp	r3, #1
 8006472:	d0f0      	beq.n	8006456 <USB_CoreReset+0x36>

  return HAL_OK;
 8006474:	2300      	movs	r3, #0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3714      	adds	r7, #20
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr
	...

08006484 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	460b      	mov	r3, r1
 800648e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006490:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006494:	f002 fcee 	bl	8008e74 <USBD_static_malloc>
 8006498:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d109      	bne.n	80064b4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	32b0      	adds	r2, #176	@ 0xb0
 80064aa:	2100      	movs	r1, #0
 80064ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80064b0:	2302      	movs	r3, #2
 80064b2:	e0d4      	b.n	800665e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80064b4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80064b8:	2100      	movs	r1, #0
 80064ba:	68f8      	ldr	r0, [r7, #12]
 80064bc:	f002 fd1e 	bl	8008efc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	32b0      	adds	r2, #176	@ 0xb0
 80064ca:	68f9      	ldr	r1, [r7, #12]
 80064cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	32b0      	adds	r2, #176	@ 0xb0
 80064da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	7c1b      	ldrb	r3, [r3, #16]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d138      	bne.n	800655e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80064ec:	4b5e      	ldr	r3, [pc, #376]	@ (8006668 <USBD_CDC_Init+0x1e4>)
 80064ee:	7819      	ldrb	r1, [r3, #0]
 80064f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80064f4:	2202      	movs	r2, #2
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f002 fb99 	bl	8008c2e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80064fc:	4b5a      	ldr	r3, [pc, #360]	@ (8006668 <USBD_CDC_Init+0x1e4>)
 80064fe:	781b      	ldrb	r3, [r3, #0]
 8006500:	f003 020f 	and.w	r2, r3, #15
 8006504:	6879      	ldr	r1, [r7, #4]
 8006506:	4613      	mov	r3, r2
 8006508:	009b      	lsls	r3, r3, #2
 800650a:	4413      	add	r3, r2
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	440b      	add	r3, r1
 8006510:	3324      	adds	r3, #36	@ 0x24
 8006512:	2201      	movs	r2, #1
 8006514:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006516:	4b55      	ldr	r3, [pc, #340]	@ (800666c <USBD_CDC_Init+0x1e8>)
 8006518:	7819      	ldrb	r1, [r3, #0]
 800651a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800651e:	2202      	movs	r2, #2
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f002 fb84 	bl	8008c2e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006526:	4b51      	ldr	r3, [pc, #324]	@ (800666c <USBD_CDC_Init+0x1e8>)
 8006528:	781b      	ldrb	r3, [r3, #0]
 800652a:	f003 020f 	and.w	r2, r3, #15
 800652e:	6879      	ldr	r1, [r7, #4]
 8006530:	4613      	mov	r3, r2
 8006532:	009b      	lsls	r3, r3, #2
 8006534:	4413      	add	r3, r2
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	440b      	add	r3, r1
 800653a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800653e:	2201      	movs	r2, #1
 8006540:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006542:	4b4b      	ldr	r3, [pc, #300]	@ (8006670 <USBD_CDC_Init+0x1ec>)
 8006544:	781b      	ldrb	r3, [r3, #0]
 8006546:	f003 020f 	and.w	r2, r3, #15
 800654a:	6879      	ldr	r1, [r7, #4]
 800654c:	4613      	mov	r3, r2
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	4413      	add	r3, r2
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	440b      	add	r3, r1
 8006556:	3326      	adds	r3, #38	@ 0x26
 8006558:	2210      	movs	r2, #16
 800655a:	801a      	strh	r2, [r3, #0]
 800655c:	e035      	b.n	80065ca <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800655e:	4b42      	ldr	r3, [pc, #264]	@ (8006668 <USBD_CDC_Init+0x1e4>)
 8006560:	7819      	ldrb	r1, [r3, #0]
 8006562:	2340      	movs	r3, #64	@ 0x40
 8006564:	2202      	movs	r2, #2
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f002 fb61 	bl	8008c2e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800656c:	4b3e      	ldr	r3, [pc, #248]	@ (8006668 <USBD_CDC_Init+0x1e4>)
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	f003 020f 	and.w	r2, r3, #15
 8006574:	6879      	ldr	r1, [r7, #4]
 8006576:	4613      	mov	r3, r2
 8006578:	009b      	lsls	r3, r3, #2
 800657a:	4413      	add	r3, r2
 800657c:	009b      	lsls	r3, r3, #2
 800657e:	440b      	add	r3, r1
 8006580:	3324      	adds	r3, #36	@ 0x24
 8006582:	2201      	movs	r2, #1
 8006584:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006586:	4b39      	ldr	r3, [pc, #228]	@ (800666c <USBD_CDC_Init+0x1e8>)
 8006588:	7819      	ldrb	r1, [r3, #0]
 800658a:	2340      	movs	r3, #64	@ 0x40
 800658c:	2202      	movs	r2, #2
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f002 fb4d 	bl	8008c2e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006594:	4b35      	ldr	r3, [pc, #212]	@ (800666c <USBD_CDC_Init+0x1e8>)
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	f003 020f 	and.w	r2, r3, #15
 800659c:	6879      	ldr	r1, [r7, #4]
 800659e:	4613      	mov	r3, r2
 80065a0:	009b      	lsls	r3, r3, #2
 80065a2:	4413      	add	r3, r2
 80065a4:	009b      	lsls	r3, r3, #2
 80065a6:	440b      	add	r3, r1
 80065a8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80065ac:	2201      	movs	r2, #1
 80065ae:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80065b0:	4b2f      	ldr	r3, [pc, #188]	@ (8006670 <USBD_CDC_Init+0x1ec>)
 80065b2:	781b      	ldrb	r3, [r3, #0]
 80065b4:	f003 020f 	and.w	r2, r3, #15
 80065b8:	6879      	ldr	r1, [r7, #4]
 80065ba:	4613      	mov	r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	4413      	add	r3, r2
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	440b      	add	r3, r1
 80065c4:	3326      	adds	r3, #38	@ 0x26
 80065c6:	2210      	movs	r2, #16
 80065c8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80065ca:	4b29      	ldr	r3, [pc, #164]	@ (8006670 <USBD_CDC_Init+0x1ec>)
 80065cc:	7819      	ldrb	r1, [r3, #0]
 80065ce:	2308      	movs	r3, #8
 80065d0:	2203      	movs	r2, #3
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f002 fb2b 	bl	8008c2e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80065d8:	4b25      	ldr	r3, [pc, #148]	@ (8006670 <USBD_CDC_Init+0x1ec>)
 80065da:	781b      	ldrb	r3, [r3, #0]
 80065dc:	f003 020f 	and.w	r2, r3, #15
 80065e0:	6879      	ldr	r1, [r7, #4]
 80065e2:	4613      	mov	r3, r2
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	4413      	add	r3, r2
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	440b      	add	r3, r1
 80065ec:	3324      	adds	r3, #36	@ 0x24
 80065ee:	2201      	movs	r2, #1
 80065f0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	33b0      	adds	r3, #176	@ 0xb0
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	4413      	add	r3, r2
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2200      	movs	r2, #0
 800661a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006624:	2b00      	cmp	r3, #0
 8006626:	d101      	bne.n	800662c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006628:	2302      	movs	r3, #2
 800662a:	e018      	b.n	800665e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	7c1b      	ldrb	r3, [r3, #16]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d10a      	bne.n	800664a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006634:	4b0d      	ldr	r3, [pc, #52]	@ (800666c <USBD_CDC_Init+0x1e8>)
 8006636:	7819      	ldrb	r1, [r3, #0]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800663e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f002 fbe2 	bl	8008e0c <USBD_LL_PrepareReceive>
 8006648:	e008      	b.n	800665c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800664a:	4b08      	ldr	r3, [pc, #32]	@ (800666c <USBD_CDC_Init+0x1e8>)
 800664c:	7819      	ldrb	r1, [r3, #0]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006654:	2340      	movs	r3, #64	@ 0x40
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f002 fbd8 	bl	8008e0c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	3710      	adds	r7, #16
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop
 8006668:	24000097 	.word	0x24000097
 800666c:	24000098 	.word	0x24000098
 8006670:	24000099 	.word	0x24000099

08006674 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b082      	sub	sp, #8
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	460b      	mov	r3, r1
 800667e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006680:	4b3a      	ldr	r3, [pc, #232]	@ (800676c <USBD_CDC_DeInit+0xf8>)
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	4619      	mov	r1, r3
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f002 faf7 	bl	8008c7a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800668c:	4b37      	ldr	r3, [pc, #220]	@ (800676c <USBD_CDC_DeInit+0xf8>)
 800668e:	781b      	ldrb	r3, [r3, #0]
 8006690:	f003 020f 	and.w	r2, r3, #15
 8006694:	6879      	ldr	r1, [r7, #4]
 8006696:	4613      	mov	r3, r2
 8006698:	009b      	lsls	r3, r3, #2
 800669a:	4413      	add	r3, r2
 800669c:	009b      	lsls	r3, r3, #2
 800669e:	440b      	add	r3, r1
 80066a0:	3324      	adds	r3, #36	@ 0x24
 80066a2:	2200      	movs	r2, #0
 80066a4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80066a6:	4b32      	ldr	r3, [pc, #200]	@ (8006770 <USBD_CDC_DeInit+0xfc>)
 80066a8:	781b      	ldrb	r3, [r3, #0]
 80066aa:	4619      	mov	r1, r3
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f002 fae4 	bl	8008c7a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80066b2:	4b2f      	ldr	r3, [pc, #188]	@ (8006770 <USBD_CDC_DeInit+0xfc>)
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	f003 020f 	and.w	r2, r3, #15
 80066ba:	6879      	ldr	r1, [r7, #4]
 80066bc:	4613      	mov	r3, r2
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	4413      	add	r3, r2
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	440b      	add	r3, r1
 80066c6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80066ca:	2200      	movs	r2, #0
 80066cc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80066ce:	4b29      	ldr	r3, [pc, #164]	@ (8006774 <USBD_CDC_DeInit+0x100>)
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	4619      	mov	r1, r3
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f002 fad0 	bl	8008c7a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80066da:	4b26      	ldr	r3, [pc, #152]	@ (8006774 <USBD_CDC_DeInit+0x100>)
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	f003 020f 	and.w	r2, r3, #15
 80066e2:	6879      	ldr	r1, [r7, #4]
 80066e4:	4613      	mov	r3, r2
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	4413      	add	r3, r2
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	440b      	add	r3, r1
 80066ee:	3324      	adds	r3, #36	@ 0x24
 80066f0:	2200      	movs	r2, #0
 80066f2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80066f4:	4b1f      	ldr	r3, [pc, #124]	@ (8006774 <USBD_CDC_DeInit+0x100>)
 80066f6:	781b      	ldrb	r3, [r3, #0]
 80066f8:	f003 020f 	and.w	r2, r3, #15
 80066fc:	6879      	ldr	r1, [r7, #4]
 80066fe:	4613      	mov	r3, r2
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	4413      	add	r3, r2
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	440b      	add	r3, r1
 8006708:	3326      	adds	r3, #38	@ 0x26
 800670a:	2200      	movs	r2, #0
 800670c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	32b0      	adds	r2, #176	@ 0xb0
 8006718:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d01f      	beq.n	8006760 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	33b0      	adds	r3, #176	@ 0xb0
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	4413      	add	r3, r2
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	32b0      	adds	r2, #176	@ 0xb0
 800673e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006742:	4618      	mov	r0, r3
 8006744:	f002 fba4 	bl	8008e90 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	32b0      	adds	r2, #176	@ 0xb0
 8006752:	2100      	movs	r1, #0
 8006754:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2200      	movs	r2, #0
 800675c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006760:	2300      	movs	r3, #0
}
 8006762:	4618      	mov	r0, r3
 8006764:	3708      	adds	r7, #8
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	24000097 	.word	0x24000097
 8006770:	24000098 	.word	0x24000098
 8006774:	24000099 	.word	0x24000099

08006778 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b086      	sub	sp, #24
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	32b0      	adds	r2, #176	@ 0xb0
 800678c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006790:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006792:	2300      	movs	r3, #0
 8006794:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006796:	2300      	movs	r3, #0
 8006798:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800679a:	2300      	movs	r3, #0
 800679c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d101      	bne.n	80067a8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80067a4:	2303      	movs	r3, #3
 80067a6:	e0bf      	b.n	8006928 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d050      	beq.n	8006856 <USBD_CDC_Setup+0xde>
 80067b4:	2b20      	cmp	r3, #32
 80067b6:	f040 80af 	bne.w	8006918 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	88db      	ldrh	r3, [r3, #6]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d03a      	beq.n	8006838 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	781b      	ldrb	r3, [r3, #0]
 80067c6:	b25b      	sxtb	r3, r3
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	da1b      	bge.n	8006804 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	33b0      	adds	r3, #176	@ 0xb0
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	4413      	add	r3, r2
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	683a      	ldr	r2, [r7, #0]
 80067e0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80067e2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80067e4:	683a      	ldr	r2, [r7, #0]
 80067e6:	88d2      	ldrh	r2, [r2, #6]
 80067e8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	88db      	ldrh	r3, [r3, #6]
 80067ee:	2b07      	cmp	r3, #7
 80067f0:	bf28      	it	cs
 80067f2:	2307      	movcs	r3, #7
 80067f4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	89fa      	ldrh	r2, [r7, #14]
 80067fa:	4619      	mov	r1, r3
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f001 fdbd 	bl	800837c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006802:	e090      	b.n	8006926 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	785a      	ldrb	r2, [r3, #1]
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	88db      	ldrh	r3, [r3, #6]
 8006812:	2b3f      	cmp	r3, #63	@ 0x3f
 8006814:	d803      	bhi.n	800681e <USBD_CDC_Setup+0xa6>
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	88db      	ldrh	r3, [r3, #6]
 800681a:	b2da      	uxtb	r2, r3
 800681c:	e000      	b.n	8006820 <USBD_CDC_Setup+0xa8>
 800681e:	2240      	movs	r2, #64	@ 0x40
 8006820:	693b      	ldr	r3, [r7, #16]
 8006822:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006826:	6939      	ldr	r1, [r7, #16]
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800682e:	461a      	mov	r2, r3
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f001 fdcf 	bl	80083d4 <USBD_CtlPrepareRx>
      break;
 8006836:	e076      	b.n	8006926 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	33b0      	adds	r3, #176	@ 0xb0
 8006842:	009b      	lsls	r3, r3, #2
 8006844:	4413      	add	r3, r2
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	683a      	ldr	r2, [r7, #0]
 800684c:	7850      	ldrb	r0, [r2, #1]
 800684e:	2200      	movs	r2, #0
 8006850:	6839      	ldr	r1, [r7, #0]
 8006852:	4798      	blx	r3
      break;
 8006854:	e067      	b.n	8006926 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	785b      	ldrb	r3, [r3, #1]
 800685a:	2b0b      	cmp	r3, #11
 800685c:	d851      	bhi.n	8006902 <USBD_CDC_Setup+0x18a>
 800685e:	a201      	add	r2, pc, #4	@ (adr r2, 8006864 <USBD_CDC_Setup+0xec>)
 8006860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006864:	08006895 	.word	0x08006895
 8006868:	08006911 	.word	0x08006911
 800686c:	08006903 	.word	0x08006903
 8006870:	08006903 	.word	0x08006903
 8006874:	08006903 	.word	0x08006903
 8006878:	08006903 	.word	0x08006903
 800687c:	08006903 	.word	0x08006903
 8006880:	08006903 	.word	0x08006903
 8006884:	08006903 	.word	0x08006903
 8006888:	08006903 	.word	0x08006903
 800688c:	080068bf 	.word	0x080068bf
 8006890:	080068e9 	.word	0x080068e9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800689a:	b2db      	uxtb	r3, r3
 800689c:	2b03      	cmp	r3, #3
 800689e:	d107      	bne.n	80068b0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80068a0:	f107 030a 	add.w	r3, r7, #10
 80068a4:	2202      	movs	r2, #2
 80068a6:	4619      	mov	r1, r3
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f001 fd67 	bl	800837c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80068ae:	e032      	b.n	8006916 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80068b0:	6839      	ldr	r1, [r7, #0]
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f001 fce5 	bl	8008282 <USBD_CtlError>
            ret = USBD_FAIL;
 80068b8:	2303      	movs	r3, #3
 80068ba:	75fb      	strb	r3, [r7, #23]
          break;
 80068bc:	e02b      	b.n	8006916 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	2b03      	cmp	r3, #3
 80068c8:	d107      	bne.n	80068da <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80068ca:	f107 030d 	add.w	r3, r7, #13
 80068ce:	2201      	movs	r2, #1
 80068d0:	4619      	mov	r1, r3
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f001 fd52 	bl	800837c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80068d8:	e01d      	b.n	8006916 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80068da:	6839      	ldr	r1, [r7, #0]
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f001 fcd0 	bl	8008282 <USBD_CtlError>
            ret = USBD_FAIL;
 80068e2:	2303      	movs	r3, #3
 80068e4:	75fb      	strb	r3, [r7, #23]
          break;
 80068e6:	e016      	b.n	8006916 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	2b03      	cmp	r3, #3
 80068f2:	d00f      	beq.n	8006914 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80068f4:	6839      	ldr	r1, [r7, #0]
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f001 fcc3 	bl	8008282 <USBD_CtlError>
            ret = USBD_FAIL;
 80068fc:	2303      	movs	r3, #3
 80068fe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006900:	e008      	b.n	8006914 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006902:	6839      	ldr	r1, [r7, #0]
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f001 fcbc 	bl	8008282 <USBD_CtlError>
          ret = USBD_FAIL;
 800690a:	2303      	movs	r3, #3
 800690c:	75fb      	strb	r3, [r7, #23]
          break;
 800690e:	e002      	b.n	8006916 <USBD_CDC_Setup+0x19e>
          break;
 8006910:	bf00      	nop
 8006912:	e008      	b.n	8006926 <USBD_CDC_Setup+0x1ae>
          break;
 8006914:	bf00      	nop
      }
      break;
 8006916:	e006      	b.n	8006926 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006918:	6839      	ldr	r1, [r7, #0]
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f001 fcb1 	bl	8008282 <USBD_CtlError>
      ret = USBD_FAIL;
 8006920:	2303      	movs	r3, #3
 8006922:	75fb      	strb	r3, [r7, #23]
      break;
 8006924:	bf00      	nop
  }

  return (uint8_t)ret;
 8006926:	7dfb      	ldrb	r3, [r7, #23]
}
 8006928:	4618      	mov	r0, r3
 800692a:	3718      	adds	r7, #24
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}

08006930 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b084      	sub	sp, #16
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
 8006938:	460b      	mov	r3, r1
 800693a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006942:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	32b0      	adds	r2, #176	@ 0xb0
 800694e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d101      	bne.n	800695a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006956:	2303      	movs	r3, #3
 8006958:	e065      	b.n	8006a26 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	32b0      	adds	r2, #176	@ 0xb0
 8006964:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006968:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800696a:	78fb      	ldrb	r3, [r7, #3]
 800696c:	f003 020f 	and.w	r2, r3, #15
 8006970:	6879      	ldr	r1, [r7, #4]
 8006972:	4613      	mov	r3, r2
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	4413      	add	r3, r2
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	440b      	add	r3, r1
 800697c:	3318      	adds	r3, #24
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d02f      	beq.n	80069e4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006984:	78fb      	ldrb	r3, [r7, #3]
 8006986:	f003 020f 	and.w	r2, r3, #15
 800698a:	6879      	ldr	r1, [r7, #4]
 800698c:	4613      	mov	r3, r2
 800698e:	009b      	lsls	r3, r3, #2
 8006990:	4413      	add	r3, r2
 8006992:	009b      	lsls	r3, r3, #2
 8006994:	440b      	add	r3, r1
 8006996:	3318      	adds	r3, #24
 8006998:	681a      	ldr	r2, [r3, #0]
 800699a:	78fb      	ldrb	r3, [r7, #3]
 800699c:	f003 010f 	and.w	r1, r3, #15
 80069a0:	68f8      	ldr	r0, [r7, #12]
 80069a2:	460b      	mov	r3, r1
 80069a4:	00db      	lsls	r3, r3, #3
 80069a6:	440b      	add	r3, r1
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	4403      	add	r3, r0
 80069ac:	331c      	adds	r3, #28
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	fbb2 f1f3 	udiv	r1, r2, r3
 80069b4:	fb01 f303 	mul.w	r3, r1, r3
 80069b8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d112      	bne.n	80069e4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80069be:	78fb      	ldrb	r3, [r7, #3]
 80069c0:	f003 020f 	and.w	r2, r3, #15
 80069c4:	6879      	ldr	r1, [r7, #4]
 80069c6:	4613      	mov	r3, r2
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	4413      	add	r3, r2
 80069cc:	009b      	lsls	r3, r3, #2
 80069ce:	440b      	add	r3, r1
 80069d0:	3318      	adds	r3, #24
 80069d2:	2200      	movs	r2, #0
 80069d4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80069d6:	78f9      	ldrb	r1, [r7, #3]
 80069d8:	2300      	movs	r3, #0
 80069da:	2200      	movs	r2, #0
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f002 f9f4 	bl	8008dca <USBD_LL_Transmit>
 80069e2:	e01f      	b.n	8006a24 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	2200      	movs	r2, #0
 80069e8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	33b0      	adds	r3, #176	@ 0xb0
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	4413      	add	r3, r2
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	691b      	ldr	r3, [r3, #16]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d010      	beq.n	8006a24 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	33b0      	adds	r3, #176	@ 0xb0
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	4413      	add	r3, r2
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	691b      	ldr	r3, [r3, #16]
 8006a14:	68ba      	ldr	r2, [r7, #8]
 8006a16:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006a1a:	68ba      	ldr	r2, [r7, #8]
 8006a1c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006a20:	78fa      	ldrb	r2, [r7, #3]
 8006a22:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006a24:	2300      	movs	r3, #0
}
 8006a26:	4618      	mov	r0, r3
 8006a28:	3710      	adds	r7, #16
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}

08006a2e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006a2e:	b580      	push	{r7, lr}
 8006a30:	b084      	sub	sp, #16
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
 8006a36:	460b      	mov	r3, r1
 8006a38:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	32b0      	adds	r2, #176	@ 0xb0
 8006a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a48:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	32b0      	adds	r2, #176	@ 0xb0
 8006a54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d101      	bne.n	8006a60 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	e01a      	b.n	8006a96 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006a60:	78fb      	ldrb	r3, [r7, #3]
 8006a62:	4619      	mov	r1, r3
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f002 f9f2 	bl	8008e4e <USBD_LL_GetRxDataSize>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	33b0      	adds	r3, #176	@ 0xb0
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	4413      	add	r3, r2
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	68db      	ldr	r3, [r3, #12]
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006a8a:	68fa      	ldr	r2, [r7, #12]
 8006a8c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006a90:	4611      	mov	r1, r2
 8006a92:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3710      	adds	r7, #16
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}

08006a9e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006a9e:	b580      	push	{r7, lr}
 8006aa0:	b084      	sub	sp, #16
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	32b0      	adds	r2, #176	@ 0xb0
 8006ab0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ab4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d101      	bne.n	8006ac0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006abc:	2303      	movs	r3, #3
 8006abe:	e024      	b.n	8006b0a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	33b0      	adds	r3, #176	@ 0xb0
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	4413      	add	r3, r2
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d019      	beq.n	8006b08 <USBD_CDC_EP0_RxReady+0x6a>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006ada:	2bff      	cmp	r3, #255	@ 0xff
 8006adc:	d014      	beq.n	8006b08 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	33b0      	adds	r3, #176	@ 0xb0
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	4413      	add	r3, r2
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	68fa      	ldr	r2, [r7, #12]
 8006af2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006af6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006afe:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	22ff      	movs	r2, #255	@ 0xff
 8006b04:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006b08:	2300      	movs	r3, #0
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3710      	adds	r7, #16
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
	...

08006b14 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b086      	sub	sp, #24
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006b1c:	2182      	movs	r1, #130	@ 0x82
 8006b1e:	4818      	ldr	r0, [pc, #96]	@ (8006b80 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006b20:	f000 fd4f 	bl	80075c2 <USBD_GetEpDesc>
 8006b24:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006b26:	2101      	movs	r1, #1
 8006b28:	4815      	ldr	r0, [pc, #84]	@ (8006b80 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006b2a:	f000 fd4a 	bl	80075c2 <USBD_GetEpDesc>
 8006b2e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006b30:	2181      	movs	r1, #129	@ 0x81
 8006b32:	4813      	ldr	r0, [pc, #76]	@ (8006b80 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006b34:	f000 fd45 	bl	80075c2 <USBD_GetEpDesc>
 8006b38:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d002      	beq.n	8006b46 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	2210      	movs	r2, #16
 8006b44:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d006      	beq.n	8006b5a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b54:	711a      	strb	r2, [r3, #4]
 8006b56:	2200      	movs	r2, #0
 8006b58:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d006      	beq.n	8006b6e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b68:	711a      	strb	r2, [r3, #4]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2243      	movs	r2, #67	@ 0x43
 8006b72:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006b74:	4b02      	ldr	r3, [pc, #8]	@ (8006b80 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006b76:	4618      	mov	r0, r3
 8006b78:	3718      	adds	r7, #24
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	24000054 	.word	0x24000054

08006b84 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b086      	sub	sp, #24
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006b8c:	2182      	movs	r1, #130	@ 0x82
 8006b8e:	4818      	ldr	r0, [pc, #96]	@ (8006bf0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006b90:	f000 fd17 	bl	80075c2 <USBD_GetEpDesc>
 8006b94:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006b96:	2101      	movs	r1, #1
 8006b98:	4815      	ldr	r0, [pc, #84]	@ (8006bf0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006b9a:	f000 fd12 	bl	80075c2 <USBD_GetEpDesc>
 8006b9e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006ba0:	2181      	movs	r1, #129	@ 0x81
 8006ba2:	4813      	ldr	r0, [pc, #76]	@ (8006bf0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006ba4:	f000 fd0d 	bl	80075c2 <USBD_GetEpDesc>
 8006ba8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d002      	beq.n	8006bb6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	2210      	movs	r2, #16
 8006bb4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d006      	beq.n	8006bca <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	711a      	strb	r2, [r3, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f042 0202 	orr.w	r2, r2, #2
 8006bc8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d006      	beq.n	8006bde <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	711a      	strb	r2, [r3, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f042 0202 	orr.w	r2, r2, #2
 8006bdc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2243      	movs	r2, #67	@ 0x43
 8006be2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006be4:	4b02      	ldr	r3, [pc, #8]	@ (8006bf0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3718      	adds	r7, #24
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	24000054 	.word	0x24000054

08006bf4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b086      	sub	sp, #24
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006bfc:	2182      	movs	r1, #130	@ 0x82
 8006bfe:	4818      	ldr	r0, [pc, #96]	@ (8006c60 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006c00:	f000 fcdf 	bl	80075c2 <USBD_GetEpDesc>
 8006c04:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006c06:	2101      	movs	r1, #1
 8006c08:	4815      	ldr	r0, [pc, #84]	@ (8006c60 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006c0a:	f000 fcda 	bl	80075c2 <USBD_GetEpDesc>
 8006c0e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006c10:	2181      	movs	r1, #129	@ 0x81
 8006c12:	4813      	ldr	r0, [pc, #76]	@ (8006c60 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006c14:	f000 fcd5 	bl	80075c2 <USBD_GetEpDesc>
 8006c18:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d002      	beq.n	8006c26 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	2210      	movs	r2, #16
 8006c24:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d006      	beq.n	8006c3a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c34:	711a      	strb	r2, [r3, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d006      	beq.n	8006c4e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c48:	711a      	strb	r2, [r3, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2243      	movs	r2, #67	@ 0x43
 8006c52:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006c54:	4b02      	ldr	r3, [pc, #8]	@ (8006c60 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3718      	adds	r7, #24
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	bd80      	pop	{r7, pc}
 8006c5e:	bf00      	nop
 8006c60:	24000054 	.word	0x24000054

08006c64 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b083      	sub	sp, #12
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	220a      	movs	r2, #10
 8006c70:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006c72:	4b03      	ldr	r3, [pc, #12]	@ (8006c80 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr
 8006c80:	24000010 	.word	0x24000010

08006c84 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d101      	bne.n	8006c98 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006c94:	2303      	movs	r3, #3
 8006c96:	e009      	b.n	8006cac <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	33b0      	adds	r3, #176	@ 0xb0
 8006ca2:	009b      	lsls	r3, r3, #2
 8006ca4:	4413      	add	r3, r2
 8006ca6:	683a      	ldr	r2, [r7, #0]
 8006ca8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006caa:	2300      	movs	r3, #0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr

08006cb8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b087      	sub	sp, #28
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	60b9      	str	r1, [r7, #8]
 8006cc2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	32b0      	adds	r2, #176	@ 0xb0
 8006cce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cd2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d101      	bne.n	8006cde <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006cda:	2303      	movs	r3, #3
 8006cdc:	e008      	b.n	8006cf0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	68ba      	ldr	r2, [r7, #8]
 8006ce2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	687a      	ldr	r2, [r7, #4]
 8006cea:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006cee:	2300      	movs	r3, #0
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	371c      	adds	r7, #28
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr

08006cfc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b085      	sub	sp, #20
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	32b0      	adds	r2, #176	@ 0xb0
 8006d10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d14:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d101      	bne.n	8006d20 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006d1c:	2303      	movs	r3, #3
 8006d1e:	e004      	b.n	8006d2a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	683a      	ldr	r2, [r7, #0]
 8006d24:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3714      	adds	r7, #20
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
	...

08006d38 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	32b0      	adds	r2, #176	@ 0xb0
 8006d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d4e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8006d50:	2301      	movs	r3, #1
 8006d52:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d101      	bne.n	8006d5e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006d5a:	2303      	movs	r3, #3
 8006d5c:	e025      	b.n	8006daa <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d11f      	bne.n	8006da8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006d70:	4b10      	ldr	r3, [pc, #64]	@ (8006db4 <USBD_CDC_TransmitPacket+0x7c>)
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	f003 020f 	and.w	r2, r3, #15
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	4613      	mov	r3, r2
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	4413      	add	r3, r2
 8006d86:	009b      	lsls	r3, r3, #2
 8006d88:	4403      	add	r3, r0
 8006d8a:	3318      	adds	r3, #24
 8006d8c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006d8e:	4b09      	ldr	r3, [pc, #36]	@ (8006db4 <USBD_CDC_TransmitPacket+0x7c>)
 8006d90:	7819      	ldrb	r1, [r3, #0]
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f002 f813 	bl	8008dca <USBD_LL_Transmit>

    ret = USBD_OK;
 8006da4:	2300      	movs	r3, #0
 8006da6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3710      	adds	r7, #16
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	24000097 	.word	0x24000097

08006db8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b084      	sub	sp, #16
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	32b0      	adds	r2, #176	@ 0xb0
 8006dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dce:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	32b0      	adds	r2, #176	@ 0xb0
 8006dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d101      	bne.n	8006de6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006de2:	2303      	movs	r3, #3
 8006de4:	e018      	b.n	8006e18 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	7c1b      	ldrb	r3, [r3, #16]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d10a      	bne.n	8006e04 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006dee:	4b0c      	ldr	r3, [pc, #48]	@ (8006e20 <USBD_CDC_ReceivePacket+0x68>)
 8006df0:	7819      	ldrb	r1, [r3, #0]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006df8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f002 f805 	bl	8008e0c <USBD_LL_PrepareReceive>
 8006e02:	e008      	b.n	8006e16 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006e04:	4b06      	ldr	r3, [pc, #24]	@ (8006e20 <USBD_CDC_ReceivePacket+0x68>)
 8006e06:	7819      	ldrb	r1, [r3, #0]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006e0e:	2340      	movs	r3, #64	@ 0x40
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f001 fffb 	bl	8008e0c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006e16:	2300      	movs	r3, #0
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3710      	adds	r7, #16
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	24000098 	.word	0x24000098

08006e24 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b086      	sub	sp, #24
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	4613      	mov	r3, r2
 8006e30:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d101      	bne.n	8006e3c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006e38:	2303      	movs	r3, #3
 8006e3a:	e01f      	b.n	8006e7c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2200      	movs	r2, #0
 8006e48:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d003      	beq.n	8006e62 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2201      	movs	r2, #1
 8006e66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	79fa      	ldrb	r2, [r7, #7]
 8006e6e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006e70:	68f8      	ldr	r0, [r7, #12]
 8006e72:	f001 fe71 	bl	8008b58 <USBD_LL_Init>
 8006e76:	4603      	mov	r3, r0
 8006e78:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006e7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3718      	adds	r7, #24
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d101      	bne.n	8006e9c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006e98:	2303      	movs	r3, #3
 8006e9a:	e025      	b.n	8006ee8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	683a      	ldr	r2, [r7, #0]
 8006ea0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	32ae      	adds	r2, #174	@ 0xae
 8006eae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d00f      	beq.n	8006ed8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	32ae      	adds	r2, #174	@ 0xae
 8006ec2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec8:	f107 020e 	add.w	r2, r7, #14
 8006ecc:	4610      	mov	r0, r2
 8006ece:	4798      	blx	r3
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8006ede:	1c5a      	adds	r2, r3, #1
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8006ee6:	2300      	movs	r3, #0
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3710      	adds	r7, #16
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b082      	sub	sp, #8
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f001 fe7d 	bl	8008bf8 <USBD_LL_Start>
 8006efe:	4603      	mov	r3, r0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3708      	adds	r7, #8
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006f10:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	370c      	adds	r7, #12
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr

08006f1e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f1e:	b580      	push	{r7, lr}
 8006f20:	b084      	sub	sp, #16
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
 8006f26:	460b      	mov	r3, r1
 8006f28:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d009      	beq.n	8006f4c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	78fa      	ldrb	r2, [r7, #3]
 8006f42:	4611      	mov	r1, r2
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	4798      	blx	r3
 8006f48:	4603      	mov	r3, r0
 8006f4a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b084      	sub	sp, #16
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
 8006f5e:	460b      	mov	r3, r1
 8006f60:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f62:	2300      	movs	r3, #0
 8006f64:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	78fa      	ldrb	r2, [r7, #3]
 8006f70:	4611      	mov	r1, r2
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	4798      	blx	r3
 8006f76:	4603      	mov	r3, r0
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d001      	beq.n	8006f80 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006f7c:	2303      	movs	r3, #3
 8006f7e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3710      	adds	r7, #16
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}

08006f8a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006f8a:	b580      	push	{r7, lr}
 8006f8c:	b084      	sub	sp, #16
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	6078      	str	r0, [r7, #4]
 8006f92:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006f9a:	6839      	ldr	r1, [r7, #0]
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f001 f936 	bl	800820e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006fbe:	f003 031f 	and.w	r3, r3, #31
 8006fc2:	2b02      	cmp	r3, #2
 8006fc4:	d01a      	beq.n	8006ffc <USBD_LL_SetupStage+0x72>
 8006fc6:	2b02      	cmp	r3, #2
 8006fc8:	d822      	bhi.n	8007010 <USBD_LL_SetupStage+0x86>
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d002      	beq.n	8006fd4 <USBD_LL_SetupStage+0x4a>
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d00a      	beq.n	8006fe8 <USBD_LL_SetupStage+0x5e>
 8006fd2:	e01d      	b.n	8007010 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006fda:	4619      	mov	r1, r3
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f000 fb63 	bl	80076a8 <USBD_StdDevReq>
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	73fb      	strb	r3, [r7, #15]
      break;
 8006fe6:	e020      	b.n	800702a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006fee:	4619      	mov	r1, r3
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f000 fbcb 	bl	800778c <USBD_StdItfReq>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	73fb      	strb	r3, [r7, #15]
      break;
 8006ffa:	e016      	b.n	800702a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007002:	4619      	mov	r1, r3
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 fc2d 	bl	8007864 <USBD_StdEPReq>
 800700a:	4603      	mov	r3, r0
 800700c:	73fb      	strb	r3, [r7, #15]
      break;
 800700e:	e00c      	b.n	800702a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007016:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800701a:	b2db      	uxtb	r3, r3
 800701c:	4619      	mov	r1, r3
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f001 fe4a 	bl	8008cb8 <USBD_LL_StallEP>
 8007024:	4603      	mov	r3, r0
 8007026:	73fb      	strb	r3, [r7, #15]
      break;
 8007028:	bf00      	nop
  }

  return ret;
 800702a:	7bfb      	ldrb	r3, [r7, #15]
}
 800702c:	4618      	mov	r0, r3
 800702e:	3710      	adds	r7, #16
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}

08007034 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b086      	sub	sp, #24
 8007038:	af00      	add	r7, sp, #0
 800703a:	60f8      	str	r0, [r7, #12]
 800703c:	460b      	mov	r3, r1
 800703e:	607a      	str	r2, [r7, #4]
 8007040:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007042:	2300      	movs	r3, #0
 8007044:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007046:	7afb      	ldrb	r3, [r7, #11]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d16e      	bne.n	800712a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007052:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800705a:	2b03      	cmp	r3, #3
 800705c:	f040 8098 	bne.w	8007190 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	689a      	ldr	r2, [r3, #8]
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	429a      	cmp	r2, r3
 800706a:	d913      	bls.n	8007094 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	689a      	ldr	r2, [r3, #8]
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	68db      	ldr	r3, [r3, #12]
 8007074:	1ad2      	subs	r2, r2, r3
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	68da      	ldr	r2, [r3, #12]
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	4293      	cmp	r3, r2
 8007084:	bf28      	it	cs
 8007086:	4613      	movcs	r3, r2
 8007088:	461a      	mov	r2, r3
 800708a:	6879      	ldr	r1, [r7, #4]
 800708c:	68f8      	ldr	r0, [r7, #12]
 800708e:	f001 f9be 	bl	800840e <USBD_CtlContinueRx>
 8007092:	e07d      	b.n	8007190 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800709a:	f003 031f 	and.w	r3, r3, #31
 800709e:	2b02      	cmp	r3, #2
 80070a0:	d014      	beq.n	80070cc <USBD_LL_DataOutStage+0x98>
 80070a2:	2b02      	cmp	r3, #2
 80070a4:	d81d      	bhi.n	80070e2 <USBD_LL_DataOutStage+0xae>
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d002      	beq.n	80070b0 <USBD_LL_DataOutStage+0x7c>
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	d003      	beq.n	80070b6 <USBD_LL_DataOutStage+0x82>
 80070ae:	e018      	b.n	80070e2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80070b0:	2300      	movs	r3, #0
 80070b2:	75bb      	strb	r3, [r7, #22]
            break;
 80070b4:	e018      	b.n	80070e8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	4619      	mov	r1, r3
 80070c0:	68f8      	ldr	r0, [r7, #12]
 80070c2:	f000 fa64 	bl	800758e <USBD_CoreFindIF>
 80070c6:	4603      	mov	r3, r0
 80070c8:	75bb      	strb	r3, [r7, #22]
            break;
 80070ca:	e00d      	b.n	80070e8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	4619      	mov	r1, r3
 80070d6:	68f8      	ldr	r0, [r7, #12]
 80070d8:	f000 fa66 	bl	80075a8 <USBD_CoreFindEP>
 80070dc:	4603      	mov	r3, r0
 80070de:	75bb      	strb	r3, [r7, #22]
            break;
 80070e0:	e002      	b.n	80070e8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80070e2:	2300      	movs	r3, #0
 80070e4:	75bb      	strb	r3, [r7, #22]
            break;
 80070e6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80070e8:	7dbb      	ldrb	r3, [r7, #22]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d119      	bne.n	8007122 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	2b03      	cmp	r3, #3
 80070f8:	d113      	bne.n	8007122 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80070fa:	7dba      	ldrb	r2, [r7, #22]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	32ae      	adds	r2, #174	@ 0xae
 8007100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007104:	691b      	ldr	r3, [r3, #16]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d00b      	beq.n	8007122 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800710a:	7dba      	ldrb	r2, [r7, #22]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007112:	7dba      	ldrb	r2, [r7, #22]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	32ae      	adds	r2, #174	@ 0xae
 8007118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800711c:	691b      	ldr	r3, [r3, #16]
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007122:	68f8      	ldr	r0, [r7, #12]
 8007124:	f001 f984 	bl	8008430 <USBD_CtlSendStatus>
 8007128:	e032      	b.n	8007190 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800712a:	7afb      	ldrb	r3, [r7, #11]
 800712c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007130:	b2db      	uxtb	r3, r3
 8007132:	4619      	mov	r1, r3
 8007134:	68f8      	ldr	r0, [r7, #12]
 8007136:	f000 fa37 	bl	80075a8 <USBD_CoreFindEP>
 800713a:	4603      	mov	r3, r0
 800713c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800713e:	7dbb      	ldrb	r3, [r7, #22]
 8007140:	2bff      	cmp	r3, #255	@ 0xff
 8007142:	d025      	beq.n	8007190 <USBD_LL_DataOutStage+0x15c>
 8007144:	7dbb      	ldrb	r3, [r7, #22]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d122      	bne.n	8007190 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007150:	b2db      	uxtb	r3, r3
 8007152:	2b03      	cmp	r3, #3
 8007154:	d117      	bne.n	8007186 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007156:	7dba      	ldrb	r2, [r7, #22]
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	32ae      	adds	r2, #174	@ 0xae
 800715c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007160:	699b      	ldr	r3, [r3, #24]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d00f      	beq.n	8007186 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007166:	7dba      	ldrb	r2, [r7, #22]
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800716e:	7dba      	ldrb	r2, [r7, #22]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	32ae      	adds	r2, #174	@ 0xae
 8007174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007178:	699b      	ldr	r3, [r3, #24]
 800717a:	7afa      	ldrb	r2, [r7, #11]
 800717c:	4611      	mov	r1, r2
 800717e:	68f8      	ldr	r0, [r7, #12]
 8007180:	4798      	blx	r3
 8007182:	4603      	mov	r3, r0
 8007184:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007186:	7dfb      	ldrb	r3, [r7, #23]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d001      	beq.n	8007190 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800718c:	7dfb      	ldrb	r3, [r7, #23]
 800718e:	e000      	b.n	8007192 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3718      	adds	r7, #24
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}

0800719a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800719a:	b580      	push	{r7, lr}
 800719c:	b086      	sub	sp, #24
 800719e:	af00      	add	r7, sp, #0
 80071a0:	60f8      	str	r0, [r7, #12]
 80071a2:	460b      	mov	r3, r1
 80071a4:	607a      	str	r2, [r7, #4]
 80071a6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80071a8:	7afb      	ldrb	r3, [r7, #11]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d16f      	bne.n	800728e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	3314      	adds	r3, #20
 80071b2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80071ba:	2b02      	cmp	r3, #2
 80071bc:	d15a      	bne.n	8007274 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	689a      	ldr	r2, [r3, #8]
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d914      	bls.n	80071f4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	689a      	ldr	r2, [r3, #8]
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	68db      	ldr	r3, [r3, #12]
 80071d2:	1ad2      	subs	r2, r2, r3
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	461a      	mov	r2, r3
 80071de:	6879      	ldr	r1, [r7, #4]
 80071e0:	68f8      	ldr	r0, [r7, #12]
 80071e2:	f001 f8e6 	bl	80083b2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80071e6:	2300      	movs	r3, #0
 80071e8:	2200      	movs	r2, #0
 80071ea:	2100      	movs	r1, #0
 80071ec:	68f8      	ldr	r0, [r7, #12]
 80071ee:	f001 fe0d 	bl	8008e0c <USBD_LL_PrepareReceive>
 80071f2:	e03f      	b.n	8007274 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	68da      	ldr	r2, [r3, #12]
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d11c      	bne.n	800723a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007200:	693b      	ldr	r3, [r7, #16]
 8007202:	685a      	ldr	r2, [r3, #4]
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007208:	429a      	cmp	r2, r3
 800720a:	d316      	bcc.n	800723a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	685a      	ldr	r2, [r3, #4]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007216:	429a      	cmp	r2, r3
 8007218:	d20f      	bcs.n	800723a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800721a:	2200      	movs	r2, #0
 800721c:	2100      	movs	r1, #0
 800721e:	68f8      	ldr	r0, [r7, #12]
 8007220:	f001 f8c7 	bl	80083b2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2200      	movs	r2, #0
 8007228:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800722c:	2300      	movs	r3, #0
 800722e:	2200      	movs	r2, #0
 8007230:	2100      	movs	r1, #0
 8007232:	68f8      	ldr	r0, [r7, #12]
 8007234:	f001 fdea 	bl	8008e0c <USBD_LL_PrepareReceive>
 8007238:	e01c      	b.n	8007274 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007240:	b2db      	uxtb	r3, r3
 8007242:	2b03      	cmp	r3, #3
 8007244:	d10f      	bne.n	8007266 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800724c:	68db      	ldr	r3, [r3, #12]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d009      	beq.n	8007266 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2200      	movs	r2, #0
 8007256:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	68f8      	ldr	r0, [r7, #12]
 8007264:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007266:	2180      	movs	r1, #128	@ 0x80
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	f001 fd25 	bl	8008cb8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800726e:	68f8      	ldr	r0, [r7, #12]
 8007270:	f001 f8f1 	bl	8008456 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800727a:	2b00      	cmp	r3, #0
 800727c:	d03a      	beq.n	80072f4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800727e:	68f8      	ldr	r0, [r7, #12]
 8007280:	f7ff fe42 	bl	8006f08 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2200      	movs	r2, #0
 8007288:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800728c:	e032      	b.n	80072f4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800728e:	7afb      	ldrb	r3, [r7, #11]
 8007290:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007294:	b2db      	uxtb	r3, r3
 8007296:	4619      	mov	r1, r3
 8007298:	68f8      	ldr	r0, [r7, #12]
 800729a:	f000 f985 	bl	80075a8 <USBD_CoreFindEP>
 800729e:	4603      	mov	r3, r0
 80072a0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80072a2:	7dfb      	ldrb	r3, [r7, #23]
 80072a4:	2bff      	cmp	r3, #255	@ 0xff
 80072a6:	d025      	beq.n	80072f4 <USBD_LL_DataInStage+0x15a>
 80072a8:	7dfb      	ldrb	r3, [r7, #23]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d122      	bne.n	80072f4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	2b03      	cmp	r3, #3
 80072b8:	d11c      	bne.n	80072f4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80072ba:	7dfa      	ldrb	r2, [r7, #23]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	32ae      	adds	r2, #174	@ 0xae
 80072c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072c4:	695b      	ldr	r3, [r3, #20]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d014      	beq.n	80072f4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80072ca:	7dfa      	ldrb	r2, [r7, #23]
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80072d2:	7dfa      	ldrb	r2, [r7, #23]
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	32ae      	adds	r2, #174	@ 0xae
 80072d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072dc:	695b      	ldr	r3, [r3, #20]
 80072de:	7afa      	ldrb	r2, [r7, #11]
 80072e0:	4611      	mov	r1, r2
 80072e2:	68f8      	ldr	r0, [r7, #12]
 80072e4:	4798      	blx	r3
 80072e6:	4603      	mov	r3, r0
 80072e8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80072ea:	7dbb      	ldrb	r3, [r7, #22]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d001      	beq.n	80072f4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80072f0:	7dbb      	ldrb	r3, [r7, #22]
 80072f2:	e000      	b.n	80072f6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80072f4:	2300      	movs	r3, #0
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3718      	adds	r7, #24
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}

080072fe <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80072fe:	b580      	push	{r7, lr}
 8007300:	b084      	sub	sp, #16
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007306:	2300      	movs	r3, #0
 8007308:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2201      	movs	r2, #1
 800730e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2200      	movs	r2, #0
 8007324:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2200      	movs	r2, #0
 800732c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007336:	2b00      	cmp	r3, #0
 8007338:	d014      	beq.n	8007364 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d00e      	beq.n	8007364 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	6852      	ldr	r2, [r2, #4]
 8007352:	b2d2      	uxtb	r2, r2
 8007354:	4611      	mov	r1, r2
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	4798      	blx	r3
 800735a:	4603      	mov	r3, r0
 800735c:	2b00      	cmp	r3, #0
 800735e:	d001      	beq.n	8007364 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007360:	2303      	movs	r3, #3
 8007362:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007364:	2340      	movs	r3, #64	@ 0x40
 8007366:	2200      	movs	r2, #0
 8007368:	2100      	movs	r1, #0
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f001 fc5f 	bl	8008c2e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2240      	movs	r2, #64	@ 0x40
 800737c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007380:	2340      	movs	r3, #64	@ 0x40
 8007382:	2200      	movs	r2, #0
 8007384:	2180      	movs	r1, #128	@ 0x80
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f001 fc51 	bl	8008c2e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2240      	movs	r2, #64	@ 0x40
 8007396:	621a      	str	r2, [r3, #32]

  return ret;
 8007398:	7bfb      	ldrb	r3, [r7, #15]
}
 800739a:	4618      	mov	r0, r3
 800739c:	3710      	adds	r7, #16
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}

080073a2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80073a2:	b480      	push	{r7}
 80073a4:	b083      	sub	sp, #12
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	6078      	str	r0, [r7, #4]
 80073aa:	460b      	mov	r3, r1
 80073ac:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	78fa      	ldrb	r2, [r7, #3]
 80073b2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	370c      	adds	r7, #12
 80073ba:	46bd      	mov	sp, r7
 80073bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c0:	4770      	bx	lr

080073c2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80073c2:	b480      	push	{r7}
 80073c4:	b083      	sub	sp, #12
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b04      	cmp	r3, #4
 80073d4:	d006      	beq.n	80073e4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073dc:	b2da      	uxtb	r2, r3
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2204      	movs	r2, #4
 80073e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	370c      	adds	r7, #12
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr

080073fa <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80073fa:	b480      	push	{r7}
 80073fc:	b083      	sub	sp, #12
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007408:	b2db      	uxtb	r3, r3
 800740a:	2b04      	cmp	r3, #4
 800740c:	d106      	bne.n	800741c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007414:	b2da      	uxtb	r2, r3
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	370c      	adds	r7, #12
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr

0800742a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800742a:	b580      	push	{r7, lr}
 800742c:	b082      	sub	sp, #8
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007438:	b2db      	uxtb	r3, r3
 800743a:	2b03      	cmp	r3, #3
 800743c:	d110      	bne.n	8007460 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007444:	2b00      	cmp	r3, #0
 8007446:	d00b      	beq.n	8007460 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800744e:	69db      	ldr	r3, [r3, #28]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d005      	beq.n	8007460 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800745a:	69db      	ldr	r3, [r3, #28]
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007460:	2300      	movs	r3, #0
}
 8007462:	4618      	mov	r0, r3
 8007464:	3708      	adds	r7, #8
 8007466:	46bd      	mov	sp, r7
 8007468:	bd80      	pop	{r7, pc}

0800746a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800746a:	b580      	push	{r7, lr}
 800746c:	b082      	sub	sp, #8
 800746e:	af00      	add	r7, sp, #0
 8007470:	6078      	str	r0, [r7, #4]
 8007472:	460b      	mov	r3, r1
 8007474:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	32ae      	adds	r2, #174	@ 0xae
 8007480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d101      	bne.n	800748c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007488:	2303      	movs	r3, #3
 800748a:	e01c      	b.n	80074c6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007492:	b2db      	uxtb	r3, r3
 8007494:	2b03      	cmp	r3, #3
 8007496:	d115      	bne.n	80074c4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	32ae      	adds	r2, #174	@ 0xae
 80074a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074a6:	6a1b      	ldr	r3, [r3, #32]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00b      	beq.n	80074c4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	32ae      	adds	r2, #174	@ 0xae
 80074b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074ba:	6a1b      	ldr	r3, [r3, #32]
 80074bc:	78fa      	ldrb	r2, [r7, #3]
 80074be:	4611      	mov	r1, r2
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3708      	adds	r7, #8
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}

080074ce <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80074ce:	b580      	push	{r7, lr}
 80074d0:	b082      	sub	sp, #8
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	6078      	str	r0, [r7, #4]
 80074d6:	460b      	mov	r3, r1
 80074d8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	32ae      	adds	r2, #174	@ 0xae
 80074e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d101      	bne.n	80074f0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80074ec:	2303      	movs	r3, #3
 80074ee:	e01c      	b.n	800752a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	2b03      	cmp	r3, #3
 80074fa:	d115      	bne.n	8007528 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	32ae      	adds	r2, #174	@ 0xae
 8007506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800750a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800750c:	2b00      	cmp	r3, #0
 800750e:	d00b      	beq.n	8007528 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	32ae      	adds	r2, #174	@ 0xae
 800751a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800751e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007520:	78fa      	ldrb	r2, [r7, #3]
 8007522:	4611      	mov	r1, r2
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007528:	2300      	movs	r3, #0
}
 800752a:	4618      	mov	r0, r3
 800752c:	3708      	adds	r7, #8
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}

08007532 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007532:	b480      	push	{r7}
 8007534:	b083      	sub	sp, #12
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007550:	2300      	movs	r3, #0
 8007552:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007562:	2b00      	cmp	r3, #0
 8007564:	d00e      	beq.n	8007584 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	6852      	ldr	r2, [r2, #4]
 8007572:	b2d2      	uxtb	r2, r2
 8007574:	4611      	mov	r1, r2
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	4798      	blx	r3
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d001      	beq.n	8007584 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007580:	2303      	movs	r3, #3
 8007582:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007584:	7bfb      	ldrb	r3, [r7, #15]
}
 8007586:	4618      	mov	r0, r3
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}

0800758e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800758e:	b480      	push	{r7}
 8007590:	b083      	sub	sp, #12
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
 8007596:	460b      	mov	r3, r1
 8007598:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800759a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800759c:	4618      	mov	r0, r3
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80075a8:	b480      	push	{r7}
 80075aa:	b083      	sub	sp, #12
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	460b      	mov	r3, r1
 80075b2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80075b4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	370c      	adds	r7, #12
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr

080075c2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80075c2:	b580      	push	{r7, lr}
 80075c4:	b086      	sub	sp, #24
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	6078      	str	r0, [r7, #4]
 80075ca:	460b      	mov	r3, r1
 80075cc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80075d6:	2300      	movs	r3, #0
 80075d8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	885b      	ldrh	r3, [r3, #2]
 80075de:	b29b      	uxth	r3, r3
 80075e0:	68fa      	ldr	r2, [r7, #12]
 80075e2:	7812      	ldrb	r2, [r2, #0]
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d91f      	bls.n	8007628 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	781b      	ldrb	r3, [r3, #0]
 80075ec:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80075ee:	e013      	b.n	8007618 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80075f0:	f107 030a 	add.w	r3, r7, #10
 80075f4:	4619      	mov	r1, r3
 80075f6:	6978      	ldr	r0, [r7, #20]
 80075f8:	f000 f81b 	bl	8007632 <USBD_GetNextDesc>
 80075fc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	785b      	ldrb	r3, [r3, #1]
 8007602:	2b05      	cmp	r3, #5
 8007604:	d108      	bne.n	8007618 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	789b      	ldrb	r3, [r3, #2]
 800760e:	78fa      	ldrb	r2, [r7, #3]
 8007610:	429a      	cmp	r2, r3
 8007612:	d008      	beq.n	8007626 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007614:	2300      	movs	r3, #0
 8007616:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	885b      	ldrh	r3, [r3, #2]
 800761c:	b29a      	uxth	r2, r3
 800761e:	897b      	ldrh	r3, [r7, #10]
 8007620:	429a      	cmp	r2, r3
 8007622:	d8e5      	bhi.n	80075f0 <USBD_GetEpDesc+0x2e>
 8007624:	e000      	b.n	8007628 <USBD_GetEpDesc+0x66>
          break;
 8007626:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007628:	693b      	ldr	r3, [r7, #16]
}
 800762a:	4618      	mov	r0, r3
 800762c:	3718      	adds	r7, #24
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}

08007632 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007632:	b480      	push	{r7}
 8007634:	b085      	sub	sp, #20
 8007636:	af00      	add	r7, sp, #0
 8007638:	6078      	str	r0, [r7, #4]
 800763a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	881b      	ldrh	r3, [r3, #0]
 8007644:	68fa      	ldr	r2, [r7, #12]
 8007646:	7812      	ldrb	r2, [r2, #0]
 8007648:	4413      	add	r3, r2
 800764a:	b29a      	uxth	r2, r3
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	461a      	mov	r2, r3
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4413      	add	r3, r2
 800765a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800765c:	68fb      	ldr	r3, [r7, #12]
}
 800765e:	4618      	mov	r0, r3
 8007660:	3714      	adds	r7, #20
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr

0800766a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800766a:	b480      	push	{r7}
 800766c:	b087      	sub	sp, #28
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	3301      	adds	r3, #1
 8007680:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007688:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800768c:	021b      	lsls	r3, r3, #8
 800768e:	b21a      	sxth	r2, r3
 8007690:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007694:	4313      	orrs	r3, r2
 8007696:	b21b      	sxth	r3, r3
 8007698:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800769a:	89fb      	ldrh	r3, [r7, #14]
}
 800769c:	4618      	mov	r0, r3
 800769e:	371c      	adds	r7, #28
 80076a0:	46bd      	mov	sp, r7
 80076a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a6:	4770      	bx	lr

080076a8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80076b2:	2300      	movs	r3, #0
 80076b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	781b      	ldrb	r3, [r3, #0]
 80076ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80076be:	2b40      	cmp	r3, #64	@ 0x40
 80076c0:	d005      	beq.n	80076ce <USBD_StdDevReq+0x26>
 80076c2:	2b40      	cmp	r3, #64	@ 0x40
 80076c4:	d857      	bhi.n	8007776 <USBD_StdDevReq+0xce>
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d00f      	beq.n	80076ea <USBD_StdDevReq+0x42>
 80076ca:	2b20      	cmp	r3, #32
 80076cc:	d153      	bne.n	8007776 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	32ae      	adds	r2, #174	@ 0xae
 80076d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	6839      	ldr	r1, [r7, #0]
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	4798      	blx	r3
 80076e4:	4603      	mov	r3, r0
 80076e6:	73fb      	strb	r3, [r7, #15]
      break;
 80076e8:	e04a      	b.n	8007780 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	785b      	ldrb	r3, [r3, #1]
 80076ee:	2b09      	cmp	r3, #9
 80076f0:	d83b      	bhi.n	800776a <USBD_StdDevReq+0xc2>
 80076f2:	a201      	add	r2, pc, #4	@ (adr r2, 80076f8 <USBD_StdDevReq+0x50>)
 80076f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f8:	0800774d 	.word	0x0800774d
 80076fc:	08007761 	.word	0x08007761
 8007700:	0800776b 	.word	0x0800776b
 8007704:	08007757 	.word	0x08007757
 8007708:	0800776b 	.word	0x0800776b
 800770c:	0800772b 	.word	0x0800772b
 8007710:	08007721 	.word	0x08007721
 8007714:	0800776b 	.word	0x0800776b
 8007718:	08007743 	.word	0x08007743
 800771c:	08007735 	.word	0x08007735
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007720:	6839      	ldr	r1, [r7, #0]
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f000 fa3c 	bl	8007ba0 <USBD_GetDescriptor>
          break;
 8007728:	e024      	b.n	8007774 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800772a:	6839      	ldr	r1, [r7, #0]
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f000 fbcb 	bl	8007ec8 <USBD_SetAddress>
          break;
 8007732:	e01f      	b.n	8007774 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007734:	6839      	ldr	r1, [r7, #0]
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f000 fc0a 	bl	8007f50 <USBD_SetConfig>
 800773c:	4603      	mov	r3, r0
 800773e:	73fb      	strb	r3, [r7, #15]
          break;
 8007740:	e018      	b.n	8007774 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007742:	6839      	ldr	r1, [r7, #0]
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f000 fcad 	bl	80080a4 <USBD_GetConfig>
          break;
 800774a:	e013      	b.n	8007774 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800774c:	6839      	ldr	r1, [r7, #0]
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 fcde 	bl	8008110 <USBD_GetStatus>
          break;
 8007754:	e00e      	b.n	8007774 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007756:	6839      	ldr	r1, [r7, #0]
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f000 fd0d 	bl	8008178 <USBD_SetFeature>
          break;
 800775e:	e009      	b.n	8007774 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007760:	6839      	ldr	r1, [r7, #0]
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 fd31 	bl	80081ca <USBD_ClrFeature>
          break;
 8007768:	e004      	b.n	8007774 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800776a:	6839      	ldr	r1, [r7, #0]
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f000 fd88 	bl	8008282 <USBD_CtlError>
          break;
 8007772:	bf00      	nop
      }
      break;
 8007774:	e004      	b.n	8007780 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007776:	6839      	ldr	r1, [r7, #0]
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 fd82 	bl	8008282 <USBD_CtlError>
      break;
 800777e:	bf00      	nop
  }

  return ret;
 8007780:	7bfb      	ldrb	r3, [r7, #15]
}
 8007782:	4618      	mov	r0, r3
 8007784:	3710      	adds	r7, #16
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
 800778a:	bf00      	nop

0800778c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007796:	2300      	movs	r3, #0
 8007798:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80077a2:	2b40      	cmp	r3, #64	@ 0x40
 80077a4:	d005      	beq.n	80077b2 <USBD_StdItfReq+0x26>
 80077a6:	2b40      	cmp	r3, #64	@ 0x40
 80077a8:	d852      	bhi.n	8007850 <USBD_StdItfReq+0xc4>
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d001      	beq.n	80077b2 <USBD_StdItfReq+0x26>
 80077ae:	2b20      	cmp	r3, #32
 80077b0:	d14e      	bne.n	8007850 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077b8:	b2db      	uxtb	r3, r3
 80077ba:	3b01      	subs	r3, #1
 80077bc:	2b02      	cmp	r3, #2
 80077be:	d840      	bhi.n	8007842 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	889b      	ldrh	r3, [r3, #4]
 80077c4:	b2db      	uxtb	r3, r3
 80077c6:	2b01      	cmp	r3, #1
 80077c8:	d836      	bhi.n	8007838 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	889b      	ldrh	r3, [r3, #4]
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	4619      	mov	r1, r3
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f7ff fedb 	bl	800758e <USBD_CoreFindIF>
 80077d8:	4603      	mov	r3, r0
 80077da:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80077dc:	7bbb      	ldrb	r3, [r7, #14]
 80077de:	2bff      	cmp	r3, #255	@ 0xff
 80077e0:	d01d      	beq.n	800781e <USBD_StdItfReq+0x92>
 80077e2:	7bbb      	ldrb	r3, [r7, #14]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d11a      	bne.n	800781e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80077e8:	7bba      	ldrb	r2, [r7, #14]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	32ae      	adds	r2, #174	@ 0xae
 80077ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d00f      	beq.n	8007818 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80077f8:	7bba      	ldrb	r2, [r7, #14]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007800:	7bba      	ldrb	r2, [r7, #14]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	32ae      	adds	r2, #174	@ 0xae
 8007806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	6839      	ldr	r1, [r7, #0]
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	4798      	blx	r3
 8007812:	4603      	mov	r3, r0
 8007814:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007816:	e004      	b.n	8007822 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007818:	2303      	movs	r3, #3
 800781a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800781c:	e001      	b.n	8007822 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800781e:	2303      	movs	r3, #3
 8007820:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	88db      	ldrh	r3, [r3, #6]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d110      	bne.n	800784c <USBD_StdItfReq+0xc0>
 800782a:	7bfb      	ldrb	r3, [r7, #15]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d10d      	bne.n	800784c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 fdfd 	bl	8008430 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007836:	e009      	b.n	800784c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007838:	6839      	ldr	r1, [r7, #0]
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f000 fd21 	bl	8008282 <USBD_CtlError>
          break;
 8007840:	e004      	b.n	800784c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007842:	6839      	ldr	r1, [r7, #0]
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 fd1c 	bl	8008282 <USBD_CtlError>
          break;
 800784a:	e000      	b.n	800784e <USBD_StdItfReq+0xc2>
          break;
 800784c:	bf00      	nop
      }
      break;
 800784e:	e004      	b.n	800785a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007850:	6839      	ldr	r1, [r7, #0]
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f000 fd15 	bl	8008282 <USBD_CtlError>
      break;
 8007858:	bf00      	nop
  }

  return ret;
 800785a:	7bfb      	ldrb	r3, [r7, #15]
}
 800785c:	4618      	mov	r0, r3
 800785e:	3710      	adds	r7, #16
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}

08007864 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b084      	sub	sp, #16
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800786e:	2300      	movs	r3, #0
 8007870:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	889b      	ldrh	r3, [r3, #4]
 8007876:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	781b      	ldrb	r3, [r3, #0]
 800787c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007880:	2b40      	cmp	r3, #64	@ 0x40
 8007882:	d007      	beq.n	8007894 <USBD_StdEPReq+0x30>
 8007884:	2b40      	cmp	r3, #64	@ 0x40
 8007886:	f200 817f 	bhi.w	8007b88 <USBD_StdEPReq+0x324>
 800788a:	2b00      	cmp	r3, #0
 800788c:	d02a      	beq.n	80078e4 <USBD_StdEPReq+0x80>
 800788e:	2b20      	cmp	r3, #32
 8007890:	f040 817a 	bne.w	8007b88 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007894:	7bbb      	ldrb	r3, [r7, #14]
 8007896:	4619      	mov	r1, r3
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f7ff fe85 	bl	80075a8 <USBD_CoreFindEP>
 800789e:	4603      	mov	r3, r0
 80078a0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80078a2:	7b7b      	ldrb	r3, [r7, #13]
 80078a4:	2bff      	cmp	r3, #255	@ 0xff
 80078a6:	f000 8174 	beq.w	8007b92 <USBD_StdEPReq+0x32e>
 80078aa:	7b7b      	ldrb	r3, [r7, #13]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	f040 8170 	bne.w	8007b92 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80078b2:	7b7a      	ldrb	r2, [r7, #13]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80078ba:	7b7a      	ldrb	r2, [r7, #13]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	32ae      	adds	r2, #174	@ 0xae
 80078c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	f000 8163 	beq.w	8007b92 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80078cc:	7b7a      	ldrb	r2, [r7, #13]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	32ae      	adds	r2, #174	@ 0xae
 80078d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	6839      	ldr	r1, [r7, #0]
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	4798      	blx	r3
 80078de:	4603      	mov	r3, r0
 80078e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80078e2:	e156      	b.n	8007b92 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	785b      	ldrb	r3, [r3, #1]
 80078e8:	2b03      	cmp	r3, #3
 80078ea:	d008      	beq.n	80078fe <USBD_StdEPReq+0x9a>
 80078ec:	2b03      	cmp	r3, #3
 80078ee:	f300 8145 	bgt.w	8007b7c <USBD_StdEPReq+0x318>
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	f000 809b 	beq.w	8007a2e <USBD_StdEPReq+0x1ca>
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d03c      	beq.n	8007976 <USBD_StdEPReq+0x112>
 80078fc:	e13e      	b.n	8007b7c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007904:	b2db      	uxtb	r3, r3
 8007906:	2b02      	cmp	r3, #2
 8007908:	d002      	beq.n	8007910 <USBD_StdEPReq+0xac>
 800790a:	2b03      	cmp	r3, #3
 800790c:	d016      	beq.n	800793c <USBD_StdEPReq+0xd8>
 800790e:	e02c      	b.n	800796a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007910:	7bbb      	ldrb	r3, [r7, #14]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d00d      	beq.n	8007932 <USBD_StdEPReq+0xce>
 8007916:	7bbb      	ldrb	r3, [r7, #14]
 8007918:	2b80      	cmp	r3, #128	@ 0x80
 800791a:	d00a      	beq.n	8007932 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800791c:	7bbb      	ldrb	r3, [r7, #14]
 800791e:	4619      	mov	r1, r3
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f001 f9c9 	bl	8008cb8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007926:	2180      	movs	r1, #128	@ 0x80
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f001 f9c5 	bl	8008cb8 <USBD_LL_StallEP>
 800792e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007930:	e020      	b.n	8007974 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007932:	6839      	ldr	r1, [r7, #0]
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 fca4 	bl	8008282 <USBD_CtlError>
              break;
 800793a:	e01b      	b.n	8007974 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	885b      	ldrh	r3, [r3, #2]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d10e      	bne.n	8007962 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007944:	7bbb      	ldrb	r3, [r7, #14]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d00b      	beq.n	8007962 <USBD_StdEPReq+0xfe>
 800794a:	7bbb      	ldrb	r3, [r7, #14]
 800794c:	2b80      	cmp	r3, #128	@ 0x80
 800794e:	d008      	beq.n	8007962 <USBD_StdEPReq+0xfe>
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	88db      	ldrh	r3, [r3, #6]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d104      	bne.n	8007962 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007958:	7bbb      	ldrb	r3, [r7, #14]
 800795a:	4619      	mov	r1, r3
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f001 f9ab 	bl	8008cb8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f000 fd64 	bl	8008430 <USBD_CtlSendStatus>

              break;
 8007968:	e004      	b.n	8007974 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800796a:	6839      	ldr	r1, [r7, #0]
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f000 fc88 	bl	8008282 <USBD_CtlError>
              break;
 8007972:	bf00      	nop
          }
          break;
 8007974:	e107      	b.n	8007b86 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800797c:	b2db      	uxtb	r3, r3
 800797e:	2b02      	cmp	r3, #2
 8007980:	d002      	beq.n	8007988 <USBD_StdEPReq+0x124>
 8007982:	2b03      	cmp	r3, #3
 8007984:	d016      	beq.n	80079b4 <USBD_StdEPReq+0x150>
 8007986:	e04b      	b.n	8007a20 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007988:	7bbb      	ldrb	r3, [r7, #14]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d00d      	beq.n	80079aa <USBD_StdEPReq+0x146>
 800798e:	7bbb      	ldrb	r3, [r7, #14]
 8007990:	2b80      	cmp	r3, #128	@ 0x80
 8007992:	d00a      	beq.n	80079aa <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007994:	7bbb      	ldrb	r3, [r7, #14]
 8007996:	4619      	mov	r1, r3
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f001 f98d 	bl	8008cb8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800799e:	2180      	movs	r1, #128	@ 0x80
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f001 f989 	bl	8008cb8 <USBD_LL_StallEP>
 80079a6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80079a8:	e040      	b.n	8007a2c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80079aa:	6839      	ldr	r1, [r7, #0]
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f000 fc68 	bl	8008282 <USBD_CtlError>
              break;
 80079b2:	e03b      	b.n	8007a2c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	885b      	ldrh	r3, [r3, #2]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d136      	bne.n	8007a2a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80079bc:	7bbb      	ldrb	r3, [r7, #14]
 80079be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d004      	beq.n	80079d0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80079c6:	7bbb      	ldrb	r3, [r7, #14]
 80079c8:	4619      	mov	r1, r3
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f001 f993 	bl	8008cf6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f000 fd2d 	bl	8008430 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80079d6:	7bbb      	ldrb	r3, [r7, #14]
 80079d8:	4619      	mov	r1, r3
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f7ff fde4 	bl	80075a8 <USBD_CoreFindEP>
 80079e0:	4603      	mov	r3, r0
 80079e2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80079e4:	7b7b      	ldrb	r3, [r7, #13]
 80079e6:	2bff      	cmp	r3, #255	@ 0xff
 80079e8:	d01f      	beq.n	8007a2a <USBD_StdEPReq+0x1c6>
 80079ea:	7b7b      	ldrb	r3, [r7, #13]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d11c      	bne.n	8007a2a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80079f0:	7b7a      	ldrb	r2, [r7, #13]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80079f8:	7b7a      	ldrb	r2, [r7, #13]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	32ae      	adds	r2, #174	@ 0xae
 80079fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d010      	beq.n	8007a2a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007a08:	7b7a      	ldrb	r2, [r7, #13]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	32ae      	adds	r2, #174	@ 0xae
 8007a0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	6839      	ldr	r1, [r7, #0]
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	4798      	blx	r3
 8007a1a:	4603      	mov	r3, r0
 8007a1c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007a1e:	e004      	b.n	8007a2a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007a20:	6839      	ldr	r1, [r7, #0]
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f000 fc2d 	bl	8008282 <USBD_CtlError>
              break;
 8007a28:	e000      	b.n	8007a2c <USBD_StdEPReq+0x1c8>
              break;
 8007a2a:	bf00      	nop
          }
          break;
 8007a2c:	e0ab      	b.n	8007b86 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	2b02      	cmp	r3, #2
 8007a38:	d002      	beq.n	8007a40 <USBD_StdEPReq+0x1dc>
 8007a3a:	2b03      	cmp	r3, #3
 8007a3c:	d032      	beq.n	8007aa4 <USBD_StdEPReq+0x240>
 8007a3e:	e097      	b.n	8007b70 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a40:	7bbb      	ldrb	r3, [r7, #14]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d007      	beq.n	8007a56 <USBD_StdEPReq+0x1f2>
 8007a46:	7bbb      	ldrb	r3, [r7, #14]
 8007a48:	2b80      	cmp	r3, #128	@ 0x80
 8007a4a:	d004      	beq.n	8007a56 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007a4c:	6839      	ldr	r1, [r7, #0]
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 fc17 	bl	8008282 <USBD_CtlError>
                break;
 8007a54:	e091      	b.n	8007b7a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	da0b      	bge.n	8007a76 <USBD_StdEPReq+0x212>
 8007a5e:	7bbb      	ldrb	r3, [r7, #14]
 8007a60:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007a64:	4613      	mov	r3, r2
 8007a66:	009b      	lsls	r3, r3, #2
 8007a68:	4413      	add	r3, r2
 8007a6a:	009b      	lsls	r3, r3, #2
 8007a6c:	3310      	adds	r3, #16
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	4413      	add	r3, r2
 8007a72:	3304      	adds	r3, #4
 8007a74:	e00b      	b.n	8007a8e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007a76:	7bbb      	ldrb	r3, [r7, #14]
 8007a78:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a7c:	4613      	mov	r3, r2
 8007a7e:	009b      	lsls	r3, r3, #2
 8007a80:	4413      	add	r3, r2
 8007a82:	009b      	lsls	r3, r3, #2
 8007a84:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007a88:	687a      	ldr	r2, [r7, #4]
 8007a8a:	4413      	add	r3, r2
 8007a8c:	3304      	adds	r3, #4
 8007a8e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	2200      	movs	r2, #0
 8007a94:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	2202      	movs	r2, #2
 8007a9a:	4619      	mov	r1, r3
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f000 fc6d 	bl	800837c <USBD_CtlSendData>
              break;
 8007aa2:	e06a      	b.n	8007b7a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007aa4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	da11      	bge.n	8007ad0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007aac:	7bbb      	ldrb	r3, [r7, #14]
 8007aae:	f003 020f 	and.w	r2, r3, #15
 8007ab2:	6879      	ldr	r1, [r7, #4]
 8007ab4:	4613      	mov	r3, r2
 8007ab6:	009b      	lsls	r3, r3, #2
 8007ab8:	4413      	add	r3, r2
 8007aba:	009b      	lsls	r3, r3, #2
 8007abc:	440b      	add	r3, r1
 8007abe:	3324      	adds	r3, #36	@ 0x24
 8007ac0:	881b      	ldrh	r3, [r3, #0]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d117      	bne.n	8007af6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007ac6:	6839      	ldr	r1, [r7, #0]
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f000 fbda 	bl	8008282 <USBD_CtlError>
                  break;
 8007ace:	e054      	b.n	8007b7a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007ad0:	7bbb      	ldrb	r3, [r7, #14]
 8007ad2:	f003 020f 	and.w	r2, r3, #15
 8007ad6:	6879      	ldr	r1, [r7, #4]
 8007ad8:	4613      	mov	r3, r2
 8007ada:	009b      	lsls	r3, r3, #2
 8007adc:	4413      	add	r3, r2
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	440b      	add	r3, r1
 8007ae2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007ae6:	881b      	ldrh	r3, [r3, #0]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d104      	bne.n	8007af6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007aec:	6839      	ldr	r1, [r7, #0]
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 fbc7 	bl	8008282 <USBD_CtlError>
                  break;
 8007af4:	e041      	b.n	8007b7a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007af6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	da0b      	bge.n	8007b16 <USBD_StdEPReq+0x2b2>
 8007afe:	7bbb      	ldrb	r3, [r7, #14]
 8007b00:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007b04:	4613      	mov	r3, r2
 8007b06:	009b      	lsls	r3, r3, #2
 8007b08:	4413      	add	r3, r2
 8007b0a:	009b      	lsls	r3, r3, #2
 8007b0c:	3310      	adds	r3, #16
 8007b0e:	687a      	ldr	r2, [r7, #4]
 8007b10:	4413      	add	r3, r2
 8007b12:	3304      	adds	r3, #4
 8007b14:	e00b      	b.n	8007b2e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007b16:	7bbb      	ldrb	r3, [r7, #14]
 8007b18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007b1c:	4613      	mov	r3, r2
 8007b1e:	009b      	lsls	r3, r3, #2
 8007b20:	4413      	add	r3, r2
 8007b22:	009b      	lsls	r3, r3, #2
 8007b24:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007b28:	687a      	ldr	r2, [r7, #4]
 8007b2a:	4413      	add	r3, r2
 8007b2c:	3304      	adds	r3, #4
 8007b2e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007b30:	7bbb      	ldrb	r3, [r7, #14]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d002      	beq.n	8007b3c <USBD_StdEPReq+0x2d8>
 8007b36:	7bbb      	ldrb	r3, [r7, #14]
 8007b38:	2b80      	cmp	r3, #128	@ 0x80
 8007b3a:	d103      	bne.n	8007b44 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	601a      	str	r2, [r3, #0]
 8007b42:	e00e      	b.n	8007b62 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007b44:	7bbb      	ldrb	r3, [r7, #14]
 8007b46:	4619      	mov	r1, r3
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f001 f8f3 	bl	8008d34 <USBD_LL_IsStallEP>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d003      	beq.n	8007b5c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	2201      	movs	r2, #1
 8007b58:	601a      	str	r2, [r3, #0]
 8007b5a:	e002      	b.n	8007b62 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	2202      	movs	r2, #2
 8007b66:	4619      	mov	r1, r3
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f000 fc07 	bl	800837c <USBD_CtlSendData>
              break;
 8007b6e:	e004      	b.n	8007b7a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007b70:	6839      	ldr	r1, [r7, #0]
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 fb85 	bl	8008282 <USBD_CtlError>
              break;
 8007b78:	bf00      	nop
          }
          break;
 8007b7a:	e004      	b.n	8007b86 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8007b7c:	6839      	ldr	r1, [r7, #0]
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f000 fb7f 	bl	8008282 <USBD_CtlError>
          break;
 8007b84:	bf00      	nop
      }
      break;
 8007b86:	e005      	b.n	8007b94 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007b88:	6839      	ldr	r1, [r7, #0]
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 fb79 	bl	8008282 <USBD_CtlError>
      break;
 8007b90:	e000      	b.n	8007b94 <USBD_StdEPReq+0x330>
      break;
 8007b92:	bf00      	nop
  }

  return ret;
 8007b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3710      	adds	r7, #16
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
	...

08007ba0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b084      	sub	sp, #16
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007baa:	2300      	movs	r3, #0
 8007bac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	885b      	ldrh	r3, [r3, #2]
 8007bba:	0a1b      	lsrs	r3, r3, #8
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	3b01      	subs	r3, #1
 8007bc0:	2b0e      	cmp	r3, #14
 8007bc2:	f200 8152 	bhi.w	8007e6a <USBD_GetDescriptor+0x2ca>
 8007bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8007bcc <USBD_GetDescriptor+0x2c>)
 8007bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bcc:	08007c3d 	.word	0x08007c3d
 8007bd0:	08007c55 	.word	0x08007c55
 8007bd4:	08007c95 	.word	0x08007c95
 8007bd8:	08007e6b 	.word	0x08007e6b
 8007bdc:	08007e6b 	.word	0x08007e6b
 8007be0:	08007e0b 	.word	0x08007e0b
 8007be4:	08007e37 	.word	0x08007e37
 8007be8:	08007e6b 	.word	0x08007e6b
 8007bec:	08007e6b 	.word	0x08007e6b
 8007bf0:	08007e6b 	.word	0x08007e6b
 8007bf4:	08007e6b 	.word	0x08007e6b
 8007bf8:	08007e6b 	.word	0x08007e6b
 8007bfc:	08007e6b 	.word	0x08007e6b
 8007c00:	08007e6b 	.word	0x08007e6b
 8007c04:	08007c09 	.word	0x08007c09
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c0e:	69db      	ldr	r3, [r3, #28]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d00b      	beq.n	8007c2c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c1a:	69db      	ldr	r3, [r3, #28]
 8007c1c:	687a      	ldr	r2, [r7, #4]
 8007c1e:	7c12      	ldrb	r2, [r2, #16]
 8007c20:	f107 0108 	add.w	r1, r7, #8
 8007c24:	4610      	mov	r0, r2
 8007c26:	4798      	blx	r3
 8007c28:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007c2a:	e126      	b.n	8007e7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007c2c:	6839      	ldr	r1, [r7, #0]
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f000 fb27 	bl	8008282 <USBD_CtlError>
        err++;
 8007c34:	7afb      	ldrb	r3, [r7, #11]
 8007c36:	3301      	adds	r3, #1
 8007c38:	72fb      	strb	r3, [r7, #11]
      break;
 8007c3a:	e11e      	b.n	8007e7a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	7c12      	ldrb	r2, [r2, #16]
 8007c48:	f107 0108 	add.w	r1, r7, #8
 8007c4c:	4610      	mov	r0, r2
 8007c4e:	4798      	blx	r3
 8007c50:	60f8      	str	r0, [r7, #12]
      break;
 8007c52:	e112      	b.n	8007e7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	7c1b      	ldrb	r3, [r3, #16]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d10d      	bne.n	8007c78 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c64:	f107 0208 	add.w	r2, r7, #8
 8007c68:	4610      	mov	r0, r2
 8007c6a:	4798      	blx	r3
 8007c6c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	3301      	adds	r3, #1
 8007c72:	2202      	movs	r2, #2
 8007c74:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007c76:	e100      	b.n	8007e7a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c80:	f107 0208 	add.w	r2, r7, #8
 8007c84:	4610      	mov	r0, r2
 8007c86:	4798      	blx	r3
 8007c88:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	3301      	adds	r3, #1
 8007c8e:	2202      	movs	r2, #2
 8007c90:	701a      	strb	r2, [r3, #0]
      break;
 8007c92:	e0f2      	b.n	8007e7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	885b      	ldrh	r3, [r3, #2]
 8007c98:	b2db      	uxtb	r3, r3
 8007c9a:	2b05      	cmp	r3, #5
 8007c9c:	f200 80ac 	bhi.w	8007df8 <USBD_GetDescriptor+0x258>
 8007ca0:	a201      	add	r2, pc, #4	@ (adr r2, 8007ca8 <USBD_GetDescriptor+0x108>)
 8007ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca6:	bf00      	nop
 8007ca8:	08007cc1 	.word	0x08007cc1
 8007cac:	08007cf5 	.word	0x08007cf5
 8007cb0:	08007d29 	.word	0x08007d29
 8007cb4:	08007d5d 	.word	0x08007d5d
 8007cb8:	08007d91 	.word	0x08007d91
 8007cbc:	08007dc5 	.word	0x08007dc5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d00b      	beq.n	8007ce4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	7c12      	ldrb	r2, [r2, #16]
 8007cd8:	f107 0108 	add.w	r1, r7, #8
 8007cdc:	4610      	mov	r0, r2
 8007cde:	4798      	blx	r3
 8007ce0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ce2:	e091      	b.n	8007e08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007ce4:	6839      	ldr	r1, [r7, #0]
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 facb 	bl	8008282 <USBD_CtlError>
            err++;
 8007cec:	7afb      	ldrb	r3, [r7, #11]
 8007cee:	3301      	adds	r3, #1
 8007cf0:	72fb      	strb	r3, [r7, #11]
          break;
 8007cf2:	e089      	b.n	8007e08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d00b      	beq.n	8007d18 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	7c12      	ldrb	r2, [r2, #16]
 8007d0c:	f107 0108 	add.w	r1, r7, #8
 8007d10:	4610      	mov	r0, r2
 8007d12:	4798      	blx	r3
 8007d14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d16:	e077      	b.n	8007e08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007d18:	6839      	ldr	r1, [r7, #0]
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 fab1 	bl	8008282 <USBD_CtlError>
            err++;
 8007d20:	7afb      	ldrb	r3, [r7, #11]
 8007d22:	3301      	adds	r3, #1
 8007d24:	72fb      	strb	r3, [r7, #11]
          break;
 8007d26:	e06f      	b.n	8007e08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d00b      	beq.n	8007d4c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d3a:	68db      	ldr	r3, [r3, #12]
 8007d3c:	687a      	ldr	r2, [r7, #4]
 8007d3e:	7c12      	ldrb	r2, [r2, #16]
 8007d40:	f107 0108 	add.w	r1, r7, #8
 8007d44:	4610      	mov	r0, r2
 8007d46:	4798      	blx	r3
 8007d48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d4a:	e05d      	b.n	8007e08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007d4c:	6839      	ldr	r1, [r7, #0]
 8007d4e:	6878      	ldr	r0, [r7, #4]
 8007d50:	f000 fa97 	bl	8008282 <USBD_CtlError>
            err++;
 8007d54:	7afb      	ldrb	r3, [r7, #11]
 8007d56:	3301      	adds	r3, #1
 8007d58:	72fb      	strb	r3, [r7, #11]
          break;
 8007d5a:	e055      	b.n	8007e08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d62:	691b      	ldr	r3, [r3, #16]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d00b      	beq.n	8007d80 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d6e:	691b      	ldr	r3, [r3, #16]
 8007d70:	687a      	ldr	r2, [r7, #4]
 8007d72:	7c12      	ldrb	r2, [r2, #16]
 8007d74:	f107 0108 	add.w	r1, r7, #8
 8007d78:	4610      	mov	r0, r2
 8007d7a:	4798      	blx	r3
 8007d7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d7e:	e043      	b.n	8007e08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007d80:	6839      	ldr	r1, [r7, #0]
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f000 fa7d 	bl	8008282 <USBD_CtlError>
            err++;
 8007d88:	7afb      	ldrb	r3, [r7, #11]
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	72fb      	strb	r3, [r7, #11]
          break;
 8007d8e:	e03b      	b.n	8007e08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d96:	695b      	ldr	r3, [r3, #20]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00b      	beq.n	8007db4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007da2:	695b      	ldr	r3, [r3, #20]
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	7c12      	ldrb	r2, [r2, #16]
 8007da8:	f107 0108 	add.w	r1, r7, #8
 8007dac:	4610      	mov	r0, r2
 8007dae:	4798      	blx	r3
 8007db0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007db2:	e029      	b.n	8007e08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007db4:	6839      	ldr	r1, [r7, #0]
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 fa63 	bl	8008282 <USBD_CtlError>
            err++;
 8007dbc:	7afb      	ldrb	r3, [r7, #11]
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	72fb      	strb	r3, [r7, #11]
          break;
 8007dc2:	e021      	b.n	8007e08 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007dca:	699b      	ldr	r3, [r3, #24]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d00b      	beq.n	8007de8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007dd6:	699b      	ldr	r3, [r3, #24]
 8007dd8:	687a      	ldr	r2, [r7, #4]
 8007dda:	7c12      	ldrb	r2, [r2, #16]
 8007ddc:	f107 0108 	add.w	r1, r7, #8
 8007de0:	4610      	mov	r0, r2
 8007de2:	4798      	blx	r3
 8007de4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007de6:	e00f      	b.n	8007e08 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007de8:	6839      	ldr	r1, [r7, #0]
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f000 fa49 	bl	8008282 <USBD_CtlError>
            err++;
 8007df0:	7afb      	ldrb	r3, [r7, #11]
 8007df2:	3301      	adds	r3, #1
 8007df4:	72fb      	strb	r3, [r7, #11]
          break;
 8007df6:	e007      	b.n	8007e08 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007df8:	6839      	ldr	r1, [r7, #0]
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f000 fa41 	bl	8008282 <USBD_CtlError>
          err++;
 8007e00:	7afb      	ldrb	r3, [r7, #11]
 8007e02:	3301      	adds	r3, #1
 8007e04:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007e06:	bf00      	nop
      }
      break;
 8007e08:	e037      	b.n	8007e7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	7c1b      	ldrb	r3, [r3, #16]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d109      	bne.n	8007e26 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e1a:	f107 0208 	add.w	r2, r7, #8
 8007e1e:	4610      	mov	r0, r2
 8007e20:	4798      	blx	r3
 8007e22:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007e24:	e029      	b.n	8007e7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007e26:	6839      	ldr	r1, [r7, #0]
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f000 fa2a 	bl	8008282 <USBD_CtlError>
        err++;
 8007e2e:	7afb      	ldrb	r3, [r7, #11]
 8007e30:	3301      	adds	r3, #1
 8007e32:	72fb      	strb	r3, [r7, #11]
      break;
 8007e34:	e021      	b.n	8007e7a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	7c1b      	ldrb	r3, [r3, #16]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d10d      	bne.n	8007e5a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e46:	f107 0208 	add.w	r2, r7, #8
 8007e4a:	4610      	mov	r0, r2
 8007e4c:	4798      	blx	r3
 8007e4e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	3301      	adds	r3, #1
 8007e54:	2207      	movs	r2, #7
 8007e56:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007e58:	e00f      	b.n	8007e7a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007e5a:	6839      	ldr	r1, [r7, #0]
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f000 fa10 	bl	8008282 <USBD_CtlError>
        err++;
 8007e62:	7afb      	ldrb	r3, [r7, #11]
 8007e64:	3301      	adds	r3, #1
 8007e66:	72fb      	strb	r3, [r7, #11]
      break;
 8007e68:	e007      	b.n	8007e7a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8007e6a:	6839      	ldr	r1, [r7, #0]
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f000 fa08 	bl	8008282 <USBD_CtlError>
      err++;
 8007e72:	7afb      	ldrb	r3, [r7, #11]
 8007e74:	3301      	adds	r3, #1
 8007e76:	72fb      	strb	r3, [r7, #11]
      break;
 8007e78:	bf00      	nop
  }

  if (err != 0U)
 8007e7a:	7afb      	ldrb	r3, [r7, #11]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d11e      	bne.n	8007ebe <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	88db      	ldrh	r3, [r3, #6]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d016      	beq.n	8007eb6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8007e88:	893b      	ldrh	r3, [r7, #8]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d00e      	beq.n	8007eac <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	88da      	ldrh	r2, [r3, #6]
 8007e92:	893b      	ldrh	r3, [r7, #8]
 8007e94:	4293      	cmp	r3, r2
 8007e96:	bf28      	it	cs
 8007e98:	4613      	movcs	r3, r2
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007e9e:	893b      	ldrh	r3, [r7, #8]
 8007ea0:	461a      	mov	r2, r3
 8007ea2:	68f9      	ldr	r1, [r7, #12]
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f000 fa69 	bl	800837c <USBD_CtlSendData>
 8007eaa:	e009      	b.n	8007ec0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007eac:	6839      	ldr	r1, [r7, #0]
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 f9e7 	bl	8008282 <USBD_CtlError>
 8007eb4:	e004      	b.n	8007ec0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f000 faba 	bl	8008430 <USBD_CtlSendStatus>
 8007ebc:	e000      	b.n	8007ec0 <USBD_GetDescriptor+0x320>
    return;
 8007ebe:	bf00      	nop
  }
}
 8007ec0:	3710      	adds	r7, #16
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
 8007ec6:	bf00      	nop

08007ec8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	889b      	ldrh	r3, [r3, #4]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d131      	bne.n	8007f3e <USBD_SetAddress+0x76>
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	88db      	ldrh	r3, [r3, #6]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d12d      	bne.n	8007f3e <USBD_SetAddress+0x76>
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	885b      	ldrh	r3, [r3, #2]
 8007ee6:	2b7f      	cmp	r3, #127	@ 0x7f
 8007ee8:	d829      	bhi.n	8007f3e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	885b      	ldrh	r3, [r3, #2]
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ef4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007efc:	b2db      	uxtb	r3, r3
 8007efe:	2b03      	cmp	r3, #3
 8007f00:	d104      	bne.n	8007f0c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007f02:	6839      	ldr	r1, [r7, #0]
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 f9bc 	bl	8008282 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f0a:	e01d      	b.n	8007f48 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	7bfa      	ldrb	r2, [r7, #15]
 8007f10:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007f14:	7bfb      	ldrb	r3, [r7, #15]
 8007f16:	4619      	mov	r1, r3
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 ff37 	bl	8008d8c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f000 fa86 	bl	8008430 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007f24:	7bfb      	ldrb	r3, [r7, #15]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d004      	beq.n	8007f34 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2202      	movs	r2, #2
 8007f2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f32:	e009      	b.n	8007f48 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f3c:	e004      	b.n	8007f48 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007f3e:	6839      	ldr	r1, [r7, #0]
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	f000 f99e 	bl	8008282 <USBD_CtlError>
  }
}
 8007f46:	bf00      	nop
 8007f48:	bf00      	nop
 8007f4a:	3710      	adds	r7, #16
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}

08007f50 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b084      	sub	sp, #16
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	885b      	ldrh	r3, [r3, #2]
 8007f62:	b2da      	uxtb	r2, r3
 8007f64:	4b4e      	ldr	r3, [pc, #312]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007f66:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007f68:	4b4d      	ldr	r3, [pc, #308]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007f6a:	781b      	ldrb	r3, [r3, #0]
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d905      	bls.n	8007f7c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007f70:	6839      	ldr	r1, [r7, #0]
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 f985 	bl	8008282 <USBD_CtlError>
    return USBD_FAIL;
 8007f78:	2303      	movs	r3, #3
 8007f7a:	e08c      	b.n	8008096 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d002      	beq.n	8007f8e <USBD_SetConfig+0x3e>
 8007f88:	2b03      	cmp	r3, #3
 8007f8a:	d029      	beq.n	8007fe0 <USBD_SetConfig+0x90>
 8007f8c:	e075      	b.n	800807a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007f8e:	4b44      	ldr	r3, [pc, #272]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d020      	beq.n	8007fd8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007f96:	4b42      	ldr	r3, [pc, #264]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007fa0:	4b3f      	ldr	r3, [pc, #252]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f7fe ffb9 	bl	8006f1e <USBD_SetClassConfig>
 8007fac:	4603      	mov	r3, r0
 8007fae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007fb0:	7bfb      	ldrb	r3, [r7, #15]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d008      	beq.n	8007fc8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007fb6:	6839      	ldr	r1, [r7, #0]
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f000 f962 	bl	8008282 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2202      	movs	r2, #2
 8007fc2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007fc6:	e065      	b.n	8008094 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f000 fa31 	bl	8008430 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2203      	movs	r2, #3
 8007fd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007fd6:	e05d      	b.n	8008094 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f000 fa29 	bl	8008430 <USBD_CtlSendStatus>
      break;
 8007fde:	e059      	b.n	8008094 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007fe0:	4b2f      	ldr	r3, [pc, #188]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d112      	bne.n	800800e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2202      	movs	r2, #2
 8007fec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007ffa:	4b29      	ldr	r3, [pc, #164]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007ffc:	781b      	ldrb	r3, [r3, #0]
 8007ffe:	4619      	mov	r1, r3
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f7fe ffa8 	bl	8006f56 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f000 fa12 	bl	8008430 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800800c:	e042      	b.n	8008094 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800800e:	4b24      	ldr	r3, [pc, #144]	@ (80080a0 <USBD_SetConfig+0x150>)
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	461a      	mov	r2, r3
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	429a      	cmp	r2, r3
 800801a:	d02a      	beq.n	8008072 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	b2db      	uxtb	r3, r3
 8008022:	4619      	mov	r1, r3
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f7fe ff96 	bl	8006f56 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800802a:	4b1d      	ldr	r3, [pc, #116]	@ (80080a0 <USBD_SetConfig+0x150>)
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	461a      	mov	r2, r3
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008034:	4b1a      	ldr	r3, [pc, #104]	@ (80080a0 <USBD_SetConfig+0x150>)
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	4619      	mov	r1, r3
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f7fe ff6f 	bl	8006f1e <USBD_SetClassConfig>
 8008040:	4603      	mov	r3, r0
 8008042:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008044:	7bfb      	ldrb	r3, [r7, #15]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d00f      	beq.n	800806a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800804a:	6839      	ldr	r1, [r7, #0]
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f000 f918 	bl	8008282 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	b2db      	uxtb	r3, r3
 8008058:	4619      	mov	r1, r3
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f7fe ff7b 	bl	8006f56 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2202      	movs	r2, #2
 8008064:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008068:	e014      	b.n	8008094 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f000 f9e0 	bl	8008430 <USBD_CtlSendStatus>
      break;
 8008070:	e010      	b.n	8008094 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 f9dc 	bl	8008430 <USBD_CtlSendStatus>
      break;
 8008078:	e00c      	b.n	8008094 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800807a:	6839      	ldr	r1, [r7, #0]
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f000 f900 	bl	8008282 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008082:	4b07      	ldr	r3, [pc, #28]	@ (80080a0 <USBD_SetConfig+0x150>)
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	4619      	mov	r1, r3
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f7fe ff64 	bl	8006f56 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800808e:	2303      	movs	r3, #3
 8008090:	73fb      	strb	r3, [r7, #15]
      break;
 8008092:	bf00      	nop
  }

  return ret;
 8008094:	7bfb      	ldrb	r3, [r7, #15]
}
 8008096:	4618      	mov	r0, r3
 8008098:	3710      	adds	r7, #16
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}
 800809e:	bf00      	nop
 80080a0:	24000228 	.word	0x24000228

080080a4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b082      	sub	sp, #8
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
 80080ac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	88db      	ldrh	r3, [r3, #6]
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d004      	beq.n	80080c0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80080b6:	6839      	ldr	r1, [r7, #0]
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 f8e2 	bl	8008282 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80080be:	e023      	b.n	8008108 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	2b02      	cmp	r3, #2
 80080ca:	dc02      	bgt.n	80080d2 <USBD_GetConfig+0x2e>
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	dc03      	bgt.n	80080d8 <USBD_GetConfig+0x34>
 80080d0:	e015      	b.n	80080fe <USBD_GetConfig+0x5a>
 80080d2:	2b03      	cmp	r3, #3
 80080d4:	d00b      	beq.n	80080ee <USBD_GetConfig+0x4a>
 80080d6:	e012      	b.n	80080fe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	3308      	adds	r3, #8
 80080e2:	2201      	movs	r2, #1
 80080e4:	4619      	mov	r1, r3
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 f948 	bl	800837c <USBD_CtlSendData>
        break;
 80080ec:	e00c      	b.n	8008108 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	3304      	adds	r3, #4
 80080f2:	2201      	movs	r2, #1
 80080f4:	4619      	mov	r1, r3
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 f940 	bl	800837c <USBD_CtlSendData>
        break;
 80080fc:	e004      	b.n	8008108 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80080fe:	6839      	ldr	r1, [r7, #0]
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f000 f8be 	bl	8008282 <USBD_CtlError>
        break;
 8008106:	bf00      	nop
}
 8008108:	bf00      	nop
 800810a:	3708      	adds	r7, #8
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}

08008110 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b082      	sub	sp, #8
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
 8008118:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008120:	b2db      	uxtb	r3, r3
 8008122:	3b01      	subs	r3, #1
 8008124:	2b02      	cmp	r3, #2
 8008126:	d81e      	bhi.n	8008166 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	88db      	ldrh	r3, [r3, #6]
 800812c:	2b02      	cmp	r3, #2
 800812e:	d004      	beq.n	800813a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008130:	6839      	ldr	r1, [r7, #0]
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 f8a5 	bl	8008282 <USBD_CtlError>
        break;
 8008138:	e01a      	b.n	8008170 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2201      	movs	r2, #1
 800813e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008146:	2b00      	cmp	r3, #0
 8008148:	d005      	beq.n	8008156 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	68db      	ldr	r3, [r3, #12]
 800814e:	f043 0202 	orr.w	r2, r3, #2
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	330c      	adds	r3, #12
 800815a:	2202      	movs	r2, #2
 800815c:	4619      	mov	r1, r3
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 f90c 	bl	800837c <USBD_CtlSendData>
      break;
 8008164:	e004      	b.n	8008170 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008166:	6839      	ldr	r1, [r7, #0]
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f000 f88a 	bl	8008282 <USBD_CtlError>
      break;
 800816e:	bf00      	nop
  }
}
 8008170:	bf00      	nop
 8008172:	3708      	adds	r7, #8
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b082      	sub	sp, #8
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	885b      	ldrh	r3, [r3, #2]
 8008186:	2b01      	cmp	r3, #1
 8008188:	d107      	bne.n	800819a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2201      	movs	r2, #1
 800818e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 f94c 	bl	8008430 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008198:	e013      	b.n	80081c2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	885b      	ldrh	r3, [r3, #2]
 800819e:	2b02      	cmp	r3, #2
 80081a0:	d10b      	bne.n	80081ba <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	889b      	ldrh	r3, [r3, #4]
 80081a6:	0a1b      	lsrs	r3, r3, #8
 80081a8:	b29b      	uxth	r3, r3
 80081aa:	b2da      	uxtb	r2, r3
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 f93c 	bl	8008430 <USBD_CtlSendStatus>
}
 80081b8:	e003      	b.n	80081c2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80081ba:	6839      	ldr	r1, [r7, #0]
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f000 f860 	bl	8008282 <USBD_CtlError>
}
 80081c2:	bf00      	nop
 80081c4:	3708      	adds	r7, #8
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}

080081ca <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80081ca:	b580      	push	{r7, lr}
 80081cc:	b082      	sub	sp, #8
 80081ce:	af00      	add	r7, sp, #0
 80081d0:	6078      	str	r0, [r7, #4]
 80081d2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	3b01      	subs	r3, #1
 80081de:	2b02      	cmp	r3, #2
 80081e0:	d80b      	bhi.n	80081fa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	885b      	ldrh	r3, [r3, #2]
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d10c      	bne.n	8008204 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2200      	movs	r2, #0
 80081ee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 f91c 	bl	8008430 <USBD_CtlSendStatus>
      }
      break;
 80081f8:	e004      	b.n	8008204 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80081fa:	6839      	ldr	r1, [r7, #0]
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 f840 	bl	8008282 <USBD_CtlError>
      break;
 8008202:	e000      	b.n	8008206 <USBD_ClrFeature+0x3c>
      break;
 8008204:	bf00      	nop
  }
}
 8008206:	bf00      	nop
 8008208:	3708      	adds	r7, #8
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}

0800820e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b084      	sub	sp, #16
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
 8008216:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	781a      	ldrb	r2, [r3, #0]
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	3301      	adds	r3, #1
 8008228:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	781a      	ldrb	r2, [r3, #0]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	3301      	adds	r3, #1
 8008236:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008238:	68f8      	ldr	r0, [r7, #12]
 800823a:	f7ff fa16 	bl	800766a <SWAPBYTE>
 800823e:	4603      	mov	r3, r0
 8008240:	461a      	mov	r2, r3
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	3301      	adds	r3, #1
 800824a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	3301      	adds	r3, #1
 8008250:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f7ff fa09 	bl	800766a <SWAPBYTE>
 8008258:	4603      	mov	r3, r0
 800825a:	461a      	mov	r2, r3
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	3301      	adds	r3, #1
 8008264:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	3301      	adds	r3, #1
 800826a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f7ff f9fc 	bl	800766a <SWAPBYTE>
 8008272:	4603      	mov	r3, r0
 8008274:	461a      	mov	r2, r3
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	80da      	strh	r2, [r3, #6]
}
 800827a:	bf00      	nop
 800827c:	3710      	adds	r7, #16
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}

08008282 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008282:	b580      	push	{r7, lr}
 8008284:	b082      	sub	sp, #8
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
 800828a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800828c:	2180      	movs	r1, #128	@ 0x80
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 fd12 	bl	8008cb8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008294:	2100      	movs	r1, #0
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f000 fd0e 	bl	8008cb8 <USBD_LL_StallEP>
}
 800829c:	bf00      	nop
 800829e:	3708      	adds	r7, #8
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}

080082a4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b086      	sub	sp, #24
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	60f8      	str	r0, [r7, #12]
 80082ac:	60b9      	str	r1, [r7, #8]
 80082ae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80082b0:	2300      	movs	r3, #0
 80082b2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d042      	beq.n	8008340 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80082be:	6938      	ldr	r0, [r7, #16]
 80082c0:	f000 f842 	bl	8008348 <USBD_GetLen>
 80082c4:	4603      	mov	r3, r0
 80082c6:	3301      	adds	r3, #1
 80082c8:	005b      	lsls	r3, r3, #1
 80082ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082ce:	d808      	bhi.n	80082e2 <USBD_GetString+0x3e>
 80082d0:	6938      	ldr	r0, [r7, #16]
 80082d2:	f000 f839 	bl	8008348 <USBD_GetLen>
 80082d6:	4603      	mov	r3, r0
 80082d8:	3301      	adds	r3, #1
 80082da:	b29b      	uxth	r3, r3
 80082dc:	005b      	lsls	r3, r3, #1
 80082de:	b29a      	uxth	r2, r3
 80082e0:	e001      	b.n	80082e6 <USBD_GetString+0x42>
 80082e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80082ea:	7dfb      	ldrb	r3, [r7, #23]
 80082ec:	68ba      	ldr	r2, [r7, #8]
 80082ee:	4413      	add	r3, r2
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	7812      	ldrb	r2, [r2, #0]
 80082f4:	701a      	strb	r2, [r3, #0]
  idx++;
 80082f6:	7dfb      	ldrb	r3, [r7, #23]
 80082f8:	3301      	adds	r3, #1
 80082fa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80082fc:	7dfb      	ldrb	r3, [r7, #23]
 80082fe:	68ba      	ldr	r2, [r7, #8]
 8008300:	4413      	add	r3, r2
 8008302:	2203      	movs	r2, #3
 8008304:	701a      	strb	r2, [r3, #0]
  idx++;
 8008306:	7dfb      	ldrb	r3, [r7, #23]
 8008308:	3301      	adds	r3, #1
 800830a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800830c:	e013      	b.n	8008336 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800830e:	7dfb      	ldrb	r3, [r7, #23]
 8008310:	68ba      	ldr	r2, [r7, #8]
 8008312:	4413      	add	r3, r2
 8008314:	693a      	ldr	r2, [r7, #16]
 8008316:	7812      	ldrb	r2, [r2, #0]
 8008318:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	3301      	adds	r3, #1
 800831e:	613b      	str	r3, [r7, #16]
    idx++;
 8008320:	7dfb      	ldrb	r3, [r7, #23]
 8008322:	3301      	adds	r3, #1
 8008324:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008326:	7dfb      	ldrb	r3, [r7, #23]
 8008328:	68ba      	ldr	r2, [r7, #8]
 800832a:	4413      	add	r3, r2
 800832c:	2200      	movs	r2, #0
 800832e:	701a      	strb	r2, [r3, #0]
    idx++;
 8008330:	7dfb      	ldrb	r3, [r7, #23]
 8008332:	3301      	adds	r3, #1
 8008334:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	781b      	ldrb	r3, [r3, #0]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d1e7      	bne.n	800830e <USBD_GetString+0x6a>
 800833e:	e000      	b.n	8008342 <USBD_GetString+0x9e>
    return;
 8008340:	bf00      	nop
  }
}
 8008342:	3718      	adds	r7, #24
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008348:	b480      	push	{r7}
 800834a:	b085      	sub	sp, #20
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008350:	2300      	movs	r3, #0
 8008352:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008358:	e005      	b.n	8008366 <USBD_GetLen+0x1e>
  {
    len++;
 800835a:	7bfb      	ldrb	r3, [r7, #15]
 800835c:	3301      	adds	r3, #1
 800835e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	3301      	adds	r3, #1
 8008364:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	781b      	ldrb	r3, [r3, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d1f5      	bne.n	800835a <USBD_GetLen+0x12>
  }

  return len;
 800836e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008370:	4618      	mov	r0, r3
 8008372:	3714      	adds	r7, #20
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b084      	sub	sp, #16
 8008380:	af00      	add	r7, sp, #0
 8008382:	60f8      	str	r0, [r7, #12]
 8008384:	60b9      	str	r1, [r7, #8]
 8008386:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2202      	movs	r2, #2
 800838c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	68ba      	ldr	r2, [r7, #8]
 80083a0:	2100      	movs	r1, #0
 80083a2:	68f8      	ldr	r0, [r7, #12]
 80083a4:	f000 fd11 	bl	8008dca <USBD_LL_Transmit>

  return USBD_OK;
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3710      	adds	r7, #16
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}

080083b2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80083b2:	b580      	push	{r7, lr}
 80083b4:	b084      	sub	sp, #16
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	60f8      	str	r0, [r7, #12]
 80083ba:	60b9      	str	r1, [r7, #8]
 80083bc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	68ba      	ldr	r2, [r7, #8]
 80083c2:	2100      	movs	r1, #0
 80083c4:	68f8      	ldr	r0, [r7, #12]
 80083c6:	f000 fd00 	bl	8008dca <USBD_LL_Transmit>

  return USBD_OK;
 80083ca:	2300      	movs	r3, #0
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3710      	adds	r7, #16
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}

080083d4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b084      	sub	sp, #16
 80083d8:	af00      	add	r7, sp, #0
 80083da:	60f8      	str	r0, [r7, #12]
 80083dc:	60b9      	str	r1, [r7, #8]
 80083de:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2203      	movs	r2, #3
 80083e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	68ba      	ldr	r2, [r7, #8]
 80083fc:	2100      	movs	r1, #0
 80083fe:	68f8      	ldr	r0, [r7, #12]
 8008400:	f000 fd04 	bl	8008e0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008404:	2300      	movs	r3, #0
}
 8008406:	4618      	mov	r0, r3
 8008408:	3710      	adds	r7, #16
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}

0800840e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800840e:	b580      	push	{r7, lr}
 8008410:	b084      	sub	sp, #16
 8008412:	af00      	add	r7, sp, #0
 8008414:	60f8      	str	r0, [r7, #12]
 8008416:	60b9      	str	r1, [r7, #8]
 8008418:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	68ba      	ldr	r2, [r7, #8]
 800841e:	2100      	movs	r1, #0
 8008420:	68f8      	ldr	r0, [r7, #12]
 8008422:	f000 fcf3 	bl	8008e0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008426:	2300      	movs	r3, #0
}
 8008428:	4618      	mov	r0, r3
 800842a:	3710      	adds	r7, #16
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}

08008430 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b082      	sub	sp, #8
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2204      	movs	r2, #4
 800843c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008440:	2300      	movs	r3, #0
 8008442:	2200      	movs	r2, #0
 8008444:	2100      	movs	r1, #0
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 fcbf 	bl	8008dca <USBD_LL_Transmit>

  return USBD_OK;
 800844c:	2300      	movs	r3, #0
}
 800844e:	4618      	mov	r0, r3
 8008450:	3708      	adds	r7, #8
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}

08008456 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008456:	b580      	push	{r7, lr}
 8008458:	b082      	sub	sp, #8
 800845a:	af00      	add	r7, sp, #0
 800845c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2205      	movs	r2, #5
 8008462:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008466:	2300      	movs	r3, #0
 8008468:	2200      	movs	r2, #0
 800846a:	2100      	movs	r1, #0
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	f000 fccd 	bl	8008e0c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008472:	2300      	movs	r3, #0
}
 8008474:	4618      	mov	r0, r3
 8008476:	3708      	adds	r7, #8
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008480:	2200      	movs	r2, #0
 8008482:	4913      	ldr	r1, [pc, #76]	@ (80084d0 <MX_USB_DEVICE_Init+0x54>)
 8008484:	4813      	ldr	r0, [pc, #76]	@ (80084d4 <MX_USB_DEVICE_Init+0x58>)
 8008486:	f7fe fccd 	bl	8006e24 <USBD_Init>
 800848a:	4603      	mov	r3, r0
 800848c:	2b00      	cmp	r3, #0
 800848e:	d001      	beq.n	8008494 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008490:	f7f8 f98b 	bl	80007aa <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008494:	4910      	ldr	r1, [pc, #64]	@ (80084d8 <MX_USB_DEVICE_Init+0x5c>)
 8008496:	480f      	ldr	r0, [pc, #60]	@ (80084d4 <MX_USB_DEVICE_Init+0x58>)
 8008498:	f7fe fcf4 	bl	8006e84 <USBD_RegisterClass>
 800849c:	4603      	mov	r3, r0
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d001      	beq.n	80084a6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80084a2:	f7f8 f982 	bl	80007aa <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80084a6:	490d      	ldr	r1, [pc, #52]	@ (80084dc <MX_USB_DEVICE_Init+0x60>)
 80084a8:	480a      	ldr	r0, [pc, #40]	@ (80084d4 <MX_USB_DEVICE_Init+0x58>)
 80084aa:	f7fe fbeb 	bl	8006c84 <USBD_CDC_RegisterInterface>
 80084ae:	4603      	mov	r3, r0
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d001      	beq.n	80084b8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80084b4:	f7f8 f979 	bl	80007aa <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80084b8:	4806      	ldr	r0, [pc, #24]	@ (80084d4 <MX_USB_DEVICE_Init+0x58>)
 80084ba:	f7fe fd19 	bl	8006ef0 <USBD_Start>
 80084be:	4603      	mov	r3, r0
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d001      	beq.n	80084c8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80084c4:	f7f8 f971 	bl	80007aa <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80084c8:	f7fa f94c 	bl	8002764 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80084cc:	bf00      	nop
 80084ce:	bd80      	pop	{r7, pc}
 80084d0:	240000b0 	.word	0x240000b0
 80084d4:	2400022c 	.word	0x2400022c
 80084d8:	2400001c 	.word	0x2400001c
 80084dc:	2400009c 	.word	0x2400009c

080084e0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80084e4:	2200      	movs	r2, #0
 80084e6:	4905      	ldr	r1, [pc, #20]	@ (80084fc <CDC_Init_FS+0x1c>)
 80084e8:	4805      	ldr	r0, [pc, #20]	@ (8008500 <CDC_Init_FS+0x20>)
 80084ea:	f7fe fbe5 	bl	8006cb8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80084ee:	4905      	ldr	r1, [pc, #20]	@ (8008504 <CDC_Init_FS+0x24>)
 80084f0:	4803      	ldr	r0, [pc, #12]	@ (8008500 <CDC_Init_FS+0x20>)
 80084f2:	f7fe fc03 	bl	8006cfc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80084f6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	bd80      	pop	{r7, pc}
 80084fc:	24000d08 	.word	0x24000d08
 8008500:	2400022c 	.word	0x2400022c
 8008504:	24000508 	.word	0x24000508

08008508 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008508:	b480      	push	{r7}
 800850a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800850c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800850e:	4618      	mov	r0, r3
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr

08008518 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008518:	b480      	push	{r7}
 800851a:	b083      	sub	sp, #12
 800851c:	af00      	add	r7, sp, #0
 800851e:	4603      	mov	r3, r0
 8008520:	6039      	str	r1, [r7, #0]
 8008522:	71fb      	strb	r3, [r7, #7]
 8008524:	4613      	mov	r3, r2
 8008526:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008528:	79fb      	ldrb	r3, [r7, #7]
 800852a:	2b23      	cmp	r3, #35	@ 0x23
 800852c:	d84a      	bhi.n	80085c4 <CDC_Control_FS+0xac>
 800852e:	a201      	add	r2, pc, #4	@ (adr r2, 8008534 <CDC_Control_FS+0x1c>)
 8008530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008534:	080085c5 	.word	0x080085c5
 8008538:	080085c5 	.word	0x080085c5
 800853c:	080085c5 	.word	0x080085c5
 8008540:	080085c5 	.word	0x080085c5
 8008544:	080085c5 	.word	0x080085c5
 8008548:	080085c5 	.word	0x080085c5
 800854c:	080085c5 	.word	0x080085c5
 8008550:	080085c5 	.word	0x080085c5
 8008554:	080085c5 	.word	0x080085c5
 8008558:	080085c5 	.word	0x080085c5
 800855c:	080085c5 	.word	0x080085c5
 8008560:	080085c5 	.word	0x080085c5
 8008564:	080085c5 	.word	0x080085c5
 8008568:	080085c5 	.word	0x080085c5
 800856c:	080085c5 	.word	0x080085c5
 8008570:	080085c5 	.word	0x080085c5
 8008574:	080085c5 	.word	0x080085c5
 8008578:	080085c5 	.word	0x080085c5
 800857c:	080085c5 	.word	0x080085c5
 8008580:	080085c5 	.word	0x080085c5
 8008584:	080085c5 	.word	0x080085c5
 8008588:	080085c5 	.word	0x080085c5
 800858c:	080085c5 	.word	0x080085c5
 8008590:	080085c5 	.word	0x080085c5
 8008594:	080085c5 	.word	0x080085c5
 8008598:	080085c5 	.word	0x080085c5
 800859c:	080085c5 	.word	0x080085c5
 80085a0:	080085c5 	.word	0x080085c5
 80085a4:	080085c5 	.word	0x080085c5
 80085a8:	080085c5 	.word	0x080085c5
 80085ac:	080085c5 	.word	0x080085c5
 80085b0:	080085c5 	.word	0x080085c5
 80085b4:	080085c5 	.word	0x080085c5
 80085b8:	080085c5 	.word	0x080085c5
 80085bc:	080085c5 	.word	0x080085c5
 80085c0:	080085c5 	.word	0x080085c5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80085c4:	bf00      	nop
  }

  return (USBD_OK);
 80085c6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	370c      	adds	r7, #12
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr

080085d4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b082      	sub	sp, #8
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
 80085dc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80085de:	6879      	ldr	r1, [r7, #4]
 80085e0:	4805      	ldr	r0, [pc, #20]	@ (80085f8 <CDC_Receive_FS+0x24>)
 80085e2:	f7fe fb8b 	bl	8006cfc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80085e6:	4804      	ldr	r0, [pc, #16]	@ (80085f8 <CDC_Receive_FS+0x24>)
 80085e8:	f7fe fbe6 	bl	8006db8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80085ec:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3708      	adds	r7, #8
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}
 80085f6:	bf00      	nop
 80085f8:	2400022c 	.word	0x2400022c

080085fc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b084      	sub	sp, #16
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
 8008604:	460b      	mov	r3, r1
 8008606:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008608:	2300      	movs	r3, #0
 800860a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800860c:	4b0d      	ldr	r3, [pc, #52]	@ (8008644 <CDC_Transmit_FS+0x48>)
 800860e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008612:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800861a:	2b00      	cmp	r3, #0
 800861c:	d001      	beq.n	8008622 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800861e:	2301      	movs	r3, #1
 8008620:	e00b      	b.n	800863a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008622:	887b      	ldrh	r3, [r7, #2]
 8008624:	461a      	mov	r2, r3
 8008626:	6879      	ldr	r1, [r7, #4]
 8008628:	4806      	ldr	r0, [pc, #24]	@ (8008644 <CDC_Transmit_FS+0x48>)
 800862a:	f7fe fb45 	bl	8006cb8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800862e:	4805      	ldr	r0, [pc, #20]	@ (8008644 <CDC_Transmit_FS+0x48>)
 8008630:	f7fe fb82 	bl	8006d38 <USBD_CDC_TransmitPacket>
 8008634:	4603      	mov	r3, r0
 8008636:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008638:	7bfb      	ldrb	r3, [r7, #15]
}
 800863a:	4618      	mov	r0, r3
 800863c:	3710      	adds	r7, #16
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	2400022c 	.word	0x2400022c

08008648 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008648:	b480      	push	{r7}
 800864a:	b087      	sub	sp, #28
 800864c:	af00      	add	r7, sp, #0
 800864e:	60f8      	str	r0, [r7, #12]
 8008650:	60b9      	str	r1, [r7, #8]
 8008652:	4613      	mov	r3, r2
 8008654:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008656:	2300      	movs	r3, #0
 8008658:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800865a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800865e:	4618      	mov	r0, r3
 8008660:	371c      	adds	r7, #28
 8008662:	46bd      	mov	sp, r7
 8008664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008668:	4770      	bx	lr
	...

0800866c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800866c:	b480      	push	{r7}
 800866e:	b083      	sub	sp, #12
 8008670:	af00      	add	r7, sp, #0
 8008672:	4603      	mov	r3, r0
 8008674:	6039      	str	r1, [r7, #0]
 8008676:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	2212      	movs	r2, #18
 800867c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800867e:	4b03      	ldr	r3, [pc, #12]	@ (800868c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008680:	4618      	mov	r0, r3
 8008682:	370c      	adds	r7, #12
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr
 800868c:	240000d0 	.word	0x240000d0

08008690 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008690:	b480      	push	{r7}
 8008692:	b083      	sub	sp, #12
 8008694:	af00      	add	r7, sp, #0
 8008696:	4603      	mov	r3, r0
 8008698:	6039      	str	r1, [r7, #0]
 800869a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	2204      	movs	r2, #4
 80086a0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80086a2:	4b03      	ldr	r3, [pc, #12]	@ (80086b0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	370c      	adds	r7, #12
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr
 80086b0:	240000e4 	.word	0x240000e4

080086b4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b082      	sub	sp, #8
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	4603      	mov	r3, r0
 80086bc:	6039      	str	r1, [r7, #0]
 80086be:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80086c0:	79fb      	ldrb	r3, [r7, #7]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d105      	bne.n	80086d2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80086c6:	683a      	ldr	r2, [r7, #0]
 80086c8:	4907      	ldr	r1, [pc, #28]	@ (80086e8 <USBD_FS_ProductStrDescriptor+0x34>)
 80086ca:	4808      	ldr	r0, [pc, #32]	@ (80086ec <USBD_FS_ProductStrDescriptor+0x38>)
 80086cc:	f7ff fdea 	bl	80082a4 <USBD_GetString>
 80086d0:	e004      	b.n	80086dc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80086d2:	683a      	ldr	r2, [r7, #0]
 80086d4:	4904      	ldr	r1, [pc, #16]	@ (80086e8 <USBD_FS_ProductStrDescriptor+0x34>)
 80086d6:	4805      	ldr	r0, [pc, #20]	@ (80086ec <USBD_FS_ProductStrDescriptor+0x38>)
 80086d8:	f7ff fde4 	bl	80082a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80086dc:	4b02      	ldr	r3, [pc, #8]	@ (80086e8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3708      	adds	r7, #8
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd80      	pop	{r7, pc}
 80086e6:	bf00      	nop
 80086e8:	24001508 	.word	0x24001508
 80086ec:	08008ff4 	.word	0x08008ff4

080086f0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	4603      	mov	r3, r0
 80086f8:	6039      	str	r1, [r7, #0]
 80086fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80086fc:	683a      	ldr	r2, [r7, #0]
 80086fe:	4904      	ldr	r1, [pc, #16]	@ (8008710 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008700:	4804      	ldr	r0, [pc, #16]	@ (8008714 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008702:	f7ff fdcf 	bl	80082a4 <USBD_GetString>
  return USBD_StrDesc;
 8008706:	4b02      	ldr	r3, [pc, #8]	@ (8008710 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008708:	4618      	mov	r0, r3
 800870a:	3708      	adds	r7, #8
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}
 8008710:	24001508 	.word	0x24001508
 8008714:	0800900c 	.word	0x0800900c

08008718 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b082      	sub	sp, #8
 800871c:	af00      	add	r7, sp, #0
 800871e:	4603      	mov	r3, r0
 8008720:	6039      	str	r1, [r7, #0]
 8008722:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	221a      	movs	r2, #26
 8008728:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800872a:	f000 f843 	bl	80087b4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800872e:	4b02      	ldr	r3, [pc, #8]	@ (8008738 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008730:	4618      	mov	r0, r3
 8008732:	3708      	adds	r7, #8
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}
 8008738:	240000e8 	.word	0x240000e8

0800873c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b082      	sub	sp, #8
 8008740:	af00      	add	r7, sp, #0
 8008742:	4603      	mov	r3, r0
 8008744:	6039      	str	r1, [r7, #0]
 8008746:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008748:	79fb      	ldrb	r3, [r7, #7]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d105      	bne.n	800875a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800874e:	683a      	ldr	r2, [r7, #0]
 8008750:	4907      	ldr	r1, [pc, #28]	@ (8008770 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008752:	4808      	ldr	r0, [pc, #32]	@ (8008774 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008754:	f7ff fda6 	bl	80082a4 <USBD_GetString>
 8008758:	e004      	b.n	8008764 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800875a:	683a      	ldr	r2, [r7, #0]
 800875c:	4904      	ldr	r1, [pc, #16]	@ (8008770 <USBD_FS_ConfigStrDescriptor+0x34>)
 800875e:	4805      	ldr	r0, [pc, #20]	@ (8008774 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008760:	f7ff fda0 	bl	80082a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008764:	4b02      	ldr	r3, [pc, #8]	@ (8008770 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008766:	4618      	mov	r0, r3
 8008768:	3708      	adds	r7, #8
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}
 800876e:	bf00      	nop
 8008770:	24001508 	.word	0x24001508
 8008774:	08009020 	.word	0x08009020

08008778 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b082      	sub	sp, #8
 800877c:	af00      	add	r7, sp, #0
 800877e:	4603      	mov	r3, r0
 8008780:	6039      	str	r1, [r7, #0]
 8008782:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008784:	79fb      	ldrb	r3, [r7, #7]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d105      	bne.n	8008796 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800878a:	683a      	ldr	r2, [r7, #0]
 800878c:	4907      	ldr	r1, [pc, #28]	@ (80087ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800878e:	4808      	ldr	r0, [pc, #32]	@ (80087b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008790:	f7ff fd88 	bl	80082a4 <USBD_GetString>
 8008794:	e004      	b.n	80087a0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008796:	683a      	ldr	r2, [r7, #0]
 8008798:	4904      	ldr	r1, [pc, #16]	@ (80087ac <USBD_FS_InterfaceStrDescriptor+0x34>)
 800879a:	4805      	ldr	r0, [pc, #20]	@ (80087b0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800879c:	f7ff fd82 	bl	80082a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80087a0:	4b02      	ldr	r3, [pc, #8]	@ (80087ac <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3708      	adds	r7, #8
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}
 80087aa:	bf00      	nop
 80087ac:	24001508 	.word	0x24001508
 80087b0:	0800902c 	.word	0x0800902c

080087b4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80087ba:	4b0f      	ldr	r3, [pc, #60]	@ (80087f8 <Get_SerialNum+0x44>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80087c0:	4b0e      	ldr	r3, [pc, #56]	@ (80087fc <Get_SerialNum+0x48>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80087c6:	4b0e      	ldr	r3, [pc, #56]	@ (8008800 <Get_SerialNum+0x4c>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80087cc:	68fa      	ldr	r2, [r7, #12]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	4413      	add	r3, r2
 80087d2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d009      	beq.n	80087ee <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80087da:	2208      	movs	r2, #8
 80087dc:	4909      	ldr	r1, [pc, #36]	@ (8008804 <Get_SerialNum+0x50>)
 80087de:	68f8      	ldr	r0, [r7, #12]
 80087e0:	f000 f814 	bl	800880c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80087e4:	2204      	movs	r2, #4
 80087e6:	4908      	ldr	r1, [pc, #32]	@ (8008808 <Get_SerialNum+0x54>)
 80087e8:	68b8      	ldr	r0, [r7, #8]
 80087ea:	f000 f80f 	bl	800880c <IntToUnicode>
  }
}
 80087ee:	bf00      	nop
 80087f0:	3710      	adds	r7, #16
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	bf00      	nop
 80087f8:	1ff1e800 	.word	0x1ff1e800
 80087fc:	1ff1e804 	.word	0x1ff1e804
 8008800:	1ff1e808 	.word	0x1ff1e808
 8008804:	240000ea 	.word	0x240000ea
 8008808:	240000fa 	.word	0x240000fa

0800880c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800880c:	b480      	push	{r7}
 800880e:	b087      	sub	sp, #28
 8008810:	af00      	add	r7, sp, #0
 8008812:	60f8      	str	r0, [r7, #12]
 8008814:	60b9      	str	r1, [r7, #8]
 8008816:	4613      	mov	r3, r2
 8008818:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800881a:	2300      	movs	r3, #0
 800881c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800881e:	2300      	movs	r3, #0
 8008820:	75fb      	strb	r3, [r7, #23]
 8008822:	e027      	b.n	8008874 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	0f1b      	lsrs	r3, r3, #28
 8008828:	2b09      	cmp	r3, #9
 800882a:	d80b      	bhi.n	8008844 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	0f1b      	lsrs	r3, r3, #28
 8008830:	b2da      	uxtb	r2, r3
 8008832:	7dfb      	ldrb	r3, [r7, #23]
 8008834:	005b      	lsls	r3, r3, #1
 8008836:	4619      	mov	r1, r3
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	440b      	add	r3, r1
 800883c:	3230      	adds	r2, #48	@ 0x30
 800883e:	b2d2      	uxtb	r2, r2
 8008840:	701a      	strb	r2, [r3, #0]
 8008842:	e00a      	b.n	800885a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	0f1b      	lsrs	r3, r3, #28
 8008848:	b2da      	uxtb	r2, r3
 800884a:	7dfb      	ldrb	r3, [r7, #23]
 800884c:	005b      	lsls	r3, r3, #1
 800884e:	4619      	mov	r1, r3
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	440b      	add	r3, r1
 8008854:	3237      	adds	r2, #55	@ 0x37
 8008856:	b2d2      	uxtb	r2, r2
 8008858:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	011b      	lsls	r3, r3, #4
 800885e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008860:	7dfb      	ldrb	r3, [r7, #23]
 8008862:	005b      	lsls	r3, r3, #1
 8008864:	3301      	adds	r3, #1
 8008866:	68ba      	ldr	r2, [r7, #8]
 8008868:	4413      	add	r3, r2
 800886a:	2200      	movs	r2, #0
 800886c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800886e:	7dfb      	ldrb	r3, [r7, #23]
 8008870:	3301      	adds	r3, #1
 8008872:	75fb      	strb	r3, [r7, #23]
 8008874:	7dfa      	ldrb	r2, [r7, #23]
 8008876:	79fb      	ldrb	r3, [r7, #7]
 8008878:	429a      	cmp	r2, r3
 800887a:	d3d3      	bcc.n	8008824 <IntToUnicode+0x18>
  }
}
 800887c:	bf00      	nop
 800887e:	bf00      	nop
 8008880:	371c      	adds	r7, #28
 8008882:	46bd      	mov	sp, r7
 8008884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008888:	4770      	bx	lr
	...

0800888c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b0ba      	sub	sp, #232	@ 0xe8
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008894:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8008898:	2200      	movs	r2, #0
 800889a:	601a      	str	r2, [r3, #0]
 800889c:	605a      	str	r2, [r3, #4]
 800889e:	609a      	str	r2, [r3, #8]
 80088a0:	60da      	str	r2, [r3, #12]
 80088a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80088a4:	f107 0310 	add.w	r3, r7, #16
 80088a8:	22c0      	movs	r2, #192	@ 0xc0
 80088aa:	2100      	movs	r1, #0
 80088ac:	4618      	mov	r0, r3
 80088ae:	f000 fb25 	bl	8008efc <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a2c      	ldr	r2, [pc, #176]	@ (8008968 <HAL_PCD_MspInit+0xdc>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d151      	bne.n	8008960 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80088bc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80088c0:	f04f 0300 	mov.w	r3, #0
 80088c4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80088c8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80088cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80088d0:	f107 0310 	add.w	r3, r7, #16
 80088d4:	4618      	mov	r0, r3
 80088d6:	f7fa ff0f 	bl	80036f8 <HAL_RCCEx_PeriphCLKConfig>
 80088da:	4603      	mov	r3, r0
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d001      	beq.n	80088e4 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 80088e0:	f7f7 ff63 	bl	80007aa <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80088e4:	f7f9 ff3e 	bl	8002764 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80088e8:	4b20      	ldr	r3, [pc, #128]	@ (800896c <HAL_PCD_MspInit+0xe0>)
 80088ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80088ee:	4a1f      	ldr	r2, [pc, #124]	@ (800896c <HAL_PCD_MspInit+0xe0>)
 80088f0:	f043 0301 	orr.w	r3, r3, #1
 80088f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80088f8:	4b1c      	ldr	r3, [pc, #112]	@ (800896c <HAL_PCD_MspInit+0xe0>)
 80088fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80088fe:	f003 0301 	and.w	r3, r3, #1
 8008902:	60fb      	str	r3, [r7, #12]
 8008904:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008906:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800890a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800890e:	2302      	movs	r3, #2
 8008910:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008914:	2300      	movs	r3, #0
 8008916:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800891a:	2300      	movs	r3, #0
 800891c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8008920:	230a      	movs	r3, #10
 8008922:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008926:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800892a:	4619      	mov	r1, r3
 800892c:	4810      	ldr	r0, [pc, #64]	@ (8008970 <HAL_PCD_MspInit+0xe4>)
 800892e:	f7f8 fa0d 	bl	8000d4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008932:	4b0e      	ldr	r3, [pc, #56]	@ (800896c <HAL_PCD_MspInit+0xe0>)
 8008934:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008938:	4a0c      	ldr	r2, [pc, #48]	@ (800896c <HAL_PCD_MspInit+0xe0>)
 800893a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800893e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8008942:	4b0a      	ldr	r3, [pc, #40]	@ (800896c <HAL_PCD_MspInit+0xe0>)
 8008944:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008948:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800894c:	60bb      	str	r3, [r7, #8]
 800894e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008950:	2200      	movs	r2, #0
 8008952:	2100      	movs	r1, #0
 8008954:	2065      	movs	r0, #101	@ 0x65
 8008956:	f7f8 f94c 	bl	8000bf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800895a:	2065      	movs	r0, #101	@ 0x65
 800895c:	f7f8 f963 	bl	8000c26 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008960:	bf00      	nop
 8008962:	37e8      	adds	r7, #232	@ 0xe8
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}
 8008968:	40080000 	.word	0x40080000
 800896c:	58024400 	.word	0x58024400
 8008970:	58020000 	.word	0x58020000

08008974 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b082      	sub	sp, #8
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008988:	4619      	mov	r1, r3
 800898a:	4610      	mov	r0, r2
 800898c:	f7fe fafd 	bl	8006f8a <USBD_LL_SetupStage>
}
 8008990:	bf00      	nop
 8008992:	3708      	adds	r7, #8
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b082      	sub	sp, #8
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	460b      	mov	r3, r1
 80089a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80089aa:	78fa      	ldrb	r2, [r7, #3]
 80089ac:	6879      	ldr	r1, [r7, #4]
 80089ae:	4613      	mov	r3, r2
 80089b0:	00db      	lsls	r3, r3, #3
 80089b2:	4413      	add	r3, r2
 80089b4:	009b      	lsls	r3, r3, #2
 80089b6:	440b      	add	r3, r1
 80089b8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80089bc:	681a      	ldr	r2, [r3, #0]
 80089be:	78fb      	ldrb	r3, [r7, #3]
 80089c0:	4619      	mov	r1, r3
 80089c2:	f7fe fb37 	bl	8007034 <USBD_LL_DataOutStage>
}
 80089c6:	bf00      	nop
 80089c8:	3708      	adds	r7, #8
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}

080089ce <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089ce:	b580      	push	{r7, lr}
 80089d0:	b082      	sub	sp, #8
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	6078      	str	r0, [r7, #4]
 80089d6:	460b      	mov	r3, r1
 80089d8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80089e0:	78fa      	ldrb	r2, [r7, #3]
 80089e2:	6879      	ldr	r1, [r7, #4]
 80089e4:	4613      	mov	r3, r2
 80089e6:	00db      	lsls	r3, r3, #3
 80089e8:	4413      	add	r3, r2
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	440b      	add	r3, r1
 80089ee:	3320      	adds	r3, #32
 80089f0:	681a      	ldr	r2, [r3, #0]
 80089f2:	78fb      	ldrb	r3, [r7, #3]
 80089f4:	4619      	mov	r1, r3
 80089f6:	f7fe fbd0 	bl	800719a <USBD_LL_DataInStage>
}
 80089fa:	bf00      	nop
 80089fc:	3708      	adds	r7, #8
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}

08008a02 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a02:	b580      	push	{r7, lr}
 8008a04:	b082      	sub	sp, #8
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a10:	4618      	mov	r0, r3
 8008a12:	f7fe fd0a 	bl	800742a <USBD_LL_SOF>
}
 8008a16:	bf00      	nop
 8008a18:	3708      	adds	r7, #8
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	bd80      	pop	{r7, pc}

08008a1e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a1e:	b580      	push	{r7, lr}
 8008a20:	b084      	sub	sp, #16
 8008a22:	af00      	add	r7, sp, #0
 8008a24:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008a26:	2301      	movs	r3, #1
 8008a28:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	79db      	ldrb	r3, [r3, #7]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d102      	bne.n	8008a38 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008a32:	2300      	movs	r3, #0
 8008a34:	73fb      	strb	r3, [r7, #15]
 8008a36:	e008      	b.n	8008a4a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	79db      	ldrb	r3, [r3, #7]
 8008a3c:	2b02      	cmp	r3, #2
 8008a3e:	d102      	bne.n	8008a46 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008a40:	2301      	movs	r3, #1
 8008a42:	73fb      	strb	r3, [r7, #15]
 8008a44:	e001      	b.n	8008a4a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008a46:	f7f7 feb0 	bl	80007aa <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a50:	7bfa      	ldrb	r2, [r7, #15]
 8008a52:	4611      	mov	r1, r2
 8008a54:	4618      	mov	r0, r3
 8008a56:	f7fe fca4 	bl	80073a2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a60:	4618      	mov	r0, r3
 8008a62:	f7fe fc4c 	bl	80072fe <USBD_LL_Reset>
}
 8008a66:	bf00      	nop
 8008a68:	3710      	adds	r7, #16
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
	...

08008a70 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b082      	sub	sp, #8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a7e:	4618      	mov	r0, r3
 8008a80:	f7fe fc9f 	bl	80073c2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	6812      	ldr	r2, [r2, #0]
 8008a92:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008a96:	f043 0301 	orr.w	r3, r3, #1
 8008a9a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	7adb      	ldrb	r3, [r3, #11]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d005      	beq.n	8008ab0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008aa4:	4b04      	ldr	r3, [pc, #16]	@ (8008ab8 <HAL_PCD_SuspendCallback+0x48>)
 8008aa6:	691b      	ldr	r3, [r3, #16]
 8008aa8:	4a03      	ldr	r2, [pc, #12]	@ (8008ab8 <HAL_PCD_SuspendCallback+0x48>)
 8008aaa:	f043 0306 	orr.w	r3, r3, #6
 8008aae:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008ab0:	bf00      	nop
 8008ab2:	3708      	adds	r7, #8
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}
 8008ab8:	e000ed00 	.word	0xe000ed00

08008abc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008aca:	4618      	mov	r0, r3
 8008acc:	f7fe fc95 	bl	80073fa <USBD_LL_Resume>
}
 8008ad0:	bf00      	nop
 8008ad2:	3708      	adds	r7, #8
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b082      	sub	sp, #8
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
 8008ae0:	460b      	mov	r3, r1
 8008ae2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008aea:	78fa      	ldrb	r2, [r7, #3]
 8008aec:	4611      	mov	r1, r2
 8008aee:	4618      	mov	r0, r3
 8008af0:	f7fe fced 	bl	80074ce <USBD_LL_IsoOUTIncomplete>
}
 8008af4:	bf00      	nop
 8008af6:	3708      	adds	r7, #8
 8008af8:	46bd      	mov	sp, r7
 8008afa:	bd80      	pop	{r7, pc}

08008afc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b082      	sub	sp, #8
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
 8008b04:	460b      	mov	r3, r1
 8008b06:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008b0e:	78fa      	ldrb	r2, [r7, #3]
 8008b10:	4611      	mov	r1, r2
 8008b12:	4618      	mov	r0, r3
 8008b14:	f7fe fca9 	bl	800746a <USBD_LL_IsoINIncomplete>
}
 8008b18:	bf00      	nop
 8008b1a:	3708      	adds	r7, #8
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}

08008b20 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b082      	sub	sp, #8
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f7fe fcff 	bl	8007532 <USBD_LL_DevConnected>
}
 8008b34:	bf00      	nop
 8008b36:	3708      	adds	r7, #8
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd80      	pop	{r7, pc}

08008b3c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b082      	sub	sp, #8
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f7fe fcfc 	bl	8007548 <USBD_LL_DevDisconnected>
}
 8008b50:	bf00      	nop
 8008b52:	3708      	adds	r7, #8
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}

08008b58 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b082      	sub	sp, #8
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	781b      	ldrb	r3, [r3, #0]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d13e      	bne.n	8008be6 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008b68:	4a21      	ldr	r2, [pc, #132]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	4a1f      	ldr	r2, [pc, #124]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008b74:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008b78:	4b1d      	ldr	r3, [pc, #116]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8008bf4 <USBD_LL_Init+0x9c>)
 8008b7c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8008b7e:	4b1c      	ldr	r3, [pc, #112]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008b80:	2209      	movs	r2, #9
 8008b82:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008b84:	4b1a      	ldr	r3, [pc, #104]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008b86:	2202      	movs	r2, #2
 8008b88:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008b8a:	4b19      	ldr	r3, [pc, #100]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008b90:	4b17      	ldr	r3, [pc, #92]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008b92:	2202      	movs	r2, #2
 8008b94:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008b96:	4b16      	ldr	r3, [pc, #88]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008b98:	2200      	movs	r2, #0
 8008b9a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008b9c:	4b14      	ldr	r3, [pc, #80]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008ba2:	4b13      	ldr	r3, [pc, #76]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8008ba8:	4b11      	ldr	r3, [pc, #68]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008baa:	2200      	movs	r2, #0
 8008bac:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008bae:	4b10      	ldr	r3, [pc, #64]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008bb4:	4b0e      	ldr	r3, [pc, #56]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008bba:	480d      	ldr	r0, [pc, #52]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008bbc:	f7f8 fad8 	bl	8001170 <HAL_PCD_Init>
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d001      	beq.n	8008bca <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8008bc6:	f7f7 fdf0 	bl	80007aa <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008bca:	2180      	movs	r1, #128	@ 0x80
 8008bcc:	4808      	ldr	r0, [pc, #32]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008bce:	f7f9 fd2e 	bl	800262e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008bd2:	2240      	movs	r2, #64	@ 0x40
 8008bd4:	2100      	movs	r1, #0
 8008bd6:	4806      	ldr	r0, [pc, #24]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008bd8:	f7f9 fce2 	bl	80025a0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008bdc:	2280      	movs	r2, #128	@ 0x80
 8008bde:	2101      	movs	r1, #1
 8008be0:	4803      	ldr	r0, [pc, #12]	@ (8008bf0 <USBD_LL_Init+0x98>)
 8008be2:	f7f9 fcdd 	bl	80025a0 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8008be6:	2300      	movs	r3, #0
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	3708      	adds	r7, #8
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bd80      	pop	{r7, pc}
 8008bf0:	24001708 	.word	0x24001708
 8008bf4:	40080000 	.word	0x40080000

08008bf8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c00:	2300      	movs	r3, #0
 8008c02:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c04:	2300      	movs	r3, #0
 8008c06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008c0e:	4618      	mov	r0, r3
 8008c10:	f7f8 fbba 	bl	8001388 <HAL_PCD_Start>
 8008c14:	4603      	mov	r3, r0
 8008c16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c18:	7bfb      	ldrb	r3, [r7, #15]
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	f000 f942 	bl	8008ea4 <USBD_Get_USB_Status>
 8008c20:	4603      	mov	r3, r0
 8008c22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c24:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3710      	adds	r7, #16
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bd80      	pop	{r7, pc}

08008c2e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008c2e:	b580      	push	{r7, lr}
 8008c30:	b084      	sub	sp, #16
 8008c32:	af00      	add	r7, sp, #0
 8008c34:	6078      	str	r0, [r7, #4]
 8008c36:	4608      	mov	r0, r1
 8008c38:	4611      	mov	r1, r2
 8008c3a:	461a      	mov	r2, r3
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	70fb      	strb	r3, [r7, #3]
 8008c40:	460b      	mov	r3, r1
 8008c42:	70bb      	strb	r3, [r7, #2]
 8008c44:	4613      	mov	r3, r2
 8008c46:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c48:	2300      	movs	r3, #0
 8008c4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008c56:	78bb      	ldrb	r3, [r7, #2]
 8008c58:	883a      	ldrh	r2, [r7, #0]
 8008c5a:	78f9      	ldrb	r1, [r7, #3]
 8008c5c:	f7f9 f8bb 	bl	8001dd6 <HAL_PCD_EP_Open>
 8008c60:	4603      	mov	r3, r0
 8008c62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c64:	7bfb      	ldrb	r3, [r7, #15]
 8008c66:	4618      	mov	r0, r3
 8008c68:	f000 f91c 	bl	8008ea4 <USBD_Get_USB_Status>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c70:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3710      	adds	r7, #16
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}

08008c7a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c7a:	b580      	push	{r7, lr}
 8008c7c:	b084      	sub	sp, #16
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	6078      	str	r0, [r7, #4]
 8008c82:	460b      	mov	r3, r1
 8008c84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c86:	2300      	movs	r3, #0
 8008c88:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008c94:	78fa      	ldrb	r2, [r7, #3]
 8008c96:	4611      	mov	r1, r2
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f7f9 f906 	bl	8001eaa <HAL_PCD_EP_Close>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ca2:	7bfb      	ldrb	r3, [r7, #15]
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f000 f8fd 	bl	8008ea4 <USBD_Get_USB_Status>
 8008caa:	4603      	mov	r3, r0
 8008cac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008cae:	7bbb      	ldrb	r3, [r7, #14]
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	3710      	adds	r7, #16
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b084      	sub	sp, #16
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008cd2:	78fa      	ldrb	r2, [r7, #3]
 8008cd4:	4611      	mov	r1, r2
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f7f9 f9be 	bl	8002058 <HAL_PCD_EP_SetStall>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ce0:	7bfb      	ldrb	r3, [r7, #15]
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f000 f8de 	bl	8008ea4 <USBD_Get_USB_Status>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008cec:	7bbb      	ldrb	r3, [r7, #14]
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3710      	adds	r7, #16
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}

08008cf6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008cf6:	b580      	push	{r7, lr}
 8008cf8:	b084      	sub	sp, #16
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	6078      	str	r0, [r7, #4]
 8008cfe:	460b      	mov	r3, r1
 8008d00:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d02:	2300      	movs	r3, #0
 8008d04:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d06:	2300      	movs	r3, #0
 8008d08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008d10:	78fa      	ldrb	r2, [r7, #3]
 8008d12:	4611      	mov	r1, r2
 8008d14:	4618      	mov	r0, r3
 8008d16:	f7f9 fa02 	bl	800211e <HAL_PCD_EP_ClrStall>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d1e:	7bfb      	ldrb	r3, [r7, #15]
 8008d20:	4618      	mov	r0, r3
 8008d22:	f000 f8bf 	bl	8008ea4 <USBD_Get_USB_Status>
 8008d26:	4603      	mov	r3, r0
 8008d28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d2a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	3710      	adds	r7, #16
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}

08008d34 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b085      	sub	sp, #20
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	460b      	mov	r3, r1
 8008d3e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008d46:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008d48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	da0b      	bge.n	8008d68 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008d50:	78fb      	ldrb	r3, [r7, #3]
 8008d52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008d56:	68f9      	ldr	r1, [r7, #12]
 8008d58:	4613      	mov	r3, r2
 8008d5a:	00db      	lsls	r3, r3, #3
 8008d5c:	4413      	add	r3, r2
 8008d5e:	009b      	lsls	r3, r3, #2
 8008d60:	440b      	add	r3, r1
 8008d62:	3316      	adds	r3, #22
 8008d64:	781b      	ldrb	r3, [r3, #0]
 8008d66:	e00b      	b.n	8008d80 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008d68:	78fb      	ldrb	r3, [r7, #3]
 8008d6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008d6e:	68f9      	ldr	r1, [r7, #12]
 8008d70:	4613      	mov	r3, r2
 8008d72:	00db      	lsls	r3, r3, #3
 8008d74:	4413      	add	r3, r2
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	440b      	add	r3, r1
 8008d7a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008d7e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3714      	adds	r7, #20
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b084      	sub	sp, #16
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
 8008d94:	460b      	mov	r3, r1
 8008d96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008da6:	78fa      	ldrb	r2, [r7, #3]
 8008da8:	4611      	mov	r1, r2
 8008daa:	4618      	mov	r0, r3
 8008dac:	f7f8 ffef 	bl	8001d8e <HAL_PCD_SetAddress>
 8008db0:	4603      	mov	r3, r0
 8008db2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008db4:	7bfb      	ldrb	r3, [r7, #15]
 8008db6:	4618      	mov	r0, r3
 8008db8:	f000 f874 	bl	8008ea4 <USBD_Get_USB_Status>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dc0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3710      	adds	r7, #16
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}

08008dca <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008dca:	b580      	push	{r7, lr}
 8008dcc:	b086      	sub	sp, #24
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	60f8      	str	r0, [r7, #12]
 8008dd2:	607a      	str	r2, [r7, #4]
 8008dd4:	603b      	str	r3, [r7, #0]
 8008dd6:	460b      	mov	r3, r1
 8008dd8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008dde:	2300      	movs	r3, #0
 8008de0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008de8:	7af9      	ldrb	r1, [r7, #11]
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	687a      	ldr	r2, [r7, #4]
 8008dee:	f7f9 f8f9 	bl	8001fe4 <HAL_PCD_EP_Transmit>
 8008df2:	4603      	mov	r3, r0
 8008df4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008df6:	7dfb      	ldrb	r3, [r7, #23]
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f000 f853 	bl	8008ea4 <USBD_Get_USB_Status>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008e02:	7dbb      	ldrb	r3, [r7, #22]
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3718      	adds	r7, #24
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b086      	sub	sp, #24
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	607a      	str	r2, [r7, #4]
 8008e16:	603b      	str	r3, [r7, #0]
 8008e18:	460b      	mov	r3, r1
 8008e1a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e20:	2300      	movs	r3, #0
 8008e22:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008e2a:	7af9      	ldrb	r1, [r7, #11]
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	687a      	ldr	r2, [r7, #4]
 8008e30:	f7f9 f885 	bl	8001f3e <HAL_PCD_EP_Receive>
 8008e34:	4603      	mov	r3, r0
 8008e36:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e38:	7dfb      	ldrb	r3, [r7, #23]
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f000 f832 	bl	8008ea4 <USBD_Get_USB_Status>
 8008e40:	4603      	mov	r3, r0
 8008e42:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008e44:	7dbb      	ldrb	r3, [r7, #22]
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3718      	adds	r7, #24
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}

08008e4e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e4e:	b580      	push	{r7, lr}
 8008e50:	b082      	sub	sp, #8
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
 8008e56:	460b      	mov	r3, r1
 8008e58:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e60:	78fa      	ldrb	r2, [r7, #3]
 8008e62:	4611      	mov	r1, r2
 8008e64:	4618      	mov	r0, r3
 8008e66:	f7f9 f8a5 	bl	8001fb4 <HAL_PCD_EP_GetRxCount>
 8008e6a:	4603      	mov	r3, r0
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3708      	adds	r7, #8
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}

08008e74 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008e7c:	4b03      	ldr	r3, [pc, #12]	@ (8008e8c <USBD_static_malloc+0x18>)
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	370c      	adds	r7, #12
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr
 8008e8a:	bf00      	nop
 8008e8c:	24001bec 	.word	0x24001bec

08008e90 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008e90:	b480      	push	{r7}
 8008e92:	b083      	sub	sp, #12
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8008e98:	bf00      	nop
 8008e9a:	370c      	adds	r7, #12
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b085      	sub	sp, #20
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	4603      	mov	r3, r0
 8008eac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008eb2:	79fb      	ldrb	r3, [r7, #7]
 8008eb4:	2b03      	cmp	r3, #3
 8008eb6:	d817      	bhi.n	8008ee8 <USBD_Get_USB_Status+0x44>
 8008eb8:	a201      	add	r2, pc, #4	@ (adr r2, 8008ec0 <USBD_Get_USB_Status+0x1c>)
 8008eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ebe:	bf00      	nop
 8008ec0:	08008ed1 	.word	0x08008ed1
 8008ec4:	08008ed7 	.word	0x08008ed7
 8008ec8:	08008edd 	.word	0x08008edd
 8008ecc:	08008ee3 	.word	0x08008ee3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	73fb      	strb	r3, [r7, #15]
    break;
 8008ed4:	e00b      	b.n	8008eee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008ed6:	2303      	movs	r3, #3
 8008ed8:	73fb      	strb	r3, [r7, #15]
    break;
 8008eda:	e008      	b.n	8008eee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008edc:	2301      	movs	r3, #1
 8008ede:	73fb      	strb	r3, [r7, #15]
    break;
 8008ee0:	e005      	b.n	8008eee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008ee2:	2303      	movs	r3, #3
 8008ee4:	73fb      	strb	r3, [r7, #15]
    break;
 8008ee6:	e002      	b.n	8008eee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008ee8:	2303      	movs	r3, #3
 8008eea:	73fb      	strb	r3, [r7, #15]
    break;
 8008eec:	bf00      	nop
  }
  return usb_status;
 8008eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3714      	adds	r7, #20
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr

08008efc <memset>:
 8008efc:	4402      	add	r2, r0
 8008efe:	4603      	mov	r3, r0
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d100      	bne.n	8008f06 <memset+0xa>
 8008f04:	4770      	bx	lr
 8008f06:	f803 1b01 	strb.w	r1, [r3], #1
 8008f0a:	e7f9      	b.n	8008f00 <memset+0x4>

08008f0c <__libc_init_array>:
 8008f0c:	b570      	push	{r4, r5, r6, lr}
 8008f0e:	4d0d      	ldr	r5, [pc, #52]	@ (8008f44 <__libc_init_array+0x38>)
 8008f10:	4c0d      	ldr	r4, [pc, #52]	@ (8008f48 <__libc_init_array+0x3c>)
 8008f12:	1b64      	subs	r4, r4, r5
 8008f14:	10a4      	asrs	r4, r4, #2
 8008f16:	2600      	movs	r6, #0
 8008f18:	42a6      	cmp	r6, r4
 8008f1a:	d109      	bne.n	8008f30 <__libc_init_array+0x24>
 8008f1c:	4d0b      	ldr	r5, [pc, #44]	@ (8008f4c <__libc_init_array+0x40>)
 8008f1e:	4c0c      	ldr	r4, [pc, #48]	@ (8008f50 <__libc_init_array+0x44>)
 8008f20:	f000 f818 	bl	8008f54 <_init>
 8008f24:	1b64      	subs	r4, r4, r5
 8008f26:	10a4      	asrs	r4, r4, #2
 8008f28:	2600      	movs	r6, #0
 8008f2a:	42a6      	cmp	r6, r4
 8008f2c:	d105      	bne.n	8008f3a <__libc_init_array+0x2e>
 8008f2e:	bd70      	pop	{r4, r5, r6, pc}
 8008f30:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f34:	4798      	blx	r3
 8008f36:	3601      	adds	r6, #1
 8008f38:	e7ee      	b.n	8008f18 <__libc_init_array+0xc>
 8008f3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f3e:	4798      	blx	r3
 8008f40:	3601      	adds	r6, #1
 8008f42:	e7f2      	b.n	8008f2a <__libc_init_array+0x1e>
 8008f44:	08009054 	.word	0x08009054
 8008f48:	08009054 	.word	0x08009054
 8008f4c:	08009054 	.word	0x08009054
 8008f50:	08009058 	.word	0x08009058

08008f54 <_init>:
 8008f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f56:	bf00      	nop
 8008f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f5a:	bc08      	pop	{r3}
 8008f5c:	469e      	mov	lr, r3
 8008f5e:	4770      	bx	lr

08008f60 <_fini>:
 8008f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f62:	bf00      	nop
 8008f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f66:	bc08      	pop	{r3}
 8008f68:	469e      	mov	lr, r3
 8008f6a:	4770      	bx	lr
