Command: vcs -full64 -sverilog -timescale=1ns/1ps +notimingchecks -notice -top tbench_top \
-Mdir=../csrc -cm line+cond+fsm+tgl+branch -l ../log/compile -o ../out/simv -f sourcefile_order \

                         Chronologic VCS (TM)
         Version M-2017.03_Full64 -- Thu Nov 12 09:04:43 2020
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

The design hasn't changed and need not be recompiled. 
If you really want to, delete file /users/students/r0669247/Documents/CPAED/resp/CPAED/src/../out/simv.daidir/.vcs.timestamp and
run VCS again.

