# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do test_bw_and.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:32 on Oct 17,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:55:32 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bw_and_testbench 
# Start time: 11:55:32 on Oct 17,2017
# Loading sv_std.std
# Loading work.bw_and_testbench
# Loading work.bw_and
# ** Error: Cannot open macro file: bw_and_wave.do
# Error in macro ./test_bw_and.do line 17
# Cannot open macro file: bw_and_wave.do
#     while executing
# "do bw_and_wave.do"
add wave -position end  sim:/bw_and_testbench/a
add wave -position end  sim:/bw_and_testbench/b
add wave -position end  sim:/bw_and_testbench/c
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/bw_and_wave.do
do test_bw_and.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:58 on Oct 17,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 11:55:58 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:55:58 on Oct 17,2017, Elapsed time: 0:00:26
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bw_and_testbench 
# Start time: 11:55:58 on Oct 17,2017
# Loading sv_std.std
# Loading work.bw_and_testbench
# Loading work.bw_and
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./bw_and.sv(31)
#    Time: 100 ps  Iteration: 0  Instance: /bw_and_testbench
# Break in Module bw_and_testbench at ./bw_and.sv line 31
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/bw_and_wave.do
test_bw_or.do
# couldn't execute ".\test_bw_or.do": no such file or directory
do test_bw_or.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:20 on Oct 17,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or
# 	bw_or_testbench
# End time: 12:00:20 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:00:21 on Oct 17,2017, Elapsed time: 0:04:23
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bw_or_testbench 
# Start time: 12:00:21 on Oct 17,2017
# Loading sv_std.std
# Loading work.bw_or_testbench
# Loading work.bw_and
# ** Error: Cannot open macro file: bw_or_wave.do
# Error in macro ./test_bw_or.do line 17
# Cannot open macro file: bw_or_wave.do
#     while executing
# "do bw_or_wave.do"
add wave -position end  sim:/bw_or_testbench/a
add wave -position end  sim:/bw_or_testbench/b
add wave -position end  sim:/bw_or_testbench/c
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/bw_or_wave.do
do test_bw_or.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:54 on Oct 17,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or
# 	bw_or_testbench
# End time: 12:00:55 on Oct 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:00:55 on Oct 17,2017, Elapsed time: 0:00:34
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bw_or_testbench 
# Start time: 12:00:55 on Oct 17,2017
# Loading sv_std.std
# Loading work.bw_or_testbench
# Loading work.bw_and
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Assertion error.
#    Time: 100 ps  Scope: bw_or_testbench File: ./bw_or.sv Line: 28
# ** Note: $stop    : ./bw_or.sv(31)
#    Time: 100 ps  Iteration: 0  Instance: /bw_or_testbench
# Break in Module bw_or_testbench at ./bw_or.sv line 31
do test_bw_or.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:22 on Oct 17,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 12:02:22 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:02:23 on Oct 17,2017, Elapsed time: 0:01:28
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bw_or_testbench 
# Start time: 12:02:23 on Oct 17,2017
# Loading sv_std.std
# Loading work.bw_or_testbench
# Loading work.bw_or
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Assertion error.
#    Time: 100 ps  Scope: bw_or_testbench File: ./bw_or.sv Line: 28
# ** Note: $stop    : ./bw_or.sv(31)
#    Time: 100 ps  Iteration: 0  Instance: /bw_or_testbench
# Break in Module bw_or_testbench at ./bw_or.sv line 31
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/bw_or_wave.do
do test_bw_or.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:28 on Oct 17,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 12:04:28 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:04:29 on Oct 17,2017, Elapsed time: 0:02:06
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bw_or_testbench 
# Start time: 12:04:29 on Oct 17,2017
# Loading sv_std.std
# Loading work.bw_or_testbench
# Loading work.bw_or
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Assertion error.
#    Time: 100 ps  Scope: bw_or_testbench File: ./bw_or.sv Line: 28
# ** Note: $stop    : ./bw_or.sv(31)
#    Time: 100 ps  Iteration: 0  Instance: /bw_or_testbench
# Break in Module bw_or_testbench at ./bw_or.sv line 31
do test_bw_or.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:22 on Oct 17,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 12:05:22 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:05:23 on Oct 17,2017, Elapsed time: 0:00:54
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bw_or_testbench 
# Start time: 12:05:23 on Oct 17,2017
# Loading sv_std.std
# Loading work.bw_or_testbench
# Loading work.bw_or
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Assertion error.
#    Time: 100 ps  Scope: bw_or_testbench File: ./bw_or.sv Line: 28
# ** Note: $stop    : ./bw_or.sv(31)
#    Time: 100 ps  Iteration: 0  Instance: /bw_or_testbench
# Break in Module bw_or_testbench at ./bw_or.sv line 31
do test_bw_or.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:57 on Oct 17,2017
# vlog -reportprogress 300 ./bw_or.sv 
# -- Compiling module bw_or
# -- Compiling module bw_or_testbench
# 
# Top level modules:
# 	bw_or_testbench
# End time: 12:05:57 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:05:57 on Oct 17,2017, Elapsed time: 0:00:34
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bw_or_testbench 
# Start time: 12:05:57 on Oct 17,2017
# Loading sv_std.std
# Loading work.bw_or_testbench
# Loading work.bw_or
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Assertion error.
#    Time: 100 ps  Scope: bw_or_testbench File: ./bw_or.sv Line: 28
# ** Note: $stop    : ./bw_or.sv(31)
#    Time: 100 ps  Iteration: 0  Instance: /bw_or_testbench
# Break in Module bw_or_testbench at ./bw_or.sv line 31
do test_bw_and.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:08:25 on Oct 17,2017
# vlog -reportprogress 300 ./bw_and.sv 
# -- Compiling module bw_and
# -- Compiling module bw_and_testbench
# 
# Top level modules:
# 	bw_and_testbench
# End time: 12:08:25 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:08:26 on Oct 17,2017, Elapsed time: 0:02:29
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bw_and_testbench 
# Start time: 12:08:26 on Oct 17,2017
# Loading sv_std.std
# Loading work.bw_and_testbench
# Loading work.bw_and
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./bw_and.sv(31)
#    Time: 100 ps  Iteration: 0  Instance: /bw_and_testbench
# Break in Module bw_and_testbench at ./bw_and.sv line 31
do test_mux2_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:37 on Oct 17,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:13:37 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:13:43 on Oct 17,2017, Elapsed time: 0:05:17
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux2_1_testbench 
# Start time: 12:13:43 on Oct 17,2017
# Loading sv_std.std
# Loading work.mux2_1_testbench
# Loading work.mux2_1
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/i0'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/i1'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/mux2_1_testbench/in0
add wave -position end  sim:/mux2_1_testbench/in1
add wave -position end  sim:/mux2_1_testbench/out
add wave -position end  sim:/mux2_1_testbench/sel
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/mux2_1_wave.do
do test_mux2_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:17 on Oct 17,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:14:17 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:14:18 on Oct 17,2017, Elapsed time: 0:00:35
# Errors: 6, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux2_1_testbench 
# Start time: 12:14:18 on Oct 17,2017
# Loading sv_std.std
# Loading work.mux2_1_testbench
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do test_Big64mux8_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:40 on Oct 17,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 12:38:40 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:41 on Oct 17,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 12:38:41 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:41 on Oct 17,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:38:41 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:38:44 on Oct 17,2017, Elapsed time: 0:24:26
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Big64mux8_1_testbench 
# Start time: 12:38:44 on Oct 17,2017
# Loading sv_std.std
# Loading work.Big64mux8_1_testbench
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.mux2_1
# ** Error: Cannot open macro file: Big64mux8_1_wave.do
# Error in macro ./test_Big64mux8_1.do line 19
# Cannot open macro file: Big64mux8_1_wave.do
#     while executing
# "do Big64mux8_1_wave.do"
do test_Big64mux8_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:07 on Oct 17,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 12:39:07 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:07 on Oct 17,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 12:39:07 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:39:07 on Oct 17,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:39:08 on Oct 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:39:08 on Oct 17,2017, Elapsed time: 0:00:24
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Big64mux8_1_testbench 
# Start time: 12:39:08 on Oct 17,2017
# Loading sv_std.std
# Loading work.Big64mux8_1_testbench
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.mux2_1
# ** Error: Cannot open macro file: Big64mux8_1_wave.do
# Error in macro ./test_Big64mux8_1.do line 19
# Cannot open macro file: Big64mux8_1_wave.do
#     while executing
# "do Big64mux8_1_wave.do"
add wave -position end  sim:/Big64mux8_1_testbench/in0
add wave -position end  sim:/Big64mux8_1_testbench/in1
add wave -position end  sim:/Big64mux8_1_testbench/in2
add wave -position end  sim:/Big64mux8_1_testbench/in3
add wave -position end  sim:/Big64mux8_1_testbench/in4
add wave -position end  sim:/Big64mux8_1_testbench/in5
add wave -position end  sim:/Big64mux8_1_testbench/in6
add wave -position end  sim:/Big64mux8_1_testbench/in7
add wave -position end  sim:/Big64mux8_1_testbench/out
add wave -position end  sim:/Big64mux8_1_testbench/sel
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/Big64mux8_1_wave.do
do test_Big64mux8_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:12 on Oct 17,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 12:40:12 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:12 on Oct 17,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 12:40:12 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:12 on Oct 17,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:40:12 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:40:13 on Oct 17,2017, Elapsed time: 0:01:05
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Big64mux8_1_testbench 
# Start time: 12:40:13 on Oct 17,2017
# Loading sv_std.std
# Loading work.Big64mux8_1_testbench
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/Big64mux8_1_wave.do
do test_Big64mux8_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:18 on Oct 17,2017
# vlog -reportprogress 300 ./Big64mux8_1.sv 
# -- Compiling module Big64mux8_1
# -- Compiling module Big64mux8_1_testbench
# 
# Top level modules:
# 	Big64mux8_1_testbench
# End time: 12:44:18 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:18 on Oct 17,2017
# vlog -reportprogress 300 ./Big64mux2_1.sv 
# -- Compiling module Big64mux2_1
# -- Compiling module Big64mux2_1_testbench
# 
# Top level modules:
# 	Big64mux2_1_testbench
# End time: 12:44:19 on Oct 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:19 on Oct 17,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 12:44:19 on Oct 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:44:19 on Oct 17,2017, Elapsed time: 0:04:06
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Big64mux8_1_testbench 
# Start time: 12:44:19 on Oct 17,2017
# Loading sv_std.std
# Loading work.Big64mux8_1_testbench
# Loading work.Big64mux8_1
# Loading work.Big64mux2_1
# Loading work.mux2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/caravk/ee469/Big64mux8_1_wave.do
# End time: 12:44:53 on Oct 17,2017, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
