// Seed: 2405886292
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output supply0 id_2,
    input wire id_3,
    input supply1 id_4,
    input wire id_5,
    input uwire id_6,
    input supply0 id_7
    , id_12,
    output tri id_8,
    output tri id_9,
    input tri0 id_10
);
  assign id_12 = -1;
  wire id_13;
  assign id_12 = -1'b0;
  bit id_14;
  always id_14 <= 1;
endmodule
module module_1 (
    output wire  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  tri1  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_2,
      id_5,
      id_3,
      id_1,
      id_1,
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
