;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <-30, 9
	SUB @127, 106
	SUB @121, 106
	ADD 210, 30
	SPL 0, <501
	SUB 3, 320
	ADD 0, 332
	ADD 0, 332
	MOV @-3, 0
	SUB @121, 106
	SPL 3, 320
	SPL 3, 320
	SPL 3, 320
	SUB @73, 0
	MOV @-3, 0
	SUB <300, 90
	JMN <121, 106
	JMN <121, 106
	ADD <-30, 9
	ADD <-36, 5
	ADD <-30, 9
	JMZ 0, <330
	SUB @-3, 6
	SUB @121, 106
	JMN <121, 106
	DJN -1, @-20
	SUB @0, @0
	SUB 0, 903
	MOV 0, 332
	JMP <3
	JMN 3, 320
	MOV -1, <-20
	SLT 0, 903
	SUB 603, 320
	JMN <121, 106
	JMN 0, -33
	SUB @-3, 0
	SUB 0, 903
	SUB 0, 903
	SPL 3, 25
	SPL 0, <332
	DJN -1, @-20
	MOV -1, <-20
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
