-cache:il1 il1:1:8:1:l 
-mem:lat 30 2 
-bpred 2lev 
-bpred:2lev 1 16 1 0 
-decode:width 1 
-issue:width 1 
-commit:width 1 
-fetch:ifqsize 4 
-ruu:size 8
