#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 21 14:01:01 2022
# Process ID: 14112
# Current directory: D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14048 D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.xpr
# Log file: D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/vivado.log
# Journal file: D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Julien/Downloads/pb_logique_seq_xpr/pb_logique_seq' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/mux2.vhd', nor could it be found using path 'C:/Users/Julien/Downloads/pb_logique_seq_xpr/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/mux2.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/mux4.vhd', nor could it be found using path 'C:/Users/Julien/Downloads/pb_logique_seq_xpr/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/mux4.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/or2.vhd', nor could it be found using path 'C:/Users/Julien/Downloads/pb_logique_seq_xpr/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/or2.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/archive_project_summary.txt', nor could it be found using path 'C:/Users/Julien/Downloads/pb_logique_seq_xpr/pb_logique_seq/archive_project_summary.txt'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-10:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.227 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:compteur_nbits:1.0 - compteur_7bits
Adding component instance block -- xilinx.com:module_ref:mef_decod_i2s_v1b:1.0 - MEF_decodeur_i2s
Adding component instance block -- xilinx.com:module_ref:reg_24b:1.0 - registre_24bits_droite
Adding component instance block -- xilinx.com:module_ref:reg_24b:1.0 - registre_24bits_gauche
Adding component instance block -- xilinx.com:module_ref:reg_dec_24b:1.0 - registre_decalage_24bits
Adding component instance block -- xilinx.com:module_ref:compteur_nbits:1.0 - compteur_nbits_0
Adding component instance block -- xilinx.com:module_ref:mef_cod_i2s_vsb:1.0 - mef_cod_i2s_vsb_0
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/M9_codeur_i2s/mux2_0'.
Given inputs for module-source, Top-module name : mux2, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:reg_dec_24b_fd:1.0 - reg_dec_24b_fd_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:affhexPmodSSD_v3:1.0 - M10_conversion_affichage
Adding component instance block -- xilinx.com:module_ref:calcul_param_1:1.0 - M5_parametre_1
Adding component instance block -- xilinx.com:module_ref:calcul_param_2:1.0 - M6_parametre_2
Adding component instance block -- xilinx.com:module_ref:calcul_param_3:1.0 - M7_parametre_3
Adding component instance block -- xilinx.com:module_ref:mux4:1.0 - Multiplexeur_choix_fonction
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/Multiplexeur_choix_fonction'.
Given inputs for module-source, Top-module name : mux4, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:mux4:1.0 - Multiplexeur_choix_parametre
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/Multiplexeur_choix_parametre'.
Given inputs for module-source, Top-module name : mux4, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:module_ref:sig_fct_3:1.0 - M4_fonction3
Adding component instance block -- xilinx.com:module_ref:sig_fct_sat_dure:1.0 - M2_fonction_distortion_dure1
Adding component instance block -- xilinx.com:module_ref:sig_fct_sat_dure:1.0 - M3_fonction_distorsion_dure2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - parametre_0
Adding component instance block -- xilinx.com:module_ref:module_commande:1.0 - M8_commande
Successfully read diagram <design_1> from block design file <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd>
source D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/schema.tcl
# highlight_objects [get_bd_cells M5_parametre_1] -color red
# highlight_objects [get_bd_cells M6_parametre_2] -color red
# highlight_objects [get_bd_cells M8_commande] -color red
# highlight_objects [get_bd_cells M1_decodeur_i2s/MEF_decodeur_i2s] -color red
# set curDir [get_property DIRECTORY [current_project]]
# set_property location {1 178 353} [get_bd_cells M1_decodeur_i2s]
# set_property location {2 448 219} [get_bd_cells M2_fonction_distortion_dure1]
# set_property location {2 434 305} [get_bd_cells M3_fonction_distorsion_dure2]
# set_property location {2 410 384} [get_bd_cells M4_fonction3]
# set_property location {2.5 737 268} [get_bd_cells Multiplexeur_choix_fonction]
# set_property location {1 139 570} [get_bd_cells M9_codeur_i2s]
# set_property location {2 429 734} [get_bd_cells M8_commande]
# set_property location {3.5 1059 166} [get_bd_cells M5_parametre_1]
# set_property location {4 1057 59} [get_bd_cells parametre_0]
# set_property location {4 1026 341} [get_bd_cells M6_parametre_2]
# set_property location {4 1070 477} [get_bd_cells M7_parametre_3]
# set_property location {4.5 1369 284} [get_bd_cells Multiplexeur_choix_parametre]
# set_property location {5.5 1637 268} [get_bd_cells M10_conversion_affichage]
# set_property location {-72 570} [get_bd_ports o_pbdat]
# set_property location {-134 728} [get_bd_ports i_btn]
# set_property location {-116 750} [get_bd_ports i_sw]
# set_property location {-89 380} [get_bd_ports clk_100MHz]
# set_property location {-95 357} [get_bd_ports i_lrc]
# set_property location {-96 341} [get_bd_ports i_recdat]
# set_property location {2130 272} [get_bd_ports JPmod]
# set_property location {2130 120} [get_bd_ports o_param]
# set_property location {2130 700} [get_bd_ports o_sel_fct]
# set_property location {2130 725} [get_bd_ports o_sel_par]
# set_property USER_COMMENTS.comment_1 {Modules à modifier:
# MEF_decodeur_i2s (dans M1_decodeur_i2s)
# M5_parametre_1
# M6_parametre_2
# M8_commande
# Pour plus de clarté, vous pouvez cacher les fils pour les horloges
# et les resets dans les paramètres (engrenage en haut a droite de cette fenêtre).
# } [current_bd_design]
file mkdir D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/new
close [ open D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Moyenne.vhd w ]
add_files D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Moyenne.vhd
update_compile_order -fileset sources_1
close [ open D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/MoyenneFuyante.vhd w ]
add_files D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/MoyenneFuyante.vhd
close [ open D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/MefM6.vhd w ]
add_files D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/MefM6.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Moyenne.vhd] -no_script -reset -force -quiet
remove_files  D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Moyenne.vhd
create_bd_cell -type module -reference MefM6 MefM6_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'l_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3571] IP 'design_1_MefM6_0_0' is restricted:
* Detected changes to module reference file(s).
set_property location {4 1051 452} [get_bd_cells MefM6_0]
delete_bd_objs [get_bd_cells MefM6_0]
update_module_reference design_1_compteur_nbits_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_compteur_nbits_0_0 to use current project options
Wrote  : <D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference design_1_mef_decod_i2s_v1b_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_cpt_bit_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_mef_decod_i2s_v1b_0_0 to use current project options
Wrote  : <D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference {design_1_reg_24b_0_0 design_1_reg_24b_0_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_reg_24b_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_reg_24b_0_1 to use current project options
Wrote  : <D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference design_1_reg_dec_24b_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_reg_dec_24b_0_0 to use current project options
Wrote  : <D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference design_1_compteur_nbits_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_compteur_nbits_0_1 to use current project options
Wrote  : <D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference design_1_mef_cod_i2s_vsb_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_cpt_bit_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_mef_cod_i2s_vsb_0_0 to use current project options
Wrote  : <D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference design_1_reg_dec_24b_fd_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_reg_dec_24b_fd_0_0 to use current project options
Wrote  : <D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference design_1_calcul_param_1_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_calcul_param_1_0_0 to use current project options
Wrote  : <D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference design_1_calcul_param_2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_calcul_param_2_0_0 to use current project options
Wrote  : <D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference design_1_calcul_param_3_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_calcul_param_3_0_0 to use current project options
Wrote  : <D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference design_1_sig_fct_3_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_sig_fct_3_0_0 to use current project options
Wrote  : <D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference {design_1_sig_fct_sat_dure_0_0 design_1_sig_fct_sat_dure_0_1}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_sig_fct_sat_dure_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_sig_fct_sat_dure_0_1 to use current project options
Wrote  : <D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference design_1_module_commande_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_module_commande_0_0 to use current project options
Wrote  : <D:\Simon\Desktop\Repo\App2_S4\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <D:/Simon/Desktop/Repo/App2_S4/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.922 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 21 17:48:13 2022...
