# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../prj_UART.srcs/sources_1/new/FT234XD_CTRL.v" \
"../../../../prj_UART.srcs/sources_1/new/FT234XD_RX.v" \
"../../../../prj_UART.srcs/sources_1/new/FT234XD_TX.v" \
"../../../../prj_UART.srcs/sources_1/new/FT23XD_VD.v" \
"../../../../prj_UART.srcs/sim_1/new/FT234XD_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
