|Top_Level_ModelSim_v
clock_50 => clock_50.IN5
WR => WR.IN1
clear => clear.IN1
MW => MW.IN1
MA => B[0].OE
MA => B[1].OE
MA => B[2].OE
MA => B[3].OE
MA => B[4].OE
MA => B[5].OE
MA => B[6].OE
MA => B[7].OE
MA => B[8].OE
MA => B[9].OE
MA => B[10].OE
MA => B[11].OE
MA => B[12].OE
MA => B[13].OE
MA => B[14].OE
MA => B[15].OE
MA => B[0].OE
MA => B[1].OE
MA => B[2].OE
MA => B[3].OE
MA => B[4].OE
MA => B[5].OE
MA => B[6].OE
MA => B[7].OE
MA => B[8].OE
MA => B[9].OE
MA => B[10].OE
MA => B[11].OE
MA => B[12].OE
MA => B[13].OE
MA => B[14].OE
MA => B[15].OE
IR_L => IR_L.IN1
Cin => Cin.IN1
AA[0] => AA[0].IN1
AA[1] => AA[1].IN1
AA[2] => AA[2].IN1
BA[0] => BA[0].IN1
BA[1] => BA[1].IN1
BA[2] => BA[2].IN1
DA[0] => DA[0].IN1
DA[1] => DA[1].IN1
DA[2] => DA[2].IN1
FS[0] => FS[0].IN1
FS[1] => FS[1].IN1
FS[2] => FS[2].IN1
FS[3] => FS[3].IN1
FS[4] => FS[4].IN1
k[0] => B[0].DATAIN
k[1] => B[1].DATAIN
k[2] => B[2].DATAIN
k[3] => B[3].DATAIN
k[4] => B[4].DATAIN
k[5] => B[5].DATAIN
k[6] => B[6].DATAIN
k[7] => B[7].DATAIN
k[8] => B[8].DATAIN
k[9] => B[9].DATAIN
k[10] => B[10].DATAIN
k[11] => B[11].DATAIN
k[12] => B[12].DATAIN
k[13] => B[13].DATAIN
k[14] => B[14].DATAIN
k[15] => B[15].DATAIN
MD[0] => gdfx_temp0[0].OE
MD[0] => gdfx_temp0[1].OE
MD[0] => gdfx_temp0[2].OE
MD[0] => gdfx_temp0[3].OE
MD[0] => gdfx_temp0[4].OE
MD[0] => gdfx_temp0[5].OE
MD[0] => gdfx_temp0[6].OE
MD[0] => gdfx_temp0[7].OE
MD[0] => gdfx_temp0[8].OE
MD[0] => gdfx_temp0[9].OE
MD[0] => gdfx_temp0[10].OE
MD[0] => gdfx_temp0[11].OE
MD[0] => gdfx_temp0[12].OE
MD[0] => gdfx_temp0[13].OE
MD[0] => gdfx_temp0[14].OE
MD[0] => gdfx_temp0[15].OE
MD[1] => gdfx_temp0[0].OE
MD[1] => gdfx_temp0[1].OE
MD[1] => gdfx_temp0[2].OE
MD[1] => gdfx_temp0[3].OE
MD[1] => gdfx_temp0[4].OE
MD[1] => gdfx_temp0[5].OE
MD[1] => gdfx_temp0[6].OE
MD[1] => gdfx_temp0[7].OE
MD[1] => gdfx_temp0[8].OE
MD[1] => gdfx_temp0[9].OE
MD[1] => gdfx_temp0[10].OE
MD[1] => gdfx_temp0[11].OE
MD[1] => gdfx_temp0[12].OE
MD[1] => gdfx_temp0[13].OE
MD[1] => gdfx_temp0[14].OE
MD[1] => gdfx_temp0[15].OE
MD[2] => gdfx_temp0[0].OE
MD[2] => gdfx_temp0[1].OE
MD[2] => gdfx_temp0[2].OE
MD[2] => gdfx_temp0[3].OE
MD[2] => gdfx_temp0[4].OE
MD[2] => gdfx_temp0[5].OE
MD[2] => gdfx_temp0[6].OE
MD[2] => gdfx_temp0[7].OE
MD[2] => gdfx_temp0[8].OE
MD[2] => gdfx_temp0[9].OE
MD[2] => gdfx_temp0[10].OE
MD[2] => gdfx_temp0[11].OE
MD[2] => gdfx_temp0[12].OE
MD[2] => gdfx_temp0[13].OE
MD[2] => gdfx_temp0[14].OE
MD[2] => gdfx_temp0[15].OE
MD[3] => gdfx_temp0[0].OE
MD[3] => gdfx_temp0[1].OE
MD[3] => gdfx_temp0[2].OE
MD[3] => gdfx_temp0[3].OE
MD[3] => gdfx_temp0[4].OE
MD[3] => gdfx_temp0[5].OE
MD[3] => gdfx_temp0[6].OE
MD[3] => gdfx_temp0[7].OE
MD[3] => gdfx_temp0[8].OE
MD[3] => gdfx_temp0[9].OE
MD[3] => gdfx_temp0[10].OE
MD[3] => gdfx_temp0[11].OE
MD[3] => gdfx_temp0[12].OE
MD[3] => gdfx_temp0[13].OE
MD[3] => gdfx_temp0[14].OE
MD[3] => gdfx_temp0[15].OE
MD[4] => gdfx_temp0[0].OE
MD[4] => gdfx_temp0[1].OE
MD[4] => gdfx_temp0[2].OE
MD[4] => gdfx_temp0[3].OE
MD[4] => gdfx_temp0[4].OE
MD[4] => gdfx_temp0[5].OE
MD[4] => gdfx_temp0[6].OE
MD[4] => gdfx_temp0[7].OE
MD[4] => gdfx_temp0[8].OE
MD[4] => gdfx_temp0[9].OE
MD[4] => gdfx_temp0[10].OE
MD[4] => gdfx_temp0[11].OE
MD[4] => gdfx_temp0[12].OE
MD[4] => gdfx_temp0[13].OE
MD[4] => gdfx_temp0[14].OE
MD[4] => gdfx_temp0[15].OE
PS[0] => PS[0].IN1
PS[1] => PS[1].IN1
SS[0] => SS[0].IN1
SS[1] => SS[1].IN1
Cout <= ALU_16bit_v:b2v_inst2.Cout
Z <= status:b2v_inst10.Z
N <= status:b2v_inst10.N
R0[0] <= RegisterFile_v:b2v_inst4.R0
R0[1] <= RegisterFile_v:b2v_inst4.R0
R0[2] <= RegisterFile_v:b2v_inst4.R0
R0[3] <= RegisterFile_v:b2v_inst4.R0
R0[4] <= RegisterFile_v:b2v_inst4.R0
R0[5] <= RegisterFile_v:b2v_inst4.R0
R0[6] <= RegisterFile_v:b2v_inst4.R0
R0[7] <= RegisterFile_v:b2v_inst4.R0
R0[8] <= RegisterFile_v:b2v_inst4.R0
R0[9] <= RegisterFile_v:b2v_inst4.R0
R0[10] <= RegisterFile_v:b2v_inst4.R0
R0[11] <= RegisterFile_v:b2v_inst4.R0
R0[12] <= RegisterFile_v:b2v_inst4.R0
R0[13] <= RegisterFile_v:b2v_inst4.R0
R0[14] <= RegisterFile_v:b2v_inst4.R0
R0[15] <= RegisterFile_v:b2v_inst4.R0
R1[0] <= RegisterFile_v:b2v_inst4.R1
R1[1] <= RegisterFile_v:b2v_inst4.R1
R1[2] <= RegisterFile_v:b2v_inst4.R1
R1[3] <= RegisterFile_v:b2v_inst4.R1
R1[4] <= RegisterFile_v:b2v_inst4.R1
R1[5] <= RegisterFile_v:b2v_inst4.R1
R1[6] <= RegisterFile_v:b2v_inst4.R1
R1[7] <= RegisterFile_v:b2v_inst4.R1
R1[8] <= RegisterFile_v:b2v_inst4.R1
R1[9] <= RegisterFile_v:b2v_inst4.R1
R1[10] <= RegisterFile_v:b2v_inst4.R1
R1[11] <= RegisterFile_v:b2v_inst4.R1
R1[12] <= RegisterFile_v:b2v_inst4.R1
R1[13] <= RegisterFile_v:b2v_inst4.R1
R1[14] <= RegisterFile_v:b2v_inst4.R1
R1[15] <= RegisterFile_v:b2v_inst4.R1
R2[0] <= RegisterFile_v:b2v_inst4.R2
R2[1] <= RegisterFile_v:b2v_inst4.R2
R2[2] <= RegisterFile_v:b2v_inst4.R2
R2[3] <= RegisterFile_v:b2v_inst4.R2
R2[4] <= RegisterFile_v:b2v_inst4.R2
R2[5] <= RegisterFile_v:b2v_inst4.R2
R2[6] <= RegisterFile_v:b2v_inst4.R2
R2[7] <= RegisterFile_v:b2v_inst4.R2
R2[8] <= RegisterFile_v:b2v_inst4.R2
R2[9] <= RegisterFile_v:b2v_inst4.R2
R2[10] <= RegisterFile_v:b2v_inst4.R2
R2[11] <= RegisterFile_v:b2v_inst4.R2
R2[12] <= RegisterFile_v:b2v_inst4.R2
R2[13] <= RegisterFile_v:b2v_inst4.R2
R2[14] <= RegisterFile_v:b2v_inst4.R2
R2[15] <= RegisterFile_v:b2v_inst4.R2
R3[0] <= RegisterFile_v:b2v_inst4.R3
R3[1] <= RegisterFile_v:b2v_inst4.R3
R3[2] <= RegisterFile_v:b2v_inst4.R3
R3[3] <= RegisterFile_v:b2v_inst4.R3
R3[4] <= RegisterFile_v:b2v_inst4.R3
R3[5] <= RegisterFile_v:b2v_inst4.R3
R3[6] <= RegisterFile_v:b2v_inst4.R3
R3[7] <= RegisterFile_v:b2v_inst4.R3
R3[8] <= RegisterFile_v:b2v_inst4.R3
R3[9] <= RegisterFile_v:b2v_inst4.R3
R3[10] <= RegisterFile_v:b2v_inst4.R3
R3[11] <= RegisterFile_v:b2v_inst4.R3
R3[12] <= RegisterFile_v:b2v_inst4.R3
R3[13] <= RegisterFile_v:b2v_inst4.R3
R3[14] <= RegisterFile_v:b2v_inst4.R3
R3[15] <= RegisterFile_v:b2v_inst4.R3
R4[0] <= RegisterFile_v:b2v_inst4.R4
R4[1] <= RegisterFile_v:b2v_inst4.R4
R4[2] <= RegisterFile_v:b2v_inst4.R4
R4[3] <= RegisterFile_v:b2v_inst4.R4
R4[4] <= RegisterFile_v:b2v_inst4.R4
R4[5] <= RegisterFile_v:b2v_inst4.R4
R4[6] <= RegisterFile_v:b2v_inst4.R4
R4[7] <= RegisterFile_v:b2v_inst4.R4
R4[8] <= RegisterFile_v:b2v_inst4.R4
R4[9] <= RegisterFile_v:b2v_inst4.R4
R4[10] <= RegisterFile_v:b2v_inst4.R4
R4[11] <= RegisterFile_v:b2v_inst4.R4
R4[12] <= RegisterFile_v:b2v_inst4.R4
R4[13] <= RegisterFile_v:b2v_inst4.R4
R4[14] <= RegisterFile_v:b2v_inst4.R4
R4[15] <= RegisterFile_v:b2v_inst4.R4
R5[0] <= RegisterFile_v:b2v_inst4.R5
R5[1] <= RegisterFile_v:b2v_inst4.R5
R5[2] <= RegisterFile_v:b2v_inst4.R5
R5[3] <= RegisterFile_v:b2v_inst4.R5
R5[4] <= RegisterFile_v:b2v_inst4.R5
R5[5] <= RegisterFile_v:b2v_inst4.R5
R5[6] <= RegisterFile_v:b2v_inst4.R5
R5[7] <= RegisterFile_v:b2v_inst4.R5
R5[8] <= RegisterFile_v:b2v_inst4.R5
R5[9] <= RegisterFile_v:b2v_inst4.R5
R5[10] <= RegisterFile_v:b2v_inst4.R5
R5[11] <= RegisterFile_v:b2v_inst4.R5
R5[12] <= RegisterFile_v:b2v_inst4.R5
R5[13] <= RegisterFile_v:b2v_inst4.R5
R5[14] <= RegisterFile_v:b2v_inst4.R5
R5[15] <= RegisterFile_v:b2v_inst4.R5
R6[0] <= RegisterFile_v:b2v_inst4.R6
R6[1] <= RegisterFile_v:b2v_inst4.R6
R6[2] <= RegisterFile_v:b2v_inst4.R6
R6[3] <= RegisterFile_v:b2v_inst4.R6
R6[4] <= RegisterFile_v:b2v_inst4.R6
R6[5] <= RegisterFile_v:b2v_inst4.R6
R6[6] <= RegisterFile_v:b2v_inst4.R6
R6[7] <= RegisterFile_v:b2v_inst4.R6
R6[8] <= RegisterFile_v:b2v_inst4.R6
R6[9] <= RegisterFile_v:b2v_inst4.R6
R6[10] <= RegisterFile_v:b2v_inst4.R6
R6[11] <= RegisterFile_v:b2v_inst4.R6
R6[12] <= RegisterFile_v:b2v_inst4.R6
R6[13] <= RegisterFile_v:b2v_inst4.R6
R6[14] <= RegisterFile_v:b2v_inst4.R6
R6[15] <= RegisterFile_v:b2v_inst4.R6
R7[0] <= RegisterFile_v:b2v_inst4.R7
R7[1] <= RegisterFile_v:b2v_inst4.R7
R7[2] <= RegisterFile_v:b2v_inst4.R7
R7[3] <= RegisterFile_v:b2v_inst4.R7
R7[4] <= RegisterFile_v:b2v_inst4.R7
R7[5] <= RegisterFile_v:b2v_inst4.R7
R7[6] <= RegisterFile_v:b2v_inst4.R7
R7[7] <= RegisterFile_v:b2v_inst4.R7
R7[8] <= RegisterFile_v:b2v_inst4.R7
R7[9] <= RegisterFile_v:b2v_inst4.R7
R7[10] <= RegisterFile_v:b2v_inst4.R7
R7[11] <= RegisterFile_v:b2v_inst4.R7
R7[12] <= RegisterFile_v:b2v_inst4.R7
R7[13] <= RegisterFile_v:b2v_inst4.R7
R7[14] <= RegisterFile_v:b2v_inst4.R7
R7[15] <= RegisterFile_v:b2v_inst4.R7


|Top_Level_ModelSim_v|stack:b2v_inst
clk => stack.we_a.CLK
clk => stack.waddr_a[7].CLK
clk => stack.waddr_a[6].CLK
clk => stack.waddr_a[5].CLK
clk => stack.waddr_a[4].CLK
clk => stack.waddr_a[3].CLK
clk => stack.waddr_a[2].CLK
clk => stack.waddr_a[1].CLK
clk => stack.waddr_a[0].CLK
clk => stack.data_a[15].CLK
clk => stack.data_a[14].CLK
clk => stack.data_a[13].CLK
clk => stack.data_a[12].CLK
clk => stack.data_a[11].CLK
clk => stack.data_a[10].CLK
clk => stack.data_a[9].CLK
clk => stack.data_a[8].CLK
clk => stack.data_a[7].CLK
clk => stack.data_a[6].CLK
clk => stack.data_a[5].CLK
clk => stack.data_a[4].CLK
clk => stack.data_a[3].CLK
clk => stack.data_a[2].CLK
clk => stack.data_a[1].CLK
clk => stack.data_a[0].CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => ptr[0].CLK
clk => ptr[1].CLK
clk => ptr[2].CLK
clk => ptr[3].CLK
clk => ptr[4].CLK
clk => ptr[5].CLK
clk => ptr[6].CLK
clk => ptr[7].CLK
clk => ptr[8].CLK
clk => ptr[9].CLK
clk => ptr[10].CLK
clk => ptr[11].CLK
clk => ptr[12].CLK
clk => ptr[13].CLK
clk => ptr[14].CLK
clk => ptr[15].CLK
clk => ptr[16].CLK
clk => ptr[17].CLK
clk => ptr[18].CLK
clk => ptr[19].CLK
clk => ptr[20].CLK
clk => ptr[21].CLK
clk => ptr[22].CLK
clk => ptr[23].CLK
clk => ptr[24].CLK
clk => ptr[25].CLK
clk => ptr[26].CLK
clk => ptr[27].CLK
clk => ptr[28].CLK
clk => ptr[29].CLK
clk => ptr[30].CLK
clk => ptr[31].CLK
clk => ptr[32].CLK
clk => ptr[33].CLK
clk => ptr[34].CLK
clk => ptr[35].CLK
clk => ptr[36].CLK
clk => ptr[37].CLK
clk => ptr[38].CLK
clk => ptr[39].CLK
clk => ptr[40].CLK
clk => ptr[41].CLK
clk => ptr[42].CLK
clk => ptr[43].CLK
clk => ptr[44].CLK
clk => ptr[45].CLK
clk => ptr[46].CLK
clk => ptr[47].CLK
clk => ptr[48].CLK
clk => ptr[49].CLK
clk => ptr[50].CLK
clk => ptr[51].CLK
clk => ptr[52].CLK
clk => ptr[53].CLK
clk => ptr[54].CLK
clk => ptr[55].CLK
clk => ptr[56].CLK
clk => ptr[57].CLK
clk => ptr[58].CLK
clk => ptr[59].CLK
clk => ptr[60].CLK
clk => ptr[61].CLK
clk => ptr[62].CLK
clk => ptr[63].CLK
clk => ptr[64].CLK
clk => ptr[65].CLK
clk => ptr[66].CLK
clk => ptr[67].CLK
clk => ptr[68].CLK
clk => ptr[69].CLK
clk => ptr[70].CLK
clk => ptr[71].CLK
clk => ptr[72].CLK
clk => ptr[73].CLK
clk => ptr[74].CLK
clk => ptr[75].CLK
clk => ptr[76].CLK
clk => ptr[77].CLK
clk => ptr[78].CLK
clk => ptr[79].CLK
clk => ptr[80].CLK
clk => ptr[81].CLK
clk => ptr[82].CLK
clk => ptr[83].CLK
clk => ptr[84].CLK
clk => ptr[85].CLK
clk => ptr[86].CLK
clk => ptr[87].CLK
clk => ptr[88].CLK
clk => ptr[89].CLK
clk => ptr[90].CLK
clk => ptr[91].CLK
clk => ptr[92].CLK
clk => ptr[93].CLK
clk => ptr[94].CLK
clk => ptr[95].CLK
clk => ptr[96].CLK
clk => ptr[97].CLK
clk => ptr[98].CLK
clk => ptr[99].CLK
clk => ptr[100].CLK
clk => ptr[101].CLK
clk => ptr[102].CLK
clk => ptr[103].CLK
clk => ptr[104].CLK
clk => ptr[105].CLK
clk => ptr[106].CLK
clk => ptr[107].CLK
clk => ptr[108].CLK
clk => ptr[109].CLK
clk => ptr[110].CLK
clk => ptr[111].CLK
clk => ptr[112].CLK
clk => ptr[113].CLK
clk => ptr[114].CLK
clk => ptr[115].CLK
clk => ptr[116].CLK
clk => ptr[117].CLK
clk => ptr[118].CLK
clk => ptr[119].CLK
clk => ptr[120].CLK
clk => ptr[121].CLK
clk => ptr[122].CLK
clk => ptr[123].CLK
clk => ptr[124].CLK
clk => ptr[125].CLK
clk => ptr[126].CLK
clk => ptr[127].CLK
clk => ptr[128].CLK
clk => ptr[129].CLK
clk => ptr[130].CLK
clk => ptr[131].CLK
clk => ptr[132].CLK
clk => ptr[133].CLK
clk => ptr[134].CLK
clk => ptr[135].CLK
clk => ptr[136].CLK
clk => ptr[137].CLK
clk => ptr[138].CLK
clk => ptr[139].CLK
clk => ptr[140].CLK
clk => ptr[141].CLK
clk => ptr[142].CLK
clk => ptr[143].CLK
clk => ptr[144].CLK
clk => ptr[145].CLK
clk => ptr[146].CLK
clk => ptr[147].CLK
clk => ptr[148].CLK
clk => ptr[149].CLK
clk => ptr[150].CLK
clk => ptr[151].CLK
clk => ptr[152].CLK
clk => ptr[153].CLK
clk => ptr[154].CLK
clk => ptr[155].CLK
clk => ptr[156].CLK
clk => ptr[157].CLK
clk => ptr[158].CLK
clk => ptr[159].CLK
clk => ptr[160].CLK
clk => ptr[161].CLK
clk => ptr[162].CLK
clk => ptr[163].CLK
clk => ptr[164].CLK
clk => ptr[165].CLK
clk => ptr[166].CLK
clk => ptr[167].CLK
clk => ptr[168].CLK
clk => ptr[169].CLK
clk => ptr[170].CLK
clk => ptr[171].CLK
clk => ptr[172].CLK
clk => ptr[173].CLK
clk => ptr[174].CLK
clk => ptr[175].CLK
clk => ptr[176].CLK
clk => ptr[177].CLK
clk => ptr[178].CLK
clk => ptr[179].CLK
clk => ptr[180].CLK
clk => ptr[181].CLK
clk => ptr[182].CLK
clk => ptr[183].CLK
clk => ptr[184].CLK
clk => ptr[185].CLK
clk => ptr[186].CLK
clk => ptr[187].CLK
clk => ptr[188].CLK
clk => ptr[189].CLK
clk => ptr[190].CLK
clk => ptr[191].CLK
clk => ptr[192].CLK
clk => ptr[193].CLK
clk => ptr[194].CLK
clk => ptr[195].CLK
clk => ptr[196].CLK
clk => ptr[197].CLK
clk => ptr[198].CLK
clk => ptr[199].CLK
clk => ptr[200].CLK
clk => ptr[201].CLK
clk => ptr[202].CLK
clk => ptr[203].CLK
clk => ptr[204].CLK
clk => ptr[205].CLK
clk => ptr[206].CLK
clk => ptr[207].CLK
clk => ptr[208].CLK
clk => ptr[209].CLK
clk => ptr[210].CLK
clk => ptr[211].CLK
clk => ptr[212].CLK
clk => ptr[213].CLK
clk => ptr[214].CLK
clk => ptr[215].CLK
clk => ptr[216].CLK
clk => ptr[217].CLK
clk => ptr[218].CLK
clk => ptr[219].CLK
clk => ptr[220].CLK
clk => ptr[221].CLK
clk => ptr[222].CLK
clk => ptr[223].CLK
clk => ptr[224].CLK
clk => ptr[225].CLK
clk => ptr[226].CLK
clk => ptr[227].CLK
clk => ptr[228].CLK
clk => ptr[229].CLK
clk => ptr[230].CLK
clk => ptr[231].CLK
clk => ptr[232].CLK
clk => ptr[233].CLK
clk => ptr[234].CLK
clk => ptr[235].CLK
clk => ptr[236].CLK
clk => ptr[237].CLK
clk => ptr[238].CLK
clk => ptr[239].CLK
clk => ptr[240].CLK
clk => ptr[241].CLK
clk => ptr[242].CLK
clk => ptr[243].CLK
clk => ptr[244].CLK
clk => ptr[245].CLK
clk => ptr[246].CLK
clk => ptr[247].CLK
clk => ptr[248].CLK
clk => ptr[249].CLK
clk => ptr[250].CLK
clk => ptr[251].CLK
clk => ptr[252].CLK
clk => ptr[253].CLK
clk => ptr[254].CLK
clk => ptr[255].CLK
clk => stack.CLK0
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => ptr.OUTPUTSELECT
reset => stack.OUTPUTSELECT
reset => out[15]~reg0.ENA
reset => out[14]~reg0.ENA
reset => out[13]~reg0.ENA
reset => out[12]~reg0.ENA
reset => out[11]~reg0.ENA
reset => out[10]~reg0.ENA
reset => out[9]~reg0.ENA
reset => out[8]~reg0.ENA
reset => out[7]~reg0.ENA
reset => out[6]~reg0.ENA
reset => out[5]~reg0.ENA
reset => out[4]~reg0.ENA
reset => out[3]~reg0.ENA
reset => out[2]~reg0.ENA
reset => out[1]~reg0.ENA
reset => out[0]~reg0.ENA
data[0] => stack.data_a[0].DATAIN
data[0] => stack.DATAIN
data[1] => stack.data_a[1].DATAIN
data[1] => stack.DATAIN1
data[2] => stack.data_a[2].DATAIN
data[2] => stack.DATAIN2
data[3] => stack.data_a[3].DATAIN
data[3] => stack.DATAIN3
data[4] => stack.data_a[4].DATAIN
data[4] => stack.DATAIN4
data[5] => stack.data_a[5].DATAIN
data[5] => stack.DATAIN5
data[6] => stack.data_a[6].DATAIN
data[6] => stack.DATAIN6
data[7] => stack.data_a[7].DATAIN
data[7] => stack.DATAIN7
data[8] => stack.data_a[8].DATAIN
data[8] => stack.DATAIN8
data[9] => stack.data_a[9].DATAIN
data[9] => stack.DATAIN9
data[10] => stack.data_a[10].DATAIN
data[10] => stack.DATAIN10
data[11] => stack.data_a[11].DATAIN
data[11] => stack.DATAIN11
data[12] => stack.data_a[12].DATAIN
data[12] => stack.DATAIN12
data[13] => stack.data_a[13].DATAIN
data[13] => stack.DATAIN13
data[14] => stack.data_a[14].DATAIN
data[14] => stack.DATAIN14
data[15] => stack.data_a[15].DATAIN
data[15] => stack.DATAIN15
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => ptr.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => out.OUTPUTSELECT
push => stack.DATAA
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => out.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT
pop => ptr.OUTPUTSELECT


|Top_Level_ModelSim_v|stack_mux:b2v_inst1
SS[0] => Decoder0.IN1
SS[1] => Decoder0.IN0
out[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|status:b2v_inst10
data[0] => LessThan0.IN32
data[0] => Equal0.IN31
data[1] => LessThan0.IN31
data[1] => Equal0.IN30
data[2] => LessThan0.IN30
data[2] => Equal0.IN29
data[3] => LessThan0.IN29
data[3] => Equal0.IN28
data[4] => LessThan0.IN28
data[4] => Equal0.IN27
data[5] => LessThan0.IN27
data[5] => Equal0.IN26
data[6] => LessThan0.IN26
data[6] => Equal0.IN25
data[7] => LessThan0.IN25
data[7] => Equal0.IN24
data[8] => LessThan0.IN24
data[8] => Equal0.IN23
data[9] => LessThan0.IN23
data[9] => Equal0.IN22
data[10] => LessThan0.IN22
data[10] => Equal0.IN21
data[11] => LessThan0.IN21
data[11] => Equal0.IN20
data[12] => LessThan0.IN20
data[12] => Equal0.IN19
data[13] => LessThan0.IN19
data[13] => Equal0.IN18
data[14] => LessThan0.IN18
data[14] => Equal0.IN17
data[15] => LessThan0.IN17
data[15] => Equal0.IN16
Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
N <= N.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|IR:b2v_inst14
CLK => out[0]~reg0.CLK
CLK => out[1]~reg0.CLK
CLK => out[2]~reg0.CLK
CLK => out[3]~reg0.CLK
CLK => out[4]~reg0.CLK
CLK => out[5]~reg0.CLK
CLK => out[6]~reg0.CLK
CLK => out[7]~reg0.CLK
CLK => out[8]~reg0.CLK
CLK => out[9]~reg0.CLK
CLK => out[10]~reg0.CLK
CLK => out[11]~reg0.CLK
CLK => out[12]~reg0.CLK
CLK => out[13]~reg0.CLK
CLK => out[14]~reg0.CLK
CLK => out[15]~reg0.CLK
L => out[4]~reg0.ENA
L => out[3]~reg0.ENA
L => out[2]~reg0.ENA
L => out[1]~reg0.ENA
L => out[0]~reg0.ENA
L => out[5]~reg0.ENA
L => out[6]~reg0.ENA
L => out[7]~reg0.ENA
L => out[8]~reg0.ENA
L => out[9]~reg0.ENA
L => out[10]~reg0.ENA
L => out[11]~reg0.ENA
L => out[12]~reg0.ENA
L => out[13]~reg0.ENA
L => out[14]~reg0.ENA
L => out[15]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|rom_case:b2v_inst15
out[0] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= <GND>
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
address[0] => Decoder0.IN7
address[1] => Decoder0.IN6
address[2] => Decoder0.IN5
address[3] => Decoder0.IN4
address[4] => Decoder0.IN3
address[5] => Decoder0.IN2
address[6] => Decoder0.IN1
address[7] => Decoder0.IN0


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2
Cin => Cin.IN1
A[0] => A[0].IN2
A[1] => A[1].IN2
A[2] => A[2].IN2
A[3] => A[3].IN2
A[4] => gdfx_temp0[0].IN2
A[5] => gdfx_temp0[1].IN2
A[6] => gdfx_temp0[2].IN2
A[7] => gdfx_temp0[3].IN2
A[8] => gdfx_temp2[0].IN2
A[9] => gdfx_temp2[1].IN2
A[10] => gdfx_temp2[2].IN2
A[11] => gdfx_temp2[3].IN2
A[12] => gdfx_temp4[0].IN2
A[13] => gdfx_temp4[1].IN2
A[14] => gdfx_temp4[2].IN2
A[15] => gdfx_temp4[3].IN2
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => gdfx_temp1[0].IN1
B[5] => gdfx_temp1[1].IN1
B[6] => gdfx_temp1[2].IN1
B[7] => gdfx_temp1[3].IN1
B[8] => gdfx_temp3[0].IN1
B[9] => gdfx_temp3[1].IN1
B[10] => gdfx_temp3[2].IN1
B[11] => gdfx_temp3[3].IN1
B[12] => gdfx_temp5[0].IN1
B[13] => gdfx_temp5[1].IN1
B[14] => gdfx_temp5[2].IN1
B[15] => gdfx_temp5[3].IN1
FS[0] => FS[0].IN4
FS[1] => FS[1].IN4
FS[2] => FS[2].IN4
FS[3] => FS[3].IN4
FS[4] => FS[4].IN4
Cout <= ALU_4bit_v:b2v_inst3.Cout
F[0] <= ALU_4bit_v:b2v_inst.F
F[1] <= ALU_4bit_v:b2v_inst.F
F[2] <= ALU_4bit_v:b2v_inst.F
F[3] <= ALU_4bit_v:b2v_inst.F
F[4] <= ALU_4bit_v:b2v_inst1.F
F[5] <= ALU_4bit_v:b2v_inst1.F
F[6] <= ALU_4bit_v:b2v_inst1.F
F[7] <= ALU_4bit_v:b2v_inst1.F
F[8] <= ALU_4bit_v:b2v_inst2.F
F[9] <= ALU_4bit_v:b2v_inst2.F
F[10] <= ALU_4bit_v:b2v_inst2.F
F[11] <= ALU_4bit_v:b2v_inst2.F
F[12] <= ALU_4bit_v:b2v_inst3.F
F[13] <= ALU_4bit_v:b2v_inst3.F
F[14] <= ALU_4bit_v:b2v_inst3.F
F[15] <= ALU_4bit_v:b2v_inst3.F


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst
Cin => Cin.IN3
A_next_bit => A_next_bit.IN1
A_next_bit1 => A_next_bit1.IN1
A_next_bit2 => A_next_bit2.IN1
A_next_bit3 => A_next_bit3.IN1
A[0] => logic_S[1].IN3
A[1] => logic1_S[1].IN3
A[2] => logic2_S[1].IN3
A[3] => logic3_S[1].IN3
B[0] => logic_S[0].IN2
B[1] => logic1_S[0].IN2
B[2] => logic2_S[0].IN2
B[3] => logic3_S[0].IN2
FS[0] => FS[0].IN12
FS[1] => FS[1].IN8
FS[2] => FS[2].IN8
FS[3] => FS[3].IN12
FS[4] => FS[4].IN4
Cout <= TWOtoONE_MUX:b2v_inst42.Q
F[0] <= TWOtoONE_MUX:b2v_inst5.Q
F[1] <= TWOtoONE_MUX:b2v_inst16.Q
F[2] <= TWOtoONE_MUX:b2v_inst27.Q
F[3] <= TWOtoONE_MUX:b2v_inst41.Q


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|FOURtoONE_MUX:b2v_inst
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|FOURtoONE_MUX:b2v_inst1
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|FOURtoONE_MUX:b2v_inst11
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst13
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst14
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|CarryLookaheadAdder:b2v_inst15
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst16
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst17
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst18
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst2
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|FOURtoONE_MUX:b2v_inst23
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst24
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst25
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|CarryLookaheadAdder:b2v_inst26
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst27
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst28
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst29
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst3
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|FOURtoONE_MUX:b2v_inst34
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst35
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst36
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|FOURtoONE_MUX:b2v_inst37
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|FOURtoONE_MUX:b2v_inst38
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|FOURtoONE_MUX:b2v_inst39
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|CarryLookaheadAdder:b2v_inst4
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|CarryLookaheadAdder:b2v_inst40
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst41
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst42
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst43
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst5
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst6
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|or5_0:b2v_inst68
IN1 => WideOr0.IN0
IN3 => WideOr0.IN1
IN2 => WideOr0.IN2
IN5 => WideOr0.IN3
IN4 => WideOr0.IN4
OUT <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|TWOtoONE_MUX:b2v_inst7
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst|and5_1:b2v_inst72
IN3 => WideAnd0.IN0
IN2 => WideAnd0.IN1
IN1 => WideAnd0.IN2
IN5 => WideAnd0.IN3
IN4 => WideAnd0.IN4
OUT <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1
Cin => Cin.IN3
A_next_bit => A_next_bit.IN1
A_next_bit1 => A_next_bit1.IN1
A_next_bit2 => A_next_bit2.IN1
A_next_bit3 => A_next_bit3.IN1
A[0] => logic_S[1].IN3
A[1] => logic1_S[1].IN3
A[2] => logic2_S[1].IN3
A[3] => logic3_S[1].IN3
B[0] => logic_S[0].IN2
B[1] => logic1_S[0].IN2
B[2] => logic2_S[0].IN2
B[3] => logic3_S[0].IN2
FS[0] => FS[0].IN12
FS[1] => FS[1].IN8
FS[2] => FS[2].IN8
FS[3] => FS[3].IN12
FS[4] => FS[4].IN4
Cout <= TWOtoONE_MUX:b2v_inst42.Q
F[0] <= TWOtoONE_MUX:b2v_inst5.Q
F[1] <= TWOtoONE_MUX:b2v_inst16.Q
F[2] <= TWOtoONE_MUX:b2v_inst27.Q
F[3] <= TWOtoONE_MUX:b2v_inst41.Q


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|FOURtoONE_MUX:b2v_inst
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|FOURtoONE_MUX:b2v_inst1
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|FOURtoONE_MUX:b2v_inst11
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst13
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst14
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|CarryLookaheadAdder:b2v_inst15
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst16
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst17
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst18
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst2
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|FOURtoONE_MUX:b2v_inst23
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst24
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst25
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|CarryLookaheadAdder:b2v_inst26
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst27
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst28
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst29
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst3
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|FOURtoONE_MUX:b2v_inst34
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst35
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst36
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|FOURtoONE_MUX:b2v_inst37
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|FOURtoONE_MUX:b2v_inst38
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|FOURtoONE_MUX:b2v_inst39
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|CarryLookaheadAdder:b2v_inst4
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|CarryLookaheadAdder:b2v_inst40
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst41
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst42
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst43
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst5
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst6
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|or5_0:b2v_inst68
IN1 => WideOr0.IN0
IN3 => WideOr0.IN1
IN2 => WideOr0.IN2
IN5 => WideOr0.IN3
IN4 => WideOr0.IN4
OUT <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|TWOtoONE_MUX:b2v_inst7
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst1|and5_1:b2v_inst72
IN3 => WideAnd0.IN0
IN2 => WideAnd0.IN1
IN1 => WideAnd0.IN2
IN5 => WideAnd0.IN3
IN4 => WideAnd0.IN4
OUT <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2
Cin => Cin.IN3
A_next_bit => A_next_bit.IN1
A_next_bit1 => A_next_bit1.IN1
A_next_bit2 => A_next_bit2.IN1
A_next_bit3 => A_next_bit3.IN1
A[0] => logic_S[1].IN3
A[1] => logic1_S[1].IN3
A[2] => logic2_S[1].IN3
A[3] => logic3_S[1].IN3
B[0] => logic_S[0].IN2
B[1] => logic1_S[0].IN2
B[2] => logic2_S[0].IN2
B[3] => logic3_S[0].IN2
FS[0] => FS[0].IN12
FS[1] => FS[1].IN8
FS[2] => FS[2].IN8
FS[3] => FS[3].IN12
FS[4] => FS[4].IN4
Cout <= TWOtoONE_MUX:b2v_inst42.Q
F[0] <= TWOtoONE_MUX:b2v_inst5.Q
F[1] <= TWOtoONE_MUX:b2v_inst16.Q
F[2] <= TWOtoONE_MUX:b2v_inst27.Q
F[3] <= TWOtoONE_MUX:b2v_inst41.Q


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|FOURtoONE_MUX:b2v_inst
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|FOURtoONE_MUX:b2v_inst1
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|FOURtoONE_MUX:b2v_inst11
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst13
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst14
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|CarryLookaheadAdder:b2v_inst15
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst16
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst17
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst18
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst2
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|FOURtoONE_MUX:b2v_inst23
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst24
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst25
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|CarryLookaheadAdder:b2v_inst26
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst27
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst28
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst29
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst3
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|FOURtoONE_MUX:b2v_inst34
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst35
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst36
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|FOURtoONE_MUX:b2v_inst37
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|FOURtoONE_MUX:b2v_inst38
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|FOURtoONE_MUX:b2v_inst39
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|CarryLookaheadAdder:b2v_inst4
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|CarryLookaheadAdder:b2v_inst40
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst41
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst42
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst43
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst5
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst6
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|or5_0:b2v_inst68
IN1 => WideOr0.IN0
IN3 => WideOr0.IN1
IN2 => WideOr0.IN2
IN5 => WideOr0.IN3
IN4 => WideOr0.IN4
OUT <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|TWOtoONE_MUX:b2v_inst7
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst2|and5_1:b2v_inst72
IN3 => WideAnd0.IN0
IN2 => WideAnd0.IN1
IN1 => WideAnd0.IN2
IN5 => WideAnd0.IN3
IN4 => WideAnd0.IN4
OUT <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3
Cin => Cin.IN3
A_next_bit => A_next_bit.IN1
A_next_bit1 => A_next_bit1.IN1
A_next_bit2 => A_next_bit2.IN1
A_next_bit3 => A_next_bit3.IN1
A[0] => logic_S[1].IN3
A[1] => logic1_S[1].IN3
A[2] => logic2_S[1].IN3
A[3] => logic3_S[1].IN3
B[0] => logic_S[0].IN2
B[1] => logic1_S[0].IN2
B[2] => logic2_S[0].IN2
B[3] => logic3_S[0].IN2
FS[0] => FS[0].IN12
FS[1] => FS[1].IN8
FS[2] => FS[2].IN8
FS[3] => FS[3].IN12
FS[4] => FS[4].IN4
Cout <= TWOtoONE_MUX:b2v_inst42.Q
F[0] <= TWOtoONE_MUX:b2v_inst5.Q
F[1] <= TWOtoONE_MUX:b2v_inst16.Q
F[2] <= TWOtoONE_MUX:b2v_inst27.Q
F[3] <= TWOtoONE_MUX:b2v_inst41.Q


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|FOURtoONE_MUX:b2v_inst
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|FOURtoONE_MUX:b2v_inst1
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|FOURtoONE_MUX:b2v_inst11
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst13
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst14
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|CarryLookaheadAdder:b2v_inst15
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst16
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst17
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst18
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst2
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|FOURtoONE_MUX:b2v_inst23
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst24
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst25
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|CarryLookaheadAdder:b2v_inst26
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst27
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst28
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst29
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst3
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|FOURtoONE_MUX:b2v_inst34
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst35
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst36
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|FOURtoONE_MUX:b2v_inst37
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|FOURtoONE_MUX:b2v_inst38
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|FOURtoONE_MUX:b2v_inst39
A => Mux0.IN0
B => Mux0.IN1
C => Mux0.IN2
D => Mux0.IN3
S[0] => Mux0.IN5
S[1] => Mux0.IN4
Q <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|CarryLookaheadAdder:b2v_inst4
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|CarryLookaheadAdder:b2v_inst40
A => S.IN0
B => S.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst41
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst42
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst43
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst5
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst6
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|or5_0:b2v_inst68
IN1 => WideOr0.IN0
IN3 => WideOr0.IN1
IN2 => WideOr0.IN2
IN5 => WideOr0.IN3
IN4 => WideOr0.IN4
OUT <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|TWOtoONE_MUX:b2v_inst7
A => Q.DATAA
B => Q.DATAB
S => Decoder0.IN0
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|ALU_16bit_v:b2v_inst2|ALU_4bit_v:b2v_inst3|and5_1:b2v_inst72
IN3 => WideAnd0.IN0
IN2 => WideAnd0.IN1
IN1 => WideAnd0.IN2
IN5 => WideAnd0.IN3
IN4 => WideAnd0.IN4
OUT <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|RAM1:b2v_inst3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|Top_Level_ModelSim_v|RAM1:b2v_inst3|altsyncram:altsyncram_component
wren_a => altsyncram_96i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_96i1:auto_generated.data_a[0]
data_a[1] => altsyncram_96i1:auto_generated.data_a[1]
data_a[2] => altsyncram_96i1:auto_generated.data_a[2]
data_a[3] => altsyncram_96i1:auto_generated.data_a[3]
data_a[4] => altsyncram_96i1:auto_generated.data_a[4]
data_a[5] => altsyncram_96i1:auto_generated.data_a[5]
data_a[6] => altsyncram_96i1:auto_generated.data_a[6]
data_a[7] => altsyncram_96i1:auto_generated.data_a[7]
data_a[8] => altsyncram_96i1:auto_generated.data_a[8]
data_a[9] => altsyncram_96i1:auto_generated.data_a[9]
data_a[10] => altsyncram_96i1:auto_generated.data_a[10]
data_a[11] => altsyncram_96i1:auto_generated.data_a[11]
data_a[12] => altsyncram_96i1:auto_generated.data_a[12]
data_a[13] => altsyncram_96i1:auto_generated.data_a[13]
data_a[14] => altsyncram_96i1:auto_generated.data_a[14]
data_a[15] => altsyncram_96i1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_96i1:auto_generated.address_a[0]
address_a[1] => altsyncram_96i1:auto_generated.address_a[1]
address_a[2] => altsyncram_96i1:auto_generated.address_a[2]
address_a[3] => altsyncram_96i1:auto_generated.address_a[3]
address_a[4] => altsyncram_96i1:auto_generated.address_a[4]
address_a[5] => altsyncram_96i1:auto_generated.address_a[5]
address_a[6] => altsyncram_96i1:auto_generated.address_a[6]
address_a[7] => altsyncram_96i1:auto_generated.address_a[7]
address_a[8] => altsyncram_96i1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_96i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_96i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_96i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_96i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_96i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_96i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_96i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_96i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_96i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_96i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_96i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_96i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_96i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_96i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_96i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_96i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_96i1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Level_ModelSim_v|RAM1:b2v_inst3|altsyncram:altsyncram_component|altsyncram_96i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|Top_Level_ModelSim_v|RegisterFile_v:b2v_inst4
Clear => Clear.IN8
Clock_50 => Clock_50.IN8
WR => SYNTHESIZED_WIRE_0.IN1
WR => SYNTHESIZED_WIRE_25.IN1
WR => SYNTHESIZED_WIRE_26.IN1
WR => SYNTHESIZED_WIRE_27.IN1
WR => SYNTHESIZED_WIRE_28.IN1
WR => SYNTHESIZED_WIRE_29.IN1
WR => SYNTHESIZED_WIRE_30.IN1
WR => SYNTHESIZED_WIRE_31.IN1
AA[0] => AA[0].IN1
AA[1] => AA[1].IN1
AA[2] => AA[2].IN1
BA[0] => BA[0].IN1
BA[1] => BA[1].IN1
BA[2] => BA[2].IN1
D[0] => D[0].IN8
D[1] => D[1].IN8
D[2] => D[2].IN8
D[3] => D[3].IN8
D[4] => D[4].IN8
D[5] => D[5].IN8
D[6] => D[6].IN8
D[7] => D[7].IN8
D[8] => D[8].IN8
D[9] => D[9].IN8
D[10] => D[10].IN8
D[11] => D[11].IN8
D[12] => D[12].IN8
D[13] => D[13].IN8
D[14] => D[14].IN8
D[15] => D[15].IN8
DA[0] => DA[0].IN1
DA[1] => DA[1].IN1
DA[2] => DA[2].IN1
A[0] <= mux3to8:b2v_inst2.out
A[1] <= mux3to8:b2v_inst2.out
A[2] <= mux3to8:b2v_inst2.out
A[3] <= mux3to8:b2v_inst2.out
A[4] <= mux3to8:b2v_inst2.out
A[5] <= mux3to8:b2v_inst2.out
A[6] <= mux3to8:b2v_inst2.out
A[7] <= mux3to8:b2v_inst2.out
A[8] <= mux3to8:b2v_inst2.out
A[9] <= mux3to8:b2v_inst2.out
A[10] <= mux3to8:b2v_inst2.out
A[11] <= mux3to8:b2v_inst2.out
A[12] <= mux3to8:b2v_inst2.out
A[13] <= mux3to8:b2v_inst2.out
A[14] <= mux3to8:b2v_inst2.out
A[15] <= mux3to8:b2v_inst2.out
B[0] <= mux3to8:b2v_inst10.out
B[1] <= mux3to8:b2v_inst10.out
B[2] <= mux3to8:b2v_inst10.out
B[3] <= mux3to8:b2v_inst10.out
B[4] <= mux3to8:b2v_inst10.out
B[5] <= mux3to8:b2v_inst10.out
B[6] <= mux3to8:b2v_inst10.out
B[7] <= mux3to8:b2v_inst10.out
B[8] <= mux3to8:b2v_inst10.out
B[9] <= mux3to8:b2v_inst10.out
B[10] <= mux3to8:b2v_inst10.out
B[11] <= mux3to8:b2v_inst10.out
B[12] <= mux3to8:b2v_inst10.out
B[13] <= mux3to8:b2v_inst10.out
B[14] <= mux3to8:b2v_inst10.out
B[15] <= mux3to8:b2v_inst10.out
R0[0] <= SYNTHESIZED_WIRE_32[0].DB_MAX_OUTPUT_PORT_TYPE
R0[1] <= SYNTHESIZED_WIRE_32[1].DB_MAX_OUTPUT_PORT_TYPE
R0[2] <= SYNTHESIZED_WIRE_32[2].DB_MAX_OUTPUT_PORT_TYPE
R0[3] <= SYNTHESIZED_WIRE_32[3].DB_MAX_OUTPUT_PORT_TYPE
R0[4] <= SYNTHESIZED_WIRE_32[4].DB_MAX_OUTPUT_PORT_TYPE
R0[5] <= SYNTHESIZED_WIRE_32[5].DB_MAX_OUTPUT_PORT_TYPE
R0[6] <= SYNTHESIZED_WIRE_32[6].DB_MAX_OUTPUT_PORT_TYPE
R0[7] <= SYNTHESIZED_WIRE_32[7].DB_MAX_OUTPUT_PORT_TYPE
R0[8] <= SYNTHESIZED_WIRE_32[8].DB_MAX_OUTPUT_PORT_TYPE
R0[9] <= SYNTHESIZED_WIRE_32[9].DB_MAX_OUTPUT_PORT_TYPE
R0[10] <= SYNTHESIZED_WIRE_32[10].DB_MAX_OUTPUT_PORT_TYPE
R0[11] <= SYNTHESIZED_WIRE_32[11].DB_MAX_OUTPUT_PORT_TYPE
R0[12] <= SYNTHESIZED_WIRE_32[12].DB_MAX_OUTPUT_PORT_TYPE
R0[13] <= SYNTHESIZED_WIRE_32[13].DB_MAX_OUTPUT_PORT_TYPE
R0[14] <= SYNTHESIZED_WIRE_32[14].DB_MAX_OUTPUT_PORT_TYPE
R0[15] <= SYNTHESIZED_WIRE_32[15].DB_MAX_OUTPUT_PORT_TYPE
R1[0] <= SYNTHESIZED_WIRE_33[0].DB_MAX_OUTPUT_PORT_TYPE
R1[1] <= SYNTHESIZED_WIRE_33[1].DB_MAX_OUTPUT_PORT_TYPE
R1[2] <= SYNTHESIZED_WIRE_33[2].DB_MAX_OUTPUT_PORT_TYPE
R1[3] <= SYNTHESIZED_WIRE_33[3].DB_MAX_OUTPUT_PORT_TYPE
R1[4] <= SYNTHESIZED_WIRE_33[4].DB_MAX_OUTPUT_PORT_TYPE
R1[5] <= SYNTHESIZED_WIRE_33[5].DB_MAX_OUTPUT_PORT_TYPE
R1[6] <= SYNTHESIZED_WIRE_33[6].DB_MAX_OUTPUT_PORT_TYPE
R1[7] <= SYNTHESIZED_WIRE_33[7].DB_MAX_OUTPUT_PORT_TYPE
R1[8] <= SYNTHESIZED_WIRE_33[8].DB_MAX_OUTPUT_PORT_TYPE
R1[9] <= SYNTHESIZED_WIRE_33[9].DB_MAX_OUTPUT_PORT_TYPE
R1[10] <= SYNTHESIZED_WIRE_33[10].DB_MAX_OUTPUT_PORT_TYPE
R1[11] <= SYNTHESIZED_WIRE_33[11].DB_MAX_OUTPUT_PORT_TYPE
R1[12] <= SYNTHESIZED_WIRE_33[12].DB_MAX_OUTPUT_PORT_TYPE
R1[13] <= SYNTHESIZED_WIRE_33[13].DB_MAX_OUTPUT_PORT_TYPE
R1[14] <= SYNTHESIZED_WIRE_33[14].DB_MAX_OUTPUT_PORT_TYPE
R1[15] <= SYNTHESIZED_WIRE_33[15].DB_MAX_OUTPUT_PORT_TYPE
R2[0] <= SYNTHESIZED_WIRE_34[0].DB_MAX_OUTPUT_PORT_TYPE
R2[1] <= SYNTHESIZED_WIRE_34[1].DB_MAX_OUTPUT_PORT_TYPE
R2[2] <= SYNTHESIZED_WIRE_34[2].DB_MAX_OUTPUT_PORT_TYPE
R2[3] <= SYNTHESIZED_WIRE_34[3].DB_MAX_OUTPUT_PORT_TYPE
R2[4] <= SYNTHESIZED_WIRE_34[4].DB_MAX_OUTPUT_PORT_TYPE
R2[5] <= SYNTHESIZED_WIRE_34[5].DB_MAX_OUTPUT_PORT_TYPE
R2[6] <= SYNTHESIZED_WIRE_34[6].DB_MAX_OUTPUT_PORT_TYPE
R2[7] <= SYNTHESIZED_WIRE_34[7].DB_MAX_OUTPUT_PORT_TYPE
R2[8] <= SYNTHESIZED_WIRE_34[8].DB_MAX_OUTPUT_PORT_TYPE
R2[9] <= SYNTHESIZED_WIRE_34[9].DB_MAX_OUTPUT_PORT_TYPE
R2[10] <= SYNTHESIZED_WIRE_34[10].DB_MAX_OUTPUT_PORT_TYPE
R2[11] <= SYNTHESIZED_WIRE_34[11].DB_MAX_OUTPUT_PORT_TYPE
R2[12] <= SYNTHESIZED_WIRE_34[12].DB_MAX_OUTPUT_PORT_TYPE
R2[13] <= SYNTHESIZED_WIRE_34[13].DB_MAX_OUTPUT_PORT_TYPE
R2[14] <= SYNTHESIZED_WIRE_34[14].DB_MAX_OUTPUT_PORT_TYPE
R2[15] <= SYNTHESIZED_WIRE_34[15].DB_MAX_OUTPUT_PORT_TYPE
R3[0] <= SYNTHESIZED_WIRE_35[0].DB_MAX_OUTPUT_PORT_TYPE
R3[1] <= SYNTHESIZED_WIRE_35[1].DB_MAX_OUTPUT_PORT_TYPE
R3[2] <= SYNTHESIZED_WIRE_35[2].DB_MAX_OUTPUT_PORT_TYPE
R3[3] <= SYNTHESIZED_WIRE_35[3].DB_MAX_OUTPUT_PORT_TYPE
R3[4] <= SYNTHESIZED_WIRE_35[4].DB_MAX_OUTPUT_PORT_TYPE
R3[5] <= SYNTHESIZED_WIRE_35[5].DB_MAX_OUTPUT_PORT_TYPE
R3[6] <= SYNTHESIZED_WIRE_35[6].DB_MAX_OUTPUT_PORT_TYPE
R3[7] <= SYNTHESIZED_WIRE_35[7].DB_MAX_OUTPUT_PORT_TYPE
R3[8] <= SYNTHESIZED_WIRE_35[8].DB_MAX_OUTPUT_PORT_TYPE
R3[9] <= SYNTHESIZED_WIRE_35[9].DB_MAX_OUTPUT_PORT_TYPE
R3[10] <= SYNTHESIZED_WIRE_35[10].DB_MAX_OUTPUT_PORT_TYPE
R3[11] <= SYNTHESIZED_WIRE_35[11].DB_MAX_OUTPUT_PORT_TYPE
R3[12] <= SYNTHESIZED_WIRE_35[12].DB_MAX_OUTPUT_PORT_TYPE
R3[13] <= SYNTHESIZED_WIRE_35[13].DB_MAX_OUTPUT_PORT_TYPE
R3[14] <= SYNTHESIZED_WIRE_35[14].DB_MAX_OUTPUT_PORT_TYPE
R3[15] <= SYNTHESIZED_WIRE_35[15].DB_MAX_OUTPUT_PORT_TYPE
R4[0] <= SYNTHESIZED_WIRE_36[0].DB_MAX_OUTPUT_PORT_TYPE
R4[1] <= SYNTHESIZED_WIRE_36[1].DB_MAX_OUTPUT_PORT_TYPE
R4[2] <= SYNTHESIZED_WIRE_36[2].DB_MAX_OUTPUT_PORT_TYPE
R4[3] <= SYNTHESIZED_WIRE_36[3].DB_MAX_OUTPUT_PORT_TYPE
R4[4] <= SYNTHESIZED_WIRE_36[4].DB_MAX_OUTPUT_PORT_TYPE
R4[5] <= SYNTHESIZED_WIRE_36[5].DB_MAX_OUTPUT_PORT_TYPE
R4[6] <= SYNTHESIZED_WIRE_36[6].DB_MAX_OUTPUT_PORT_TYPE
R4[7] <= SYNTHESIZED_WIRE_36[7].DB_MAX_OUTPUT_PORT_TYPE
R4[8] <= SYNTHESIZED_WIRE_36[8].DB_MAX_OUTPUT_PORT_TYPE
R4[9] <= SYNTHESIZED_WIRE_36[9].DB_MAX_OUTPUT_PORT_TYPE
R4[10] <= SYNTHESIZED_WIRE_36[10].DB_MAX_OUTPUT_PORT_TYPE
R4[11] <= SYNTHESIZED_WIRE_36[11].DB_MAX_OUTPUT_PORT_TYPE
R4[12] <= SYNTHESIZED_WIRE_36[12].DB_MAX_OUTPUT_PORT_TYPE
R4[13] <= SYNTHESIZED_WIRE_36[13].DB_MAX_OUTPUT_PORT_TYPE
R4[14] <= SYNTHESIZED_WIRE_36[14].DB_MAX_OUTPUT_PORT_TYPE
R4[15] <= SYNTHESIZED_WIRE_36[15].DB_MAX_OUTPUT_PORT_TYPE
R5[0] <= SYNTHESIZED_WIRE_37[0].DB_MAX_OUTPUT_PORT_TYPE
R5[1] <= SYNTHESIZED_WIRE_37[1].DB_MAX_OUTPUT_PORT_TYPE
R5[2] <= SYNTHESIZED_WIRE_37[2].DB_MAX_OUTPUT_PORT_TYPE
R5[3] <= SYNTHESIZED_WIRE_37[3].DB_MAX_OUTPUT_PORT_TYPE
R5[4] <= SYNTHESIZED_WIRE_37[4].DB_MAX_OUTPUT_PORT_TYPE
R5[5] <= SYNTHESIZED_WIRE_37[5].DB_MAX_OUTPUT_PORT_TYPE
R5[6] <= SYNTHESIZED_WIRE_37[6].DB_MAX_OUTPUT_PORT_TYPE
R5[7] <= SYNTHESIZED_WIRE_37[7].DB_MAX_OUTPUT_PORT_TYPE
R5[8] <= SYNTHESIZED_WIRE_37[8].DB_MAX_OUTPUT_PORT_TYPE
R5[9] <= SYNTHESIZED_WIRE_37[9].DB_MAX_OUTPUT_PORT_TYPE
R5[10] <= SYNTHESIZED_WIRE_37[10].DB_MAX_OUTPUT_PORT_TYPE
R5[11] <= SYNTHESIZED_WIRE_37[11].DB_MAX_OUTPUT_PORT_TYPE
R5[12] <= SYNTHESIZED_WIRE_37[12].DB_MAX_OUTPUT_PORT_TYPE
R5[13] <= SYNTHESIZED_WIRE_37[13].DB_MAX_OUTPUT_PORT_TYPE
R5[14] <= SYNTHESIZED_WIRE_37[14].DB_MAX_OUTPUT_PORT_TYPE
R5[15] <= SYNTHESIZED_WIRE_37[15].DB_MAX_OUTPUT_PORT_TYPE
R6[0] <= SYNTHESIZED_WIRE_38[0].DB_MAX_OUTPUT_PORT_TYPE
R6[1] <= SYNTHESIZED_WIRE_38[1].DB_MAX_OUTPUT_PORT_TYPE
R6[2] <= SYNTHESIZED_WIRE_38[2].DB_MAX_OUTPUT_PORT_TYPE
R6[3] <= SYNTHESIZED_WIRE_38[3].DB_MAX_OUTPUT_PORT_TYPE
R6[4] <= SYNTHESIZED_WIRE_38[4].DB_MAX_OUTPUT_PORT_TYPE
R6[5] <= SYNTHESIZED_WIRE_38[5].DB_MAX_OUTPUT_PORT_TYPE
R6[6] <= SYNTHESIZED_WIRE_38[6].DB_MAX_OUTPUT_PORT_TYPE
R6[7] <= SYNTHESIZED_WIRE_38[7].DB_MAX_OUTPUT_PORT_TYPE
R6[8] <= SYNTHESIZED_WIRE_38[8].DB_MAX_OUTPUT_PORT_TYPE
R6[9] <= SYNTHESIZED_WIRE_38[9].DB_MAX_OUTPUT_PORT_TYPE
R6[10] <= SYNTHESIZED_WIRE_38[10].DB_MAX_OUTPUT_PORT_TYPE
R6[11] <= SYNTHESIZED_WIRE_38[11].DB_MAX_OUTPUT_PORT_TYPE
R6[12] <= SYNTHESIZED_WIRE_38[12].DB_MAX_OUTPUT_PORT_TYPE
R6[13] <= SYNTHESIZED_WIRE_38[13].DB_MAX_OUTPUT_PORT_TYPE
R6[14] <= SYNTHESIZED_WIRE_38[14].DB_MAX_OUTPUT_PORT_TYPE
R6[15] <= SYNTHESIZED_WIRE_38[15].DB_MAX_OUTPUT_PORT_TYPE
R7[0] <= SYNTHESIZED_WIRE_39[0].DB_MAX_OUTPUT_PORT_TYPE
R7[1] <= SYNTHESIZED_WIRE_39[1].DB_MAX_OUTPUT_PORT_TYPE
R7[2] <= SYNTHESIZED_WIRE_39[2].DB_MAX_OUTPUT_PORT_TYPE
R7[3] <= SYNTHESIZED_WIRE_39[3].DB_MAX_OUTPUT_PORT_TYPE
R7[4] <= SYNTHESIZED_WIRE_39[4].DB_MAX_OUTPUT_PORT_TYPE
R7[5] <= SYNTHESIZED_WIRE_39[5].DB_MAX_OUTPUT_PORT_TYPE
R7[6] <= SYNTHESIZED_WIRE_39[6].DB_MAX_OUTPUT_PORT_TYPE
R7[7] <= SYNTHESIZED_WIRE_39[7].DB_MAX_OUTPUT_PORT_TYPE
R7[8] <= SYNTHESIZED_WIRE_39[8].DB_MAX_OUTPUT_PORT_TYPE
R7[9] <= SYNTHESIZED_WIRE_39[9].DB_MAX_OUTPUT_PORT_TYPE
R7[10] <= SYNTHESIZED_WIRE_39[10].DB_MAX_OUTPUT_PORT_TYPE
R7[11] <= SYNTHESIZED_WIRE_39[11].DB_MAX_OUTPUT_PORT_TYPE
R7[12] <= SYNTHESIZED_WIRE_39[12].DB_MAX_OUTPUT_PORT_TYPE
R7[13] <= SYNTHESIZED_WIRE_39[13].DB_MAX_OUTPUT_PORT_TYPE
R7[14] <= SYNTHESIZED_WIRE_39[14].DB_MAX_OUTPUT_PORT_TYPE
R7[15] <= SYNTHESIZED_WIRE_39[15].DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|RegisterFile_v:b2v_inst4|decoder:b2v_inst
select[0] => o7.IN1
select[0] => o5.IN1
select[0] => o3.IN1
select[0] => o1.IN1
select[0] => o0.IN1
select[0] => o2.IN1
select[0] => o4.IN1
select[0] => o6.IN1
select[1] => o6.IN0
select[1] => o2.IN0
select[1] => o0.IN0
select[1] => o4.IN0
select[2] => o6.IN1
select[2] => o4.IN1
select[2] => o0.IN1
select[2] => o2.IN1
o0 <= o0.DB_MAX_OUTPUT_PORT_TYPE
o1 <= o1.DB_MAX_OUTPUT_PORT_TYPE
o2 <= o2.DB_MAX_OUTPUT_PORT_TYPE
o3 <= o3.DB_MAX_OUTPUT_PORT_TYPE
o4 <= o4.DB_MAX_OUTPUT_PORT_TYPE
o5 <= o5.DB_MAX_OUTPUT_PORT_TYPE
o6 <= o6.DB_MAX_OUTPUT_PORT_TYPE
o7 <= o7.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|RegisterFile_v:b2v_inst4|reg16bit:b2v_inst1
data[0] => out[0]$latch.DATAIN
data[1] => out[1]$latch.DATAIN
data[2] => out[2]$latch.DATAIN
data[3] => out[3]$latch.DATAIN
data[4] => out[4]$latch.DATAIN
data[5] => out[5]$latch.DATAIN
data[6] => out[6]$latch.DATAIN
data[7] => out[7]$latch.DATAIN
data[8] => out[8]$latch.DATAIN
data[9] => out[9]$latch.DATAIN
data[10] => out[10]$latch.DATAIN
data[11] => out[11]$latch.DATAIN
data[12] => out[12]$latch.DATAIN
data[13] => out[13]$latch.DATAIN
data[14] => out[14]$latch.DATAIN
data[15] => out[15]$latch.DATAIN
load => Decoder0.IN0
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
clear => out[2]$latch.ACLR
clear => out[1]$latch.ACLR
clear => out[0]$latch.ACLR
clear => out[3]$latch.ACLR
clear => out[4]$latch.ACLR
clear => out[5]$latch.ACLR
clear => out[6]$latch.ACLR
clear => out[7]$latch.ACLR
clear => out[8]$latch.ACLR
clear => out[9]$latch.ACLR
clear => out[10]$latch.ACLR
clear => out[11]$latch.ACLR
clear => out[12]$latch.ACLR
clear => out[13]$latch.ACLR
clear => out[14]$latch.ACLR
clear => out[15]$latch.ACLR


|Top_Level_ModelSim_v|RegisterFile_v:b2v_inst4|mux3to8:b2v_inst10
select[0] => Mux0.IN2
select[0] => Mux1.IN2
select[0] => Mux2.IN2
select[0] => Mux3.IN2
select[0] => Mux4.IN2
select[0] => Mux5.IN2
select[0] => Mux6.IN2
select[0] => Mux7.IN2
select[0] => Mux8.IN2
select[0] => Mux9.IN2
select[0] => Mux10.IN2
select[0] => Mux11.IN2
select[0] => Mux12.IN2
select[0] => Mux13.IN2
select[0] => Mux14.IN2
select[0] => Mux15.IN2
select[1] => Mux0.IN1
select[1] => Mux1.IN1
select[1] => Mux2.IN1
select[1] => Mux3.IN1
select[1] => Mux4.IN1
select[1] => Mux5.IN1
select[1] => Mux6.IN1
select[1] => Mux7.IN1
select[1] => Mux8.IN1
select[1] => Mux9.IN1
select[1] => Mux10.IN1
select[1] => Mux11.IN1
select[1] => Mux12.IN1
select[1] => Mux13.IN1
select[1] => Mux14.IN1
select[1] => Mux15.IN1
select[2] => Mux0.IN0
select[2] => Mux1.IN0
select[2] => Mux2.IN0
select[2] => Mux3.IN0
select[2] => Mux4.IN0
select[2] => Mux5.IN0
select[2] => Mux6.IN0
select[2] => Mux7.IN0
select[2] => Mux8.IN0
select[2] => Mux9.IN0
select[2] => Mux10.IN0
select[2] => Mux11.IN0
select[2] => Mux12.IN0
select[2] => Mux13.IN0
select[2] => Mux14.IN0
select[2] => Mux15.IN0
R0[0] => Mux15.IN3
R0[1] => Mux14.IN3
R0[2] => Mux13.IN3
R0[3] => Mux12.IN3
R0[4] => Mux11.IN3
R0[5] => Mux10.IN3
R0[6] => Mux9.IN3
R0[7] => Mux8.IN3
R0[8] => Mux7.IN3
R0[9] => Mux6.IN3
R0[10] => Mux5.IN3
R0[11] => Mux4.IN3
R0[12] => Mux3.IN3
R0[13] => Mux2.IN3
R0[14] => Mux1.IN3
R0[15] => Mux0.IN3
R1[0] => Mux15.IN4
R1[1] => Mux14.IN4
R1[2] => Mux13.IN4
R1[3] => Mux12.IN4
R1[4] => Mux11.IN4
R1[5] => Mux10.IN4
R1[6] => Mux9.IN4
R1[7] => Mux8.IN4
R1[8] => Mux7.IN4
R1[9] => Mux6.IN4
R1[10] => Mux5.IN4
R1[11] => Mux4.IN4
R1[12] => Mux3.IN4
R1[13] => Mux2.IN4
R1[14] => Mux1.IN4
R1[15] => Mux0.IN4
R2[0] => Mux15.IN5
R2[1] => Mux14.IN5
R2[2] => Mux13.IN5
R2[3] => Mux12.IN5
R2[4] => Mux11.IN5
R2[5] => Mux10.IN5
R2[6] => Mux9.IN5
R2[7] => Mux8.IN5
R2[8] => Mux7.IN5
R2[9] => Mux6.IN5
R2[10] => Mux5.IN5
R2[11] => Mux4.IN5
R2[12] => Mux3.IN5
R2[13] => Mux2.IN5
R2[14] => Mux1.IN5
R2[15] => Mux0.IN5
R3[0] => Mux15.IN6
R3[1] => Mux14.IN6
R3[2] => Mux13.IN6
R3[3] => Mux12.IN6
R3[4] => Mux11.IN6
R3[5] => Mux10.IN6
R3[6] => Mux9.IN6
R3[7] => Mux8.IN6
R3[8] => Mux7.IN6
R3[9] => Mux6.IN6
R3[10] => Mux5.IN6
R3[11] => Mux4.IN6
R3[12] => Mux3.IN6
R3[13] => Mux2.IN6
R3[14] => Mux1.IN6
R3[15] => Mux0.IN6
R4[0] => Mux15.IN7
R4[1] => Mux14.IN7
R4[2] => Mux13.IN7
R4[3] => Mux12.IN7
R4[4] => Mux11.IN7
R4[5] => Mux10.IN7
R4[6] => Mux9.IN7
R4[7] => Mux8.IN7
R4[8] => Mux7.IN7
R4[9] => Mux6.IN7
R4[10] => Mux5.IN7
R4[11] => Mux4.IN7
R4[12] => Mux3.IN7
R4[13] => Mux2.IN7
R4[14] => Mux1.IN7
R4[15] => Mux0.IN7
R5[0] => Mux15.IN8
R5[1] => Mux14.IN8
R5[2] => Mux13.IN8
R5[3] => Mux12.IN8
R5[4] => Mux11.IN8
R5[5] => Mux10.IN8
R5[6] => Mux9.IN8
R5[7] => Mux8.IN8
R5[8] => Mux7.IN8
R5[9] => Mux6.IN8
R5[10] => Mux5.IN8
R5[11] => Mux4.IN8
R5[12] => Mux3.IN8
R5[13] => Mux2.IN8
R5[14] => Mux1.IN8
R5[15] => Mux0.IN8
R6[0] => Mux15.IN9
R6[1] => Mux14.IN9
R6[2] => Mux13.IN9
R6[3] => Mux12.IN9
R6[4] => Mux11.IN9
R6[5] => Mux10.IN9
R6[6] => Mux9.IN9
R6[7] => Mux8.IN9
R6[8] => Mux7.IN9
R6[9] => Mux6.IN9
R6[10] => Mux5.IN9
R6[11] => Mux4.IN9
R6[12] => Mux3.IN9
R6[13] => Mux2.IN9
R6[14] => Mux1.IN9
R6[15] => Mux0.IN9
R7[0] => Mux15.IN10
R7[1] => Mux14.IN10
R7[2] => Mux13.IN10
R7[3] => Mux12.IN10
R7[4] => Mux11.IN10
R7[5] => Mux10.IN10
R7[6] => Mux9.IN10
R7[7] => Mux8.IN10
R7[8] => Mux7.IN10
R7[9] => Mux6.IN10
R7[10] => Mux5.IN10
R7[11] => Mux4.IN10
R7[12] => Mux3.IN10
R7[13] => Mux2.IN10
R7[14] => Mux1.IN10
R7[15] => Mux0.IN10
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|RegisterFile_v:b2v_inst4|mux3to8:b2v_inst2
select[0] => Mux0.IN2
select[0] => Mux1.IN2
select[0] => Mux2.IN2
select[0] => Mux3.IN2
select[0] => Mux4.IN2
select[0] => Mux5.IN2
select[0] => Mux6.IN2
select[0] => Mux7.IN2
select[0] => Mux8.IN2
select[0] => Mux9.IN2
select[0] => Mux10.IN2
select[0] => Mux11.IN2
select[0] => Mux12.IN2
select[0] => Mux13.IN2
select[0] => Mux14.IN2
select[0] => Mux15.IN2
select[1] => Mux0.IN1
select[1] => Mux1.IN1
select[1] => Mux2.IN1
select[1] => Mux3.IN1
select[1] => Mux4.IN1
select[1] => Mux5.IN1
select[1] => Mux6.IN1
select[1] => Mux7.IN1
select[1] => Mux8.IN1
select[1] => Mux9.IN1
select[1] => Mux10.IN1
select[1] => Mux11.IN1
select[1] => Mux12.IN1
select[1] => Mux13.IN1
select[1] => Mux14.IN1
select[1] => Mux15.IN1
select[2] => Mux0.IN0
select[2] => Mux1.IN0
select[2] => Mux2.IN0
select[2] => Mux3.IN0
select[2] => Mux4.IN0
select[2] => Mux5.IN0
select[2] => Mux6.IN0
select[2] => Mux7.IN0
select[2] => Mux8.IN0
select[2] => Mux9.IN0
select[2] => Mux10.IN0
select[2] => Mux11.IN0
select[2] => Mux12.IN0
select[2] => Mux13.IN0
select[2] => Mux14.IN0
select[2] => Mux15.IN0
R0[0] => Mux15.IN3
R0[1] => Mux14.IN3
R0[2] => Mux13.IN3
R0[3] => Mux12.IN3
R0[4] => Mux11.IN3
R0[5] => Mux10.IN3
R0[6] => Mux9.IN3
R0[7] => Mux8.IN3
R0[8] => Mux7.IN3
R0[9] => Mux6.IN3
R0[10] => Mux5.IN3
R0[11] => Mux4.IN3
R0[12] => Mux3.IN3
R0[13] => Mux2.IN3
R0[14] => Mux1.IN3
R0[15] => Mux0.IN3
R1[0] => Mux15.IN4
R1[1] => Mux14.IN4
R1[2] => Mux13.IN4
R1[3] => Mux12.IN4
R1[4] => Mux11.IN4
R1[5] => Mux10.IN4
R1[6] => Mux9.IN4
R1[7] => Mux8.IN4
R1[8] => Mux7.IN4
R1[9] => Mux6.IN4
R1[10] => Mux5.IN4
R1[11] => Mux4.IN4
R1[12] => Mux3.IN4
R1[13] => Mux2.IN4
R1[14] => Mux1.IN4
R1[15] => Mux0.IN4
R2[0] => Mux15.IN5
R2[1] => Mux14.IN5
R2[2] => Mux13.IN5
R2[3] => Mux12.IN5
R2[4] => Mux11.IN5
R2[5] => Mux10.IN5
R2[6] => Mux9.IN5
R2[7] => Mux8.IN5
R2[8] => Mux7.IN5
R2[9] => Mux6.IN5
R2[10] => Mux5.IN5
R2[11] => Mux4.IN5
R2[12] => Mux3.IN5
R2[13] => Mux2.IN5
R2[14] => Mux1.IN5
R2[15] => Mux0.IN5
R3[0] => Mux15.IN6
R3[1] => Mux14.IN6
R3[2] => Mux13.IN6
R3[3] => Mux12.IN6
R3[4] => Mux11.IN6
R3[5] => Mux10.IN6
R3[6] => Mux9.IN6
R3[7] => Mux8.IN6
R3[8] => Mux7.IN6
R3[9] => Mux6.IN6
R3[10] => Mux5.IN6
R3[11] => Mux4.IN6
R3[12] => Mux3.IN6
R3[13] => Mux2.IN6
R3[14] => Mux1.IN6
R3[15] => Mux0.IN6
R4[0] => Mux15.IN7
R4[1] => Mux14.IN7
R4[2] => Mux13.IN7
R4[3] => Mux12.IN7
R4[4] => Mux11.IN7
R4[5] => Mux10.IN7
R4[6] => Mux9.IN7
R4[7] => Mux8.IN7
R4[8] => Mux7.IN7
R4[9] => Mux6.IN7
R4[10] => Mux5.IN7
R4[11] => Mux4.IN7
R4[12] => Mux3.IN7
R4[13] => Mux2.IN7
R4[14] => Mux1.IN7
R4[15] => Mux0.IN7
R5[0] => Mux15.IN8
R5[1] => Mux14.IN8
R5[2] => Mux13.IN8
R5[3] => Mux12.IN8
R5[4] => Mux11.IN8
R5[5] => Mux10.IN8
R5[6] => Mux9.IN8
R5[7] => Mux8.IN8
R5[8] => Mux7.IN8
R5[9] => Mux6.IN8
R5[10] => Mux5.IN8
R5[11] => Mux4.IN8
R5[12] => Mux3.IN8
R5[13] => Mux2.IN8
R5[14] => Mux1.IN8
R5[15] => Mux0.IN8
R6[0] => Mux15.IN9
R6[1] => Mux14.IN9
R6[2] => Mux13.IN9
R6[3] => Mux12.IN9
R6[4] => Mux11.IN9
R6[5] => Mux10.IN9
R6[6] => Mux9.IN9
R6[7] => Mux8.IN9
R6[8] => Mux7.IN9
R6[9] => Mux6.IN9
R6[10] => Mux5.IN9
R6[11] => Mux4.IN9
R6[12] => Mux3.IN9
R6[13] => Mux2.IN9
R6[14] => Mux1.IN9
R6[15] => Mux0.IN9
R7[0] => Mux15.IN10
R7[1] => Mux14.IN10
R7[2] => Mux13.IN10
R7[3] => Mux12.IN10
R7[4] => Mux11.IN10
R7[5] => Mux10.IN10
R7[6] => Mux9.IN10
R7[7] => Mux8.IN10
R7[8] => Mux7.IN10
R7[9] => Mux6.IN10
R7[10] => Mux5.IN10
R7[11] => Mux4.IN10
R7[12] => Mux3.IN10
R7[13] => Mux2.IN10
R7[14] => Mux1.IN10
R7[15] => Mux0.IN10
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Level_ModelSim_v|RegisterFile_v:b2v_inst4|reg16bit:b2v_inst3
data[0] => out[0]$latch.DATAIN
data[1] => out[1]$latch.DATAIN
data[2] => out[2]$latch.DATAIN
data[3] => out[3]$latch.DATAIN
data[4] => out[4]$latch.DATAIN
data[5] => out[5]$latch.DATAIN
data[6] => out[6]$latch.DATAIN
data[7] => out[7]$latch.DATAIN
data[8] => out[8]$latch.DATAIN
data[9] => out[9]$latch.DATAIN
data[10] => out[10]$latch.DATAIN
data[11] => out[11]$latch.DATAIN
data[12] => out[12]$latch.DATAIN
data[13] => out[13]$latch.DATAIN
data[14] => out[14]$latch.DATAIN
data[15] => out[15]$latch.DATAIN
load => Decoder0.IN0
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
clear => out[2]$latch.ACLR
clear => out[1]$latch.ACLR
clear => out[0]$latch.ACLR
clear => out[3]$latch.ACLR
clear => out[4]$latch.ACLR
clear => out[5]$latch.ACLR
clear => out[6]$latch.ACLR
clear => out[7]$latch.ACLR
clear => out[8]$latch.ACLR
clear => out[9]$latch.ACLR
clear => out[10]$latch.ACLR
clear => out[11]$latch.ACLR
clear => out[12]$latch.ACLR
clear => out[13]$latch.ACLR
clear => out[14]$latch.ACLR
clear => out[15]$latch.ACLR


|Top_Level_ModelSim_v|RegisterFile_v:b2v_inst4|reg16bit:b2v_inst4
data[0] => out[0]$latch.DATAIN
data[1] => out[1]$latch.DATAIN
data[2] => out[2]$latch.DATAIN
data[3] => out[3]$latch.DATAIN
data[4] => out[4]$latch.DATAIN
data[5] => out[5]$latch.DATAIN
data[6] => out[6]$latch.DATAIN
data[7] => out[7]$latch.DATAIN
data[8] => out[8]$latch.DATAIN
data[9] => out[9]$latch.DATAIN
data[10] => out[10]$latch.DATAIN
data[11] => out[11]$latch.DATAIN
data[12] => out[12]$latch.DATAIN
data[13] => out[13]$latch.DATAIN
data[14] => out[14]$latch.DATAIN
data[15] => out[15]$latch.DATAIN
load => Decoder0.IN0
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
clear => out[2]$latch.ACLR
clear => out[1]$latch.ACLR
clear => out[0]$latch.ACLR
clear => out[3]$latch.ACLR
clear => out[4]$latch.ACLR
clear => out[5]$latch.ACLR
clear => out[6]$latch.ACLR
clear => out[7]$latch.ACLR
clear => out[8]$latch.ACLR
clear => out[9]$latch.ACLR
clear => out[10]$latch.ACLR
clear => out[11]$latch.ACLR
clear => out[12]$latch.ACLR
clear => out[13]$latch.ACLR
clear => out[14]$latch.ACLR
clear => out[15]$latch.ACLR


|Top_Level_ModelSim_v|RegisterFile_v:b2v_inst4|reg16bit:b2v_inst5
data[0] => out[0]$latch.DATAIN
data[1] => out[1]$latch.DATAIN
data[2] => out[2]$latch.DATAIN
data[3] => out[3]$latch.DATAIN
data[4] => out[4]$latch.DATAIN
data[5] => out[5]$latch.DATAIN
data[6] => out[6]$latch.DATAIN
data[7] => out[7]$latch.DATAIN
data[8] => out[8]$latch.DATAIN
data[9] => out[9]$latch.DATAIN
data[10] => out[10]$latch.DATAIN
data[11] => out[11]$latch.DATAIN
data[12] => out[12]$latch.DATAIN
data[13] => out[13]$latch.DATAIN
data[14] => out[14]$latch.DATAIN
data[15] => out[15]$latch.DATAIN
load => Decoder0.IN0
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
clear => out[2]$latch.ACLR
clear => out[1]$latch.ACLR
clear => out[0]$latch.ACLR
clear => out[3]$latch.ACLR
clear => out[4]$latch.ACLR
clear => out[5]$latch.ACLR
clear => out[6]$latch.ACLR
clear => out[7]$latch.ACLR
clear => out[8]$latch.ACLR
clear => out[9]$latch.ACLR
clear => out[10]$latch.ACLR
clear => out[11]$latch.ACLR
clear => out[12]$latch.ACLR
clear => out[13]$latch.ACLR
clear => out[14]$latch.ACLR
clear => out[15]$latch.ACLR


|Top_Level_ModelSim_v|RegisterFile_v:b2v_inst4|reg16bit:b2v_inst6
data[0] => out[0]$latch.DATAIN
data[1] => out[1]$latch.DATAIN
data[2] => out[2]$latch.DATAIN
data[3] => out[3]$latch.DATAIN
data[4] => out[4]$latch.DATAIN
data[5] => out[5]$latch.DATAIN
data[6] => out[6]$latch.DATAIN
data[7] => out[7]$latch.DATAIN
data[8] => out[8]$latch.DATAIN
data[9] => out[9]$latch.DATAIN
data[10] => out[10]$latch.DATAIN
data[11] => out[11]$latch.DATAIN
data[12] => out[12]$latch.DATAIN
data[13] => out[13]$latch.DATAIN
data[14] => out[14]$latch.DATAIN
data[15] => out[15]$latch.DATAIN
load => Decoder0.IN0
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
clear => out[2]$latch.ACLR
clear => out[1]$latch.ACLR
clear => out[0]$latch.ACLR
clear => out[3]$latch.ACLR
clear => out[4]$latch.ACLR
clear => out[5]$latch.ACLR
clear => out[6]$latch.ACLR
clear => out[7]$latch.ACLR
clear => out[8]$latch.ACLR
clear => out[9]$latch.ACLR
clear => out[10]$latch.ACLR
clear => out[11]$latch.ACLR
clear => out[12]$latch.ACLR
clear => out[13]$latch.ACLR
clear => out[14]$latch.ACLR
clear => out[15]$latch.ACLR


|Top_Level_ModelSim_v|RegisterFile_v:b2v_inst4|reg16bit:b2v_inst7
data[0] => out[0]$latch.DATAIN
data[1] => out[1]$latch.DATAIN
data[2] => out[2]$latch.DATAIN
data[3] => out[3]$latch.DATAIN
data[4] => out[4]$latch.DATAIN
data[5] => out[5]$latch.DATAIN
data[6] => out[6]$latch.DATAIN
data[7] => out[7]$latch.DATAIN
data[8] => out[8]$latch.DATAIN
data[9] => out[9]$latch.DATAIN
data[10] => out[10]$latch.DATAIN
data[11] => out[11]$latch.DATAIN
data[12] => out[12]$latch.DATAIN
data[13] => out[13]$latch.DATAIN
data[14] => out[14]$latch.DATAIN
data[15] => out[15]$latch.DATAIN
load => Decoder0.IN0
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
clear => out[2]$latch.ACLR
clear => out[1]$latch.ACLR
clear => out[0]$latch.ACLR
clear => out[3]$latch.ACLR
clear => out[4]$latch.ACLR
clear => out[5]$latch.ACLR
clear => out[6]$latch.ACLR
clear => out[7]$latch.ACLR
clear => out[8]$latch.ACLR
clear => out[9]$latch.ACLR
clear => out[10]$latch.ACLR
clear => out[11]$latch.ACLR
clear => out[12]$latch.ACLR
clear => out[13]$latch.ACLR
clear => out[14]$latch.ACLR
clear => out[15]$latch.ACLR


|Top_Level_ModelSim_v|RegisterFile_v:b2v_inst4|reg16bit:b2v_inst8
data[0] => out[0]$latch.DATAIN
data[1] => out[1]$latch.DATAIN
data[2] => out[2]$latch.DATAIN
data[3] => out[3]$latch.DATAIN
data[4] => out[4]$latch.DATAIN
data[5] => out[5]$latch.DATAIN
data[6] => out[6]$latch.DATAIN
data[7] => out[7]$latch.DATAIN
data[8] => out[8]$latch.DATAIN
data[9] => out[9]$latch.DATAIN
data[10] => out[10]$latch.DATAIN
data[11] => out[11]$latch.DATAIN
data[12] => out[12]$latch.DATAIN
data[13] => out[13]$latch.DATAIN
data[14] => out[14]$latch.DATAIN
data[15] => out[15]$latch.DATAIN
load => Decoder0.IN0
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
clear => out[2]$latch.ACLR
clear => out[1]$latch.ACLR
clear => out[0]$latch.ACLR
clear => out[3]$latch.ACLR
clear => out[4]$latch.ACLR
clear => out[5]$latch.ACLR
clear => out[6]$latch.ACLR
clear => out[7]$latch.ACLR
clear => out[8]$latch.ACLR
clear => out[9]$latch.ACLR
clear => out[10]$latch.ACLR
clear => out[11]$latch.ACLR
clear => out[12]$latch.ACLR
clear => out[13]$latch.ACLR
clear => out[14]$latch.ACLR
clear => out[15]$latch.ACLR


|Top_Level_ModelSim_v|RegisterFile_v:b2v_inst4|reg16bit:b2v_inst9
data[0] => out[0]$latch.DATAIN
data[1] => out[1]$latch.DATAIN
data[2] => out[2]$latch.DATAIN
data[3] => out[3]$latch.DATAIN
data[4] => out[4]$latch.DATAIN
data[5] => out[5]$latch.DATAIN
data[6] => out[6]$latch.DATAIN
data[7] => out[7]$latch.DATAIN
data[8] => out[8]$latch.DATAIN
data[9] => out[9]$latch.DATAIN
data[10] => out[10]$latch.DATAIN
data[11] => out[11]$latch.DATAIN
data[12] => out[12]$latch.DATAIN
data[13] => out[13]$latch.DATAIN
data[14] => out[14]$latch.DATAIN
data[15] => out[15]$latch.DATAIN
load => Decoder0.IN0
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
clear => out[2]$latch.ACLR
clear => out[1]$latch.ACLR
clear => out[0]$latch.ACLR
clear => out[3]$latch.ACLR
clear => out[4]$latch.ACLR
clear => out[5]$latch.ACLR
clear => out[6]$latch.ACLR
clear => out[7]$latch.ACLR
clear => out[8]$latch.ACLR
clear => out[9]$latch.ACLR
clear => out[10]$latch.ACLR
clear => out[11]$latch.ACLR
clear => out[12]$latch.ACLR
clear => out[13]$latch.ACLR
clear => out[14]$latch.ACLR
clear => out[15]$latch.ACLR


|Top_Level_ModelSim_v|PC:b2v_inst5
CLK => out[0]~reg0.CLK
CLK => out[1]~reg0.CLK
CLK => out[2]~reg0.CLK
CLK => out[3]~reg0.CLK
CLK => out[4]~reg0.CLK
CLK => out[5]~reg0.CLK
CLK => out[6]~reg0.CLK
CLK => out[7]~reg0.CLK
CLK => out[8]~reg0.CLK
CLK => out[9]~reg0.CLK
CLK => out[10]~reg0.CLK
CLK => out[11]~reg0.CLK
CLK => out[12]~reg0.CLK
CLK => out[13]~reg0.CLK
CLK => out[14]~reg0.CLK
CLK => out[15]~reg0.CLK
PS[0] => Mux0.IN3
PS[0] => Mux1.IN3
PS[0] => Mux2.IN3
PS[0] => Mux3.IN3
PS[0] => Mux4.IN3
PS[0] => Mux5.IN3
PS[0] => Mux6.IN3
PS[0] => Mux7.IN3
PS[0] => Mux8.IN3
PS[0] => Mux9.IN3
PS[0] => Mux10.IN3
PS[0] => Mux11.IN3
PS[0] => Mux12.IN3
PS[0] => Mux13.IN3
PS[0] => Mux14.IN3
PS[0] => Mux15.IN3
PS[1] => Mux0.IN2
PS[1] => Mux1.IN2
PS[1] => Mux2.IN2
PS[1] => Mux3.IN2
PS[1] => Mux4.IN2
PS[1] => Mux5.IN2
PS[1] => Mux6.IN2
PS[1] => Mux7.IN2
PS[1] => Mux8.IN2
PS[1] => Mux9.IN2
PS[1] => Mux10.IN2
PS[1] => Mux11.IN2
PS[1] => Mux12.IN2
PS[1] => Mux13.IN2
PS[1] => Mux14.IN2
PS[1] => Mux15.IN2
D[0] => Mux15.IN4
D[1] => Mux14.IN4
D[2] => Mux13.IN4
D[3] => Mux12.IN4
D[4] => Mux11.IN4
D[5] => Mux10.IN4
D[6] => Mux9.IN4
D[7] => Mux8.IN4
D[8] => Mux7.IN4
D[9] => Mux6.IN4
D[10] => Mux5.IN4
D[11] => Mux4.IN4
D[12] => Mux3.IN4
D[13] => Mux2.IN4
D[14] => Mux1.IN4
D[15] => Mux0.IN4
AD[0] => Add1.IN16
AD[1] => Add1.IN15
AD[2] => Add1.IN14
AD[3] => Add1.IN13
AD[4] => Add1.IN12
AD[5] => Add1.IN11
AD[6] => Add1.IN10
AD[7] => Add1.IN9
AD[8] => Add1.IN8
AD[9] => Add1.IN7
AD[10] => Add1.IN6
AD[11] => Add1.IN5
AD[12] => Add1.IN4
AD[13] => Add1.IN3
AD[14] => Add1.IN2
AD[15] => Add1.IN1
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


