

================================================================
== Vitis HLS Report for 'dataflow_in_loop_LOOP_S_OUTER'
================================================================
* Date:           Thu Jan 27 10:53:50 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      176|      176| 1.760 us | 1.760 us |   60|   60| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_runSysArr_fu_280                                     |runSysArr                              |       59|       59| 0.590 us | 0.590 us |   59|   59|   none  |
        |grp_runOutputL1toL2_fu_310                               |runOutputL1toL2                        |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
        |grp_runWeight2Reg_fu_341                                 |runWeight2Reg                          |       56|       56| 0.560 us | 0.560 us |   56|   56|   none  |
        |grp_runDataL2toL1_fu_363                                 |runDataL2toL1                          |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
        |call_ln394_dataflow_in_loop_LOOP_S_OUTER_entry28_fu_385  |dataflow_in_loop_LOOP_S_OUTER_entry28  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +---------------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wo_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %wo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 8 'read' 'wo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ho_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %ho" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 9 'read' 'ho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%so_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 10 'read' 'so_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ro_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ro" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 11 'read' 'ro_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%co_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 12 'read' 'co_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ko_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 13 'read' 'ko_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_auto.i1184, i1184 %param" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 14 'read' 'param_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%param_c12 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 15 'alloca' 'param_c12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1120> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%so_c11 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 16 'alloca' 'so_c11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ro_c10 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 17 'alloca' 'ro_c10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%co_c9 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 18 'alloca' 'co_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ko_1_c8 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 19 'alloca' 'ko_1_c8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%param_c7 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 20 'alloca' 'param_c7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1184> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wo_c6 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 21 'alloca' 'wo_c6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wo_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 22 'alloca' 'wo_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ho_c5 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 23 'alloca' 'ho_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ho_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 24 'alloca' 'ho_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%so_c4 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 25 'alloca' 'so_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%so_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 26 'alloca' 'so_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ro_c3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 27 'alloca' 'ro_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ro_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 28 'alloca' 'ro_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%co_c2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 29 'alloca' 'co_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%co_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 30 'alloca' 'co_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ko_1_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 31 'alloca' 'ko_1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%param_c1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 32 'alloca' 'param_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1120> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%param_c = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 33 'alloca' 'param_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1184> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.59ns)   --->   "%data_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:379]   --->   Operation 34 'alloca' 'data_l1_0' <Predicate = true> <Delay = 0.59>
ST_1 : Operation 35 [1/1] (0.59ns)   --->   "%data_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:379]   --->   Operation 35 'alloca' 'data_l1_1' <Predicate = true> <Delay = 0.59>
ST_1 : Operation 36 [1/1] (0.59ns)   --->   "%data_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:379]   --->   Operation 36 'alloca' 'data_l1_2' <Predicate = true> <Delay = 0.59>
ST_1 : Operation 37 [1/1] (0.59ns)   --->   "%data_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:379]   --->   Operation 37 'alloca' 'data_l1_3' <Predicate = true> <Delay = 0.59>
ST_1 : Operation 38 [1/1] (1.15ns)   --->   "%output_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:380]   --->   Operation 38 'alloca' 'output_l1_0' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 39 [1/1] (1.15ns)   --->   "%output_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:380]   --->   Operation 39 'alloca' 'output_l1_1' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 40 [1/1] (1.15ns)   --->   "%output_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:380]   --->   Operation 40 'alloca' 'output_l1_2' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 41 [1/1] (1.15ns)   --->   "%output_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:380]   --->   Operation 41 'alloca' 'output_l1_3' <Predicate = true> <Delay = 1.15>
ST_1 : Operation 42 [1/1] (1.45ns)   --->   "%call_ln394 = call void @dataflow_in_loop_LOOP_S_OUTER.entry28, i1184 %param_read, i12 %ko_1_read, i32 %co_read, i32 %ro_read, i32 %so_read, i11 %ho_read, i11 %wo_read, i1184 %param_c, i1120 %param_c1, i12 %ko_1_c, i32 %co_c, i11 %co_c2, i32 %ro_c, i11 %ro_c3, i32 %so_c, i11 %so_c4, i11 %ho_c, i11 %ho_c5, i11 %wo_c, i11 %wo_c6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 42 'call' 'call_ln394' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.00ns)   --->   "%call_ret = call i128 @runWeight2Reg, i1184 %param_c, i12 %ko_1_c, i32 %co_c, i32 %ro_c, i32 %so_c, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i1184 %param_c7, i11 %ko_1_c8, i32 %co_c9, i32 %ro_c10, i32 %so_c11, void %call_ln394, void %call_ln394" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 43 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln389 = call void @runDataL2toL1, i8 %data_l1_0, i8 %data_l1_1, i8 %data_l1_2, i8 %data_l1_3, i1120 %param_c1, i11 %co_c2, i11 %ho_c, i11 %wo_c, i11 %ro_c3, i11 %so_c4, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, void %call_ln394" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389]   --->   Operation 44 'call' 'call_ln389' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "%call_ret = call i128 @runWeight2Reg, i1184 %param_c, i12 %ko_1_c, i32 %co_c, i32 %ro_c, i32 %so_c, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i1184 %param_c7, i11 %ko_1_c8, i32 %co_c9, i32 %ro_c10, i32 %so_c11, void %call_ln394, void %call_ln394" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 45 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%weight_regfile_0_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 46 'extractvalue' 'weight_regfile_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%weight_regfile_0_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 47 'extractvalue' 'weight_regfile_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%weight_regfile_0_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 48 'extractvalue' 'weight_regfile_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%weight_regfile_0_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 49 'extractvalue' 'weight_regfile_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%weight_regfile_1_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 50 'extractvalue' 'weight_regfile_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weight_regfile_1_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 51 'extractvalue' 'weight_regfile_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%weight_regfile_1_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 52 'extractvalue' 'weight_regfile_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weight_regfile_1_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 53 'extractvalue' 'weight_regfile_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%weight_regfile_2_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 54 'extractvalue' 'weight_regfile_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weight_regfile_2_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 55 'extractvalue' 'weight_regfile_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%weight_regfile_2_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 56 'extractvalue' 'weight_regfile_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weight_regfile_2_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 57 'extractvalue' 'weight_regfile_2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%weight_regfile_3_0 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 58 'extractvalue' 'weight_regfile_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%weight_regfile_3_1 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 59 'extractvalue' 'weight_regfile_3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%weight_regfile_3_2 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 60 'extractvalue' 'weight_regfile_3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%weight_regfile_3_3 = extractvalue i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:388]   --->   Operation 61 'extractvalue' 'weight_regfile_3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln389 = call void @runDataL2toL1, i8 %data_l1_0, i8 %data_l1_1, i8 %data_l1_2, i8 %data_l1_3, i1120 %param_c1, i11 %co_c2, i11 %ho_c, i11 %wo_c, i11 %ro_c3, i11 %so_c4, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, void %call_ln394" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389]   --->   Operation 62 'call' 'call_ln389' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln390 = call void @runSysArr, i8 %weight_regfile_0_0, i8 %weight_regfile_0_1, i8 %weight_regfile_0_2, i8 %weight_regfile_0_3, i8 %weight_regfile_1_0, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2, i8 %weight_regfile_1_3, i8 %weight_regfile_2_0, i8 %weight_regfile_2_1, i8 %weight_regfile_2_2, i8 %weight_regfile_2_3, i8 %weight_regfile_3_0, i8 %weight_regfile_3_1, i8 %weight_regfile_3_2, i8 %weight_regfile_3_3, i8 %data_l1_0, i8 %data_l1_1, i8 %data_l1_2, i8 %data_l1_3, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i1184 %param_c7, i1120 %param_c12, void %call_ln389, i128 %call_ret, i128 %call_ret, i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390]   --->   Operation 63 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln390 = call void @runSysArr, i8 %weight_regfile_0_0, i8 %weight_regfile_0_1, i8 %weight_regfile_0_2, i8 %weight_regfile_0_3, i8 %weight_regfile_1_0, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2, i8 %weight_regfile_1_3, i8 %weight_regfile_2_0, i8 %weight_regfile_2_1, i8 %weight_regfile_2_2, i8 %weight_regfile_2_3, i8 %weight_regfile_3_0, i8 %weight_regfile_3_1, i8 %weight_regfile_3_2, i8 %weight_regfile_3_3, i8 %data_l1_0, i8 %data_l1_1, i8 %data_l1_2, i8 %data_l1_3, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i1184 %param_c7, i1120 %param_c12, void %call_ln389, i128 %call_ret, i128 %call_ret, i128 %call_ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390]   --->   Operation 64 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln394 = call void @runOutputL1toL2, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i1120 %param_c12, i11 %ko_1_c8, i11 %ho_c5, i11 %wo_c6, i32 %ro_c10, i32 %co_c9, i32 %so_c11, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, void %call_ln390, void %call_ln390, void %call_ln390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 65 'call' 'call_ln394' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln365 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 66 'specdataflowpipeline' 'specdataflowpipeline_ln365' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @param_c_str, i32, void @p_str, void @p_str, i32, i32, i1184 %param_c, i1184 %param_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 67 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i1184 %param_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 68 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @param_c1_str, i32, void @p_str, void @p_str, i32, i32, i1120 %param_c1, i1120 %param_c1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 69 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i1120 %param_c1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 70 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @ko_OC_1_c_str, i32, void @p_str, void @p_str, i32, i32, i12 %ko_1_c, i12 %ko_1_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 71 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i12 %ko_1_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 72 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @co_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %co_c, i32 %co_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 73 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i32 %co_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 74 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @co_c2_str, i32, void @p_str, void @p_str, i32, i32, i11 %co_c2, i11 %co_c2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 75 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %co_c2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 76 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @ro_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %ro_c, i32 %ro_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 77 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i32 %ro_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 78 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @ro_c3_str, i32, void @p_str, void @p_str, i32, i32, i11 %ro_c3, i11 %ro_c3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 79 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %ro_c3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 80 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @so_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %so_c, i32 %so_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 81 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i32 %so_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 82 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @so_c4_str, i32, void @p_str, void @p_str, i32, i32, i11 %so_c4, i11 %so_c4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 83 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %so_c4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 84 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @ho_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %ho_c, i11 %ho_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 85 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %ho_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 86 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @ho_c5_str, i32, void @p_str, void @p_str, i32, i32, i11 %ho_c5, i11 %ho_c5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 87 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %ho_c5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 88 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @wo_c_str, i32, void @p_str, void @p_str, i32, i32, i11 %wo_c, i11 %wo_c" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 89 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %wo_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 90 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @wo_c6_str, i32, void @p_str, void @p_str, i32, i32, i11 %wo_c6, i11 %wo_c6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 91 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %wo_c6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 92 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @param_c7_str, i32, void @p_str, void @p_str, i32, i32, i1184 %param_c7, i1184 %param_c7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 93 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i1184 %param_c7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 94 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @ko_OC_1_c8_str, i32, void @p_str, void @p_str, i32, i32, i11 %ko_1_c8, i11 %ko_1_c8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 95 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i11 %ko_1_c8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 96 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @co_c9_str, i32, void @p_str, void @p_str, i32, i32, i32 %co_c9, i32 %co_c9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 97 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i32 %co_c9, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 98 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @ro_c10_str, i32, void @p_str, void @p_str, i32, i32, i32 %ro_c10, i32 %ro_c10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 99 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i32 %ro_c10, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 100 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @so_c11_str, i32, void @p_str, void @p_str, i32, i32, i32 %so_c11, i32 %so_c11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 101 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i32 %so_c11, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 102 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @param_c12_str, i32, void @p_str, void @p_str, i32, i32, i1120 %param_c12, i1120 %param_c12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 103 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln394 = specinterface void @_ssdm_op_SpecInterface, i1120 %param_c12, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 104 'specinterface' 'specinterface_ln394' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln394 = call void @runOutputL1toL2, i32 %output_l1_0, i32 %output_l1_1, i32 %output_l1_2, i32 %output_l1_3, i1120 %param_c12, i11 %ko_1_c8, i11 %ho_c5, i11 %wo_c6, i32 %ro_c10, i32 %co_c9, i32 %so_c11, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, void %call_ln390, void %call_ln390, void %call_ln390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 105 'call' 'call_ln394' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln365 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 106 'ret' 'ret_ln365' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ param]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ko_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ co]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ro]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ so]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ho]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wo_read                    (read                ) [ 00000000]
ho_read                    (read                ) [ 00000000]
so_read                    (read                ) [ 00000000]
ro_read                    (read                ) [ 00000000]
co_read                    (read                ) [ 00000000]
ko_1_read                  (read                ) [ 00000000]
param_read                 (read                ) [ 00000000]
param_c12                  (alloca              ) [ 00111111]
so_c11                     (alloca              ) [ 00111111]
ro_c10                     (alloca              ) [ 00111111]
co_c9                      (alloca              ) [ 00111111]
ko_1_c8                    (alloca              ) [ 00111111]
param_c7                   (alloca              ) [ 00111111]
wo_c6                      (alloca              ) [ 01111111]
wo_c                       (alloca              ) [ 01111111]
ho_c5                      (alloca              ) [ 01111111]
ho_c                       (alloca              ) [ 01111111]
so_c4                      (alloca              ) [ 01111111]
so_c                       (alloca              ) [ 01111111]
ro_c3                      (alloca              ) [ 01111111]
ro_c                       (alloca              ) [ 01111111]
co_c2                      (alloca              ) [ 01111111]
co_c                       (alloca              ) [ 01111111]
ko_1_c                     (alloca              ) [ 01111111]
param_c1                   (alloca              ) [ 01111111]
param_c                    (alloca              ) [ 01111111]
data_l1_0                  (alloca              ) [ 00111100]
data_l1_1                  (alloca              ) [ 00111100]
data_l1_2                  (alloca              ) [ 00111100]
data_l1_3                  (alloca              ) [ 00111100]
output_l1_0                (alloca              ) [ 00111111]
output_l1_1                (alloca              ) [ 00111111]
output_l1_2                (alloca              ) [ 00111111]
output_l1_3                (alloca              ) [ 00111111]
call_ln394                 (call                ) [ 00000000]
call_ret                   (call                ) [ 00000000]
weight_regfile_0_0         (extractvalue        ) [ 00001100]
weight_regfile_0_1         (extractvalue        ) [ 00001100]
weight_regfile_0_2         (extractvalue        ) [ 00001100]
weight_regfile_0_3         (extractvalue        ) [ 00001100]
weight_regfile_1_0         (extractvalue        ) [ 00001100]
weight_regfile_1_1         (extractvalue        ) [ 00001100]
weight_regfile_1_2         (extractvalue        ) [ 00001100]
weight_regfile_1_3         (extractvalue        ) [ 00001100]
weight_regfile_2_0         (extractvalue        ) [ 00001100]
weight_regfile_2_1         (extractvalue        ) [ 00001100]
weight_regfile_2_2         (extractvalue        ) [ 00001100]
weight_regfile_2_3         (extractvalue        ) [ 00001100]
weight_regfile_3_0         (extractvalue        ) [ 00001100]
weight_regfile_3_1         (extractvalue        ) [ 00001100]
weight_regfile_3_2         (extractvalue        ) [ 00001100]
weight_regfile_3_3         (extractvalue        ) [ 00001100]
call_ln389                 (call                ) [ 00000000]
call_ln390                 (call                ) [ 00000000]
specdataflowpipeline_ln365 (specdataflowpipeline) [ 00000000]
empty                      (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_75                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_76                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_77                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_78                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_79                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_80                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_81                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_82                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_83                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_84                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_85                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_86                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_87                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_88                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_89                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_90                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_91                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
empty_92                   (specchannel         ) [ 00000000]
specinterface_ln394        (specinterface       ) [ 00000000]
call_ln394                 (call                ) [ 00000000]
ret_ln365                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="param">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ko_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="co">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ro">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="so">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="so"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ho">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_l2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_l2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_l2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_l2_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_l2_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_l2_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_l2_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_l2_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_l2_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_l2_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_l2_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_l2_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_l2_reduction_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_l2_reduction_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l2_reduction_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l2_reduction_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1184"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_LOOP_S_OUTER.entry28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runWeight2Reg"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runDataL2toL1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runSysArr"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runOutputL1toL2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_c_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_c1_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_OC_1_c_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_c_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_c2_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro_c_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro_c3_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="so_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="so_c4_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho_c_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho_c5_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo_c_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo_c6_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_c7_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_OC_1_c8_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_c9_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro_c10_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="so_c11_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_c12_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="param_c12_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1120" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="param_c12/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="so_c11_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="so_c11/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="ro_c10_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ro_c10/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="co_c9_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co_c9/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ko_1_c8_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ko_1_c8/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="param_c7_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="1184" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="param_c7/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="wo_c6_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wo_c6/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="wo_c_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wo_c/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ho_c5_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ho_c5/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ho_c_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ho_c/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="so_c4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="so_c4/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="so_c_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="so_c/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ro_c3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ro_c3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="ro_c_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ro_c/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="co_c2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co_c2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="co_c_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co_c/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="ko_1_c_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ko_1_c/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="param_c1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="1120" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="param_c1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="param_c_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="1184" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="param_c/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="data_l1_0_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1_0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="data_l1_1_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="data_l1_2_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="data_l1_3_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l1_3/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="output_l1_0_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="output_l1_1_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="output_l1_2_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="output_l1_3_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_3/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="wo_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="11" slack="0"/>
<pin id="241" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wo_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="ho_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="11" slack="0"/>
<pin id="247" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ho_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="so_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="so_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="ro_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ro_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="co_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ko_1_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="0" index="1" bw="12" slack="0"/>
<pin id="271" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_1_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="param_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1184" slack="0"/>
<pin id="276" dir="0" index="1" bw="1184" slack="0"/>
<pin id="277" dir="1" index="2" bw="1184" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_runSysArr_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="1"/>
<pin id="283" dir="0" index="2" bw="8" slack="1"/>
<pin id="284" dir="0" index="3" bw="8" slack="1"/>
<pin id="285" dir="0" index="4" bw="8" slack="1"/>
<pin id="286" dir="0" index="5" bw="8" slack="1"/>
<pin id="287" dir="0" index="6" bw="8" slack="1"/>
<pin id="288" dir="0" index="7" bw="8" slack="1"/>
<pin id="289" dir="0" index="8" bw="8" slack="1"/>
<pin id="290" dir="0" index="9" bw="8" slack="1"/>
<pin id="291" dir="0" index="10" bw="8" slack="1"/>
<pin id="292" dir="0" index="11" bw="8" slack="1"/>
<pin id="293" dir="0" index="12" bw="8" slack="1"/>
<pin id="294" dir="0" index="13" bw="8" slack="1"/>
<pin id="295" dir="0" index="14" bw="8" slack="1"/>
<pin id="296" dir="0" index="15" bw="8" slack="1"/>
<pin id="297" dir="0" index="16" bw="8" slack="1"/>
<pin id="298" dir="0" index="17" bw="8" slack="2147483647"/>
<pin id="299" dir="0" index="18" bw="8" slack="2147483647"/>
<pin id="300" dir="0" index="19" bw="8" slack="2147483647"/>
<pin id="301" dir="0" index="20" bw="8" slack="2147483647"/>
<pin id="302" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="25" bw="1184" slack="3"/>
<pin id="307" dir="0" index="26" bw="1120" slack="3"/>
<pin id="308" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln390/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_runOutputL1toL2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="5" bw="1120" slack="5"/>
<pin id="317" dir="0" index="6" bw="11" slack="5"/>
<pin id="318" dir="0" index="7" bw="11" slack="5"/>
<pin id="319" dir="0" index="8" bw="11" slack="5"/>
<pin id="320" dir="0" index="9" bw="32" slack="5"/>
<pin id="321" dir="0" index="10" bw="32" slack="5"/>
<pin id="322" dir="0" index="11" bw="32" slack="5"/>
<pin id="323" dir="0" index="12" bw="32" slack="0"/>
<pin id="324" dir="0" index="13" bw="32" slack="0"/>
<pin id="325" dir="0" index="14" bw="32" slack="0"/>
<pin id="326" dir="0" index="15" bw="32" slack="0"/>
<pin id="327" dir="0" index="16" bw="32" slack="0"/>
<pin id="328" dir="0" index="17" bw="32" slack="0"/>
<pin id="329" dir="0" index="18" bw="32" slack="0"/>
<pin id="330" dir="0" index="19" bw="32" slack="0"/>
<pin id="331" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln394/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_runWeight2Reg_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="128" slack="0"/>
<pin id="343" dir="0" index="1" bw="1184" slack="1"/>
<pin id="344" dir="0" index="2" bw="12" slack="1"/>
<pin id="345" dir="0" index="3" bw="32" slack="1"/>
<pin id="346" dir="0" index="4" bw="32" slack="1"/>
<pin id="347" dir="0" index="5" bw="32" slack="1"/>
<pin id="348" dir="0" index="6" bw="8" slack="0"/>
<pin id="349" dir="0" index="7" bw="8" slack="0"/>
<pin id="350" dir="0" index="8" bw="8" slack="0"/>
<pin id="351" dir="0" index="9" bw="8" slack="0"/>
<pin id="352" dir="0" index="10" bw="1184" slack="1"/>
<pin id="353" dir="0" index="11" bw="11" slack="1"/>
<pin id="354" dir="0" index="12" bw="32" slack="1"/>
<pin id="355" dir="0" index="13" bw="32" slack="1"/>
<pin id="356" dir="0" index="14" bw="32" slack="1"/>
<pin id="357" dir="1" index="15" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_runDataL2toL1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="367" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="368" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="369" dir="0" index="5" bw="1120" slack="1"/>
<pin id="370" dir="0" index="6" bw="11" slack="1"/>
<pin id="371" dir="0" index="7" bw="11" slack="1"/>
<pin id="372" dir="0" index="8" bw="11" slack="1"/>
<pin id="373" dir="0" index="9" bw="11" slack="1"/>
<pin id="374" dir="0" index="10" bw="11" slack="1"/>
<pin id="375" dir="0" index="11" bw="8" slack="0"/>
<pin id="376" dir="0" index="12" bw="8" slack="0"/>
<pin id="377" dir="0" index="13" bw="8" slack="0"/>
<pin id="378" dir="0" index="14" bw="8" slack="0"/>
<pin id="379" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln389/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="call_ln394_dataflow_in_loop_LOOP_S_OUTER_entry28_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="1184" slack="0"/>
<pin id="388" dir="0" index="2" bw="12" slack="0"/>
<pin id="389" dir="0" index="3" bw="32" slack="0"/>
<pin id="390" dir="0" index="4" bw="32" slack="0"/>
<pin id="391" dir="0" index="5" bw="32" slack="0"/>
<pin id="392" dir="0" index="6" bw="11" slack="0"/>
<pin id="393" dir="0" index="7" bw="11" slack="0"/>
<pin id="394" dir="0" index="8" bw="1184" slack="0"/>
<pin id="395" dir="0" index="9" bw="1120" slack="0"/>
<pin id="396" dir="0" index="10" bw="12" slack="0"/>
<pin id="397" dir="0" index="11" bw="32" slack="0"/>
<pin id="398" dir="0" index="12" bw="11" slack="0"/>
<pin id="399" dir="0" index="13" bw="32" slack="0"/>
<pin id="400" dir="0" index="14" bw="11" slack="0"/>
<pin id="401" dir="0" index="15" bw="32" slack="0"/>
<pin id="402" dir="0" index="16" bw="11" slack="0"/>
<pin id="403" dir="0" index="17" bw="11" slack="0"/>
<pin id="404" dir="0" index="18" bw="11" slack="0"/>
<pin id="405" dir="0" index="19" bw="11" slack="0"/>
<pin id="406" dir="0" index="20" bw="11" slack="0"/>
<pin id="407" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln394/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="weight_regfile_0_0_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="128" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_0/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="weight_regfile_0_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="128" slack="0"/>
<pin id="422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_1/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="weight_regfile_0_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="128" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_2/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="weight_regfile_0_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="128" slack="0"/>
<pin id="430" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_0_3/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="weight_regfile_1_0_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="128" slack="0"/>
<pin id="434" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_0/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="weight_regfile_1_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="128" slack="0"/>
<pin id="438" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_1/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="weight_regfile_1_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="128" slack="0"/>
<pin id="442" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_2/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="weight_regfile_1_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="128" slack="0"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_1_3/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="weight_regfile_2_0_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="128" slack="0"/>
<pin id="450" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_0/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="weight_regfile_2_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="128" slack="0"/>
<pin id="454" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_1/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="weight_regfile_2_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="128" slack="0"/>
<pin id="458" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_2/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="weight_regfile_2_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="128" slack="0"/>
<pin id="462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_2_3/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="weight_regfile_3_0_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="128" slack="0"/>
<pin id="466" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_0/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="weight_regfile_3_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="128" slack="0"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_1/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="weight_regfile_3_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="128" slack="0"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_2/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="weight_regfile_3_3_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="128" slack="0"/>
<pin id="478" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="weight_regfile_3_3/3 "/>
</bind>
</comp>

<comp id="480" class="1005" name="param_c12_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1120" slack="3"/>
<pin id="482" dir="1" index="1" bw="1120" slack="3"/>
</pin_list>
<bind>
<opset="param_c12 "/>
</bind>
</comp>

<comp id="486" class="1005" name="so_c11_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="so_c11 "/>
</bind>
</comp>

<comp id="492" class="1005" name="ro_c10_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ro_c10 "/>
</bind>
</comp>

<comp id="498" class="1005" name="co_c9_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="co_c9 "/>
</bind>
</comp>

<comp id="504" class="1005" name="ko_1_c8_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="1"/>
<pin id="506" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ko_1_c8 "/>
</bind>
</comp>

<comp id="510" class="1005" name="param_c7_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1184" slack="1"/>
<pin id="512" dir="1" index="1" bw="1184" slack="1"/>
</pin_list>
<bind>
<opset="param_c7 "/>
</bind>
</comp>

<comp id="516" class="1005" name="wo_c6_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="0"/>
<pin id="518" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="wo_c6 "/>
</bind>
</comp>

<comp id="522" class="1005" name="wo_c_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="0"/>
<pin id="524" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="wo_c "/>
</bind>
</comp>

<comp id="528" class="1005" name="ho_c5_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="0"/>
<pin id="530" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="ho_c5 "/>
</bind>
</comp>

<comp id="534" class="1005" name="ho_c_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="0"/>
<pin id="536" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="ho_c "/>
</bind>
</comp>

<comp id="540" class="1005" name="so_c4_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="0"/>
<pin id="542" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="so_c4 "/>
</bind>
</comp>

<comp id="546" class="1005" name="so_c_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="so_c "/>
</bind>
</comp>

<comp id="552" class="1005" name="ro_c3_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="0"/>
<pin id="554" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="ro_c3 "/>
</bind>
</comp>

<comp id="558" class="1005" name="ro_c_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ro_c "/>
</bind>
</comp>

<comp id="564" class="1005" name="co_c2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="0"/>
<pin id="566" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="co_c2 "/>
</bind>
</comp>

<comp id="570" class="1005" name="co_c_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="co_c "/>
</bind>
</comp>

<comp id="576" class="1005" name="ko_1_c_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="12" slack="0"/>
<pin id="578" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="ko_1_c "/>
</bind>
</comp>

<comp id="582" class="1005" name="param_c1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1120" slack="0"/>
<pin id="584" dir="1" index="1" bw="1120" slack="0"/>
</pin_list>
<bind>
<opset="param_c1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="param_c_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1184" slack="0"/>
<pin id="590" dir="1" index="1" bw="1184" slack="0"/>
</pin_list>
<bind>
<opset="param_c "/>
</bind>
</comp>

<comp id="594" class="1005" name="weight_regfile_0_0_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="1"/>
<pin id="596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_0 "/>
</bind>
</comp>

<comp id="599" class="1005" name="weight_regfile_0_1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="1"/>
<pin id="601" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_1 "/>
</bind>
</comp>

<comp id="604" class="1005" name="weight_regfile_0_2_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="1"/>
<pin id="606" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_2 "/>
</bind>
</comp>

<comp id="609" class="1005" name="weight_regfile_0_3_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="1"/>
<pin id="611" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_0_3 "/>
</bind>
</comp>

<comp id="614" class="1005" name="weight_regfile_1_0_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="1"/>
<pin id="616" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_0 "/>
</bind>
</comp>

<comp id="619" class="1005" name="weight_regfile_1_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="1"/>
<pin id="621" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="weight_regfile_1_2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="1"/>
<pin id="626" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_2 "/>
</bind>
</comp>

<comp id="629" class="1005" name="weight_regfile_1_3_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="1"/>
<pin id="631" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_1_3 "/>
</bind>
</comp>

<comp id="634" class="1005" name="weight_regfile_2_0_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_0 "/>
</bind>
</comp>

<comp id="639" class="1005" name="weight_regfile_2_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="1"/>
<pin id="641" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="weight_regfile_2_2_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="1"/>
<pin id="646" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="weight_regfile_2_3_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_2_3 "/>
</bind>
</comp>

<comp id="654" class="1005" name="weight_regfile_3_0_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="1"/>
<pin id="656" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_0 "/>
</bind>
</comp>

<comp id="659" class="1005" name="weight_regfile_3_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="1"/>
<pin id="661" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="weight_regfile_3_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="1"/>
<pin id="666" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_2 "/>
</bind>
</comp>

<comp id="669" class="1005" name="weight_regfile_3_3_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_regfile_3_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="54" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="54" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="54" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="54" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="54" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="4" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="2" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="309"><net_src comp="62" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="310" pin=12"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="310" pin=13"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="310" pin=14"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="310" pin=15"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="310" pin=16"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="310" pin=17"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="310" pin=18"/></net>

<net id="340"><net_src comp="44" pin="0"/><net_sink comp="310" pin=19"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="359"><net_src comp="30" pin="0"/><net_sink comp="341" pin=6"/></net>

<net id="360"><net_src comp="32" pin="0"/><net_sink comp="341" pin=7"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="341" pin=8"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="341" pin=9"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="381"><net_src comp="14" pin="0"/><net_sink comp="363" pin=11"/></net>

<net id="382"><net_src comp="16" pin="0"/><net_sink comp="363" pin=12"/></net>

<net id="383"><net_src comp="18" pin="0"/><net_sink comp="363" pin=13"/></net>

<net id="384"><net_src comp="20" pin="0"/><net_sink comp="363" pin=14"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="409"><net_src comp="274" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="410"><net_src comp="268" pin="2"/><net_sink comp="385" pin=2"/></net>

<net id="411"><net_src comp="262" pin="2"/><net_sink comp="385" pin=3"/></net>

<net id="412"><net_src comp="256" pin="2"/><net_sink comp="385" pin=4"/></net>

<net id="413"><net_src comp="250" pin="2"/><net_sink comp="385" pin=5"/></net>

<net id="414"><net_src comp="244" pin="2"/><net_sink comp="385" pin=6"/></net>

<net id="415"><net_src comp="238" pin="2"/><net_sink comp="385" pin=7"/></net>

<net id="419"><net_src comp="341" pin="15"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="341" pin="15"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="341" pin="15"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="341" pin="15"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="341" pin="15"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="341" pin="15"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="341" pin="15"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="341" pin="15"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="341" pin="15"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="341" pin="15"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="341" pin="15"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="341" pin="15"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="341" pin="15"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="341" pin="15"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="341" pin="15"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="341" pin="15"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="130" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="280" pin=26"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="310" pin=5"/></net>

<net id="489"><net_src comp="134" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="341" pin=14"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="310" pin=11"/></net>

<net id="495"><net_src comp="138" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="341" pin=13"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="310" pin=9"/></net>

<net id="501"><net_src comp="142" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="341" pin=12"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="310" pin=10"/></net>

<net id="507"><net_src comp="146" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="341" pin=11"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="310" pin=6"/></net>

<net id="513"><net_src comp="150" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="341" pin=10"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="280" pin=25"/></net>

<net id="519"><net_src comp="154" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="385" pin=20"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="310" pin=8"/></net>

<net id="525"><net_src comp="158" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="385" pin=19"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="363" pin=8"/></net>

<net id="531"><net_src comp="162" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="385" pin=18"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="310" pin=7"/></net>

<net id="537"><net_src comp="166" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="385" pin=17"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="363" pin=7"/></net>

<net id="543"><net_src comp="170" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="385" pin=16"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="363" pin=10"/></net>

<net id="549"><net_src comp="174" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="385" pin=15"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="341" pin=5"/></net>

<net id="555"><net_src comp="178" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="385" pin=14"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="363" pin=9"/></net>

<net id="561"><net_src comp="182" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="385" pin=13"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="341" pin=4"/></net>

<net id="567"><net_src comp="186" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="385" pin=12"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="363" pin=6"/></net>

<net id="573"><net_src comp="190" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="385" pin=11"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="341" pin=3"/></net>

<net id="579"><net_src comp="194" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="385" pin=10"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="585"><net_src comp="198" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="385" pin=9"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="363" pin=5"/></net>

<net id="591"><net_src comp="202" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="385" pin=8"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="597"><net_src comp="416" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="602"><net_src comp="420" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="607"><net_src comp="424" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="280" pin=3"/></net>

<net id="612"><net_src comp="428" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="617"><net_src comp="432" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="280" pin=5"/></net>

<net id="622"><net_src comp="436" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="280" pin=6"/></net>

<net id="627"><net_src comp="440" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="280" pin=7"/></net>

<net id="632"><net_src comp="444" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="280" pin=8"/></net>

<net id="637"><net_src comp="448" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="280" pin=9"/></net>

<net id="642"><net_src comp="452" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="280" pin=10"/></net>

<net id="647"><net_src comp="456" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="280" pin=11"/></net>

<net id="652"><net_src comp="460" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="280" pin=12"/></net>

<net id="657"><net_src comp="464" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="280" pin=13"/></net>

<net id="662"><net_src comp="468" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="280" pin=14"/></net>

<net id="667"><net_src comp="472" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="280" pin=15"/></net>

<net id="672"><net_src comp="476" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="280" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l2_0 | {6 7 }
	Port: output_l2_1 | {6 7 }
	Port: output_l2_2 | {6 7 }
	Port: output_l2_3 | {6 7 }
	Port: output_l2_reduction_0 | {6 7 }
	Port: output_l2_reduction_1 | {6 7 }
	Port: output_l2_reduction_2 | {6 7 }
	Port: output_l2_reduction_3 | {6 7 }
 - Input state : 
	Port: dataflow_in_loop_LOOP_S_OUTER : param | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : ko_1 | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : co | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : ro | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : so | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : ho | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : wo | {1 }
	Port: dataflow_in_loop_LOOP_S_OUTER : data_l2_0 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : data_l2_1 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : data_l2_2 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : data_l2_3 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : weight_l2_0 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : weight_l2_1 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : weight_l2_2 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : weight_l2_3 | {2 3 }
	Port: dataflow_in_loop_LOOP_S_OUTER : output_l2_reduction_0 | {6 7 }
	Port: dataflow_in_loop_LOOP_S_OUTER : output_l2_reduction_1 | {6 7 }
	Port: dataflow_in_loop_LOOP_S_OUTER : output_l2_reduction_2 | {6 7 }
	Port: dataflow_in_loop_LOOP_S_OUTER : output_l2_reduction_3 | {6 7 }
  - Chain level:
	State 1
		call_ln394 : 1
	State 2
	State 3
		weight_regfile_0_0 : 1
		weight_regfile_0_1 : 1
		weight_regfile_0_2 : 1
		weight_regfile_0_3 : 1
		weight_regfile_1_0 : 1
		weight_regfile_1_1 : 1
		weight_regfile_1_2 : 1
		weight_regfile_1_3 : 1
		weight_regfile_2_0 : 1
		weight_regfile_2_1 : 1
		weight_regfile_2_2 : 1
		weight_regfile_2_3 : 1
		weight_regfile_3_0 : 1
		weight_regfile_3_1 : 1
		weight_regfile_3_2 : 1
		weight_regfile_3_3 : 1
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                   grp_runSysArr_fu_280                  |    19   |  7.839  |   1356  |   859   |
|          |                grp_runOutputL1toL2_fu_310               |    9    | 18.1897 |   707   |   870   |
|   call   |                 grp_runWeight2Reg_fu_341                |    3    | 4.83825 |   356   |   719   |
|          |                 grp_runDataL2toL1_fu_363                |    9    |  8.4705 |   596   |   456   |
|          | call_ln394_dataflow_in_loop_LOOP_S_OUTER_entry28_fu_385 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                   wo_read_read_fu_238                   |    0    |    0    |    0    |    0    |
|          |                   ho_read_read_fu_244                   |    0    |    0    |    0    |    0    |
|          |                   so_read_read_fu_250                   |    0    |    0    |    0    |    0    |
|   read   |                   ro_read_read_fu_256                   |    0    |    0    |    0    |    0    |
|          |                   co_read_read_fu_262                   |    0    |    0    |    0    |    0    |
|          |                  ko_1_read_read_fu_268                  |    0    |    0    |    0    |    0    |
|          |                  param_read_read_fu_274                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                weight_regfile_0_0_fu_416                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_0_1_fu_420                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_0_2_fu_424                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_0_3_fu_428                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_1_0_fu_432                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_1_1_fu_436                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_1_2_fu_440                |    0    |    0    |    0    |    0    |
|extractvalue|                weight_regfile_1_3_fu_444                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_2_0_fu_448                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_2_1_fu_452                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_2_2_fu_456                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_2_3_fu_460                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_3_0_fu_464                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_3_1_fu_468                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_3_2_fu_472                |    0    |    0    |    0    |    0    |
|          |                weight_regfile_3_3_fu_476                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    40   | 39.3375 |   3015  |   2904  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
| data_l1_0 |    0   |   32   |   14   |
| data_l1_1 |    0   |   32   |   14   |
| data_l1_2 |    0   |   32   |   14   |
| data_l1_3 |    0   |   32   |   14   |
|output_l1_0|    2   |    0   |    0   |
|output_l1_1|    2   |    0   |    0   |
|output_l1_2|    2   |    0   |    0   |
|output_l1_3|    2   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    8   |   128  |   56   |
+-----------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       co_c2_reg_564      |   11   |
|       co_c9_reg_498      |   32   |
|       co_c_reg_570       |   32   |
|       ho_c5_reg_528      |   11   |
|       ho_c_reg_534       |   11   |
|      ko_1_c8_reg_504     |   11   |
|      ko_1_c_reg_576      |   12   |
|     param_c12_reg_480    |  1120  |
|     param_c1_reg_582     |  1120  |
|     param_c7_reg_510     |  1184  |
|      param_c_reg_588     |  1184  |
|      ro_c10_reg_492      |   32   |
|       ro_c3_reg_552      |   11   |
|       ro_c_reg_558       |   32   |
|      so_c11_reg_486      |   32   |
|       so_c4_reg_540      |   11   |
|       so_c_reg_546       |   32   |
|weight_regfile_0_0_reg_594|    8   |
|weight_regfile_0_1_reg_599|    8   |
|weight_regfile_0_2_reg_604|    8   |
|weight_regfile_0_3_reg_609|    8   |
|weight_regfile_1_0_reg_614|    8   |
|weight_regfile_1_1_reg_619|    8   |
|weight_regfile_1_2_reg_624|    8   |
|weight_regfile_1_3_reg_629|    8   |
|weight_regfile_2_0_reg_634|    8   |
|weight_regfile_2_1_reg_639|    8   |
|weight_regfile_2_2_reg_644|    8   |
|weight_regfile_2_3_reg_649|    8   |
|weight_regfile_3_0_reg_654|    8   |
|weight_regfile_3_1_reg_659|    8   |
|weight_regfile_3_2_reg_664|    8   |
|weight_regfile_3_3_reg_669|    8   |
|       wo_c6_reg_516      |   11   |
|       wo_c_reg_522       |   11   |
+--------------------------+--------+
|           Total          |  5028  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   40   |   39   |  3015  |  2904  |
|   Memory  |    8   |    -   |    -   |   128  |   56   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  5028  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   40   |   39   |  8171  |  2960  |
+-----------+--------+--------+--------+--------+--------+
