- ğŸ‘‹ Hi, Iâ€™m shivakarduttverma
- ğŸ‘€ Iâ€™m interested in VLSI Design
- ğŸŒ± Iâ€™m currently learning Physical/Layout Design Engineer
  # VLSI Physical Design Projects - Shivakar Dutt Verma

This repository showcases my hands-on work and learning in **VLSI Physical Design**, focusing on RTL to GDSII flow, layout design, and backend implementation using industry tools like Synopsys IC Compiler II and Cadence Virtuoso.

 ğŸ”§ Projects Included
- ğŸ”¹ 8-bit Full Adder (RTL to GDSII)
- ğŸ”¹ 4-bit ALU using CMOS layout
- ğŸ”¹ Standard Cell Layouts (NAND, NOR, XOR, Half Adder, etc.)
- ğŸ”¹ Verilog Testbenches for RTL verification
- ğŸ”¹ Floorplanning, Placement, CTS, and Routing flows

ğŸ› ï¸ Tools & Technologies
- Synopsys Design Compiler, IC Compiler II, Verdi
- Cadence Virtuoso
- Verilog HDL, Shell Scripting, TCL
- Linux Environment

ğŸ“ Directory Structure
- `rtl/` â€“ Verilog design files
- `synthesis/` â€“ Scripts and reports from synthesis
- `floorplanning/` â€“ TCL scripts and snapshots
- `layout/` â€“ LEF, GDS, layout reports

ğŸ‘¨â€ğŸ’» Author
**Shivakar Dutt Verma**  
Email: shivakarduttverma176@gmail.com  
LinkedIn: [Shivakar Dutt Verma](https://www.linkedin.com/in/shivakar-dutt-verma)

ğŸ“œ License
This project is licensed under the MIT License â€“ see the LICENSE file for details.
