# CS42448-Verilog-Example
CS42448 FPGA Verilog Loop Back Example

This is a basic Verilog CS42448 ADC -> DAC Channel 0 forwarding.

Plug a input signal from signal generator and measure the output of the CH0 via oscilloscope.

Board Design can be referenced to CS42448 Evaluation Board.


