#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: lo08174.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1792^Q~16.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
lo08174.clk[0] (.latch)                                                        1.226     1.226
lo08174.Q[0] (.latch) [clock-to-output]                                        0.151     1.377
$sub~1872^MIN~215-1[0].a[0] (adder)                                            1.226     2.603
$sub~1872^MIN~215-1[0].cout[0] (adder)                                         1.350     3.953
$sub~1872^MIN~215-2[0].cin[0] (adder)                                          1.226     5.178
$sub~1872^MIN~215-2[0].cout[0] (adder)                                         0.045     5.223
$sub~1872^MIN~215-3[0].cin[0] (adder)                                          1.226     6.449
$sub~1872^MIN~215-3[0].cout[0] (adder)                                         0.045     6.494
$sub~1872^MIN~215-4[0].cin[0] (adder)                                          1.226     7.720
$sub~1872^MIN~215-4[0].cout[0] (adder)                                         0.045     7.765
$sub~1872^MIN~215-5[0].cin[0] (adder)                                          1.226     8.991
$sub~1872^MIN~215-5[0].cout[0] (adder)                                         0.045     9.036
$sub~1872^MIN~215-6[0].cin[0] (adder)                                          1.226    10.262
$sub~1872^MIN~215-6[0].cout[0] (adder)                                         0.045    10.307
$sub~1872^MIN~215-7[0].cin[0] (adder)                                          1.226    11.533
$sub~1872^MIN~215-7[0].cout[0] (adder)                                         0.045    11.578
$sub~1872^MIN~215-8[0].cin[0] (adder)                                          1.226    12.804
$sub~1872^MIN~215-8[0].cout[0] (adder)                                         0.045    12.849
$sub~1872^MIN~215-9[0].cin[0] (adder)                                          1.226    14.075
$sub~1872^MIN~215-9[0].cout[0] (adder)                                         0.045    14.120
$sub~1872^MIN~215-10[0].cin[0] (adder)                                         1.226    15.345
$sub~1872^MIN~215-10[0].cout[0] (adder)                                        0.045    15.390
$sub~1872^MIN~215-11[0].cin[0] (adder)                                         1.226    16.616
$sub~1872^MIN~215-11[0].cout[0] (adder)                                        0.045    16.661
$sub~1872^MIN~215-12[0].cin[0] (adder)                                         1.226    17.887
$sub~1872^MIN~215-12[0].cout[0] (adder)                                        0.045    17.932
$sub~1872^MIN~215-13[0].cin[0] (adder)                                         1.226    19.158
$sub~1872^MIN~215-13[0].cout[0] (adder)                                        0.045    19.203
$sub~1872^MIN~215-14~dummy_output~14~0.cin[0] (adder)                          1.226    20.429
$sub~1872^MIN~215-14~dummy_output~14~0.sumout[0] (adder)                       1.350    21.779
n52600.in[0] (.names)                                                          1.226    23.005
n52600.out[0] (.names)                                                         0.258    23.263
$dff~1792^Q~16.D[0] (.latch)                                                   1.226    24.489
data arrival time                                                                       24.489

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$dff~1792^Q~16.clk[0] (.latch)                                                 1.226     1.226
clock uncertainty                                                              0.000     1.226
cell setup time                                                               -0.236     0.990
data required time                                                                       0.990
----------------------------------------------------------------------------------------------
data required time                                                                       0.990
data arrival time                                                                      -24.489
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -23.499


#Path 2
Startpoint: lo08174.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1792^Q~15.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08174.clk[0] (.latch)                                          1.226     1.226
lo08174.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$sub~1872^MIN~215-1[0].a[0] (adder)                              1.226     2.603
$sub~1872^MIN~215-1[0].cout[0] (adder)                           1.350     3.953
$sub~1872^MIN~215-2[0].cin[0] (adder)                            1.226     5.178
$sub~1872^MIN~215-2[0].cout[0] (adder)                           0.045     5.223
$sub~1872^MIN~215-3[0].cin[0] (adder)                            1.226     6.449
$sub~1872^MIN~215-3[0].cout[0] (adder)                           0.045     6.494
$sub~1872^MIN~215-4[0].cin[0] (adder)                            1.226     7.720
$sub~1872^MIN~215-4[0].cout[0] (adder)                           0.045     7.765
$sub~1872^MIN~215-5[0].cin[0] (adder)                            1.226     8.991
$sub~1872^MIN~215-5[0].cout[0] (adder)                           0.045     9.036
$sub~1872^MIN~215-6[0].cin[0] (adder)                            1.226    10.262
$sub~1872^MIN~215-6[0].cout[0] (adder)                           0.045    10.307
$sub~1872^MIN~215-7[0].cin[0] (adder)                            1.226    11.533
$sub~1872^MIN~215-7[0].cout[0] (adder)                           0.045    11.578
$sub~1872^MIN~215-8[0].cin[0] (adder)                            1.226    12.804
$sub~1872^MIN~215-8[0].cout[0] (adder)                           0.045    12.849
$sub~1872^MIN~215-9[0].cin[0] (adder)                            1.226    14.075
$sub~1872^MIN~215-9[0].cout[0] (adder)                           0.045    14.120
$sub~1872^MIN~215-10[0].cin[0] (adder)                           1.226    15.345
$sub~1872^MIN~215-10[0].cout[0] (adder)                          0.045    15.390
$sub~1872^MIN~215-11[0].cin[0] (adder)                           1.226    16.616
$sub~1872^MIN~215-11[0].cout[0] (adder)                          0.045    16.661
$sub~1872^MIN~215-12[0].cin[0] (adder)                           1.226    17.887
$sub~1872^MIN~215-12[0].cout[0] (adder)                          0.045    17.932
$sub~1872^MIN~215-13[0].cin[0] (adder)                           1.226    19.158
$sub~1872^MIN~215-13[0].sumout[0] (adder)                        1.350    20.508
n52595.in[0] (.names)                                            1.226    21.734
n52595.out[0] (.names)                                           0.258    21.992
$dff~1792^Q~15.D[0] (.latch)                                     1.226    23.218
data arrival time                                                         23.218

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1792^Q~15.clk[0] (.latch)                                   1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -23.218
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.228


#Path 3
Startpoint: lo08174.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1792^Q~14.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08174.clk[0] (.latch)                                          1.226     1.226
lo08174.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$sub~1872^MIN~215-1[0].a[0] (adder)                              1.226     2.603
$sub~1872^MIN~215-1[0].cout[0] (adder)                           1.350     3.953
$sub~1872^MIN~215-2[0].cin[0] (adder)                            1.226     5.178
$sub~1872^MIN~215-2[0].cout[0] (adder)                           0.045     5.223
$sub~1872^MIN~215-3[0].cin[0] (adder)                            1.226     6.449
$sub~1872^MIN~215-3[0].cout[0] (adder)                           0.045     6.494
$sub~1872^MIN~215-4[0].cin[0] (adder)                            1.226     7.720
$sub~1872^MIN~215-4[0].cout[0] (adder)                           0.045     7.765
$sub~1872^MIN~215-5[0].cin[0] (adder)                            1.226     8.991
$sub~1872^MIN~215-5[0].cout[0] (adder)                           0.045     9.036
$sub~1872^MIN~215-6[0].cin[0] (adder)                            1.226    10.262
$sub~1872^MIN~215-6[0].cout[0] (adder)                           0.045    10.307
$sub~1872^MIN~215-7[0].cin[0] (adder)                            1.226    11.533
$sub~1872^MIN~215-7[0].cout[0] (adder)                           0.045    11.578
$sub~1872^MIN~215-8[0].cin[0] (adder)                            1.226    12.804
$sub~1872^MIN~215-8[0].cout[0] (adder)                           0.045    12.849
$sub~1872^MIN~215-9[0].cin[0] (adder)                            1.226    14.075
$sub~1872^MIN~215-9[0].cout[0] (adder)                           0.045    14.120
$sub~1872^MIN~215-10[0].cin[0] (adder)                           1.226    15.345
$sub~1872^MIN~215-10[0].cout[0] (adder)                          0.045    15.390
$sub~1872^MIN~215-11[0].cin[0] (adder)                           1.226    16.616
$sub~1872^MIN~215-11[0].cout[0] (adder)                          0.045    16.661
$sub~1872^MIN~215-12[0].cin[0] (adder)                           1.226    17.887
$sub~1872^MIN~215-12[0].sumout[0] (adder)                        1.350    19.237
n52590.in[0] (.names)                                            1.226    20.463
n52590.out[0] (.names)                                           0.258    20.721
$dff~1792^Q~14.D[0] (.latch)                                     1.226    21.947
data arrival time                                                         21.947

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1792^Q~14.clk[0] (.latch)                                   1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -21.947
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.957


#Path 4
Startpoint: lo08174.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1792^Q~13.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08174.clk[0] (.latch)                                          1.226     1.226
lo08174.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$sub~1872^MIN~215-1[0].a[0] (adder)                              1.226     2.603
$sub~1872^MIN~215-1[0].cout[0] (adder)                           1.350     3.953
$sub~1872^MIN~215-2[0].cin[0] (adder)                            1.226     5.178
$sub~1872^MIN~215-2[0].cout[0] (adder)                           0.045     5.223
$sub~1872^MIN~215-3[0].cin[0] (adder)                            1.226     6.449
$sub~1872^MIN~215-3[0].cout[0] (adder)                           0.045     6.494
$sub~1872^MIN~215-4[0].cin[0] (adder)                            1.226     7.720
$sub~1872^MIN~215-4[0].cout[0] (adder)                           0.045     7.765
$sub~1872^MIN~215-5[0].cin[0] (adder)                            1.226     8.991
$sub~1872^MIN~215-5[0].cout[0] (adder)                           0.045     9.036
$sub~1872^MIN~215-6[0].cin[0] (adder)                            1.226    10.262
$sub~1872^MIN~215-6[0].cout[0] (adder)                           0.045    10.307
$sub~1872^MIN~215-7[0].cin[0] (adder)                            1.226    11.533
$sub~1872^MIN~215-7[0].cout[0] (adder)                           0.045    11.578
$sub~1872^MIN~215-8[0].cin[0] (adder)                            1.226    12.804
$sub~1872^MIN~215-8[0].cout[0] (adder)                           0.045    12.849
$sub~1872^MIN~215-9[0].cin[0] (adder)                            1.226    14.075
$sub~1872^MIN~215-9[0].cout[0] (adder)                           0.045    14.120
$sub~1872^MIN~215-10[0].cin[0] (adder)                           1.226    15.345
$sub~1872^MIN~215-10[0].cout[0] (adder)                          0.045    15.390
$sub~1872^MIN~215-11[0].cin[0] (adder)                           1.226    16.616
$sub~1872^MIN~215-11[0].sumout[0] (adder)                        1.350    17.966
n52585.in[0] (.names)                                            1.226    19.192
n52585.out[0] (.names)                                           0.258    19.450
$dff~1792^Q~13.D[0] (.latch)                                     1.226    20.676
data arrival time                                                         20.676

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1792^Q~13.clk[0] (.latch)                                   1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.676
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.686


#Path 5
Startpoint: lo05728.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1372^Q~11.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05728.clk[0] (.latch)                                          1.226     1.226
lo05728.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~1349^ADD~217-1[0].a[0] (adder)                              1.226     2.603
$add~1349^ADD~217-1[0].cout[0] (adder)                           1.350     3.953
$add~1349^ADD~217-2[0].cin[0] (adder)                            1.226     5.178
$add~1349^ADD~217-2[0].cout[0] (adder)                           0.045     5.223
$add~1349^ADD~217-3[0].cin[0] (adder)                            1.226     6.449
$add~1349^ADD~217-3[0].cout[0] (adder)                           0.045     6.494
$add~1349^ADD~217-4[0].cin[0] (adder)                            1.226     7.720
$add~1349^ADD~217-4[0].cout[0] (adder)                           0.045     7.765
$add~1349^ADD~217-5[0].cin[0] (adder)                            1.226     8.991
$add~1349^ADD~217-5[0].cout[0] (adder)                           0.045     9.036
$add~1349^ADD~217-6[0].cin[0] (adder)                            1.226    10.262
$add~1349^ADD~217-6[0].cout[0] (adder)                           0.045    10.307
$add~1349^ADD~217-7[0].cin[0] (adder)                            1.226    11.533
$add~1349^ADD~217-7[0].cout[0] (adder)                           0.045    11.578
$add~1349^ADD~217-8[0].cin[0] (adder)                            1.226    12.804
$add~1349^ADD~217-8[0].cout[0] (adder)                           0.045    12.849
$add~1349^ADD~217-9[0].cin[0] (adder)                            1.226    14.075
$add~1349^ADD~217-9[0].cout[0] (adder)                           0.045    14.120
$add~1349^ADD~217-10[0].cin[0] (adder)                           1.226    15.345
$add~1349^ADD~217-10[0].cout[0] (adder)                          0.045    15.390
$add~1349^ADD~217-11[0].cin[0] (adder)                           1.226    16.616
$add~1349^ADD~217-11[0].cout[0] (adder)                          0.045    16.661
$add~1349^ADD~217-12[0].cin[0] (adder)                           1.226    17.887
$add~1349^ADD~217-12[0].sumout[0] (adder)                        1.350    19.237
$dff~1372^Q~11.D[0] (.latch)                                     1.226    20.463
data arrival time                                                         20.463

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1372^Q~11.clk[0] (.latch)                                   1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.473


#Path 6
Startpoint: lo07866.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1399^Q~11.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07866.clk[0] (.latch)                                          1.226     1.226
lo07866.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~1384^ADD~224-1[0].a[0] (adder)                              1.226     2.603
$add~1384^ADD~224-1[0].cout[0] (adder)                           1.350     3.953
$add~1384^ADD~224-2[0].cin[0] (adder)                            1.226     5.178
$add~1384^ADD~224-2[0].cout[0] (adder)                           0.045     5.223
$add~1384^ADD~224-3[0].cin[0] (adder)                            1.226     6.449
$add~1384^ADD~224-3[0].cout[0] (adder)                           0.045     6.494
$add~1384^ADD~224-4[0].cin[0] (adder)                            1.226     7.720
$add~1384^ADD~224-4[0].cout[0] (adder)                           0.045     7.765
$add~1384^ADD~224-5[0].cin[0] (adder)                            1.226     8.991
$add~1384^ADD~224-5[0].cout[0] (adder)                           0.045     9.036
$add~1384^ADD~224-6[0].cin[0] (adder)                            1.226    10.262
$add~1384^ADD~224-6[0].cout[0] (adder)                           0.045    10.307
$add~1384^ADD~224-7[0].cin[0] (adder)                            1.226    11.533
$add~1384^ADD~224-7[0].cout[0] (adder)                           0.045    11.578
$add~1384^ADD~224-8[0].cin[0] (adder)                            1.226    12.804
$add~1384^ADD~224-8[0].cout[0] (adder)                           0.045    12.849
$add~1384^ADD~224-9[0].cin[0] (adder)                            1.226    14.075
$add~1384^ADD~224-9[0].cout[0] (adder)                           0.045    14.120
$add~1384^ADD~224-10[0].cin[0] (adder)                           1.226    15.345
$add~1384^ADD~224-10[0].cout[0] (adder)                          0.045    15.390
$add~1384^ADD~224-11[0].cin[0] (adder)                           1.226    16.616
$add~1384^ADD~224-11[0].cout[0] (adder)                          0.045    16.661
$add~1384^ADD~224-12[0].cin[0] (adder)                           1.226    17.887
$add~1384^ADD~224-12[0].sumout[0] (adder)                        1.350    19.237
$dff~1399^Q~11.D[0] (.latch)                                     1.226    20.463
data arrival time                                                         20.463

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1399^Q~11.clk[0] (.latch)                                   1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.473


#Path 7
Startpoint: lo08115.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1481^Q~11.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08115.clk[0] (.latch)                                          1.226     1.226
lo08115.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~1466^ADD~242-1[0].a[0] (adder)                              1.226     2.603
$add~1466^ADD~242-1[0].cout[0] (adder)                           1.350     3.953
$add~1466^ADD~242-2[0].cin[0] (adder)                            1.226     5.178
$add~1466^ADD~242-2[0].cout[0] (adder)                           0.045     5.223
$add~1466^ADD~242-3[0].cin[0] (adder)                            1.226     6.449
$add~1466^ADD~242-3[0].cout[0] (adder)                           0.045     6.494
$add~1466^ADD~242-4[0].cin[0] (adder)                            1.226     7.720
$add~1466^ADD~242-4[0].cout[0] (adder)                           0.045     7.765
$add~1466^ADD~242-5[0].cin[0] (adder)                            1.226     8.991
$add~1466^ADD~242-5[0].cout[0] (adder)                           0.045     9.036
$add~1466^ADD~242-6[0].cin[0] (adder)                            1.226    10.262
$add~1466^ADD~242-6[0].cout[0] (adder)                           0.045    10.307
$add~1466^ADD~242-7[0].cin[0] (adder)                            1.226    11.533
$add~1466^ADD~242-7[0].cout[0] (adder)                           0.045    11.578
$add~1466^ADD~242-8[0].cin[0] (adder)                            1.226    12.804
$add~1466^ADD~242-8[0].cout[0] (adder)                           0.045    12.849
$add~1466^ADD~242-9[0].cin[0] (adder)                            1.226    14.075
$add~1466^ADD~242-9[0].cout[0] (adder)                           0.045    14.120
$add~1466^ADD~242-10[0].cin[0] (adder)                           1.226    15.345
$add~1466^ADD~242-10[0].cout[0] (adder)                          0.045    15.390
$add~1466^ADD~242-11[0].cin[0] (adder)                           1.226    16.616
$add~1466^ADD~242-11[0].cout[0] (adder)                          0.045    16.661
$add~1466^ADD~242-12[0].cin[0] (adder)                           1.226    17.887
$add~1466^ADD~242-12[0].sumout[0] (adder)                        1.350    19.237
$dff~1481^Q~11.D[0] (.latch)                                     1.226    20.463
data arrival time                                                         20.463

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1481^Q~11.clk[0] (.latch)                                   1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.473


#Path 8
Startpoint: lo05921.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1454^Q~11.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05921.clk[0] (.latch)                                          1.226     1.226
lo05921.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~1431^ADD~235-1[0].a[0] (adder)                              1.226     2.603
$add~1431^ADD~235-1[0].cout[0] (adder)                           1.350     3.953
$add~1431^ADD~235-2[0].cin[0] (adder)                            1.226     5.178
$add~1431^ADD~235-2[0].cout[0] (adder)                           0.045     5.223
$add~1431^ADD~235-3[0].cin[0] (adder)                            1.226     6.449
$add~1431^ADD~235-3[0].cout[0] (adder)                           0.045     6.494
$add~1431^ADD~235-4[0].cin[0] (adder)                            1.226     7.720
$add~1431^ADD~235-4[0].cout[0] (adder)                           0.045     7.765
$add~1431^ADD~235-5[0].cin[0] (adder)                            1.226     8.991
$add~1431^ADD~235-5[0].cout[0] (adder)                           0.045     9.036
$add~1431^ADD~235-6[0].cin[0] (adder)                            1.226    10.262
$add~1431^ADD~235-6[0].cout[0] (adder)                           0.045    10.307
$add~1431^ADD~235-7[0].cin[0] (adder)                            1.226    11.533
$add~1431^ADD~235-7[0].cout[0] (adder)                           0.045    11.578
$add~1431^ADD~235-8[0].cin[0] (adder)                            1.226    12.804
$add~1431^ADD~235-8[0].cout[0] (adder)                           0.045    12.849
$add~1431^ADD~235-9[0].cin[0] (adder)                            1.226    14.075
$add~1431^ADD~235-9[0].cout[0] (adder)                           0.045    14.120
$add~1431^ADD~235-10[0].cin[0] (adder)                           1.226    15.345
$add~1431^ADD~235-10[0].cout[0] (adder)                          0.045    15.390
$add~1431^ADD~235-11[0].cin[0] (adder)                           1.226    16.616
$add~1431^ADD~235-11[0].cout[0] (adder)                          0.045    16.661
$add~1431^ADD~235-12[0].cin[0] (adder)                           1.226    17.887
$add~1431^ADD~235-12[0].sumout[0] (adder)                        1.350    19.237
$dff~1454^Q~11.D[0] (.latch)                                     1.226    20.463
data arrival time                                                         20.463

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1454^Q~11.clk[0] (.latch)                                   1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.473


#Path 9
Startpoint: y_in~3.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[15].D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
input external delay                                                                                                                    0.000     0.000
y_in~3.inpad[0] (.input)                                                                                                                0.000     0.000
$add~2^ADD~254-1[0].a[0] (adder)                                                                                                        1.226     1.226
$add~2^ADD~254-1[0].cout[0] (adder)                                                                                                     1.350     2.576
$add~2^ADD~254-2[0].cin[0] (adder)                                                                                                      1.226     3.802
$add~2^ADD~254-2[0].cout[0] (adder)                                                                                                     0.045     3.847
$add~2^ADD~254-3[0].cin[0] (adder)                                                                                                      1.226     5.073
$add~2^ADD~254-3[0].cout[0] (adder)                                                                                                     0.045     5.118
$add~2^ADD~254-4[0].cin[0] (adder)                                                                                                      1.226     6.344
$add~2^ADD~254-4[0].cout[0] (adder)                                                                                                     0.045     6.389
$add~2^ADD~254-5[0].cin[0] (adder)                                                                                                      1.226     7.614
$add~2^ADD~254-5[0].cout[0] (adder)                                                                                                     0.045     7.659
$add~2^ADD~254-6[0].cin[0] (adder)                                                                                                      1.226     8.885
$add~2^ADD~254-6[0].cout[0] (adder)                                                                                                     0.045     8.930
$add~2^ADD~254-7[0].cin[0] (adder)                                                                                                      1.226    10.156
$add~2^ADD~254-7[0].cout[0] (adder)                                                                                                     0.045    10.201
$add~2^ADD~254-8[0].cin[0] (adder)                                                                                                      1.226    11.427
$add~2^ADD~254-8[0].cout[0] (adder)                                                                                                     0.045    11.472
$add~2^ADD~254-9[0].cin[0] (adder)                                                                                                      1.226    12.698
$add~2^ADD~254-9[0].cout[0] (adder)                                                                                                     0.045    12.743
$add~2^ADD~254-10[0].cin[0] (adder)                                                                                                     1.226    13.969
$add~2^ADD~254-10[0].cout[0] (adder)                                                                                                    0.045    14.014
$add~2^ADD~254-11[0].cin[0] (adder)                                                                                                     1.226    15.240
$add~2^ADD~254-11[0].cout[0] (adder)                                                                                                    0.045    15.285
$add~2^ADD~254-12[0].cin[0] (adder)                                                                                                     1.226    16.511
$add~2^ADD~254-12[0].cout[0] (adder)                                                                                                    0.045    16.556
$add~2^ADD~254-13[0].cin[0] (adder)                                                                                                     1.226    17.781
$add~2^ADD~254-13[0].sumout[0] (adder)                                                                                                  1.350    19.131
$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[15].D[0] (.latch)                         1.226    20.357
data arrival time                                                                                                                                20.357

clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                            0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[15].clk[0] (.latch)                       1.226     1.226
clock uncertainty                                                                                                                       0.000     1.226
cell setup time                                                                                                                        -0.236     0.990
data required time                                                                                                                                0.990
-------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                0.990
data arrival time                                                                                                                               -20.357
-------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                -19.367


#Path 10
Startpoint: x_in~3.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[15].D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
input external delay                                                                                                                    0.000     0.000
x_in~3.inpad[0] (.input)                                                                                                                0.000     0.000
$add~1^ADD~253-1[0].a[0] (adder)                                                                                                        1.226     1.226
$add~1^ADD~253-1[0].cout[0] (adder)                                                                                                     1.350     2.576
$add~1^ADD~253-2[0].cin[0] (adder)                                                                                                      1.226     3.802
$add~1^ADD~253-2[0].cout[0] (adder)                                                                                                     0.045     3.847
$add~1^ADD~253-3[0].cin[0] (adder)                                                                                                      1.226     5.073
$add~1^ADD~253-3[0].cout[0] (adder)                                                                                                     0.045     5.118
$add~1^ADD~253-4[0].cin[0] (adder)                                                                                                      1.226     6.344
$add~1^ADD~253-4[0].cout[0] (adder)                                                                                                     0.045     6.389
$add~1^ADD~253-5[0].cin[0] (adder)                                                                                                      1.226     7.614
$add~1^ADD~253-5[0].cout[0] (adder)                                                                                                     0.045     7.659
$add~1^ADD~253-6[0].cin[0] (adder)                                                                                                      1.226     8.885
$add~1^ADD~253-6[0].cout[0] (adder)                                                                                                     0.045     8.930
$add~1^ADD~253-7[0].cin[0] (adder)                                                                                                      1.226    10.156
$add~1^ADD~253-7[0].cout[0] (adder)                                                                                                     0.045    10.201
$add~1^ADD~253-8[0].cin[0] (adder)                                                                                                      1.226    11.427
$add~1^ADD~253-8[0].cout[0] (adder)                                                                                                     0.045    11.472
$add~1^ADD~253-9[0].cin[0] (adder)                                                                                                      1.226    12.698
$add~1^ADD~253-9[0].cout[0] (adder)                                                                                                     0.045    12.743
$add~1^ADD~253-10[0].cin[0] (adder)                                                                                                     1.226    13.969
$add~1^ADD~253-10[0].cout[0] (adder)                                                                                                    0.045    14.014
$add~1^ADD~253-11[0].cin[0] (adder)                                                                                                     1.226    15.240
$add~1^ADD~253-11[0].cout[0] (adder)                                                                                                    0.045    15.285
$add~1^ADD~253-12[0].cin[0] (adder)                                                                                                     1.226    16.511
$add~1^ADD~253-12[0].cout[0] (adder)                                                                                                    0.045    16.556
$add~1^ADD~253-13[0].cin[0] (adder)                                                                                                     1.226    17.781
$add~1^ADD~253-13[0].sumout[0] (adder)                                                                                                  1.350    19.131
$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[15].D[0] (.latch)                         1.226    20.357
data arrival time                                                                                                                                20.357

clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                            0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[15].clk[0] (.latch)                       1.226     1.226
clock uncertainty                                                                                                                       0.000     1.226
cell setup time                                                                                                                        -0.236     0.990
data required time                                                                                                                                0.990
-------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                0.990
data arrival time                                                                                                                               -20.357
-------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                -19.367


#Path 11
Startpoint: lo08174.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1792^Q~12.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08174.clk[0] (.latch)                                          1.226     1.226
lo08174.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$sub~1872^MIN~215-1[0].a[0] (adder)                              1.226     2.603
$sub~1872^MIN~215-1[0].cout[0] (adder)                           1.350     3.953
$sub~1872^MIN~215-2[0].cin[0] (adder)                            1.226     5.178
$sub~1872^MIN~215-2[0].cout[0] (adder)                           0.045     5.223
$sub~1872^MIN~215-3[0].cin[0] (adder)                            1.226     6.449
$sub~1872^MIN~215-3[0].cout[0] (adder)                           0.045     6.494
$sub~1872^MIN~215-4[0].cin[0] (adder)                            1.226     7.720
$sub~1872^MIN~215-4[0].cout[0] (adder)                           0.045     7.765
$sub~1872^MIN~215-5[0].cin[0] (adder)                            1.226     8.991
$sub~1872^MIN~215-5[0].cout[0] (adder)                           0.045     9.036
$sub~1872^MIN~215-6[0].cin[0] (adder)                            1.226    10.262
$sub~1872^MIN~215-6[0].cout[0] (adder)                           0.045    10.307
$sub~1872^MIN~215-7[0].cin[0] (adder)                            1.226    11.533
$sub~1872^MIN~215-7[0].cout[0] (adder)                           0.045    11.578
$sub~1872^MIN~215-8[0].cin[0] (adder)                            1.226    12.804
$sub~1872^MIN~215-8[0].cout[0] (adder)                           0.045    12.849
$sub~1872^MIN~215-9[0].cin[0] (adder)                            1.226    14.075
$sub~1872^MIN~215-9[0].cout[0] (adder)                           0.045    14.120
$sub~1872^MIN~215-10[0].cin[0] (adder)                           1.226    15.345
$sub~1872^MIN~215-10[0].sumout[0] (adder)                        1.350    16.695
n52580.in[0] (.names)                                            1.226    17.921
n52580.out[0] (.names)                                           0.258    18.179
$dff~1792^Q~12.D[0] (.latch)                                     1.226    19.405
data arrival time                                                         19.405

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1792^Q~12.clk[0] (.latch)                                   1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.405
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.415


#Path 12
Startpoint: lo01063.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo01072.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01063.clk[0] (.latch)                                          1.226     1.226
lo01063.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~4^ADD~1-1[0].a[0] (adder)                                   1.226     2.603
$add~4^ADD~1-1[0].cout[0] (adder)                                1.350     3.953
$add~4^ADD~1-2[0].cin[0] (adder)                                 1.226     5.178
$add~4^ADD~1-2[0].cout[0] (adder)                                0.045     5.223
$add~4^ADD~1-3[0].cin[0] (adder)                                 1.226     6.449
$add~4^ADD~1-3[0].cout[0] (adder)                                0.045     6.494
$add~4^ADD~1-4[0].cin[0] (adder)                                 1.226     7.720
$add~4^ADD~1-4[0].cout[0] (adder)                                0.045     7.765
$add~4^ADD~1-5[0].cin[0] (adder)                                 1.226     8.991
$add~4^ADD~1-5[0].cout[0] (adder)                                0.045     9.036
$add~4^ADD~1-6[0].cin[0] (adder)                                 1.226    10.262
$add~4^ADD~1-6[0].cout[0] (adder)                                0.045    10.307
$add~4^ADD~1-7[0].cin[0] (adder)                                 1.226    11.533
$add~4^ADD~1-7[0].cout[0] (adder)                                0.045    11.578
$add~4^ADD~1-8[0].cin[0] (adder)                                 1.226    12.804
$add~4^ADD~1-8[0].cout[0] (adder)                                0.045    12.849
$add~4^ADD~1-9[0].cin[0] (adder)                                 1.226    14.075
$add~4^ADD~1-9[0].cout[0] (adder)                                0.045    14.120
$add~4^ADD~1-10[0].cin[0] (adder)                                1.226    15.345
$add~4^ADD~1-10[0].sumout[0] (adder)                             1.350    16.695
li01072.in[1] (.names)                                           1.226    17.921
li01072.out[0] (.names)                                          0.258    18.179
lo01072.D[0] (.latch)                                            1.226    19.405
data arrival time                                                         19.405

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01072.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.405
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.415


#Path 13
Startpoint: lo00852.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo00861.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00852.clk[0] (.latch)                                          1.226     1.226
lo00852.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~3^ADD~0-1[0].a[0] (adder)                                   1.226     2.603
$add~3^ADD~0-1[0].cout[0] (adder)                                1.350     3.953
$add~3^ADD~0-2[0].cin[0] (adder)                                 1.226     5.178
$add~3^ADD~0-2[0].cout[0] (adder)                                0.045     5.223
$add~3^ADD~0-3[0].cin[0] (adder)                                 1.226     6.449
$add~3^ADD~0-3[0].cout[0] (adder)                                0.045     6.494
$add~3^ADD~0-4[0].cin[0] (adder)                                 1.226     7.720
$add~3^ADD~0-4[0].cout[0] (adder)                                0.045     7.765
$add~3^ADD~0-5[0].cin[0] (adder)                                 1.226     8.991
$add~3^ADD~0-5[0].cout[0] (adder)                                0.045     9.036
$add~3^ADD~0-6[0].cin[0] (adder)                                 1.226    10.262
$add~3^ADD~0-6[0].cout[0] (adder)                                0.045    10.307
$add~3^ADD~0-7[0].cin[0] (adder)                                 1.226    11.533
$add~3^ADD~0-7[0].cout[0] (adder)                                0.045    11.578
$add~3^ADD~0-8[0].cin[0] (adder)                                 1.226    12.804
$add~3^ADD~0-8[0].cout[0] (adder)                                0.045    12.849
$add~3^ADD~0-9[0].cin[0] (adder)                                 1.226    14.075
$add~3^ADD~0-9[0].cout[0] (adder)                                0.045    14.120
$add~3^ADD~0-10[0].cin[0] (adder)                                1.226    15.345
$add~3^ADD~0-10[0].sumout[0] (adder)                             1.350    16.695
li00861.in[1] (.names)                                           1.226    17.921
li00861.out[0] (.names)                                          0.258    18.179
lo00861.D[0] (.latch)                                            1.226    19.405
data arrival time                                                         19.405

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00861.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.405
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.415


#Path 14
Startpoint: lo04105.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo04123.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04105.clk[0] (.latch)                                          1.226     1.226
lo04105.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~105^ADD~25-1[0].a[0] (adder)                                1.226     2.603
$add~105^ADD~25-1[0].cout[0] (adder)                             1.350     3.953
$add~105^ADD~25-2[0].cin[0] (adder)                              1.226     5.178
$add~105^ADD~25-2[0].cout[0] (adder)                             0.045     5.223
$add~105^ADD~25-3[0].cin[0] (adder)                              1.226     6.449
$add~105^ADD~25-3[0].cout[0] (adder)                             0.045     6.494
$add~105^ADD~25-4[0].cin[0] (adder)                              1.226     7.720
$add~105^ADD~25-4[0].cout[0] (adder)                             0.045     7.765
$add~105^ADD~25-5[0].cin[0] (adder)                              1.226     8.991
$add~105^ADD~25-5[0].cout[0] (adder)                             0.045     9.036
$add~105^ADD~25-6[0].cin[0] (adder)                              1.226    10.262
$add~105^ADD~25-6[0].cout[0] (adder)                             0.045    10.307
$add~105^ADD~25-7[0].cin[0] (adder)                              1.226    11.533
$add~105^ADD~25-7[0].cout[0] (adder)                             0.045    11.578
$add~105^ADD~25-8[0].cin[0] (adder)                              1.226    12.804
$add~105^ADD~25-8[0].cout[0] (adder)                             0.045    12.849
$add~105^ADD~25-9[0].cin[0] (adder)                              1.226    14.075
$add~105^ADD~25-9[0].cout[0] (adder)                             0.045    14.120
$add~105^ADD~25-10[0].cin[0] (adder)                             1.226    15.345
$add~105^ADD~25-10[0].cout[0] (adder)                            0.045    15.390
$add~105^ADD~25-11[0].cin[0] (adder)                             1.226    16.616
$add~105^ADD~25-11[0].sumout[0] (adder)                          1.350    17.966
lo04123.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04123.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 15
Startpoint: lo03126.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo03144.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03126.clk[0] (.latch)                                          1.226     1.226
lo03126.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~133^ADD~29-1[0].a[0] (adder)                                1.226     2.603
$add~133^ADD~29-1[0].cout[0] (adder)                             1.350     3.953
$add~133^ADD~29-2[0].cin[0] (adder)                              1.226     5.178
$add~133^ADD~29-2[0].cout[0] (adder)                             0.045     5.223
$add~133^ADD~29-3[0].cin[0] (adder)                              1.226     6.449
$add~133^ADD~29-3[0].cout[0] (adder)                             0.045     6.494
$add~133^ADD~29-4[0].cin[0] (adder)                              1.226     7.720
$add~133^ADD~29-4[0].cout[0] (adder)                             0.045     7.765
$add~133^ADD~29-5[0].cin[0] (adder)                              1.226     8.991
$add~133^ADD~29-5[0].cout[0] (adder)                             0.045     9.036
$add~133^ADD~29-6[0].cin[0] (adder)                              1.226    10.262
$add~133^ADD~29-6[0].cout[0] (adder)                             0.045    10.307
$add~133^ADD~29-7[0].cin[0] (adder)                              1.226    11.533
$add~133^ADD~29-7[0].cout[0] (adder)                             0.045    11.578
$add~133^ADD~29-8[0].cin[0] (adder)                              1.226    12.804
$add~133^ADD~29-8[0].cout[0] (adder)                             0.045    12.849
$add~133^ADD~29-9[0].cin[0] (adder)                              1.226    14.075
$add~133^ADD~29-9[0].cout[0] (adder)                             0.045    14.120
$add~133^ADD~29-10[0].cin[0] (adder)                             1.226    15.345
$add~133^ADD~29-10[0].cout[0] (adder)                            0.045    15.390
$add~133^ADD~29-11[0].cin[0] (adder)                             1.226    16.616
$add~133^ADD~29-11[0].sumout[0] (adder)                          1.350    17.966
lo03144.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03144.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 16
Startpoint: lo02517.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo09829.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02517.clk[0] (.latch)                                          1.226     1.226
lo02517.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~98^ADD~24-1[0].a[0] (adder)                                 1.226     2.603
$add~98^ADD~24-1[0].cout[0] (adder)                              1.350     3.953
$add~98^ADD~24-2[0].cin[0] (adder)                               1.226     5.178
$add~98^ADD~24-2[0].cout[0] (adder)                              0.045     5.223
$add~98^ADD~24-3[0].cin[0] (adder)                               1.226     6.449
$add~98^ADD~24-3[0].cout[0] (adder)                              0.045     6.494
$add~98^ADD~24-4[0].cin[0] (adder)                               1.226     7.720
$add~98^ADD~24-4[0].cout[0] (adder)                              0.045     7.765
$add~98^ADD~24-5[0].cin[0] (adder)                               1.226     8.991
$add~98^ADD~24-5[0].cout[0] (adder)                              0.045     9.036
$add~98^ADD~24-6[0].cin[0] (adder)                               1.226    10.262
$add~98^ADD~24-6[0].cout[0] (adder)                              0.045    10.307
$add~98^ADD~24-7[0].cin[0] (adder)                               1.226    11.533
$add~98^ADD~24-7[0].cout[0] (adder)                              0.045    11.578
$add~98^ADD~24-8[0].cin[0] (adder)                               1.226    12.804
$add~98^ADD~24-8[0].cout[0] (adder)                              0.045    12.849
$add~98^ADD~24-9[0].cin[0] (adder)                               1.226    14.075
$add~98^ADD~24-9[0].cout[0] (adder)                              0.045    14.120
$add~98^ADD~24-10[0].cin[0] (adder)                              1.226    15.345
$add~98^ADD~24-10[0].cout[0] (adder)                             0.045    15.390
$add~98^ADD~24-11[0].cin[0] (adder)                              1.226    16.616
$add~98^ADD~24-11[0].sumout[0] (adder)                           1.350    17.966
lo09829.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo09829.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 17
Startpoint: lo02721.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo00814.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02721.clk[0] (.latch)                                          1.226     1.226
lo02721.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~90^ADD~23-1[0].a[0] (adder)                                 1.226     2.603
$add~90^ADD~23-1[0].cout[0] (adder)                              1.350     3.953
$add~90^ADD~23-2[0].cin[0] (adder)                               1.226     5.178
$add~90^ADD~23-2[0].cout[0] (adder)                              0.045     5.223
$add~90^ADD~23-3[0].cin[0] (adder)                               1.226     6.449
$add~90^ADD~23-3[0].cout[0] (adder)                              0.045     6.494
$add~90^ADD~23-4[0].cin[0] (adder)                               1.226     7.720
$add~90^ADD~23-4[0].cout[0] (adder)                              0.045     7.765
$add~90^ADD~23-5[0].cin[0] (adder)                               1.226     8.991
$add~90^ADD~23-5[0].cout[0] (adder)                              0.045     9.036
$add~90^ADD~23-6[0].cin[0] (adder)                               1.226    10.262
$add~90^ADD~23-6[0].cout[0] (adder)                              0.045    10.307
$add~90^ADD~23-7[0].cin[0] (adder)                               1.226    11.533
$add~90^ADD~23-7[0].cout[0] (adder)                              0.045    11.578
$add~90^ADD~23-8[0].cin[0] (adder)                               1.226    12.804
$add~90^ADD~23-8[0].cout[0] (adder)                              0.045    12.849
$add~90^ADD~23-9[0].cin[0] (adder)                               1.226    14.075
$add~90^ADD~23-9[0].cout[0] (adder)                              0.045    14.120
$add~90^ADD~23-10[0].cin[0] (adder)                              1.226    15.345
$add~90^ADD~23-10[0].cout[0] (adder)                             0.045    15.390
$add~90^ADD~23-11[0].cin[0] (adder)                              1.226    16.616
$add~90^ADD~23-11[0].sumout[0] (adder)                           1.350    17.966
lo00814.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00814.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 18
Startpoint: lo04349.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~237^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04349.clk[0] (.latch)                                          1.226     1.226
lo04349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~232^ADD~22-1[0].a[0] (adder)                                1.226     2.603
$add~232^ADD~22-1[0].cout[0] (adder)                             1.350     3.953
$add~232^ADD~22-2[0].cin[0] (adder)                              1.226     5.178
$add~232^ADD~22-2[0].cout[0] (adder)                             0.045     5.223
$add~232^ADD~22-3[0].cin[0] (adder)                              1.226     6.449
$add~232^ADD~22-3[0].cout[0] (adder)                             0.045     6.494
$add~232^ADD~22-4[0].cin[0] (adder)                              1.226     7.720
$add~232^ADD~22-4[0].cout[0] (adder)                             0.045     7.765
$add~232^ADD~22-5[0].cin[0] (adder)                              1.226     8.991
$add~232^ADD~22-5[0].cout[0] (adder)                             0.045     9.036
$add~232^ADD~22-6[0].cin[0] (adder)                              1.226    10.262
$add~232^ADD~22-6[0].cout[0] (adder)                             0.045    10.307
$add~232^ADD~22-7[0].cin[0] (adder)                              1.226    11.533
$add~232^ADD~22-7[0].cout[0] (adder)                             0.045    11.578
$add~232^ADD~22-8[0].cin[0] (adder)                              1.226    12.804
$add~232^ADD~22-8[0].cout[0] (adder)                             0.045    12.849
$add~232^ADD~22-9[0].cin[0] (adder)                              1.226    14.075
$add~232^ADD~22-9[0].cout[0] (adder)                             0.045    14.120
$add~232^ADD~22-10[0].cin[0] (adder)                             1.226    15.345
$add~232^ADD~22-10[0].cout[0] (adder)                            0.045    15.390
$add~232^ADD~22-11[0].cin[0] (adder)                             1.226    16.616
$add~232^ADD~22-11[0].sumout[0] (adder)                          1.350    17.966
$dff~237^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~237^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 19
Startpoint: lo04597.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~230^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04597.clk[0] (.latch)                                          1.226     1.226
lo04597.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~225^ADD~21-1[0].a[0] (adder)                                1.226     2.603
$add~225^ADD~21-1[0].cout[0] (adder)                             1.350     3.953
$add~225^ADD~21-2[0].cin[0] (adder)                              1.226     5.178
$add~225^ADD~21-2[0].cout[0] (adder)                             0.045     5.223
$add~225^ADD~21-3[0].cin[0] (adder)                              1.226     6.449
$add~225^ADD~21-3[0].cout[0] (adder)                             0.045     6.494
$add~225^ADD~21-4[0].cin[0] (adder)                              1.226     7.720
$add~225^ADD~21-4[0].cout[0] (adder)                             0.045     7.765
$add~225^ADD~21-5[0].cin[0] (adder)                              1.226     8.991
$add~225^ADD~21-5[0].cout[0] (adder)                             0.045     9.036
$add~225^ADD~21-6[0].cin[0] (adder)                              1.226    10.262
$add~225^ADD~21-6[0].cout[0] (adder)                             0.045    10.307
$add~225^ADD~21-7[0].cin[0] (adder)                              1.226    11.533
$add~225^ADD~21-7[0].cout[0] (adder)                             0.045    11.578
$add~225^ADD~21-8[0].cin[0] (adder)                              1.226    12.804
$add~225^ADD~21-8[0].cout[0] (adder)                             0.045    12.849
$add~225^ADD~21-9[0].cin[0] (adder)                              1.226    14.075
$add~225^ADD~21-9[0].cout[0] (adder)                             0.045    14.120
$add~225^ADD~21-10[0].cin[0] (adder)                             1.226    15.345
$add~225^ADD~21-10[0].cout[0] (adder)                            0.045    15.390
$add~225^ADD~21-11[0].cin[0] (adder)                             1.226    16.616
$add~225^ADD~21-11[0].sumout[0] (adder)                          1.350    17.966
$dff~230^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~230^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 20
Startpoint: lo04833.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~223^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04833.clk[0] (.latch)                                          1.226     1.226
lo04833.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~218^ADD~20-1[0].a[0] (adder)                                1.226     2.603
$add~218^ADD~20-1[0].cout[0] (adder)                             1.350     3.953
$add~218^ADD~20-2[0].cin[0] (adder)                              1.226     5.178
$add~218^ADD~20-2[0].cout[0] (adder)                             0.045     5.223
$add~218^ADD~20-3[0].cin[0] (adder)                              1.226     6.449
$add~218^ADD~20-3[0].cout[0] (adder)                             0.045     6.494
$add~218^ADD~20-4[0].cin[0] (adder)                              1.226     7.720
$add~218^ADD~20-4[0].cout[0] (adder)                             0.045     7.765
$add~218^ADD~20-5[0].cin[0] (adder)                              1.226     8.991
$add~218^ADD~20-5[0].cout[0] (adder)                             0.045     9.036
$add~218^ADD~20-6[0].cin[0] (adder)                              1.226    10.262
$add~218^ADD~20-6[0].cout[0] (adder)                             0.045    10.307
$add~218^ADD~20-7[0].cin[0] (adder)                              1.226    11.533
$add~218^ADD~20-7[0].cout[0] (adder)                             0.045    11.578
$add~218^ADD~20-8[0].cin[0] (adder)                              1.226    12.804
$add~218^ADD~20-8[0].cout[0] (adder)                             0.045    12.849
$add~218^ADD~20-9[0].cin[0] (adder)                              1.226    14.075
$add~218^ADD~20-9[0].cout[0] (adder)                             0.045    14.120
$add~218^ADD~20-10[0].cin[0] (adder)                             1.226    15.345
$add~218^ADD~20-10[0].cout[0] (adder)                            0.045    15.390
$add~218^ADD~20-11[0].cin[0] (adder)                             1.226    16.616
$add~218^ADD~20-11[0].sumout[0] (adder)                          1.350    17.966
$dff~223^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~223^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 21
Startpoint: lo05081.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~216^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05081.clk[0] (.latch)                                          1.226     1.226
lo05081.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~211^ADD~19-1[0].a[0] (adder)                                1.226     2.603
$add~211^ADD~19-1[0].cout[0] (adder)                             1.350     3.953
$add~211^ADD~19-2[0].cin[0] (adder)                              1.226     5.178
$add~211^ADD~19-2[0].cout[0] (adder)                             0.045     5.223
$add~211^ADD~19-3[0].cin[0] (adder)                              1.226     6.449
$add~211^ADD~19-3[0].cout[0] (adder)                             0.045     6.494
$add~211^ADD~19-4[0].cin[0] (adder)                              1.226     7.720
$add~211^ADD~19-4[0].cout[0] (adder)                             0.045     7.765
$add~211^ADD~19-5[0].cin[0] (adder)                              1.226     8.991
$add~211^ADD~19-5[0].cout[0] (adder)                             0.045     9.036
$add~211^ADD~19-6[0].cin[0] (adder)                              1.226    10.262
$add~211^ADD~19-6[0].cout[0] (adder)                             0.045    10.307
$add~211^ADD~19-7[0].cin[0] (adder)                              1.226    11.533
$add~211^ADD~19-7[0].cout[0] (adder)                             0.045    11.578
$add~211^ADD~19-8[0].cin[0] (adder)                              1.226    12.804
$add~211^ADD~19-8[0].cout[0] (adder)                             0.045    12.849
$add~211^ADD~19-9[0].cin[0] (adder)                              1.226    14.075
$add~211^ADD~19-9[0].cout[0] (adder)                             0.045    14.120
$add~211^ADD~19-10[0].cin[0] (adder)                             1.226    15.345
$add~211^ADD~19-10[0].cout[0] (adder)                            0.045    15.390
$add~211^ADD~19-11[0].cin[0] (adder)                             1.226    16.616
$add~211^ADD~19-11[0].sumout[0] (adder)                          1.350    17.966
$dff~216^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~216^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 22
Startpoint: lo09544.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~209^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo09544.clk[0] (.latch)                                          1.226     1.226
lo09544.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~204^ADD~18-1[0].a[0] (adder)                                1.226     2.603
$add~204^ADD~18-1[0].cout[0] (adder)                             1.350     3.953
$add~204^ADD~18-2[0].cin[0] (adder)                              1.226     5.178
$add~204^ADD~18-2[0].cout[0] (adder)                             0.045     5.223
$add~204^ADD~18-3[0].cin[0] (adder)                              1.226     6.449
$add~204^ADD~18-3[0].cout[0] (adder)                             0.045     6.494
$add~204^ADD~18-4[0].cin[0] (adder)                              1.226     7.720
$add~204^ADD~18-4[0].cout[0] (adder)                             0.045     7.765
$add~204^ADD~18-5[0].cin[0] (adder)                              1.226     8.991
$add~204^ADD~18-5[0].cout[0] (adder)                             0.045     9.036
$add~204^ADD~18-6[0].cin[0] (adder)                              1.226    10.262
$add~204^ADD~18-6[0].cout[0] (adder)                             0.045    10.307
$add~204^ADD~18-7[0].cin[0] (adder)                              1.226    11.533
$add~204^ADD~18-7[0].cout[0] (adder)                             0.045    11.578
$add~204^ADD~18-8[0].cin[0] (adder)                              1.226    12.804
$add~204^ADD~18-8[0].cout[0] (adder)                             0.045    12.849
$add~204^ADD~18-9[0].cin[0] (adder)                              1.226    14.075
$add~204^ADD~18-9[0].cout[0] (adder)                             0.045    14.120
$add~204^ADD~18-10[0].cin[0] (adder)                             1.226    15.345
$add~204^ADD~18-10[0].cout[0] (adder)                            0.045    15.390
$add~204^ADD~18-11[0].cin[0] (adder)                             1.226    16.616
$add~204^ADD~18-11[0].sumout[0] (adder)                          1.350    17.966
$dff~209^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~209^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 23
Startpoint: lo00439.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~202^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00439.clk[0] (.latch)                                          1.226     1.226
lo00439.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~197^ADD~17-1[0].a[0] (adder)                                1.226     2.603
$add~197^ADD~17-1[0].cout[0] (adder)                             1.350     3.953
$add~197^ADD~17-2[0].cin[0] (adder)                              1.226     5.178
$add~197^ADD~17-2[0].cout[0] (adder)                             0.045     5.223
$add~197^ADD~17-3[0].cin[0] (adder)                              1.226     6.449
$add~197^ADD~17-3[0].cout[0] (adder)                             0.045     6.494
$add~197^ADD~17-4[0].cin[0] (adder)                              1.226     7.720
$add~197^ADD~17-4[0].cout[0] (adder)                             0.045     7.765
$add~197^ADD~17-5[0].cin[0] (adder)                              1.226     8.991
$add~197^ADD~17-5[0].cout[0] (adder)                             0.045     9.036
$add~197^ADD~17-6[0].cin[0] (adder)                              1.226    10.262
$add~197^ADD~17-6[0].cout[0] (adder)                             0.045    10.307
$add~197^ADD~17-7[0].cin[0] (adder)                              1.226    11.533
$add~197^ADD~17-7[0].cout[0] (adder)                             0.045    11.578
$add~197^ADD~17-8[0].cin[0] (adder)                              1.226    12.804
$add~197^ADD~17-8[0].cout[0] (adder)                             0.045    12.849
$add~197^ADD~17-9[0].cin[0] (adder)                              1.226    14.075
$add~197^ADD~17-9[0].cout[0] (adder)                             0.045    14.120
$add~197^ADD~17-10[0].cin[0] (adder)                             1.226    15.345
$add~197^ADD~17-10[0].cout[0] (adder)                            0.045    15.390
$add~197^ADD~17-11[0].cin[0] (adder)                             1.226    16.616
$add~197^ADD~17-11[0].sumout[0] (adder)                          1.350    17.966
$dff~202^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~202^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 24
Startpoint: lo09597.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~195^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo09597.clk[0] (.latch)                                          1.226     1.226
lo09597.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~190^ADD~16-1[0].a[0] (adder)                                1.226     2.603
$add~190^ADD~16-1[0].cout[0] (adder)                             1.350     3.953
$add~190^ADD~16-2[0].cin[0] (adder)                              1.226     5.178
$add~190^ADD~16-2[0].cout[0] (adder)                             0.045     5.223
$add~190^ADD~16-3[0].cin[0] (adder)                              1.226     6.449
$add~190^ADD~16-3[0].cout[0] (adder)                             0.045     6.494
$add~190^ADD~16-4[0].cin[0] (adder)                              1.226     7.720
$add~190^ADD~16-4[0].cout[0] (adder)                             0.045     7.765
$add~190^ADD~16-5[0].cin[0] (adder)                              1.226     8.991
$add~190^ADD~16-5[0].cout[0] (adder)                             0.045     9.036
$add~190^ADD~16-6[0].cin[0] (adder)                              1.226    10.262
$add~190^ADD~16-6[0].cout[0] (adder)                             0.045    10.307
$add~190^ADD~16-7[0].cin[0] (adder)                              1.226    11.533
$add~190^ADD~16-7[0].cout[0] (adder)                             0.045    11.578
$add~190^ADD~16-8[0].cin[0] (adder)                              1.226    12.804
$add~190^ADD~16-8[0].cout[0] (adder)                             0.045    12.849
$add~190^ADD~16-9[0].cin[0] (adder)                              1.226    14.075
$add~190^ADD~16-9[0].cout[0] (adder)                             0.045    14.120
$add~190^ADD~16-10[0].cin[0] (adder)                             1.226    15.345
$add~190^ADD~16-10[0].cout[0] (adder)                            0.045    15.390
$add~190^ADD~16-11[0].cin[0] (adder)                             1.226    16.616
$add~190^ADD~16-11[0].sumout[0] (adder)                          1.350    17.966
$dff~195^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~195^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 25
Startpoint: lo10402.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~188^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10402.clk[0] (.latch)                                          1.226     1.226
lo10402.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~183^ADD~15-1[0].a[0] (adder)                                1.226     2.603
$add~183^ADD~15-1[0].cout[0] (adder)                             1.350     3.953
$add~183^ADD~15-2[0].cin[0] (adder)                              1.226     5.178
$add~183^ADD~15-2[0].cout[0] (adder)                             0.045     5.223
$add~183^ADD~15-3[0].cin[0] (adder)                              1.226     6.449
$add~183^ADD~15-3[0].cout[0] (adder)                             0.045     6.494
$add~183^ADD~15-4[0].cin[0] (adder)                              1.226     7.720
$add~183^ADD~15-4[0].cout[0] (adder)                             0.045     7.765
$add~183^ADD~15-5[0].cin[0] (adder)                              1.226     8.991
$add~183^ADD~15-5[0].cout[0] (adder)                             0.045     9.036
$add~183^ADD~15-6[0].cin[0] (adder)                              1.226    10.262
$add~183^ADD~15-6[0].cout[0] (adder)                             0.045    10.307
$add~183^ADD~15-7[0].cin[0] (adder)                              1.226    11.533
$add~183^ADD~15-7[0].cout[0] (adder)                             0.045    11.578
$add~183^ADD~15-8[0].cin[0] (adder)                              1.226    12.804
$add~183^ADD~15-8[0].cout[0] (adder)                             0.045    12.849
$add~183^ADD~15-9[0].cin[0] (adder)                              1.226    14.075
$add~183^ADD~15-9[0].cout[0] (adder)                             0.045    14.120
$add~183^ADD~15-10[0].cin[0] (adder)                             1.226    15.345
$add~183^ADD~15-10[0].cout[0] (adder)                            0.045    15.390
$add~183^ADD~15-11[0].cin[0] (adder)                             1.226    16.616
$add~183^ADD~15-11[0].sumout[0] (adder)                          1.350    17.966
$dff~188^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~188^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 26
Startpoint: lo01537.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~181^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01537.clk[0] (.latch)                                          1.226     1.226
lo01537.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~176^ADD~14-1[0].a[0] (adder)                                1.226     2.603
$add~176^ADD~14-1[0].cout[0] (adder)                             1.350     3.953
$add~176^ADD~14-2[0].cin[0] (adder)                              1.226     5.178
$add~176^ADD~14-2[0].cout[0] (adder)                             0.045     5.223
$add~176^ADD~14-3[0].cin[0] (adder)                              1.226     6.449
$add~176^ADD~14-3[0].cout[0] (adder)                             0.045     6.494
$add~176^ADD~14-4[0].cin[0] (adder)                              1.226     7.720
$add~176^ADD~14-4[0].cout[0] (adder)                             0.045     7.765
$add~176^ADD~14-5[0].cin[0] (adder)                              1.226     8.991
$add~176^ADD~14-5[0].cout[0] (adder)                             0.045     9.036
$add~176^ADD~14-6[0].cin[0] (adder)                              1.226    10.262
$add~176^ADD~14-6[0].cout[0] (adder)                             0.045    10.307
$add~176^ADD~14-7[0].cin[0] (adder)                              1.226    11.533
$add~176^ADD~14-7[0].cout[0] (adder)                             0.045    11.578
$add~176^ADD~14-8[0].cin[0] (adder)                              1.226    12.804
$add~176^ADD~14-8[0].cout[0] (adder)                             0.045    12.849
$add~176^ADD~14-9[0].cin[0] (adder)                              1.226    14.075
$add~176^ADD~14-9[0].cout[0] (adder)                             0.045    14.120
$add~176^ADD~14-10[0].cin[0] (adder)                             1.226    15.345
$add~176^ADD~14-10[0].cout[0] (adder)                            0.045    15.390
$add~176^ADD~14-11[0].cin[0] (adder)                             1.226    16.616
$add~176^ADD~14-11[0].sumout[0] (adder)                          1.350    17.966
$dff~181^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~181^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 27
Startpoint: lo10958.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~174^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10958.clk[0] (.latch)                                          1.226     1.226
lo10958.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~169^ADD~13-1[0].a[0] (adder)                                1.226     2.603
$add~169^ADD~13-1[0].cout[0] (adder)                             1.350     3.953
$add~169^ADD~13-2[0].cin[0] (adder)                              1.226     5.178
$add~169^ADD~13-2[0].cout[0] (adder)                             0.045     5.223
$add~169^ADD~13-3[0].cin[0] (adder)                              1.226     6.449
$add~169^ADD~13-3[0].cout[0] (adder)                             0.045     6.494
$add~169^ADD~13-4[0].cin[0] (adder)                              1.226     7.720
$add~169^ADD~13-4[0].cout[0] (adder)                             0.045     7.765
$add~169^ADD~13-5[0].cin[0] (adder)                              1.226     8.991
$add~169^ADD~13-5[0].cout[0] (adder)                             0.045     9.036
$add~169^ADD~13-6[0].cin[0] (adder)                              1.226    10.262
$add~169^ADD~13-6[0].cout[0] (adder)                             0.045    10.307
$add~169^ADD~13-7[0].cin[0] (adder)                              1.226    11.533
$add~169^ADD~13-7[0].cout[0] (adder)                             0.045    11.578
$add~169^ADD~13-8[0].cin[0] (adder)                              1.226    12.804
$add~169^ADD~13-8[0].cout[0] (adder)                             0.045    12.849
$add~169^ADD~13-9[0].cin[0] (adder)                              1.226    14.075
$add~169^ADD~13-9[0].cout[0] (adder)                             0.045    14.120
$add~169^ADD~13-10[0].cin[0] (adder)                             1.226    15.345
$add~169^ADD~13-10[0].cout[0] (adder)                            0.045    15.390
$add~169^ADD~13-11[0].cin[0] (adder)                             1.226    16.616
$add~169^ADD~13-11[0].sumout[0] (adder)                          1.350    17.966
$dff~174^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~174^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 28
Startpoint: lo00995.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~167^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00995.clk[0] (.latch)                                          1.226     1.226
lo00995.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~162^ADD~12-1[0].a[0] (adder)                                1.226     2.603
$add~162^ADD~12-1[0].cout[0] (adder)                             1.350     3.953
$add~162^ADD~12-2[0].cin[0] (adder)                              1.226     5.178
$add~162^ADD~12-2[0].cout[0] (adder)                             0.045     5.223
$add~162^ADD~12-3[0].cin[0] (adder)                              1.226     6.449
$add~162^ADD~12-3[0].cout[0] (adder)                             0.045     6.494
$add~162^ADD~12-4[0].cin[0] (adder)                              1.226     7.720
$add~162^ADD~12-4[0].cout[0] (adder)                             0.045     7.765
$add~162^ADD~12-5[0].cin[0] (adder)                              1.226     8.991
$add~162^ADD~12-5[0].cout[0] (adder)                             0.045     9.036
$add~162^ADD~12-6[0].cin[0] (adder)                              1.226    10.262
$add~162^ADD~12-6[0].cout[0] (adder)                             0.045    10.307
$add~162^ADD~12-7[0].cin[0] (adder)                              1.226    11.533
$add~162^ADD~12-7[0].cout[0] (adder)                             0.045    11.578
$add~162^ADD~12-8[0].cin[0] (adder)                              1.226    12.804
$add~162^ADD~12-8[0].cout[0] (adder)                             0.045    12.849
$add~162^ADD~12-9[0].cin[0] (adder)                              1.226    14.075
$add~162^ADD~12-9[0].cout[0] (adder)                             0.045    14.120
$add~162^ADD~12-10[0].cin[0] (adder)                             1.226    15.345
$add~162^ADD~12-10[0].cout[0] (adder)                            0.045    15.390
$add~162^ADD~12-11[0].cin[0] (adder)                             1.226    16.616
$add~162^ADD~12-11[0].sumout[0] (adder)                          1.350    17.966
$dff~167^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~167^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 29
Startpoint: lo10590.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~160^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10590.clk[0] (.latch)                                          1.226     1.226
lo10590.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~155^ADD~11-1[0].a[0] (adder)                                1.226     2.603
$add~155^ADD~11-1[0].cout[0] (adder)                             1.350     3.953
$add~155^ADD~11-2[0].cin[0] (adder)                              1.226     5.178
$add~155^ADD~11-2[0].cout[0] (adder)                             0.045     5.223
$add~155^ADD~11-3[0].cin[0] (adder)                              1.226     6.449
$add~155^ADD~11-3[0].cout[0] (adder)                             0.045     6.494
$add~155^ADD~11-4[0].cin[0] (adder)                              1.226     7.720
$add~155^ADD~11-4[0].cout[0] (adder)                             0.045     7.765
$add~155^ADD~11-5[0].cin[0] (adder)                              1.226     8.991
$add~155^ADD~11-5[0].cout[0] (adder)                             0.045     9.036
$add~155^ADD~11-6[0].cin[0] (adder)                              1.226    10.262
$add~155^ADD~11-6[0].cout[0] (adder)                             0.045    10.307
$add~155^ADD~11-7[0].cin[0] (adder)                              1.226    11.533
$add~155^ADD~11-7[0].cout[0] (adder)                             0.045    11.578
$add~155^ADD~11-8[0].cin[0] (adder)                              1.226    12.804
$add~155^ADD~11-8[0].cout[0] (adder)                             0.045    12.849
$add~155^ADD~11-9[0].cin[0] (adder)                              1.226    14.075
$add~155^ADD~11-9[0].cout[0] (adder)                             0.045    14.120
$add~155^ADD~11-10[0].cin[0] (adder)                             1.226    15.345
$add~155^ADD~11-10[0].cout[0] (adder)                            0.045    15.390
$add~155^ADD~11-11[0].cin[0] (adder)                             1.226    16.616
$add~155^ADD~11-11[0].sumout[0] (adder)                          1.350    17.966
$dff~160^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~160^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 30
Startpoint: lo09920.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~153^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo09920.clk[0] (.latch)                                          1.226     1.226
lo09920.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~148^ADD~10-1[0].a[0] (adder)                                1.226     2.603
$add~148^ADD~10-1[0].cout[0] (adder)                             1.350     3.953
$add~148^ADD~10-2[0].cin[0] (adder)                              1.226     5.178
$add~148^ADD~10-2[0].cout[0] (adder)                             0.045     5.223
$add~148^ADD~10-3[0].cin[0] (adder)                              1.226     6.449
$add~148^ADD~10-3[0].cout[0] (adder)                             0.045     6.494
$add~148^ADD~10-4[0].cin[0] (adder)                              1.226     7.720
$add~148^ADD~10-4[0].cout[0] (adder)                             0.045     7.765
$add~148^ADD~10-5[0].cin[0] (adder)                              1.226     8.991
$add~148^ADD~10-5[0].cout[0] (adder)                             0.045     9.036
$add~148^ADD~10-6[0].cin[0] (adder)                              1.226    10.262
$add~148^ADD~10-6[0].cout[0] (adder)                             0.045    10.307
$add~148^ADD~10-7[0].cin[0] (adder)                              1.226    11.533
$add~148^ADD~10-7[0].cout[0] (adder)                             0.045    11.578
$add~148^ADD~10-8[0].cin[0] (adder)                              1.226    12.804
$add~148^ADD~10-8[0].cout[0] (adder)                             0.045    12.849
$add~148^ADD~10-9[0].cin[0] (adder)                              1.226    14.075
$add~148^ADD~10-9[0].cout[0] (adder)                             0.045    14.120
$add~148^ADD~10-10[0].cin[0] (adder)                             1.226    15.345
$add~148^ADD~10-10[0].cout[0] (adder)                            0.045    15.390
$add~148^ADD~10-11[0].cin[0] (adder)                             1.226    16.616
$add~148^ADD~10-11[0].sumout[0] (adder)                          1.350    17.966
$dff~153^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~153^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 31
Startpoint: lo10318.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~146^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10318.clk[0] (.latch)                                          1.226     1.226
lo10318.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~141^ADD~9-1[0].a[0] (adder)                                 1.226     2.603
$add~141^ADD~9-1[0].cout[0] (adder)                              1.350     3.953
$add~141^ADD~9-2[0].cin[0] (adder)                               1.226     5.178
$add~141^ADD~9-2[0].cout[0] (adder)                              0.045     5.223
$add~141^ADD~9-3[0].cin[0] (adder)                               1.226     6.449
$add~141^ADD~9-3[0].cout[0] (adder)                              0.045     6.494
$add~141^ADD~9-4[0].cin[0] (adder)                               1.226     7.720
$add~141^ADD~9-4[0].cout[0] (adder)                              0.045     7.765
$add~141^ADD~9-5[0].cin[0] (adder)                               1.226     8.991
$add~141^ADD~9-5[0].cout[0] (adder)                              0.045     9.036
$add~141^ADD~9-6[0].cin[0] (adder)                               1.226    10.262
$add~141^ADD~9-6[0].cout[0] (adder)                              0.045    10.307
$add~141^ADD~9-7[0].cin[0] (adder)                               1.226    11.533
$add~141^ADD~9-7[0].cout[0] (adder)                              0.045    11.578
$add~141^ADD~9-8[0].cin[0] (adder)                               1.226    12.804
$add~141^ADD~9-8[0].cout[0] (adder)                              0.045    12.849
$add~141^ADD~9-9[0].cin[0] (adder)                               1.226    14.075
$add~141^ADD~9-9[0].cout[0] (adder)                              0.045    14.120
$add~141^ADD~9-10[0].cin[0] (adder)                              1.226    15.345
$add~141^ADD~9-10[0].cout[0] (adder)                             0.045    15.390
$add~141^ADD~9-11[0].cin[0] (adder)                              1.226    16.616
$add~141^ADD~9-11[0].sumout[0] (adder)                           1.350    17.966
$dff~146^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~146^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 32
Startpoint: lo03134.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~139^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03134.clk[0] (.latch)                                          1.226     1.226
lo03134.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~134^ADD~8-1[0].a[0] (adder)                                 1.226     2.603
$add~134^ADD~8-1[0].cout[0] (adder)                              1.350     3.953
$add~134^ADD~8-2[0].cin[0] (adder)                               1.226     5.178
$add~134^ADD~8-2[0].cout[0] (adder)                              0.045     5.223
$add~134^ADD~8-3[0].cin[0] (adder)                               1.226     6.449
$add~134^ADD~8-3[0].cout[0] (adder)                              0.045     6.494
$add~134^ADD~8-4[0].cin[0] (adder)                               1.226     7.720
$add~134^ADD~8-4[0].cout[0] (adder)                              0.045     7.765
$add~134^ADD~8-5[0].cin[0] (adder)                               1.226     8.991
$add~134^ADD~8-5[0].cout[0] (adder)                              0.045     9.036
$add~134^ADD~8-6[0].cin[0] (adder)                               1.226    10.262
$add~134^ADD~8-6[0].cout[0] (adder)                              0.045    10.307
$add~134^ADD~8-7[0].cin[0] (adder)                               1.226    11.533
$add~134^ADD~8-7[0].cout[0] (adder)                              0.045    11.578
$add~134^ADD~8-8[0].cin[0] (adder)                               1.226    12.804
$add~134^ADD~8-8[0].cout[0] (adder)                              0.045    12.849
$add~134^ADD~8-9[0].cin[0] (adder)                               1.226    14.075
$add~134^ADD~8-9[0].cout[0] (adder)                              0.045    14.120
$add~134^ADD~8-10[0].cin[0] (adder)                              1.226    15.345
$add~134^ADD~8-10[0].cout[0] (adder)                             0.045    15.390
$add~134^ADD~8-11[0].cin[0] (adder)                              1.226    16.616
$add~134^ADD~8-11[0].sumout[0] (adder)                           1.350    17.966
$dff~139^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~139^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 33
Startpoint: lo03370.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~132^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03370.clk[0] (.latch)                                          1.226     1.226
lo03370.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~127^ADD~7-1[0].a[0] (adder)                                 1.226     2.603
$add~127^ADD~7-1[0].cout[0] (adder)                              1.350     3.953
$add~127^ADD~7-2[0].cin[0] (adder)                               1.226     5.178
$add~127^ADD~7-2[0].cout[0] (adder)                              0.045     5.223
$add~127^ADD~7-3[0].cin[0] (adder)                               1.226     6.449
$add~127^ADD~7-3[0].cout[0] (adder)                              0.045     6.494
$add~127^ADD~7-4[0].cin[0] (adder)                               1.226     7.720
$add~127^ADD~7-4[0].cout[0] (adder)                              0.045     7.765
$add~127^ADD~7-5[0].cin[0] (adder)                               1.226     8.991
$add~127^ADD~7-5[0].cout[0] (adder)                              0.045     9.036
$add~127^ADD~7-6[0].cin[0] (adder)                               1.226    10.262
$add~127^ADD~7-6[0].cout[0] (adder)                              0.045    10.307
$add~127^ADD~7-7[0].cin[0] (adder)                               1.226    11.533
$add~127^ADD~7-7[0].cout[0] (adder)                              0.045    11.578
$add~127^ADD~7-8[0].cin[0] (adder)                               1.226    12.804
$add~127^ADD~7-8[0].cout[0] (adder)                              0.045    12.849
$add~127^ADD~7-9[0].cin[0] (adder)                               1.226    14.075
$add~127^ADD~7-9[0].cout[0] (adder)                              0.045    14.120
$add~127^ADD~7-10[0].cin[0] (adder)                              1.226    15.345
$add~127^ADD~7-10[0].cout[0] (adder)                             0.045    15.390
$add~127^ADD~7-11[0].cin[0] (adder)                              1.226    16.616
$add~127^ADD~7-11[0].sumout[0] (adder)                           1.350    17.966
$dff~132^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~132^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 34
Startpoint: lo03618.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~125^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03618.clk[0] (.latch)                                          1.226     1.226
lo03618.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~120^ADD~6-1[0].a[0] (adder)                                 1.226     2.603
$add~120^ADD~6-1[0].cout[0] (adder)                              1.350     3.953
$add~120^ADD~6-2[0].cin[0] (adder)                               1.226     5.178
$add~120^ADD~6-2[0].cout[0] (adder)                              0.045     5.223
$add~120^ADD~6-3[0].cin[0] (adder)                               1.226     6.449
$add~120^ADD~6-3[0].cout[0] (adder)                              0.045     6.494
$add~120^ADD~6-4[0].cin[0] (adder)                               1.226     7.720
$add~120^ADD~6-4[0].cout[0] (adder)                              0.045     7.765
$add~120^ADD~6-5[0].cin[0] (adder)                               1.226     8.991
$add~120^ADD~6-5[0].cout[0] (adder)                              0.045     9.036
$add~120^ADD~6-6[0].cin[0] (adder)                               1.226    10.262
$add~120^ADD~6-6[0].cout[0] (adder)                              0.045    10.307
$add~120^ADD~6-7[0].cin[0] (adder)                               1.226    11.533
$add~120^ADD~6-7[0].cout[0] (adder)                              0.045    11.578
$add~120^ADD~6-8[0].cin[0] (adder)                               1.226    12.804
$add~120^ADD~6-8[0].cout[0] (adder)                              0.045    12.849
$add~120^ADD~6-9[0].cin[0] (adder)                               1.226    14.075
$add~120^ADD~6-9[0].cout[0] (adder)                              0.045    14.120
$add~120^ADD~6-10[0].cin[0] (adder)                              1.226    15.345
$add~120^ADD~6-10[0].cout[0] (adder)                             0.045    15.390
$add~120^ADD~6-11[0].cin[0] (adder)                              1.226    16.616
$add~120^ADD~6-11[0].sumout[0] (adder)                           1.350    17.966
$dff~125^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~125^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 35
Startpoint: lo03854.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~118^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03854.clk[0] (.latch)                                          1.226     1.226
lo03854.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~113^ADD~5-1[0].a[0] (adder)                                 1.226     2.603
$add~113^ADD~5-1[0].cout[0] (adder)                              1.350     3.953
$add~113^ADD~5-2[0].cin[0] (adder)                               1.226     5.178
$add~113^ADD~5-2[0].cout[0] (adder)                              0.045     5.223
$add~113^ADD~5-3[0].cin[0] (adder)                               1.226     6.449
$add~113^ADD~5-3[0].cout[0] (adder)                              0.045     6.494
$add~113^ADD~5-4[0].cin[0] (adder)                               1.226     7.720
$add~113^ADD~5-4[0].cout[0] (adder)                              0.045     7.765
$add~113^ADD~5-5[0].cin[0] (adder)                               1.226     8.991
$add~113^ADD~5-5[0].cout[0] (adder)                              0.045     9.036
$add~113^ADD~5-6[0].cin[0] (adder)                               1.226    10.262
$add~113^ADD~5-6[0].cout[0] (adder)                              0.045    10.307
$add~113^ADD~5-7[0].cin[0] (adder)                               1.226    11.533
$add~113^ADD~5-7[0].cout[0] (adder)                              0.045    11.578
$add~113^ADD~5-8[0].cin[0] (adder)                               1.226    12.804
$add~113^ADD~5-8[0].cout[0] (adder)                              0.045    12.849
$add~113^ADD~5-9[0].cin[0] (adder)                               1.226    14.075
$add~113^ADD~5-9[0].cout[0] (adder)                              0.045    14.120
$add~113^ADD~5-10[0].cin[0] (adder)                              1.226    15.345
$add~113^ADD~5-10[0].cout[0] (adder)                             0.045    15.390
$add~113^ADD~5-11[0].cin[0] (adder)                              1.226    16.616
$add~113^ADD~5-11[0].sumout[0] (adder)                           1.350    17.966
$dff~118^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~118^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 36
Startpoint: lo04113.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~111^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04113.clk[0] (.latch)                                          1.226     1.226
lo04113.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~106^ADD~4-1[0].a[0] (adder)                                 1.226     2.603
$add~106^ADD~4-1[0].cout[0] (adder)                              1.350     3.953
$add~106^ADD~4-2[0].cin[0] (adder)                               1.226     5.178
$add~106^ADD~4-2[0].cout[0] (adder)                              0.045     5.223
$add~106^ADD~4-3[0].cin[0] (adder)                               1.226     6.449
$add~106^ADD~4-3[0].cout[0] (adder)                              0.045     6.494
$add~106^ADD~4-4[0].cin[0] (adder)                               1.226     7.720
$add~106^ADD~4-4[0].cout[0] (adder)                              0.045     7.765
$add~106^ADD~4-5[0].cin[0] (adder)                               1.226     8.991
$add~106^ADD~4-5[0].cout[0] (adder)                              0.045     9.036
$add~106^ADD~4-6[0].cin[0] (adder)                               1.226    10.262
$add~106^ADD~4-6[0].cout[0] (adder)                              0.045    10.307
$add~106^ADD~4-7[0].cin[0] (adder)                               1.226    11.533
$add~106^ADD~4-7[0].cout[0] (adder)                              0.045    11.578
$add~106^ADD~4-8[0].cin[0] (adder)                               1.226    12.804
$add~106^ADD~4-8[0].cout[0] (adder)                              0.045    12.849
$add~106^ADD~4-9[0].cin[0] (adder)                               1.226    14.075
$add~106^ADD~4-9[0].cout[0] (adder)                              0.045    14.120
$add~106^ADD~4-10[0].cin[0] (adder)                              1.226    15.345
$add~106^ADD~4-10[0].cout[0] (adder)                             0.045    15.390
$add~106^ADD~4-11[0].cin[0] (adder)                              1.226    16.616
$add~106^ADD~4-11[0].sumout[0] (adder)                           1.350    17.966
$dff~111^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~111^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 37
Startpoint: lo09819.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~104^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo09819.clk[0] (.latch)                                          1.226     1.226
lo09819.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~99^ADD~3-1[0].a[0] (adder)                                  1.226     2.603
$add~99^ADD~3-1[0].cout[0] (adder)                               1.350     3.953
$add~99^ADD~3-2[0].cin[0] (adder)                                1.226     5.178
$add~99^ADD~3-2[0].cout[0] (adder)                               0.045     5.223
$add~99^ADD~3-3[0].cin[0] (adder)                                1.226     6.449
$add~99^ADD~3-3[0].cout[0] (adder)                               0.045     6.494
$add~99^ADD~3-4[0].cin[0] (adder)                                1.226     7.720
$add~99^ADD~3-4[0].cout[0] (adder)                               0.045     7.765
$add~99^ADD~3-5[0].cin[0] (adder)                                1.226     8.991
$add~99^ADD~3-5[0].cout[0] (adder)                               0.045     9.036
$add~99^ADD~3-6[0].cin[0] (adder)                                1.226    10.262
$add~99^ADD~3-6[0].cout[0] (adder)                               0.045    10.307
$add~99^ADD~3-7[0].cin[0] (adder)                                1.226    11.533
$add~99^ADD~3-7[0].cout[0] (adder)                               0.045    11.578
$add~99^ADD~3-8[0].cin[0] (adder)                                1.226    12.804
$add~99^ADD~3-8[0].cout[0] (adder)                               0.045    12.849
$add~99^ADD~3-9[0].cin[0] (adder)                                1.226    14.075
$add~99^ADD~3-9[0].cout[0] (adder)                               0.045    14.120
$add~99^ADD~3-10[0].cin[0] (adder)                               1.226    15.345
$add~99^ADD~3-10[0].cout[0] (adder)                              0.045    15.390
$add~99^ADD~3-11[0].cin[0] (adder)                               1.226    16.616
$add~99^ADD~3-11[0].sumout[0] (adder)                            1.350    17.966
$dff~104^Q~10.D[0] (.latch)                                      1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~104^Q~10.clk[0] (.latch)                                    1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 38
Startpoint: lo00804.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~97^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00804.clk[0] (.latch)                                          1.226     1.226
lo00804.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~91^ADD~2-1[0].a[0] (adder)                                  1.226     2.603
$add~91^ADD~2-1[0].cout[0] (adder)                               1.350     3.953
$add~91^ADD~2-2[0].cin[0] (adder)                                1.226     5.178
$add~91^ADD~2-2[0].cout[0] (adder)                               0.045     5.223
$add~91^ADD~2-3[0].cin[0] (adder)                                1.226     6.449
$add~91^ADD~2-3[0].cout[0] (adder)                               0.045     6.494
$add~91^ADD~2-4[0].cin[0] (adder)                                1.226     7.720
$add~91^ADD~2-4[0].cout[0] (adder)                               0.045     7.765
$add~91^ADD~2-5[0].cin[0] (adder)                                1.226     8.991
$add~91^ADD~2-5[0].cout[0] (adder)                               0.045     9.036
$add~91^ADD~2-6[0].cin[0] (adder)                                1.226    10.262
$add~91^ADD~2-6[0].cout[0] (adder)                               0.045    10.307
$add~91^ADD~2-7[0].cin[0] (adder)                                1.226    11.533
$add~91^ADD~2-7[0].cout[0] (adder)                               0.045    11.578
$add~91^ADD~2-8[0].cin[0] (adder)                                1.226    12.804
$add~91^ADD~2-8[0].cout[0] (adder)                               0.045    12.849
$add~91^ADD~2-9[0].cin[0] (adder)                                1.226    14.075
$add~91^ADD~2-9[0].cout[0] (adder)                               0.045    14.120
$add~91^ADD~2-10[0].cin[0] (adder)                               1.226    15.345
$add~91^ADD~2-10[0].cout[0] (adder)                              0.045    15.390
$add~91^ADD~2-11[0].cin[0] (adder)                               1.226    16.616
$add~91^ADD~2-11[0].sumout[0] (adder)                            1.350    17.966
$dff~97^Q~10.D[0] (.latch)                                       1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~97^Q~10.clk[0] (.latch)                                     1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 39
Startpoint: lo03610.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo03628.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03610.clk[0] (.latch)                                          1.226     1.226
lo03610.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~119^ADD~27-1[0].a[0] (adder)                                1.226     2.603
$add~119^ADD~27-1[0].cout[0] (adder)                             1.350     3.953
$add~119^ADD~27-2[0].cin[0] (adder)                              1.226     5.178
$add~119^ADD~27-2[0].cout[0] (adder)                             0.045     5.223
$add~119^ADD~27-3[0].cin[0] (adder)                              1.226     6.449
$add~119^ADD~27-3[0].cout[0] (adder)                             0.045     6.494
$add~119^ADD~27-4[0].cin[0] (adder)                              1.226     7.720
$add~119^ADD~27-4[0].cout[0] (adder)                             0.045     7.765
$add~119^ADD~27-5[0].cin[0] (adder)                              1.226     8.991
$add~119^ADD~27-5[0].cout[0] (adder)                             0.045     9.036
$add~119^ADD~27-6[0].cin[0] (adder)                              1.226    10.262
$add~119^ADD~27-6[0].cout[0] (adder)                             0.045    10.307
$add~119^ADD~27-7[0].cin[0] (adder)                              1.226    11.533
$add~119^ADD~27-7[0].cout[0] (adder)                             0.045    11.578
$add~119^ADD~27-8[0].cin[0] (adder)                              1.226    12.804
$add~119^ADD~27-8[0].cout[0] (adder)                             0.045    12.849
$add~119^ADD~27-9[0].cin[0] (adder)                              1.226    14.075
$add~119^ADD~27-9[0].cout[0] (adder)                             0.045    14.120
$add~119^ADD~27-10[0].cin[0] (adder)                             1.226    15.345
$add~119^ADD~27-10[0].cout[0] (adder)                            0.045    15.390
$add~119^ADD~27-11[0].cin[0] (adder)                             1.226    16.616
$add~119^ADD~27-11[0].sumout[0] (adder)                          1.350    17.966
lo03628.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03628.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 40
Startpoint: lo08115.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1481^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08115.clk[0] (.latch)                                          1.226     1.226
lo08115.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~1466^ADD~242-1[0].a[0] (adder)                              1.226     2.603
$add~1466^ADD~242-1[0].cout[0] (adder)                           1.350     3.953
$add~1466^ADD~242-2[0].cin[0] (adder)                            1.226     5.178
$add~1466^ADD~242-2[0].cout[0] (adder)                           0.045     5.223
$add~1466^ADD~242-3[0].cin[0] (adder)                            1.226     6.449
$add~1466^ADD~242-3[0].cout[0] (adder)                           0.045     6.494
$add~1466^ADD~242-4[0].cin[0] (adder)                            1.226     7.720
$add~1466^ADD~242-4[0].cout[0] (adder)                           0.045     7.765
$add~1466^ADD~242-5[0].cin[0] (adder)                            1.226     8.991
$add~1466^ADD~242-5[0].cout[0] (adder)                           0.045     9.036
$add~1466^ADD~242-6[0].cin[0] (adder)                            1.226    10.262
$add~1466^ADD~242-6[0].cout[0] (adder)                           0.045    10.307
$add~1466^ADD~242-7[0].cin[0] (adder)                            1.226    11.533
$add~1466^ADD~242-7[0].cout[0] (adder)                           0.045    11.578
$add~1466^ADD~242-8[0].cin[0] (adder)                            1.226    12.804
$add~1466^ADD~242-8[0].cout[0] (adder)                           0.045    12.849
$add~1466^ADD~242-9[0].cin[0] (adder)                            1.226    14.075
$add~1466^ADD~242-9[0].cout[0] (adder)                           0.045    14.120
$add~1466^ADD~242-10[0].cin[0] (adder)                           1.226    15.345
$add~1466^ADD~242-10[0].cout[0] (adder)                          0.045    15.390
$add~1466^ADD~242-11[0].cin[0] (adder)                           1.226    16.616
$add~1466^ADD~242-11[0].sumout[0] (adder)                        1.350    17.966
$dff~1481^Q~10.D[0] (.latch)                                     1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1481^Q~10.clk[0] (.latch)                                   1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 41
Startpoint: lo05921.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1454^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05921.clk[0] (.latch)                                          1.226     1.226
lo05921.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~1431^ADD~235-1[0].a[0] (adder)                              1.226     2.603
$add~1431^ADD~235-1[0].cout[0] (adder)                           1.350     3.953
$add~1431^ADD~235-2[0].cin[0] (adder)                            1.226     5.178
$add~1431^ADD~235-2[0].cout[0] (adder)                           0.045     5.223
$add~1431^ADD~235-3[0].cin[0] (adder)                            1.226     6.449
$add~1431^ADD~235-3[0].cout[0] (adder)                           0.045     6.494
$add~1431^ADD~235-4[0].cin[0] (adder)                            1.226     7.720
$add~1431^ADD~235-4[0].cout[0] (adder)                           0.045     7.765
$add~1431^ADD~235-5[0].cin[0] (adder)                            1.226     8.991
$add~1431^ADD~235-5[0].cout[0] (adder)                           0.045     9.036
$add~1431^ADD~235-6[0].cin[0] (adder)                            1.226    10.262
$add~1431^ADD~235-6[0].cout[0] (adder)                           0.045    10.307
$add~1431^ADD~235-7[0].cin[0] (adder)                            1.226    11.533
$add~1431^ADD~235-7[0].cout[0] (adder)                           0.045    11.578
$add~1431^ADD~235-8[0].cin[0] (adder)                            1.226    12.804
$add~1431^ADD~235-8[0].cout[0] (adder)                           0.045    12.849
$add~1431^ADD~235-9[0].cin[0] (adder)                            1.226    14.075
$add~1431^ADD~235-9[0].cout[0] (adder)                           0.045    14.120
$add~1431^ADD~235-10[0].cin[0] (adder)                           1.226    15.345
$add~1431^ADD~235-10[0].cout[0] (adder)                          0.045    15.390
$add~1431^ADD~235-11[0].cin[0] (adder)                           1.226    16.616
$add~1431^ADD~235-11[0].sumout[0] (adder)                        1.350    17.966
$dff~1454^Q~10.D[0] (.latch)                                     1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1454^Q~10.clk[0] (.latch)                                   1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 42
Startpoint: lo07866.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1399^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo07866.clk[0] (.latch)                                          1.226     1.226
lo07866.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~1384^ADD~224-1[0].a[0] (adder)                              1.226     2.603
$add~1384^ADD~224-1[0].cout[0] (adder)                           1.350     3.953
$add~1384^ADD~224-2[0].cin[0] (adder)                            1.226     5.178
$add~1384^ADD~224-2[0].cout[0] (adder)                           0.045     5.223
$add~1384^ADD~224-3[0].cin[0] (adder)                            1.226     6.449
$add~1384^ADD~224-3[0].cout[0] (adder)                           0.045     6.494
$add~1384^ADD~224-4[0].cin[0] (adder)                            1.226     7.720
$add~1384^ADD~224-4[0].cout[0] (adder)                           0.045     7.765
$add~1384^ADD~224-5[0].cin[0] (adder)                            1.226     8.991
$add~1384^ADD~224-5[0].cout[0] (adder)                           0.045     9.036
$add~1384^ADD~224-6[0].cin[0] (adder)                            1.226    10.262
$add~1384^ADD~224-6[0].cout[0] (adder)                           0.045    10.307
$add~1384^ADD~224-7[0].cin[0] (adder)                            1.226    11.533
$add~1384^ADD~224-7[0].cout[0] (adder)                           0.045    11.578
$add~1384^ADD~224-8[0].cin[0] (adder)                            1.226    12.804
$add~1384^ADD~224-8[0].cout[0] (adder)                           0.045    12.849
$add~1384^ADD~224-9[0].cin[0] (adder)                            1.226    14.075
$add~1384^ADD~224-9[0].cout[0] (adder)                           0.045    14.120
$add~1384^ADD~224-10[0].cin[0] (adder)                           1.226    15.345
$add~1384^ADD~224-10[0].cout[0] (adder)                          0.045    15.390
$add~1384^ADD~224-11[0].cin[0] (adder)                           1.226    16.616
$add~1384^ADD~224-11[0].sumout[0] (adder)                        1.350    17.966
$dff~1399^Q~10.D[0] (.latch)                                     1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1399^Q~10.clk[0] (.latch)                                   1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 43
Startpoint: lo05728.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1372^Q~10.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05728.clk[0] (.latch)                                          1.226     1.226
lo05728.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~1349^ADD~217-1[0].a[0] (adder)                              1.226     2.603
$add~1349^ADD~217-1[0].cout[0] (adder)                           1.350     3.953
$add~1349^ADD~217-2[0].cin[0] (adder)                            1.226     5.178
$add~1349^ADD~217-2[0].cout[0] (adder)                           0.045     5.223
$add~1349^ADD~217-3[0].cin[0] (adder)                            1.226     6.449
$add~1349^ADD~217-3[0].cout[0] (adder)                           0.045     6.494
$add~1349^ADD~217-4[0].cin[0] (adder)                            1.226     7.720
$add~1349^ADD~217-4[0].cout[0] (adder)                           0.045     7.765
$add~1349^ADD~217-5[0].cin[0] (adder)                            1.226     8.991
$add~1349^ADD~217-5[0].cout[0] (adder)                           0.045     9.036
$add~1349^ADD~217-6[0].cin[0] (adder)                            1.226    10.262
$add~1349^ADD~217-6[0].cout[0] (adder)                           0.045    10.307
$add~1349^ADD~217-7[0].cin[0] (adder)                            1.226    11.533
$add~1349^ADD~217-7[0].cout[0] (adder)                           0.045    11.578
$add~1349^ADD~217-8[0].cin[0] (adder)                            1.226    12.804
$add~1349^ADD~217-8[0].cout[0] (adder)                           0.045    12.849
$add~1349^ADD~217-9[0].cin[0] (adder)                            1.226    14.075
$add~1349^ADD~217-9[0].cout[0] (adder)                           0.045    14.120
$add~1349^ADD~217-10[0].cin[0] (adder)                           1.226    15.345
$add~1349^ADD~217-10[0].cout[0] (adder)                          0.045    15.390
$add~1349^ADD~217-11[0].cin[0] (adder)                           1.226    16.616
$add~1349^ADD~217-11[0].sumout[0] (adder)                        1.350    17.966
$dff~1372^Q~10.D[0] (.latch)                                     1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1372^Q~10.clk[0] (.latch)                                   1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 44
Startpoint: lo04341.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo04359.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04341.clk[0] (.latch)                                          1.226     1.226
lo04341.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~231^ADD~43-1[0].a[0] (adder)                                1.226     2.603
$add~231^ADD~43-1[0].cout[0] (adder)                             1.350     3.953
$add~231^ADD~43-2[0].cin[0] (adder)                              1.226     5.178
$add~231^ADD~43-2[0].cout[0] (adder)                             0.045     5.223
$add~231^ADD~43-3[0].cin[0] (adder)                              1.226     6.449
$add~231^ADD~43-3[0].cout[0] (adder)                             0.045     6.494
$add~231^ADD~43-4[0].cin[0] (adder)                              1.226     7.720
$add~231^ADD~43-4[0].cout[0] (adder)                             0.045     7.765
$add~231^ADD~43-5[0].cin[0] (adder)                              1.226     8.991
$add~231^ADD~43-5[0].cout[0] (adder)                             0.045     9.036
$add~231^ADD~43-6[0].cin[0] (adder)                              1.226    10.262
$add~231^ADD~43-6[0].cout[0] (adder)                             0.045    10.307
$add~231^ADD~43-7[0].cin[0] (adder)                              1.226    11.533
$add~231^ADD~43-7[0].cout[0] (adder)                             0.045    11.578
$add~231^ADD~43-8[0].cin[0] (adder)                              1.226    12.804
$add~231^ADD~43-8[0].cout[0] (adder)                             0.045    12.849
$add~231^ADD~43-9[0].cin[0] (adder)                              1.226    14.075
$add~231^ADD~43-9[0].cout[0] (adder)                             0.045    14.120
$add~231^ADD~43-10[0].cin[0] (adder)                             1.226    15.345
$add~231^ADD~43-10[0].cout[0] (adder)                            0.045    15.390
$add~231^ADD~43-11[0].cin[0] (adder)                             1.226    16.616
$add~231^ADD~43-11[0].sumout[0] (adder)                          1.350    17.966
lo04359.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04359.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 45
Startpoint: lo04589.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo04607.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04589.clk[0] (.latch)                                          1.226     1.226
lo04589.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~224^ADD~42-1[0].a[0] (adder)                                1.226     2.603
$add~224^ADD~42-1[0].cout[0] (adder)                             1.350     3.953
$add~224^ADD~42-2[0].cin[0] (adder)                              1.226     5.178
$add~224^ADD~42-2[0].cout[0] (adder)                             0.045     5.223
$add~224^ADD~42-3[0].cin[0] (adder)                              1.226     6.449
$add~224^ADD~42-3[0].cout[0] (adder)                             0.045     6.494
$add~224^ADD~42-4[0].cin[0] (adder)                              1.226     7.720
$add~224^ADD~42-4[0].cout[0] (adder)                             0.045     7.765
$add~224^ADD~42-5[0].cin[0] (adder)                              1.226     8.991
$add~224^ADD~42-5[0].cout[0] (adder)                             0.045     9.036
$add~224^ADD~42-6[0].cin[0] (adder)                              1.226    10.262
$add~224^ADD~42-6[0].cout[0] (adder)                             0.045    10.307
$add~224^ADD~42-7[0].cin[0] (adder)                              1.226    11.533
$add~224^ADD~42-7[0].cout[0] (adder)                             0.045    11.578
$add~224^ADD~42-8[0].cin[0] (adder)                              1.226    12.804
$add~224^ADD~42-8[0].cout[0] (adder)                             0.045    12.849
$add~224^ADD~42-9[0].cin[0] (adder)                              1.226    14.075
$add~224^ADD~42-9[0].cout[0] (adder)                             0.045    14.120
$add~224^ADD~42-10[0].cin[0] (adder)                             1.226    15.345
$add~224^ADD~42-10[0].cout[0] (adder)                            0.045    15.390
$add~224^ADD~42-11[0].cin[0] (adder)                             1.226    16.616
$add~224^ADD~42-11[0].sumout[0] (adder)                          1.350    17.966
lo04607.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04607.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 46
Startpoint: lo04825.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo04843.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04825.clk[0] (.latch)                                          1.226     1.226
lo04825.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~217^ADD~41-1[0].a[0] (adder)                                1.226     2.603
$add~217^ADD~41-1[0].cout[0] (adder)                             1.350     3.953
$add~217^ADD~41-2[0].cin[0] (adder)                              1.226     5.178
$add~217^ADD~41-2[0].cout[0] (adder)                             0.045     5.223
$add~217^ADD~41-3[0].cin[0] (adder)                              1.226     6.449
$add~217^ADD~41-3[0].cout[0] (adder)                             0.045     6.494
$add~217^ADD~41-4[0].cin[0] (adder)                              1.226     7.720
$add~217^ADD~41-4[0].cout[0] (adder)                             0.045     7.765
$add~217^ADD~41-5[0].cin[0] (adder)                              1.226     8.991
$add~217^ADD~41-5[0].cout[0] (adder)                             0.045     9.036
$add~217^ADD~41-6[0].cin[0] (adder)                              1.226    10.262
$add~217^ADD~41-6[0].cout[0] (adder)                             0.045    10.307
$add~217^ADD~41-7[0].cin[0] (adder)                              1.226    11.533
$add~217^ADD~41-7[0].cout[0] (adder)                             0.045    11.578
$add~217^ADD~41-8[0].cin[0] (adder)                              1.226    12.804
$add~217^ADD~41-8[0].cout[0] (adder)                             0.045    12.849
$add~217^ADD~41-9[0].cin[0] (adder)                              1.226    14.075
$add~217^ADD~41-9[0].cout[0] (adder)                             0.045    14.120
$add~217^ADD~41-10[0].cin[0] (adder)                             1.226    15.345
$add~217^ADD~41-10[0].cout[0] (adder)                            0.045    15.390
$add~217^ADD~41-11[0].cin[0] (adder)                             1.226    16.616
$add~217^ADD~41-11[0].sumout[0] (adder)                          1.350    17.966
lo04843.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04843.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 47
Startpoint: lo05073.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo05091.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05073.clk[0] (.latch)                                          1.226     1.226
lo05073.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~210^ADD~40-1[0].a[0] (adder)                                1.226     2.603
$add~210^ADD~40-1[0].cout[0] (adder)                             1.350     3.953
$add~210^ADD~40-2[0].cin[0] (adder)                              1.226     5.178
$add~210^ADD~40-2[0].cout[0] (adder)                             0.045     5.223
$add~210^ADD~40-3[0].cin[0] (adder)                              1.226     6.449
$add~210^ADD~40-3[0].cout[0] (adder)                             0.045     6.494
$add~210^ADD~40-4[0].cin[0] (adder)                              1.226     7.720
$add~210^ADD~40-4[0].cout[0] (adder)                             0.045     7.765
$add~210^ADD~40-5[0].cin[0] (adder)                              1.226     8.991
$add~210^ADD~40-5[0].cout[0] (adder)                             0.045     9.036
$add~210^ADD~40-6[0].cin[0] (adder)                              1.226    10.262
$add~210^ADD~40-6[0].cout[0] (adder)                             0.045    10.307
$add~210^ADD~40-7[0].cin[0] (adder)                              1.226    11.533
$add~210^ADD~40-7[0].cout[0] (adder)                             0.045    11.578
$add~210^ADD~40-8[0].cin[0] (adder)                              1.226    12.804
$add~210^ADD~40-8[0].cout[0] (adder)                             0.045    12.849
$add~210^ADD~40-9[0].cin[0] (adder)                              1.226    14.075
$add~210^ADD~40-9[0].cout[0] (adder)                             0.045    14.120
$add~210^ADD~40-10[0].cin[0] (adder)                             1.226    15.345
$add~210^ADD~40-10[0].cout[0] (adder)                            0.045    15.390
$add~210^ADD~40-11[0].cin[0] (adder)                             1.226    16.616
$add~210^ADD~40-11[0].sumout[0] (adder)                          1.350    17.966
lo05091.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05091.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 48
Startpoint: lo05309.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo09554.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05309.clk[0] (.latch)                                          1.226     1.226
lo05309.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~203^ADD~39-1[0].a[0] (adder)                                1.226     2.603
$add~203^ADD~39-1[0].cout[0] (adder)                             1.350     3.953
$add~203^ADD~39-2[0].cin[0] (adder)                              1.226     5.178
$add~203^ADD~39-2[0].cout[0] (adder)                             0.045     5.223
$add~203^ADD~39-3[0].cin[0] (adder)                              1.226     6.449
$add~203^ADD~39-3[0].cout[0] (adder)                             0.045     6.494
$add~203^ADD~39-4[0].cin[0] (adder)                              1.226     7.720
$add~203^ADD~39-4[0].cout[0] (adder)                             0.045     7.765
$add~203^ADD~39-5[0].cin[0] (adder)                              1.226     8.991
$add~203^ADD~39-5[0].cout[0] (adder)                             0.045     9.036
$add~203^ADD~39-6[0].cin[0] (adder)                              1.226    10.262
$add~203^ADD~39-6[0].cout[0] (adder)                             0.045    10.307
$add~203^ADD~39-7[0].cin[0] (adder)                              1.226    11.533
$add~203^ADD~39-7[0].cout[0] (adder)                             0.045    11.578
$add~203^ADD~39-8[0].cin[0] (adder)                              1.226    12.804
$add~203^ADD~39-8[0].cout[0] (adder)                             0.045    12.849
$add~203^ADD~39-9[0].cin[0] (adder)                              1.226    14.075
$add~203^ADD~39-9[0].cout[0] (adder)                             0.045    14.120
$add~203^ADD~39-10[0].cin[0] (adder)                             1.226    15.345
$add~203^ADD~39-10[0].cout[0] (adder)                            0.045    15.390
$add~203^ADD~39-11[0].cin[0] (adder)                             1.226    16.616
$add~203^ADD~39-11[0].sumout[0] (adder)                          1.350    17.966
lo09554.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo09554.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 49
Startpoint: lo05512.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo00449.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05512.clk[0] (.latch)                                          1.226     1.226
lo05512.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~196^ADD~38-1[0].a[0] (adder)                                1.226     2.603
$add~196^ADD~38-1[0].cout[0] (adder)                             1.350     3.953
$add~196^ADD~38-2[0].cin[0] (adder)                              1.226     5.178
$add~196^ADD~38-2[0].cout[0] (adder)                             0.045     5.223
$add~196^ADD~38-3[0].cin[0] (adder)                              1.226     6.449
$add~196^ADD~38-3[0].cout[0] (adder)                             0.045     6.494
$add~196^ADD~38-4[0].cin[0] (adder)                              1.226     7.720
$add~196^ADD~38-4[0].cout[0] (adder)                             0.045     7.765
$add~196^ADD~38-5[0].cin[0] (adder)                              1.226     8.991
$add~196^ADD~38-5[0].cout[0] (adder)                             0.045     9.036
$add~196^ADD~38-6[0].cin[0] (adder)                              1.226    10.262
$add~196^ADD~38-6[0].cout[0] (adder)                             0.045    10.307
$add~196^ADD~38-7[0].cin[0] (adder)                              1.226    11.533
$add~196^ADD~38-7[0].cout[0] (adder)                             0.045    11.578
$add~196^ADD~38-8[0].cin[0] (adder)                              1.226    12.804
$add~196^ADD~38-8[0].cout[0] (adder)                             0.045    12.849
$add~196^ADD~38-9[0].cin[0] (adder)                              1.226    14.075
$add~196^ADD~38-9[0].cout[0] (adder)                             0.045    14.120
$add~196^ADD~38-10[0].cin[0] (adder)                             1.226    15.345
$add~196^ADD~38-10[0].cout[0] (adder)                            0.045    15.390
$add~196^ADD~38-11[0].cin[0] (adder)                             1.226    16.616
$add~196^ADD~38-11[0].sumout[0] (adder)                          1.350    17.966
lo00449.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00449.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 50
Startpoint: lo09670.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo10412.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo09670.clk[0] (.latch)                                          1.226     1.226
lo09670.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~182^ADD~36-1[0].a[0] (adder)                                1.226     2.603
$add~182^ADD~36-1[0].cout[0] (adder)                             1.350     3.953
$add~182^ADD~36-2[0].cin[0] (adder)                              1.226     5.178
$add~182^ADD~36-2[0].cout[0] (adder)                             0.045     5.223
$add~182^ADD~36-3[0].cin[0] (adder)                              1.226     6.449
$add~182^ADD~36-3[0].cout[0] (adder)                             0.045     6.494
$add~182^ADD~36-4[0].cin[0] (adder)                              1.226     7.720
$add~182^ADD~36-4[0].cout[0] (adder)                             0.045     7.765
$add~182^ADD~36-5[0].cin[0] (adder)                              1.226     8.991
$add~182^ADD~36-5[0].cout[0] (adder)                             0.045     9.036
$add~182^ADD~36-6[0].cin[0] (adder)                              1.226    10.262
$add~182^ADD~36-6[0].cout[0] (adder)                             0.045    10.307
$add~182^ADD~36-7[0].cin[0] (adder)                              1.226    11.533
$add~182^ADD~36-7[0].cout[0] (adder)                             0.045    11.578
$add~182^ADD~36-8[0].cin[0] (adder)                              1.226    12.804
$add~182^ADD~36-8[0].cout[0] (adder)                             0.045    12.849
$add~182^ADD~36-9[0].cin[0] (adder)                              1.226    14.075
$add~182^ADD~36-9[0].cout[0] (adder)                             0.045    14.120
$add~182^ADD~36-10[0].cin[0] (adder)                             1.226    15.345
$add~182^ADD~36-10[0].cout[0] (adder)                            0.045    15.390
$add~182^ADD~36-11[0].cin[0] (adder)                             1.226    16.616
$add~182^ADD~36-11[0].sumout[0] (adder)                          1.350    17.966
lo10412.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10412.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 51
Startpoint: lo03846.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo03864.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03846.clk[0] (.latch)                                          1.226     1.226
lo03846.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~112^ADD~26-1[0].a[0] (adder)                                1.226     2.603
$add~112^ADD~26-1[0].cout[0] (adder)                             1.350     3.953
$add~112^ADD~26-2[0].cin[0] (adder)                              1.226     5.178
$add~112^ADD~26-2[0].cout[0] (adder)                             0.045     5.223
$add~112^ADD~26-3[0].cin[0] (adder)                              1.226     6.449
$add~112^ADD~26-3[0].cout[0] (adder)                             0.045     6.494
$add~112^ADD~26-4[0].cin[0] (adder)                              1.226     7.720
$add~112^ADD~26-4[0].cout[0] (adder)                             0.045     7.765
$add~112^ADD~26-5[0].cin[0] (adder)                              1.226     8.991
$add~112^ADD~26-5[0].cout[0] (adder)                             0.045     9.036
$add~112^ADD~26-6[0].cin[0] (adder)                              1.226    10.262
$add~112^ADD~26-6[0].cout[0] (adder)                             0.045    10.307
$add~112^ADD~26-7[0].cin[0] (adder)                              1.226    11.533
$add~112^ADD~26-7[0].cout[0] (adder)                             0.045    11.578
$add~112^ADD~26-8[0].cin[0] (adder)                              1.226    12.804
$add~112^ADD~26-8[0].cout[0] (adder)                             0.045    12.849
$add~112^ADD~26-9[0].cin[0] (adder)                              1.226    14.075
$add~112^ADD~26-9[0].cout[0] (adder)                             0.045    14.120
$add~112^ADD~26-10[0].cin[0] (adder)                             1.226    15.345
$add~112^ADD~26-10[0].cout[0] (adder)                            0.045    15.390
$add~112^ADD~26-11[0].cin[0] (adder)                             1.226    16.616
$add~112^ADD~26-11[0].sumout[0] (adder)                          1.350    17.966
lo03864.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03864.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 52
Startpoint: lo03362.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo03380.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03362.clk[0] (.latch)                                          1.226     1.226
lo03362.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~126^ADD~28-1[0].a[0] (adder)                                1.226     2.603
$add~126^ADD~28-1[0].cout[0] (adder)                             1.350     3.953
$add~126^ADD~28-2[0].cin[0] (adder)                              1.226     5.178
$add~126^ADD~28-2[0].cout[0] (adder)                             0.045     5.223
$add~126^ADD~28-3[0].cin[0] (adder)                              1.226     6.449
$add~126^ADD~28-3[0].cout[0] (adder)                             0.045     6.494
$add~126^ADD~28-4[0].cin[0] (adder)                              1.226     7.720
$add~126^ADD~28-4[0].cout[0] (adder)                             0.045     7.765
$add~126^ADD~28-5[0].cin[0] (adder)                              1.226     8.991
$add~126^ADD~28-5[0].cout[0] (adder)                             0.045     9.036
$add~126^ADD~28-6[0].cin[0] (adder)                              1.226    10.262
$add~126^ADD~28-6[0].cout[0] (adder)                             0.045    10.307
$add~126^ADD~28-7[0].cin[0] (adder)                              1.226    11.533
$add~126^ADD~28-7[0].cout[0] (adder)                             0.045    11.578
$add~126^ADD~28-8[0].cin[0] (adder)                              1.226    12.804
$add~126^ADD~28-8[0].cout[0] (adder)                             0.045    12.849
$add~126^ADD~28-9[0].cin[0] (adder)                              1.226    14.075
$add~126^ADD~28-9[0].cout[0] (adder)                             0.045    14.120
$add~126^ADD~28-10[0].cin[0] (adder)                             1.226    15.345
$add~126^ADD~28-10[0].cout[0] (adder)                            0.045    15.390
$add~126^ADD~28-11[0].cin[0] (adder)                             1.226    16.616
$add~126^ADD~28-11[0].sumout[0] (adder)                          1.350    17.966
lo03380.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03380.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 53
Startpoint: lo02923.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo10328.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02923.clk[0] (.latch)                                          1.226     1.226
lo02923.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~140^ADD~30-1[0].a[0] (adder)                                1.226     2.603
$add~140^ADD~30-1[0].cout[0] (adder)                             1.350     3.953
$add~140^ADD~30-2[0].cin[0] (adder)                              1.226     5.178
$add~140^ADD~30-2[0].cout[0] (adder)                             0.045     5.223
$add~140^ADD~30-3[0].cin[0] (adder)                              1.226     6.449
$add~140^ADD~30-3[0].cout[0] (adder)                             0.045     6.494
$add~140^ADD~30-4[0].cin[0] (adder)                              1.226     7.720
$add~140^ADD~30-4[0].cout[0] (adder)                             0.045     7.765
$add~140^ADD~30-5[0].cin[0] (adder)                              1.226     8.991
$add~140^ADD~30-5[0].cout[0] (adder)                             0.045     9.036
$add~140^ADD~30-6[0].cin[0] (adder)                              1.226    10.262
$add~140^ADD~30-6[0].cout[0] (adder)                             0.045    10.307
$add~140^ADD~30-7[0].cin[0] (adder)                              1.226    11.533
$add~140^ADD~30-7[0].cout[0] (adder)                             0.045    11.578
$add~140^ADD~30-8[0].cin[0] (adder)                              1.226    12.804
$add~140^ADD~30-8[0].cout[0] (adder)                             0.045    12.849
$add~140^ADD~30-9[0].cin[0] (adder)                              1.226    14.075
$add~140^ADD~30-9[0].cout[0] (adder)                             0.045    14.120
$add~140^ADD~30-10[0].cin[0] (adder)                             1.226    15.345
$add~140^ADD~30-10[0].cout[0] (adder)                            0.045    15.390
$add~140^ADD~30-11[0].cin[0] (adder)                             1.226    16.616
$add~140^ADD~30-11[0].sumout[0] (adder)                          1.350    17.966
lo10328.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10328.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 54
Startpoint: lo10876.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo09930.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10876.clk[0] (.latch)                                          1.226     1.226
lo10876.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~147^ADD~31-1[0].a[0] (adder)                                1.226     2.603
$add~147^ADD~31-1[0].cout[0] (adder)                             1.350     3.953
$add~147^ADD~31-2[0].cin[0] (adder)                              1.226     5.178
$add~147^ADD~31-2[0].cout[0] (adder)                             0.045     5.223
$add~147^ADD~31-3[0].cin[0] (adder)                              1.226     6.449
$add~147^ADD~31-3[0].cout[0] (adder)                             0.045     6.494
$add~147^ADD~31-4[0].cin[0] (adder)                              1.226     7.720
$add~147^ADD~31-4[0].cout[0] (adder)                             0.045     7.765
$add~147^ADD~31-5[0].cin[0] (adder)                              1.226     8.991
$add~147^ADD~31-5[0].cout[0] (adder)                             0.045     9.036
$add~147^ADD~31-6[0].cin[0] (adder)                              1.226    10.262
$add~147^ADD~31-6[0].cout[0] (adder)                             0.045    10.307
$add~147^ADD~31-7[0].cin[0] (adder)                              1.226    11.533
$add~147^ADD~31-7[0].cout[0] (adder)                             0.045    11.578
$add~147^ADD~31-8[0].cin[0] (adder)                              1.226    12.804
$add~147^ADD~31-8[0].cout[0] (adder)                             0.045    12.849
$add~147^ADD~31-9[0].cin[0] (adder)                              1.226    14.075
$add~147^ADD~31-9[0].cout[0] (adder)                             0.045    14.120
$add~147^ADD~31-10[0].cin[0] (adder)                             1.226    15.345
$add~147^ADD~31-10[0].cout[0] (adder)                            0.045    15.390
$add~147^ADD~31-11[0].cin[0] (adder)                             1.226    16.616
$add~147^ADD~31-11[0].sumout[0] (adder)                          1.350    17.966
lo09930.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo09930.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 55
Startpoint: lo10601.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo10600.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10601.clk[0] (.latch)                                          1.226     1.226
lo10601.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~154^ADD~32-1[0].a[0] (adder)                                1.226     2.603
$add~154^ADD~32-1[0].cout[0] (adder)                             1.350     3.953
$add~154^ADD~32-2[0].cin[0] (adder)                              1.226     5.178
$add~154^ADD~32-2[0].cout[0] (adder)                             0.045     5.223
$add~154^ADD~32-3[0].cin[0] (adder)                              1.226     6.449
$add~154^ADD~32-3[0].cout[0] (adder)                             0.045     6.494
$add~154^ADD~32-4[0].cin[0] (adder)                              1.226     7.720
$add~154^ADD~32-4[0].cout[0] (adder)                             0.045     7.765
$add~154^ADD~32-5[0].cin[0] (adder)                              1.226     8.991
$add~154^ADD~32-5[0].cout[0] (adder)                             0.045     9.036
$add~154^ADD~32-6[0].cin[0] (adder)                              1.226    10.262
$add~154^ADD~32-6[0].cout[0] (adder)                             0.045    10.307
$add~154^ADD~32-7[0].cin[0] (adder)                              1.226    11.533
$add~154^ADD~32-7[0].cout[0] (adder)                             0.045    11.578
$add~154^ADD~32-8[0].cin[0] (adder)                              1.226    12.804
$add~154^ADD~32-8[0].cout[0] (adder)                             0.045    12.849
$add~154^ADD~32-9[0].cin[0] (adder)                              1.226    14.075
$add~154^ADD~32-9[0].cout[0] (adder)                             0.045    14.120
$add~154^ADD~32-10[0].cin[0] (adder)                             1.226    15.345
$add~154^ADD~32-10[0].cout[0] (adder)                            0.045    15.390
$add~154^ADD~32-11[0].cin[0] (adder)                             1.226    16.616
$add~154^ADD~32-11[0].sumout[0] (adder)                          1.350    17.966
lo10600.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10600.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 56
Startpoint: lo00351.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo01005.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00351.clk[0] (.latch)                                          1.226     1.226
lo00351.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~161^ADD~33-1[0].a[0] (adder)                                1.226     2.603
$add~161^ADD~33-1[0].cout[0] (adder)                             1.350     3.953
$add~161^ADD~33-2[0].cin[0] (adder)                              1.226     5.178
$add~161^ADD~33-2[0].cout[0] (adder)                             0.045     5.223
$add~161^ADD~33-3[0].cin[0] (adder)                              1.226     6.449
$add~161^ADD~33-3[0].cout[0] (adder)                             0.045     6.494
$add~161^ADD~33-4[0].cin[0] (adder)                              1.226     7.720
$add~161^ADD~33-4[0].cout[0] (adder)                             0.045     7.765
$add~161^ADD~33-5[0].cin[0] (adder)                              1.226     8.991
$add~161^ADD~33-5[0].cout[0] (adder)                             0.045     9.036
$add~161^ADD~33-6[0].cin[0] (adder)                              1.226    10.262
$add~161^ADD~33-6[0].cout[0] (adder)                             0.045    10.307
$add~161^ADD~33-7[0].cin[0] (adder)                              1.226    11.533
$add~161^ADD~33-7[0].cout[0] (adder)                             0.045    11.578
$add~161^ADD~33-8[0].cin[0] (adder)                              1.226    12.804
$add~161^ADD~33-8[0].cout[0] (adder)                             0.045    12.849
$add~161^ADD~33-9[0].cin[0] (adder)                              1.226    14.075
$add~161^ADD~33-9[0].cout[0] (adder)                             0.045    14.120
$add~161^ADD~33-10[0].cin[0] (adder)                             1.226    15.345
$add~161^ADD~33-10[0].cout[0] (adder)                            0.045    15.390
$add~161^ADD~33-11[0].cin[0] (adder)                             1.226    16.616
$add~161^ADD~33-11[0].sumout[0] (adder)                          1.350    17.966
lo01005.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01005.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 57
Startpoint: lo00675.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo10968.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00675.clk[0] (.latch)                                          1.226     1.226
lo00675.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~168^ADD~34-1[0].a[0] (adder)                                1.226     2.603
$add~168^ADD~34-1[0].cout[0] (adder)                             1.350     3.953
$add~168^ADD~34-2[0].cin[0] (adder)                              1.226     5.178
$add~168^ADD~34-2[0].cout[0] (adder)                             0.045     5.223
$add~168^ADD~34-3[0].cin[0] (adder)                              1.226     6.449
$add~168^ADD~34-3[0].cout[0] (adder)                             0.045     6.494
$add~168^ADD~34-4[0].cin[0] (adder)                              1.226     7.720
$add~168^ADD~34-4[0].cout[0] (adder)                             0.045     7.765
$add~168^ADD~34-5[0].cin[0] (adder)                              1.226     8.991
$add~168^ADD~34-5[0].cout[0] (adder)                             0.045     9.036
$add~168^ADD~34-6[0].cin[0] (adder)                              1.226    10.262
$add~168^ADD~34-6[0].cout[0] (adder)                             0.045    10.307
$add~168^ADD~34-7[0].cin[0] (adder)                              1.226    11.533
$add~168^ADD~34-7[0].cout[0] (adder)                             0.045    11.578
$add~168^ADD~34-8[0].cin[0] (adder)                              1.226    12.804
$add~168^ADD~34-8[0].cout[0] (adder)                             0.045    12.849
$add~168^ADD~34-9[0].cin[0] (adder)                              1.226    14.075
$add~168^ADD~34-9[0].cout[0] (adder)                             0.045    14.120
$add~168^ADD~34-10[0].cin[0] (adder)                             1.226    15.345
$add~168^ADD~34-10[0].cout[0] (adder)                            0.045    15.390
$add~168^ADD~34-11[0].cin[0] (adder)                             1.226    16.616
$add~168^ADD~34-11[0].sumout[0] (adder)                          1.350    17.966
lo10968.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10968.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 58
Startpoint: lo02314.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo01547.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02314.clk[0] (.latch)                                          1.226     1.226
lo02314.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~175^ADD~35-1[0].a[0] (adder)                                1.226     2.603
$add~175^ADD~35-1[0].cout[0] (adder)                             1.350     3.953
$add~175^ADD~35-2[0].cin[0] (adder)                              1.226     5.178
$add~175^ADD~35-2[0].cout[0] (adder)                             0.045     5.223
$add~175^ADD~35-3[0].cin[0] (adder)                              1.226     6.449
$add~175^ADD~35-3[0].cout[0] (adder)                             0.045     6.494
$add~175^ADD~35-4[0].cin[0] (adder)                              1.226     7.720
$add~175^ADD~35-4[0].cout[0] (adder)                             0.045     7.765
$add~175^ADD~35-5[0].cin[0] (adder)                              1.226     8.991
$add~175^ADD~35-5[0].cout[0] (adder)                             0.045     9.036
$add~175^ADD~35-6[0].cin[0] (adder)                              1.226    10.262
$add~175^ADD~35-6[0].cout[0] (adder)                             0.045    10.307
$add~175^ADD~35-7[0].cin[0] (adder)                              1.226    11.533
$add~175^ADD~35-7[0].cout[0] (adder)                             0.045    11.578
$add~175^ADD~35-8[0].cin[0] (adder)                              1.226    12.804
$add~175^ADD~35-8[0].cout[0] (adder)                             0.045    12.849
$add~175^ADD~35-9[0].cin[0] (adder)                              1.226    14.075
$add~175^ADD~35-9[0].cout[0] (adder)                             0.045    14.120
$add~175^ADD~35-10[0].cin[0] (adder)                             1.226    15.345
$add~175^ADD~35-10[0].cout[0] (adder)                            0.045    15.390
$add~175^ADD~35-11[0].cin[0] (adder)                             1.226    16.616
$add~175^ADD~35-11[0].sumout[0] (adder)                          1.350    17.966
lo01547.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01547.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 59
Startpoint: lo02111.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo09607.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02111.clk[0] (.latch)                                          1.226     1.226
lo02111.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~189^ADD~37-1[0].a[0] (adder)                                1.226     2.603
$add~189^ADD~37-1[0].cout[0] (adder)                             1.350     3.953
$add~189^ADD~37-2[0].cin[0] (adder)                              1.226     5.178
$add~189^ADD~37-2[0].cout[0] (adder)                             0.045     5.223
$add~189^ADD~37-3[0].cin[0] (adder)                              1.226     6.449
$add~189^ADD~37-3[0].cout[0] (adder)                             0.045     6.494
$add~189^ADD~37-4[0].cin[0] (adder)                              1.226     7.720
$add~189^ADD~37-4[0].cout[0] (adder)                             0.045     7.765
$add~189^ADD~37-5[0].cin[0] (adder)                              1.226     8.991
$add~189^ADD~37-5[0].cout[0] (adder)                             0.045     9.036
$add~189^ADD~37-6[0].cin[0] (adder)                              1.226    10.262
$add~189^ADD~37-6[0].cout[0] (adder)                             0.045    10.307
$add~189^ADD~37-7[0].cin[0] (adder)                              1.226    11.533
$add~189^ADD~37-7[0].cout[0] (adder)                             0.045    11.578
$add~189^ADD~37-8[0].cin[0] (adder)                              1.226    12.804
$add~189^ADD~37-8[0].cout[0] (adder)                             0.045    12.849
$add~189^ADD~37-9[0].cin[0] (adder)                              1.226    14.075
$add~189^ADD~37-9[0].cout[0] (adder)                             0.045    14.120
$add~189^ADD~37-10[0].cin[0] (adder)                             1.226    15.345
$add~189^ADD~37-10[0].cout[0] (adder)                            0.045    15.390
$add~189^ADD~37-11[0].cin[0] (adder)                             1.226    16.616
$add~189^ADD~37-11[0].sumout[0] (adder)                          1.350    17.966
lo09607.D[0] (.latch)                                            1.226    19.192
data arrival time                                                         19.192

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo09607.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -19.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.202


#Path 60
Startpoint: x_in~3.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[14].D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
input external delay                                                                                                                    0.000     0.000
x_in~3.inpad[0] (.input)                                                                                                                0.000     0.000
$add~1^ADD~253-1[0].a[0] (adder)                                                                                                        1.226     1.226
$add~1^ADD~253-1[0].cout[0] (adder)                                                                                                     1.350     2.576
$add~1^ADD~253-2[0].cin[0] (adder)                                                                                                      1.226     3.802
$add~1^ADD~253-2[0].cout[0] (adder)                                                                                                     0.045     3.847
$add~1^ADD~253-3[0].cin[0] (adder)                                                                                                      1.226     5.073
$add~1^ADD~253-3[0].cout[0] (adder)                                                                                                     0.045     5.118
$add~1^ADD~253-4[0].cin[0] (adder)                                                                                                      1.226     6.344
$add~1^ADD~253-4[0].cout[0] (adder)                                                                                                     0.045     6.389
$add~1^ADD~253-5[0].cin[0] (adder)                                                                                                      1.226     7.614
$add~1^ADD~253-5[0].cout[0] (adder)                                                                                                     0.045     7.659
$add~1^ADD~253-6[0].cin[0] (adder)                                                                                                      1.226     8.885
$add~1^ADD~253-6[0].cout[0] (adder)                                                                                                     0.045     8.930
$add~1^ADD~253-7[0].cin[0] (adder)                                                                                                      1.226    10.156
$add~1^ADD~253-7[0].cout[0] (adder)                                                                                                     0.045    10.201
$add~1^ADD~253-8[0].cin[0] (adder)                                                                                                      1.226    11.427
$add~1^ADD~253-8[0].cout[0] (adder)                                                                                                     0.045    11.472
$add~1^ADD~253-9[0].cin[0] (adder)                                                                                                      1.226    12.698
$add~1^ADD~253-9[0].cout[0] (adder)                                                                                                     0.045    12.743
$add~1^ADD~253-10[0].cin[0] (adder)                                                                                                     1.226    13.969
$add~1^ADD~253-10[0].cout[0] (adder)                                                                                                    0.045    14.014
$add~1^ADD~253-11[0].cin[0] (adder)                                                                                                     1.226    15.240
$add~1^ADD~253-11[0].cout[0] (adder)                                                                                                    0.045    15.285
$add~1^ADD~253-12[0].cin[0] (adder)                                                                                                     1.226    16.511
$add~1^ADD~253-12[0].sumout[0] (adder)                                                                                                  1.350    17.861
$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[14].D[0] (.latch)                         1.226    19.086
data arrival time                                                                                                                                19.086

clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                            0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3325.$auto$alumacc.cc:485:replace_alu$11051.B[14].clk[0] (.latch)                       1.226     1.226
clock uncertainty                                                                                                                       0.000     1.226
cell setup time                                                                                                                        -0.236     0.990
data required time                                                                                                                                0.990
-------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                0.990
data arrival time                                                                                                                               -19.086
-------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                -18.096


#Path 61
Startpoint: y_in~3.inpad[0] (.input clocked by tm3_clk_v0)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[14].D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
input external delay                                                                                                                    0.000     0.000
y_in~3.inpad[0] (.input)                                                                                                                0.000     0.000
$add~2^ADD~254-1[0].a[0] (adder)                                                                                                        1.226     1.226
$add~2^ADD~254-1[0].cout[0] (adder)                                                                                                     1.350     2.576
$add~2^ADD~254-2[0].cin[0] (adder)                                                                                                      1.226     3.802
$add~2^ADD~254-2[0].cout[0] (adder)                                                                                                     0.045     3.847
$add~2^ADD~254-3[0].cin[0] (adder)                                                                                                      1.226     5.073
$add~2^ADD~254-3[0].cout[0] (adder)                                                                                                     0.045     5.118
$add~2^ADD~254-4[0].cin[0] (adder)                                                                                                      1.226     6.344
$add~2^ADD~254-4[0].cout[0] (adder)                                                                                                     0.045     6.389
$add~2^ADD~254-5[0].cin[0] (adder)                                                                                                      1.226     7.614
$add~2^ADD~254-5[0].cout[0] (adder)                                                                                                     0.045     7.659
$add~2^ADD~254-6[0].cin[0] (adder)                                                                                                      1.226     8.885
$add~2^ADD~254-6[0].cout[0] (adder)                                                                                                     0.045     8.930
$add~2^ADD~254-7[0].cin[0] (adder)                                                                                                      1.226    10.156
$add~2^ADD~254-7[0].cout[0] (adder)                                                                                                     0.045    10.201
$add~2^ADD~254-8[0].cin[0] (adder)                                                                                                      1.226    11.427
$add~2^ADD~254-8[0].cout[0] (adder)                                                                                                     0.045    11.472
$add~2^ADD~254-9[0].cin[0] (adder)                                                                                                      1.226    12.698
$add~2^ADD~254-9[0].cout[0] (adder)                                                                                                     0.045    12.743
$add~2^ADD~254-10[0].cin[0] (adder)                                                                                                     1.226    13.969
$add~2^ADD~254-10[0].cout[0] (adder)                                                                                                    0.045    14.014
$add~2^ADD~254-11[0].cin[0] (adder)                                                                                                     1.226    15.240
$add~2^ADD~254-11[0].cout[0] (adder)                                                                                                    0.045    15.285
$add~2^ADD~254-12[0].cin[0] (adder)                                                                                                     1.226    16.511
$add~2^ADD~254-12[0].sumout[0] (adder)                                                                                                  1.350    17.861
$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[14].D[0] (.latch)                         1.226    19.086
data arrival time                                                                                                                                19.086

clock tm3_clk_v0 (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                                                                            0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3363.$auto$alumacc.cc:485:replace_alu$11051.B[14].clk[0] (.latch)                       1.226     1.226
clock uncertainty                                                                                                                       0.000     1.226
cell setup time                                                                                                                        -0.236     0.990
data required time                                                                                                                                0.990
-------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                0.990
data arrival time                                                                                                                               -19.086
-------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                -18.096


#Path 62
Startpoint: $dff~1724^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1748^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1724^Q~0.clk[0] (.latch)                                                1.226     1.226
$dff~1724^Q~0.Q[0] (.latch) [clock-to-output]                                0.151     1.377
lNOT~296.in[0] (.names)                                                      1.226     2.603
lNOT~296.out[0] (.names)                                                     0.258     2.861
$sub~1764^MIN~168-1[0].b[0] (adder)                                          1.226     4.087
$sub~1764^MIN~168-1[0].cout[0] (adder)                                       1.350     5.437
$sub~1764^MIN~168-2[0].cin[0] (adder)                                        1.226     6.662
$sub~1764^MIN~168-2[0].cout[0] (adder)                                       0.045     6.707
$sub~1764^MIN~168-3[0].cin[0] (adder)                                        1.226     7.933
$sub~1764^MIN~168-3[0].cout[0] (adder)                                       0.045     7.978
$sub~1764^MIN~168-4[0].cin[0] (adder)                                        1.226     9.204
$sub~1764^MIN~168-4[0].cout[0] (adder)                                       0.045     9.249
$sub~1764^MIN~168-5[0].cin[0] (adder)                                        1.226    10.475
$sub~1764^MIN~168-5[0].cout[0] (adder)                                       0.045    10.520
$sub~1764^MIN~168-6[0].cin[0] (adder)                                        1.226    11.746
$sub~1764^MIN~168-6[0].cout[0] (adder)                                       0.045    11.791
$sub~1764^MIN~168-7[0].cin[0] (adder)                                        1.226    13.017
$sub~1764^MIN~168-7[0].cout[0] (adder)                                       0.045    13.062
$sub~1764^MIN~168-8[0].cin[0] (adder)                                        1.226    14.288
$sub~1764^MIN~168-8[0].cout[0] (adder)                                       0.045    14.333
$sub~1764^MIN~168-9~dummy_output~9~0.cin[0] (adder)                          1.226    15.559
$sub~1764^MIN~168-9~dummy_output~9~0.sumout[0] (adder)                       1.350    16.909
$dff~1748^Q~8.D[0] (.latch)                                                  1.226    18.134
data arrival time                                                                     18.134

clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1748^Q~8.clk[0] (.latch)                                                1.226     1.226
clock uncertainty                                                            0.000     1.226
cell setup time                                                             -0.236     0.990
data required time                                                                     0.990
--------------------------------------------------------------------------------------------
data required time                                                                     0.990
data arrival time                                                                    -18.134
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -17.144


#Path 63
Startpoint: lo00852.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo00860.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00852.clk[0] (.latch)                                          1.226     1.226
lo00852.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~3^ADD~0-1[0].a[0] (adder)                                   1.226     2.603
$add~3^ADD~0-1[0].cout[0] (adder)                                1.350     3.953
$add~3^ADD~0-2[0].cin[0] (adder)                                 1.226     5.178
$add~3^ADD~0-2[0].cout[0] (adder)                                0.045     5.223
$add~3^ADD~0-3[0].cin[0] (adder)                                 1.226     6.449
$add~3^ADD~0-3[0].cout[0] (adder)                                0.045     6.494
$add~3^ADD~0-4[0].cin[0] (adder)                                 1.226     7.720
$add~3^ADD~0-4[0].cout[0] (adder)                                0.045     7.765
$add~3^ADD~0-5[0].cin[0] (adder)                                 1.226     8.991
$add~3^ADD~0-5[0].cout[0] (adder)                                0.045     9.036
$add~3^ADD~0-6[0].cin[0] (adder)                                 1.226    10.262
$add~3^ADD~0-6[0].cout[0] (adder)                                0.045    10.307
$add~3^ADD~0-7[0].cin[0] (adder)                                 1.226    11.533
$add~3^ADD~0-7[0].cout[0] (adder)                                0.045    11.578
$add~3^ADD~0-8[0].cin[0] (adder)                                 1.226    12.804
$add~3^ADD~0-8[0].cout[0] (adder)                                0.045    12.849
$add~3^ADD~0-9[0].cin[0] (adder)                                 1.226    14.075
$add~3^ADD~0-9[0].sumout[0] (adder)                              1.350    15.425
li00860.in[1] (.names)                                           1.226    16.650
li00860.out[0] (.names)                                          0.258    16.909
lo00860.D[0] (.latch)                                            1.226    18.134
data arrival time                                                         18.134

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00860.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -18.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.144


#Path 64
Startpoint: lo01063.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo01071.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01063.clk[0] (.latch)                                          1.226     1.226
lo01063.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~4^ADD~1-1[0].a[0] (adder)                                   1.226     2.603
$add~4^ADD~1-1[0].cout[0] (adder)                                1.350     3.953
$add~4^ADD~1-2[0].cin[0] (adder)                                 1.226     5.178
$add~4^ADD~1-2[0].cout[0] (adder)                                0.045     5.223
$add~4^ADD~1-3[0].cin[0] (adder)                                 1.226     6.449
$add~4^ADD~1-3[0].cout[0] (adder)                                0.045     6.494
$add~4^ADD~1-4[0].cin[0] (adder)                                 1.226     7.720
$add~4^ADD~1-4[0].cout[0] (adder)                                0.045     7.765
$add~4^ADD~1-5[0].cin[0] (adder)                                 1.226     8.991
$add~4^ADD~1-5[0].cout[0] (adder)                                0.045     9.036
$add~4^ADD~1-6[0].cin[0] (adder)                                 1.226    10.262
$add~4^ADD~1-6[0].cout[0] (adder)                                0.045    10.307
$add~4^ADD~1-7[0].cin[0] (adder)                                 1.226    11.533
$add~4^ADD~1-7[0].cout[0] (adder)                                0.045    11.578
$add~4^ADD~1-8[0].cin[0] (adder)                                 1.226    12.804
$add~4^ADD~1-8[0].cout[0] (adder)                                0.045    12.849
$add~4^ADD~1-9[0].cin[0] (adder)                                 1.226    14.075
$add~4^ADD~1-9[0].sumout[0] (adder)                              1.350    15.425
li01071.in[1] (.names)                                           1.226    16.650
li01071.out[0] (.names)                                          0.258    16.909
lo01071.D[0] (.latch)                                            1.226    18.134
data arrival time                                                         18.134

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01071.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -18.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.144


#Path 65
Startpoint: $dff~1726^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1754^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1726^Q~0.clk[0] (.latch)                                                1.226     1.226
$dff~1726^Q~0.Q[0] (.latch) [clock-to-output]                                0.151     1.377
lNOT~269.in[0] (.names)                                                      1.226     2.603
lNOT~269.out[0] (.names)                                                     0.258     2.861
$sub~1767^MIN~192-1[0].b[0] (adder)                                          1.226     4.087
$sub~1767^MIN~192-1[0].cout[0] (adder)                                       1.350     5.437
$sub~1767^MIN~192-2[0].cin[0] (adder)                                        1.226     6.662
$sub~1767^MIN~192-2[0].cout[0] (adder)                                       0.045     6.707
$sub~1767^MIN~192-3[0].cin[0] (adder)                                        1.226     7.933
$sub~1767^MIN~192-3[0].cout[0] (adder)                                       0.045     7.978
$sub~1767^MIN~192-4[0].cin[0] (adder)                                        1.226     9.204
$sub~1767^MIN~192-4[0].cout[0] (adder)                                       0.045     9.249
$sub~1767^MIN~192-5[0].cin[0] (adder)                                        1.226    10.475
$sub~1767^MIN~192-5[0].cout[0] (adder)                                       0.045    10.520
$sub~1767^MIN~192-6[0].cin[0] (adder)                                        1.226    11.746
$sub~1767^MIN~192-6[0].cout[0] (adder)                                       0.045    11.791
$sub~1767^MIN~192-7[0].cin[0] (adder)                                        1.226    13.017
$sub~1767^MIN~192-7[0].cout[0] (adder)                                       0.045    13.062
$sub~1767^MIN~192-8[0].cin[0] (adder)                                        1.226    14.288
$sub~1767^MIN~192-8[0].cout[0] (adder)                                       0.045    14.333
$sub~1767^MIN~192-9~dummy_output~9~0.cin[0] (adder)                          1.226    15.559
$sub~1767^MIN~192-9~dummy_output~9~0.sumout[0] (adder)                       1.350    16.909
$dff~1754^Q~8.D[0] (.latch)                                                  1.226    18.134
data arrival time                                                                     18.134

clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1754^Q~8.clk[0] (.latch)                                                1.226     1.226
clock uncertainty                                                            0.000     1.226
cell setup time                                                             -0.236     0.990
data required time                                                                     0.990
--------------------------------------------------------------------------------------------
data required time                                                                     0.990
data arrival time                                                                    -18.134
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -17.144


#Path 66
Startpoint: $dff~1720^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1740^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1720^Q~0.clk[0] (.latch)                                                1.226     1.226
$dff~1720^Q~0.Q[0] (.latch) [clock-to-output]                                0.151     1.377
lNOT~350.in[0] (.names)                                                      1.226     2.603
lNOT~350.out[0] (.names)                                                     0.258     2.861
$sub~1760^MIN~128-1[0].b[0] (adder)                                          1.226     4.087
$sub~1760^MIN~128-1[0].cout[0] (adder)                                       1.350     5.437
$sub~1760^MIN~128-2[0].cin[0] (adder)                                        1.226     6.662
$sub~1760^MIN~128-2[0].cout[0] (adder)                                       0.045     6.707
$sub~1760^MIN~128-3[0].cin[0] (adder)                                        1.226     7.933
$sub~1760^MIN~128-3[0].cout[0] (adder)                                       0.045     7.978
$sub~1760^MIN~128-4[0].cin[0] (adder)                                        1.226     9.204
$sub~1760^MIN~128-4[0].cout[0] (adder)                                       0.045     9.249
$sub~1760^MIN~128-5[0].cin[0] (adder)                                        1.226    10.475
$sub~1760^MIN~128-5[0].cout[0] (adder)                                       0.045    10.520
$sub~1760^MIN~128-6[0].cin[0] (adder)                                        1.226    11.746
$sub~1760^MIN~128-6[0].cout[0] (adder)                                       0.045    11.791
$sub~1760^MIN~128-7[0].cin[0] (adder)                                        1.226    13.017
$sub~1760^MIN~128-7[0].cout[0] (adder)                                       0.045    13.062
$sub~1760^MIN~128-8[0].cin[0] (adder)                                        1.226    14.288
$sub~1760^MIN~128-8[0].cout[0] (adder)                                       0.045    14.333
$sub~1760^MIN~128-9~dummy_output~9~0.cin[0] (adder)                          1.226    15.559
$sub~1760^MIN~128-9~dummy_output~9~0.sumout[0] (adder)                       1.350    16.909
$dff~1740^Q~8.D[0] (.latch)                                                  1.226    18.134
data arrival time                                                                     18.134

clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1740^Q~8.clk[0] (.latch)                                                1.226     1.226
clock uncertainty                                                            0.000     1.226
cell setup time                                                             -0.236     0.990
data required time                                                                     0.990
--------------------------------------------------------------------------------------------
data required time                                                                     0.990
data arrival time                                                                    -18.134
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -17.144


#Path 67
Startpoint: $dff~1727^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1756^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1727^Q~0.clk[0] (.latch)                                                1.226     1.226
$dff~1727^Q~0.Q[0] (.latch) [clock-to-output]                                0.151     1.377
lNOT~323.in[0] (.names)                                                      1.226     2.603
lNOT~323.out[0] (.names)                                                     0.258     2.861
$sub~1768^MIN~146-1[0].b[0] (adder)                                          1.226     4.087
$sub~1768^MIN~146-1[0].cout[0] (adder)                                       1.350     5.437
$sub~1768^MIN~146-2[0].cin[0] (adder)                                        1.226     6.662
$sub~1768^MIN~146-2[0].cout[0] (adder)                                       0.045     6.707
$sub~1768^MIN~146-3[0].cin[0] (adder)                                        1.226     7.933
$sub~1768^MIN~146-3[0].cout[0] (adder)                                       0.045     7.978
$sub~1768^MIN~146-4[0].cin[0] (adder)                                        1.226     9.204
$sub~1768^MIN~146-4[0].cout[0] (adder)                                       0.045     9.249
$sub~1768^MIN~146-5[0].cin[0] (adder)                                        1.226    10.475
$sub~1768^MIN~146-5[0].cout[0] (adder)                                       0.045    10.520
$sub~1768^MIN~146-6[0].cin[0] (adder)                                        1.226    11.746
$sub~1768^MIN~146-6[0].cout[0] (adder)                                       0.045    11.791
$sub~1768^MIN~146-7[0].cin[0] (adder)                                        1.226    13.017
$sub~1768^MIN~146-7[0].cout[0] (adder)                                       0.045    13.062
$sub~1768^MIN~146-8[0].cin[0] (adder)                                        1.226    14.288
$sub~1768^MIN~146-8[0].cout[0] (adder)                                       0.045    14.333
$sub~1768^MIN~146-9~dummy_output~9~0.cin[0] (adder)                          1.226    15.559
$sub~1768^MIN~146-9~dummy_output~9~0.sumout[0] (adder)                       1.350    16.909
$dff~1756^Q~8.D[0] (.latch)                                                  1.226    18.134
data arrival time                                                                     18.134

clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1756^Q~8.clk[0] (.latch)                                                1.226     1.226
clock uncertainty                                                            0.000     1.226
cell setup time                                                             -0.236     0.990
data required time                                                                     0.990
--------------------------------------------------------------------------------------------
data required time                                                                     0.990
data arrival time                                                                    -18.134
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -17.144


#Path 68
Startpoint: $dff~1710^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1752^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1710^Q~0.clk[0] (.latch)                                                1.226     1.226
$dff~1710^Q~0.Q[0] (.latch) [clock-to-output]                                0.151     1.377
lNOT~278.in[0] (.names)                                                      1.226     2.603
lNOT~278.out[0] (.names)                                                     0.258     2.861
$sub~1766^MIN~184-1[0].b[0] (adder)                                          1.226     4.087
$sub~1766^MIN~184-1[0].cout[0] (adder)                                       1.350     5.437
$sub~1766^MIN~184-2[0].cin[0] (adder)                                        1.226     6.662
$sub~1766^MIN~184-2[0].cout[0] (adder)                                       0.045     6.707
$sub~1766^MIN~184-3[0].cin[0] (adder)                                        1.226     7.933
$sub~1766^MIN~184-3[0].cout[0] (adder)                                       0.045     7.978
$sub~1766^MIN~184-4[0].cin[0] (adder)                                        1.226     9.204
$sub~1766^MIN~184-4[0].cout[0] (adder)                                       0.045     9.249
$sub~1766^MIN~184-5[0].cin[0] (adder)                                        1.226    10.475
$sub~1766^MIN~184-5[0].cout[0] (adder)                                       0.045    10.520
$sub~1766^MIN~184-6[0].cin[0] (adder)                                        1.226    11.746
$sub~1766^MIN~184-6[0].cout[0] (adder)                                       0.045    11.791
$sub~1766^MIN~184-7[0].cin[0] (adder)                                        1.226    13.017
$sub~1766^MIN~184-7[0].cout[0] (adder)                                       0.045    13.062
$sub~1766^MIN~184-8[0].cin[0] (adder)                                        1.226    14.288
$sub~1766^MIN~184-8[0].cout[0] (adder)                                       0.045    14.333
$sub~1766^MIN~184-9~dummy_output~9~0.cin[0] (adder)                          1.226    15.559
$sub~1766^MIN~184-9~dummy_output~9~0.sumout[0] (adder)                       1.350    16.909
$dff~1752^Q~8.D[0] (.latch)                                                  1.226    18.134
data arrival time                                                                     18.134

clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1752^Q~8.clk[0] (.latch)                                                1.226     1.226
clock uncertainty                                                            0.000     1.226
cell setup time                                                             -0.236     0.990
data required time                                                                     0.990
--------------------------------------------------------------------------------------------
data required time                                                                     0.990
data arrival time                                                                    -18.134
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -17.144


#Path 69
Startpoint: $dff~1725^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1750^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1725^Q~0.clk[0] (.latch)                                                1.226     1.226
$dff~1725^Q~0.Q[0] (.latch) [clock-to-output]                                0.151     1.377
lNOT~287.in[0] (.names)                                                      1.226     2.603
lNOT~287.out[0] (.names)                                                     0.258     2.861
$sub~1765^MIN~176-1[0].b[0] (adder)                                          1.226     4.087
$sub~1765^MIN~176-1[0].cout[0] (adder)                                       1.350     5.437
$sub~1765^MIN~176-2[0].cin[0] (adder)                                        1.226     6.662
$sub~1765^MIN~176-2[0].cout[0] (adder)                                       0.045     6.707
$sub~1765^MIN~176-3[0].cin[0] (adder)                                        1.226     7.933
$sub~1765^MIN~176-3[0].cout[0] (adder)                                       0.045     7.978
$sub~1765^MIN~176-4[0].cin[0] (adder)                                        1.226     9.204
$sub~1765^MIN~176-4[0].cout[0] (adder)                                       0.045     9.249
$sub~1765^MIN~176-5[0].cin[0] (adder)                                        1.226    10.475
$sub~1765^MIN~176-5[0].cout[0] (adder)                                       0.045    10.520
$sub~1765^MIN~176-6[0].cin[0] (adder)                                        1.226    11.746
$sub~1765^MIN~176-6[0].cout[0] (adder)                                       0.045    11.791
$sub~1765^MIN~176-7[0].cin[0] (adder)                                        1.226    13.017
$sub~1765^MIN~176-7[0].cout[0] (adder)                                       0.045    13.062
$sub~1765^MIN~176-8[0].cin[0] (adder)                                        1.226    14.288
$sub~1765^MIN~176-8[0].cout[0] (adder)                                       0.045    14.333
$sub~1765^MIN~176-9~dummy_output~9~0.cin[0] (adder)                          1.226    15.559
$sub~1765^MIN~176-9~dummy_output~9~0.sumout[0] (adder)                       1.350    16.909
$dff~1750^Q~8.D[0] (.latch)                                                  1.226    18.134
data arrival time                                                                     18.134

clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1750^Q~8.clk[0] (.latch)                                                1.226     1.226
clock uncertainty                                                            0.000     1.226
cell setup time                                                             -0.236     0.990
data required time                                                                     0.990
--------------------------------------------------------------------------------------------
data required time                                                                     0.990
data arrival time                                                                    -18.134
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -17.144


#Path 70
Startpoint: $dff~1710^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1758^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1710^Q~0.clk[0] (.latch)                                                1.226     1.226
$dff~1710^Q~0.Q[0] (.latch) [clock-to-output]                                0.151     1.377
lNOT~278.in[0] (.names)                                                      1.226     2.603
lNOT~278.out[0] (.names)                                                     0.258     2.861
$sub~1769^MIN~143-1[0].b[0] (adder)                                          1.226     4.087
$sub~1769^MIN~143-1[0].cout[0] (adder)                                       1.350     5.437
$sub~1769^MIN~143-2[0].cin[0] (adder)                                        1.226     6.662
$sub~1769^MIN~143-2[0].cout[0] (adder)                                       0.045     6.707
$sub~1769^MIN~143-3[0].cin[0] (adder)                                        1.226     7.933
$sub~1769^MIN~143-3[0].cout[0] (adder)                                       0.045     7.978
$sub~1769^MIN~143-4[0].cin[0] (adder)                                        1.226     9.204
$sub~1769^MIN~143-4[0].cout[0] (adder)                                       0.045     9.249
$sub~1769^MIN~143-5[0].cin[0] (adder)                                        1.226    10.475
$sub~1769^MIN~143-5[0].cout[0] (adder)                                       0.045    10.520
$sub~1769^MIN~143-6[0].cin[0] (adder)                                        1.226    11.746
$sub~1769^MIN~143-6[0].cout[0] (adder)                                       0.045    11.791
$sub~1769^MIN~143-7[0].cin[0] (adder)                                        1.226    13.017
$sub~1769^MIN~143-7[0].cout[0] (adder)                                       0.045    13.062
$sub~1769^MIN~143-8[0].cin[0] (adder)                                        1.226    14.288
$sub~1769^MIN~143-8[0].cout[0] (adder)                                       0.045    14.333
$sub~1769^MIN~143-9~dummy_output~9~0.cin[0] (adder)                          1.226    15.559
$sub~1769^MIN~143-9~dummy_output~9~0.sumout[0] (adder)                       1.350    16.909
$dff~1758^Q~8.D[0] (.latch)                                                  1.226    18.134
data arrival time                                                                     18.134

clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1758^Q~8.clk[0] (.latch)                                                1.226     1.226
clock uncertainty                                                            0.000     1.226
cell setup time                                                             -0.236     0.990
data required time                                                                     0.990
--------------------------------------------------------------------------------------------
data required time                                                                     0.990
data arrival time                                                                    -18.134
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -17.144


#Path 71
Startpoint: $dff~1723^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1746^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1723^Q~0.clk[0] (.latch)                                                1.226     1.226
$dff~1723^Q~0.Q[0] (.latch) [clock-to-output]                                0.151     1.377
lNOT~305.in[0] (.names)                                                      1.226     2.603
lNOT~305.out[0] (.names)                                                     0.258     2.861
$sub~1763^MIN~160-1[0].b[0] (adder)                                          1.226     4.087
$sub~1763^MIN~160-1[0].cout[0] (adder)                                       1.350     5.437
$sub~1763^MIN~160-2[0].cin[0] (adder)                                        1.226     6.662
$sub~1763^MIN~160-2[0].cout[0] (adder)                                       0.045     6.707
$sub~1763^MIN~160-3[0].cin[0] (adder)                                        1.226     7.933
$sub~1763^MIN~160-3[0].cout[0] (adder)                                       0.045     7.978
$sub~1763^MIN~160-4[0].cin[0] (adder)                                        1.226     9.204
$sub~1763^MIN~160-4[0].cout[0] (adder)                                       0.045     9.249
$sub~1763^MIN~160-5[0].cin[0] (adder)                                        1.226    10.475
$sub~1763^MIN~160-5[0].cout[0] (adder)                                       0.045    10.520
$sub~1763^MIN~160-6[0].cin[0] (adder)                                        1.226    11.746
$sub~1763^MIN~160-6[0].cout[0] (adder)                                       0.045    11.791
$sub~1763^MIN~160-7[0].cin[0] (adder)                                        1.226    13.017
$sub~1763^MIN~160-7[0].cout[0] (adder)                                       0.045    13.062
$sub~1763^MIN~160-8[0].cin[0] (adder)                                        1.226    14.288
$sub~1763^MIN~160-8[0].cout[0] (adder)                                       0.045    14.333
$sub~1763^MIN~160-9~dummy_output~9~0.cin[0] (adder)                          1.226    15.559
$sub~1763^MIN~160-9~dummy_output~9~0.sumout[0] (adder)                       1.350    16.909
$dff~1746^Q~8.D[0] (.latch)                                                  1.226    18.134
data arrival time                                                                     18.134

clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1746^Q~8.clk[0] (.latch)                                                1.226     1.226
clock uncertainty                                                            0.000     1.226
cell setup time                                                             -0.236     0.990
data required time                                                                     0.990
--------------------------------------------------------------------------------------------
data required time                                                                     0.990
data arrival time                                                                    -18.134
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -17.144


#Path 72
Startpoint: lo08174.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1792^Q~11.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo08174.clk[0] (.latch)                                          1.226     1.226
lo08174.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$sub~1872^MIN~215-1[0].a[0] (adder)                              1.226     2.603
$sub~1872^MIN~215-1[0].cout[0] (adder)                           1.350     3.953
$sub~1872^MIN~215-2[0].cin[0] (adder)                            1.226     5.178
$sub~1872^MIN~215-2[0].cout[0] (adder)                           0.045     5.223
$sub~1872^MIN~215-3[0].cin[0] (adder)                            1.226     6.449
$sub~1872^MIN~215-3[0].cout[0] (adder)                           0.045     6.494
$sub~1872^MIN~215-4[0].cin[0] (adder)                            1.226     7.720
$sub~1872^MIN~215-4[0].cout[0] (adder)                           0.045     7.765
$sub~1872^MIN~215-5[0].cin[0] (adder)                            1.226     8.991
$sub~1872^MIN~215-5[0].cout[0] (adder)                           0.045     9.036
$sub~1872^MIN~215-6[0].cin[0] (adder)                            1.226    10.262
$sub~1872^MIN~215-6[0].cout[0] (adder)                           0.045    10.307
$sub~1872^MIN~215-7[0].cin[0] (adder)                            1.226    11.533
$sub~1872^MIN~215-7[0].cout[0] (adder)                           0.045    11.578
$sub~1872^MIN~215-8[0].cin[0] (adder)                            1.226    12.804
$sub~1872^MIN~215-8[0].cout[0] (adder)                           0.045    12.849
$sub~1872^MIN~215-9[0].cin[0] (adder)                            1.226    14.075
$sub~1872^MIN~215-9[0].sumout[0] (adder)                         1.350    15.425
n52575.in[0] (.names)                                            1.226    16.650
n52575.out[0] (.names)                                           0.258    16.909
$dff~1792^Q~11.D[0] (.latch)                                     1.226    18.134
data arrival time                                                         18.134

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~1792^Q~11.clk[0] (.latch)                                   1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -18.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.144


#Path 73
Startpoint: $dff~1722^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1744^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1722^Q~0.clk[0] (.latch)                                                1.226     1.226
$dff~1722^Q~0.Q[0] (.latch) [clock-to-output]                                0.151     1.377
lNOT~314.in[0] (.names)                                                      1.226     2.603
lNOT~314.out[0] (.names)                                                     0.258     2.861
$sub~1762^MIN~152-1[0].b[0] (adder)                                          1.226     4.087
$sub~1762^MIN~152-1[0].cout[0] (adder)                                       1.350     5.437
$sub~1762^MIN~152-2[0].cin[0] (adder)                                        1.226     6.662
$sub~1762^MIN~152-2[0].cout[0] (adder)                                       0.045     6.707
$sub~1762^MIN~152-3[0].cin[0] (adder)                                        1.226     7.933
$sub~1762^MIN~152-3[0].cout[0] (adder)                                       0.045     7.978
$sub~1762^MIN~152-4[0].cin[0] (adder)                                        1.226     9.204
$sub~1762^MIN~152-4[0].cout[0] (adder)                                       0.045     9.249
$sub~1762^MIN~152-5[0].cin[0] (adder)                                        1.226    10.475
$sub~1762^MIN~152-5[0].cout[0] (adder)                                       0.045    10.520
$sub~1762^MIN~152-6[0].cin[0] (adder)                                        1.226    11.746
$sub~1762^MIN~152-6[0].cout[0] (adder)                                       0.045    11.791
$sub~1762^MIN~152-7[0].cin[0] (adder)                                        1.226    13.017
$sub~1762^MIN~152-7[0].cout[0] (adder)                                       0.045    13.062
$sub~1762^MIN~152-8[0].cin[0] (adder)                                        1.226    14.288
$sub~1762^MIN~152-8[0].cout[0] (adder)                                       0.045    14.333
$sub~1762^MIN~152-9~dummy_output~9~0.cin[0] (adder)                          1.226    15.559
$sub~1762^MIN~152-9~dummy_output~9~0.sumout[0] (adder)                       1.350    16.909
$dff~1744^Q~8.D[0] (.latch)                                                  1.226    18.134
data arrival time                                                                     18.134

clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1744^Q~8.clk[0] (.latch)                                                1.226     1.226
clock uncertainty                                                            0.000     1.226
cell setup time                                                             -0.236     0.990
data required time                                                                     0.990
--------------------------------------------------------------------------------------------
data required time                                                                     0.990
data arrival time                                                                    -18.134
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -17.144


#Path 74
Startpoint: $dff~1721^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~1742^Q~8.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1721^Q~0.clk[0] (.latch)                                                1.226     1.226
$dff~1721^Q~0.Q[0] (.latch) [clock-to-output]                                0.151     1.377
lNOT~341.in[0] (.names)                                                      1.226     2.603
lNOT~341.out[0] (.names)                                                     0.258     2.861
$sub~1761^MIN~136-1[0].b[0] (adder)                                          1.226     4.087
$sub~1761^MIN~136-1[0].cout[0] (adder)                                       1.350     5.437
$sub~1761^MIN~136-2[0].cin[0] (adder)                                        1.226     6.662
$sub~1761^MIN~136-2[0].cout[0] (adder)                                       0.045     6.707
$sub~1761^MIN~136-3[0].cin[0] (adder)                                        1.226     7.933
$sub~1761^MIN~136-3[0].cout[0] (adder)                                       0.045     7.978
$sub~1761^MIN~136-4[0].cin[0] (adder)                                        1.226     9.204
$sub~1761^MIN~136-4[0].cout[0] (adder)                                       0.045     9.249
$sub~1761^MIN~136-5[0].cin[0] (adder)                                        1.226    10.475
$sub~1761^MIN~136-5[0].cout[0] (adder)                                       0.045    10.520
$sub~1761^MIN~136-6[0].cin[0] (adder)                                        1.226    11.746
$sub~1761^MIN~136-6[0].cout[0] (adder)                                       0.045    11.791
$sub~1761^MIN~136-7[0].cin[0] (adder)                                        1.226    13.017
$sub~1761^MIN~136-7[0].cout[0] (adder)                                       0.045    13.062
$sub~1761^MIN~136-8[0].cin[0] (adder)                                        1.226    14.288
$sub~1761^MIN~136-8[0].cout[0] (adder)                                       0.045    14.333
$sub~1761^MIN~136-9~dummy_output~9~0.cin[0] (adder)                          1.226    15.559
$sub~1761^MIN~136-9~dummy_output~9~0.sumout[0] (adder)                       1.350    16.909
$dff~1742^Q~8.D[0] (.latch)                                                  1.226    18.134
data arrival time                                                                     18.134

clock tm3_clk_v0 (rise edge)                                                 0.000     0.000
clock source latency                                                         0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                 0.000     0.000
$dff~1742^Q~8.clk[0] (.latch)                                                1.226     1.226
clock uncertainty                                                            0.000     1.226
cell setup time                                                             -0.236     0.990
data required time                                                                     0.990
--------------------------------------------------------------------------------------------
data required time                                                                     0.990
data arrival time                                                                    -18.134
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -17.144


#Path 75
Startpoint: lo02768.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo02679.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02768.clk[0] (.latch)                                          1.226     1.226
lo02768.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~707^ADD~45-1[0].a[0] (adder)                                1.226     2.603
$add~707^ADD~45-1[0].cout[0] (adder)                             1.350     3.953
$add~707^ADD~45-2[0].cin[0] (adder)                              1.226     5.178
$add~707^ADD~45-2[0].cout[0] (adder)                             0.045     5.223
$add~707^ADD~45-3[0].cin[0] (adder)                              1.226     6.449
$add~707^ADD~45-3[0].cout[0] (adder)                             0.045     6.494
$add~707^ADD~45-4[0].cin[0] (adder)                              1.226     7.720
$add~707^ADD~45-4[0].cout[0] (adder)                             0.045     7.765
$add~707^ADD~45-5[0].cin[0] (adder)                              1.226     8.991
$add~707^ADD~45-5[0].cout[0] (adder)                             0.045     9.036
$add~707^ADD~45-6[0].cin[0] (adder)                              1.226    10.262
$add~707^ADD~45-6[0].cout[0] (adder)                             0.045    10.307
$add~707^ADD~45-7[0].cin[0] (adder)                              1.226    11.533
$add~707^ADD~45-7[0].cout[0] (adder)                             0.045    11.578
$add~707^ADD~45-8[0].cin[0] (adder)                              1.226    12.804
$add~707^ADD~45-8[0].cout[0] (adder)                             0.045    12.849
$add~707^ADD~45-9[0].cin[0] (adder)                              1.226    14.075
$add~707^ADD~45-9[0].cout[0] (adder)                             0.045    14.120
$add~707^ADD~45-10[0].cin[0] (adder)                             1.226    15.345
$add~707^ADD~45-10[0].sumout[0] (adder)                          1.350    16.695
lo02679.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02679.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 76
Startpoint: lo02923.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo10327.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02923.clk[0] (.latch)                                          1.226     1.226
lo02923.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~140^ADD~30-1[0].a[0] (adder)                                1.226     2.603
$add~140^ADD~30-1[0].cout[0] (adder)                             1.350     3.953
$add~140^ADD~30-2[0].cin[0] (adder)                              1.226     5.178
$add~140^ADD~30-2[0].cout[0] (adder)                             0.045     5.223
$add~140^ADD~30-3[0].cin[0] (adder)                              1.226     6.449
$add~140^ADD~30-3[0].cout[0] (adder)                             0.045     6.494
$add~140^ADD~30-4[0].cin[0] (adder)                              1.226     7.720
$add~140^ADD~30-4[0].cout[0] (adder)                             0.045     7.765
$add~140^ADD~30-5[0].cin[0] (adder)                              1.226     8.991
$add~140^ADD~30-5[0].cout[0] (adder)                             0.045     9.036
$add~140^ADD~30-6[0].cin[0] (adder)                              1.226    10.262
$add~140^ADD~30-6[0].cout[0] (adder)                             0.045    10.307
$add~140^ADD~30-7[0].cin[0] (adder)                              1.226    11.533
$add~140^ADD~30-7[0].cout[0] (adder)                             0.045    11.578
$add~140^ADD~30-8[0].cin[0] (adder)                              1.226    12.804
$add~140^ADD~30-8[0].cout[0] (adder)                             0.045    12.849
$add~140^ADD~30-9[0].cin[0] (adder)                              1.226    14.075
$add~140^ADD~30-9[0].cout[0] (adder)                             0.045    14.120
$add~140^ADD~30-10[0].cin[0] (adder)                             1.226    15.345
$add~140^ADD~30-10[0].sumout[0] (adder)                          1.350    16.695
lo10327.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10327.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 77
Startpoint: lo04341.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo04358.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04341.clk[0] (.latch)                                          1.226     1.226
lo04341.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~231^ADD~43-1[0].a[0] (adder)                                1.226     2.603
$add~231^ADD~43-1[0].cout[0] (adder)                             1.350     3.953
$add~231^ADD~43-2[0].cin[0] (adder)                              1.226     5.178
$add~231^ADD~43-2[0].cout[0] (adder)                             0.045     5.223
$add~231^ADD~43-3[0].cin[0] (adder)                              1.226     6.449
$add~231^ADD~43-3[0].cout[0] (adder)                             0.045     6.494
$add~231^ADD~43-4[0].cin[0] (adder)                              1.226     7.720
$add~231^ADD~43-4[0].cout[0] (adder)                             0.045     7.765
$add~231^ADD~43-5[0].cin[0] (adder)                              1.226     8.991
$add~231^ADD~43-5[0].cout[0] (adder)                             0.045     9.036
$add~231^ADD~43-6[0].cin[0] (adder)                              1.226    10.262
$add~231^ADD~43-6[0].cout[0] (adder)                             0.045    10.307
$add~231^ADD~43-7[0].cin[0] (adder)                              1.226    11.533
$add~231^ADD~43-7[0].cout[0] (adder)                             0.045    11.578
$add~231^ADD~43-8[0].cin[0] (adder)                              1.226    12.804
$add~231^ADD~43-8[0].cout[0] (adder)                             0.045    12.849
$add~231^ADD~43-9[0].cin[0] (adder)                              1.226    14.075
$add~231^ADD~43-9[0].cout[0] (adder)                             0.045    14.120
$add~231^ADD~43-10[0].cin[0] (adder)                             1.226    15.345
$add~231^ADD~43-10[0].sumout[0] (adder)                          1.350    16.695
lo04358.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04358.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 78
Startpoint: lo04589.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo04606.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04589.clk[0] (.latch)                                          1.226     1.226
lo04589.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~224^ADD~42-1[0].a[0] (adder)                                1.226     2.603
$add~224^ADD~42-1[0].cout[0] (adder)                             1.350     3.953
$add~224^ADD~42-2[0].cin[0] (adder)                              1.226     5.178
$add~224^ADD~42-2[0].cout[0] (adder)                             0.045     5.223
$add~224^ADD~42-3[0].cin[0] (adder)                              1.226     6.449
$add~224^ADD~42-3[0].cout[0] (adder)                             0.045     6.494
$add~224^ADD~42-4[0].cin[0] (adder)                              1.226     7.720
$add~224^ADD~42-4[0].cout[0] (adder)                             0.045     7.765
$add~224^ADD~42-5[0].cin[0] (adder)                              1.226     8.991
$add~224^ADD~42-5[0].cout[0] (adder)                             0.045     9.036
$add~224^ADD~42-6[0].cin[0] (adder)                              1.226    10.262
$add~224^ADD~42-6[0].cout[0] (adder)                             0.045    10.307
$add~224^ADD~42-7[0].cin[0] (adder)                              1.226    11.533
$add~224^ADD~42-7[0].cout[0] (adder)                             0.045    11.578
$add~224^ADD~42-8[0].cin[0] (adder)                              1.226    12.804
$add~224^ADD~42-8[0].cout[0] (adder)                             0.045    12.849
$add~224^ADD~42-9[0].cin[0] (adder)                              1.226    14.075
$add~224^ADD~42-9[0].cout[0] (adder)                             0.045    14.120
$add~224^ADD~42-10[0].cin[0] (adder)                             1.226    15.345
$add~224^ADD~42-10[0].sumout[0] (adder)                          1.350    16.695
lo04606.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04606.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 79
Startpoint: lo04825.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo04842.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04825.clk[0] (.latch)                                          1.226     1.226
lo04825.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~217^ADD~41-1[0].a[0] (adder)                                1.226     2.603
$add~217^ADD~41-1[0].cout[0] (adder)                             1.350     3.953
$add~217^ADD~41-2[0].cin[0] (adder)                              1.226     5.178
$add~217^ADD~41-2[0].cout[0] (adder)                             0.045     5.223
$add~217^ADD~41-3[0].cin[0] (adder)                              1.226     6.449
$add~217^ADD~41-3[0].cout[0] (adder)                             0.045     6.494
$add~217^ADD~41-4[0].cin[0] (adder)                              1.226     7.720
$add~217^ADD~41-4[0].cout[0] (adder)                             0.045     7.765
$add~217^ADD~41-5[0].cin[0] (adder)                              1.226     8.991
$add~217^ADD~41-5[0].cout[0] (adder)                             0.045     9.036
$add~217^ADD~41-6[0].cin[0] (adder)                              1.226    10.262
$add~217^ADD~41-6[0].cout[0] (adder)                             0.045    10.307
$add~217^ADD~41-7[0].cin[0] (adder)                              1.226    11.533
$add~217^ADD~41-7[0].cout[0] (adder)                             0.045    11.578
$add~217^ADD~41-8[0].cin[0] (adder)                              1.226    12.804
$add~217^ADD~41-8[0].cout[0] (adder)                             0.045    12.849
$add~217^ADD~41-9[0].cin[0] (adder)                              1.226    14.075
$add~217^ADD~41-9[0].cout[0] (adder)                             0.045    14.120
$add~217^ADD~41-10[0].cin[0] (adder)                             1.226    15.345
$add~217^ADD~41-10[0].sumout[0] (adder)                          1.350    16.695
lo04842.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04842.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 80
Startpoint: lo05073.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo05090.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05073.clk[0] (.latch)                                          1.226     1.226
lo05073.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~210^ADD~40-1[0].a[0] (adder)                                1.226     2.603
$add~210^ADD~40-1[0].cout[0] (adder)                             1.350     3.953
$add~210^ADD~40-2[0].cin[0] (adder)                              1.226     5.178
$add~210^ADD~40-2[0].cout[0] (adder)                             0.045     5.223
$add~210^ADD~40-3[0].cin[0] (adder)                              1.226     6.449
$add~210^ADD~40-3[0].cout[0] (adder)                             0.045     6.494
$add~210^ADD~40-4[0].cin[0] (adder)                              1.226     7.720
$add~210^ADD~40-4[0].cout[0] (adder)                             0.045     7.765
$add~210^ADD~40-5[0].cin[0] (adder)                              1.226     8.991
$add~210^ADD~40-5[0].cout[0] (adder)                             0.045     9.036
$add~210^ADD~40-6[0].cin[0] (adder)                              1.226    10.262
$add~210^ADD~40-6[0].cout[0] (adder)                             0.045    10.307
$add~210^ADD~40-7[0].cin[0] (adder)                              1.226    11.533
$add~210^ADD~40-7[0].cout[0] (adder)                             0.045    11.578
$add~210^ADD~40-8[0].cin[0] (adder)                              1.226    12.804
$add~210^ADD~40-8[0].cout[0] (adder)                             0.045    12.849
$add~210^ADD~40-9[0].cin[0] (adder)                              1.226    14.075
$add~210^ADD~40-9[0].cout[0] (adder)                             0.045    14.120
$add~210^ADD~40-10[0].cin[0] (adder)                             1.226    15.345
$add~210^ADD~40-10[0].sumout[0] (adder)                          1.350    16.695
lo05090.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05090.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 81
Startpoint: lo05309.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo09553.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05309.clk[0] (.latch)                                          1.226     1.226
lo05309.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~203^ADD~39-1[0].a[0] (adder)                                1.226     2.603
$add~203^ADD~39-1[0].cout[0] (adder)                             1.350     3.953
$add~203^ADD~39-2[0].cin[0] (adder)                              1.226     5.178
$add~203^ADD~39-2[0].cout[0] (adder)                             0.045     5.223
$add~203^ADD~39-3[0].cin[0] (adder)                              1.226     6.449
$add~203^ADD~39-3[0].cout[0] (adder)                             0.045     6.494
$add~203^ADD~39-4[0].cin[0] (adder)                              1.226     7.720
$add~203^ADD~39-4[0].cout[0] (adder)                             0.045     7.765
$add~203^ADD~39-5[0].cin[0] (adder)                              1.226     8.991
$add~203^ADD~39-5[0].cout[0] (adder)                             0.045     9.036
$add~203^ADD~39-6[0].cin[0] (adder)                              1.226    10.262
$add~203^ADD~39-6[0].cout[0] (adder)                             0.045    10.307
$add~203^ADD~39-7[0].cin[0] (adder)                              1.226    11.533
$add~203^ADD~39-7[0].cout[0] (adder)                             0.045    11.578
$add~203^ADD~39-8[0].cin[0] (adder)                              1.226    12.804
$add~203^ADD~39-8[0].cout[0] (adder)                             0.045    12.849
$add~203^ADD~39-9[0].cin[0] (adder)                              1.226    14.075
$add~203^ADD~39-9[0].cout[0] (adder)                             0.045    14.120
$add~203^ADD~39-10[0].cin[0] (adder)                             1.226    15.345
$add~203^ADD~39-10[0].sumout[0] (adder)                          1.350    16.695
lo09553.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo09553.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 82
Startpoint: lo05512.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo00448.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo05512.clk[0] (.latch)                                          1.226     1.226
lo05512.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~196^ADD~38-1[0].a[0] (adder)                                1.226     2.603
$add~196^ADD~38-1[0].cout[0] (adder)                             1.350     3.953
$add~196^ADD~38-2[0].cin[0] (adder)                              1.226     5.178
$add~196^ADD~38-2[0].cout[0] (adder)                             0.045     5.223
$add~196^ADD~38-3[0].cin[0] (adder)                              1.226     6.449
$add~196^ADD~38-3[0].cout[0] (adder)                             0.045     6.494
$add~196^ADD~38-4[0].cin[0] (adder)                              1.226     7.720
$add~196^ADD~38-4[0].cout[0] (adder)                             0.045     7.765
$add~196^ADD~38-5[0].cin[0] (adder)                              1.226     8.991
$add~196^ADD~38-5[0].cout[0] (adder)                             0.045     9.036
$add~196^ADD~38-6[0].cin[0] (adder)                              1.226    10.262
$add~196^ADD~38-6[0].cout[0] (adder)                             0.045    10.307
$add~196^ADD~38-7[0].cin[0] (adder)                              1.226    11.533
$add~196^ADD~38-7[0].cout[0] (adder)                             0.045    11.578
$add~196^ADD~38-8[0].cin[0] (adder)                              1.226    12.804
$add~196^ADD~38-8[0].cout[0] (adder)                             0.045    12.849
$add~196^ADD~38-9[0].cin[0] (adder)                              1.226    14.075
$add~196^ADD~38-9[0].cout[0] (adder)                             0.045    14.120
$add~196^ADD~38-10[0].cin[0] (adder)                             1.226    15.345
$add~196^ADD~38-10[0].sumout[0] (adder)                          1.350    16.695
lo00448.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00448.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 83
Startpoint: lo02111.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo09606.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02111.clk[0] (.latch)                                          1.226     1.226
lo02111.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~189^ADD~37-1[0].a[0] (adder)                                1.226     2.603
$add~189^ADD~37-1[0].cout[0] (adder)                             1.350     3.953
$add~189^ADD~37-2[0].cin[0] (adder)                              1.226     5.178
$add~189^ADD~37-2[0].cout[0] (adder)                             0.045     5.223
$add~189^ADD~37-3[0].cin[0] (adder)                              1.226     6.449
$add~189^ADD~37-3[0].cout[0] (adder)                             0.045     6.494
$add~189^ADD~37-4[0].cin[0] (adder)                              1.226     7.720
$add~189^ADD~37-4[0].cout[0] (adder)                             0.045     7.765
$add~189^ADD~37-5[0].cin[0] (adder)                              1.226     8.991
$add~189^ADD~37-5[0].cout[0] (adder)                             0.045     9.036
$add~189^ADD~37-6[0].cin[0] (adder)                              1.226    10.262
$add~189^ADD~37-6[0].cout[0] (adder)                             0.045    10.307
$add~189^ADD~37-7[0].cin[0] (adder)                              1.226    11.533
$add~189^ADD~37-7[0].cout[0] (adder)                             0.045    11.578
$add~189^ADD~37-8[0].cin[0] (adder)                              1.226    12.804
$add~189^ADD~37-8[0].cout[0] (adder)                             0.045    12.849
$add~189^ADD~37-9[0].cin[0] (adder)                              1.226    14.075
$add~189^ADD~37-9[0].cout[0] (adder)                             0.045    14.120
$add~189^ADD~37-10[0].cin[0] (adder)                             1.226    15.345
$add~189^ADD~37-10[0].sumout[0] (adder)                          1.350    16.695
lo09606.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo09606.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 84
Startpoint: lo09670.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo10411.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo09670.clk[0] (.latch)                                          1.226     1.226
lo09670.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~182^ADD~36-1[0].a[0] (adder)                                1.226     2.603
$add~182^ADD~36-1[0].cout[0] (adder)                             1.350     3.953
$add~182^ADD~36-2[0].cin[0] (adder)                              1.226     5.178
$add~182^ADD~36-2[0].cout[0] (adder)                             0.045     5.223
$add~182^ADD~36-3[0].cin[0] (adder)                              1.226     6.449
$add~182^ADD~36-3[0].cout[0] (adder)                             0.045     6.494
$add~182^ADD~36-4[0].cin[0] (adder)                              1.226     7.720
$add~182^ADD~36-4[0].cout[0] (adder)                             0.045     7.765
$add~182^ADD~36-5[0].cin[0] (adder)                              1.226     8.991
$add~182^ADD~36-5[0].cout[0] (adder)                             0.045     9.036
$add~182^ADD~36-6[0].cin[0] (adder)                              1.226    10.262
$add~182^ADD~36-6[0].cout[0] (adder)                             0.045    10.307
$add~182^ADD~36-7[0].cin[0] (adder)                              1.226    11.533
$add~182^ADD~36-7[0].cout[0] (adder)                             0.045    11.578
$add~182^ADD~36-8[0].cin[0] (adder)                              1.226    12.804
$add~182^ADD~36-8[0].cout[0] (adder)                             0.045    12.849
$add~182^ADD~36-9[0].cin[0] (adder)                              1.226    14.075
$add~182^ADD~36-9[0].cout[0] (adder)                             0.045    14.120
$add~182^ADD~36-10[0].cin[0] (adder)                             1.226    15.345
$add~182^ADD~36-10[0].sumout[0] (adder)                          1.350    16.695
lo10411.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10411.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 85
Startpoint: lo02314.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo01546.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02314.clk[0] (.latch)                                          1.226     1.226
lo02314.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~175^ADD~35-1[0].a[0] (adder)                                1.226     2.603
$add~175^ADD~35-1[0].cout[0] (adder)                             1.350     3.953
$add~175^ADD~35-2[0].cin[0] (adder)                              1.226     5.178
$add~175^ADD~35-2[0].cout[0] (adder)                             0.045     5.223
$add~175^ADD~35-3[0].cin[0] (adder)                              1.226     6.449
$add~175^ADD~35-3[0].cout[0] (adder)                             0.045     6.494
$add~175^ADD~35-4[0].cin[0] (adder)                              1.226     7.720
$add~175^ADD~35-4[0].cout[0] (adder)                             0.045     7.765
$add~175^ADD~35-5[0].cin[0] (adder)                              1.226     8.991
$add~175^ADD~35-5[0].cout[0] (adder)                             0.045     9.036
$add~175^ADD~35-6[0].cin[0] (adder)                              1.226    10.262
$add~175^ADD~35-6[0].cout[0] (adder)                             0.045    10.307
$add~175^ADD~35-7[0].cin[0] (adder)                              1.226    11.533
$add~175^ADD~35-7[0].cout[0] (adder)                             0.045    11.578
$add~175^ADD~35-8[0].cin[0] (adder)                              1.226    12.804
$add~175^ADD~35-8[0].cout[0] (adder)                             0.045    12.849
$add~175^ADD~35-9[0].cin[0] (adder)                              1.226    14.075
$add~175^ADD~35-9[0].cout[0] (adder)                             0.045    14.120
$add~175^ADD~35-10[0].cin[0] (adder)                             1.226    15.345
$add~175^ADD~35-10[0].sumout[0] (adder)                          1.350    16.695
lo01546.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo01546.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 86
Startpoint: lo00675.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo10967.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo00675.clk[0] (.latch)                                          1.226     1.226
lo00675.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~168^ADD~34-1[0].a[0] (adder)                                1.226     2.603
$add~168^ADD~34-1[0].cout[0] (adder)                             1.350     3.953
$add~168^ADD~34-2[0].cin[0] (adder)                              1.226     5.178
$add~168^ADD~34-2[0].cout[0] (adder)                             0.045     5.223
$add~168^ADD~34-3[0].cin[0] (adder)                              1.226     6.449
$add~168^ADD~34-3[0].cout[0] (adder)                             0.045     6.494
$add~168^ADD~34-4[0].cin[0] (adder)                              1.226     7.720
$add~168^ADD~34-4[0].cout[0] (adder)                             0.045     7.765
$add~168^ADD~34-5[0].cin[0] (adder)                              1.226     8.991
$add~168^ADD~34-5[0].cout[0] (adder)                             0.045     9.036
$add~168^ADD~34-6[0].cin[0] (adder)                              1.226    10.262
$add~168^ADD~34-6[0].cout[0] (adder)                             0.045    10.307
$add~168^ADD~34-7[0].cin[0] (adder)                              1.226    11.533
$add~168^ADD~34-7[0].cout[0] (adder)                             0.045    11.578
$add~168^ADD~34-8[0].cin[0] (adder)                              1.226    12.804
$add~168^ADD~34-8[0].cout[0] (adder)                             0.045    12.849
$add~168^ADD~34-9[0].cin[0] (adder)                              1.226    14.075
$add~168^ADD~34-9[0].cout[0] (adder)                             0.045    14.120
$add~168^ADD~34-10[0].cin[0] (adder)                             1.226    15.345
$add~168^ADD~34-10[0].sumout[0] (adder)                          1.350    16.695
lo10967.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10967.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 87
Startpoint: lo10601.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo10599.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10601.clk[0] (.latch)                                          1.226     1.226
lo10601.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~154^ADD~32-1[0].a[0] (adder)                                1.226     2.603
$add~154^ADD~32-1[0].cout[0] (adder)                             1.350     3.953
$add~154^ADD~32-2[0].cin[0] (adder)                              1.226     5.178
$add~154^ADD~32-2[0].cout[0] (adder)                             0.045     5.223
$add~154^ADD~32-3[0].cin[0] (adder)                              1.226     6.449
$add~154^ADD~32-3[0].cout[0] (adder)                             0.045     6.494
$add~154^ADD~32-4[0].cin[0] (adder)                              1.226     7.720
$add~154^ADD~32-4[0].cout[0] (adder)                             0.045     7.765
$add~154^ADD~32-5[0].cin[0] (adder)                              1.226     8.991
$add~154^ADD~32-5[0].cout[0] (adder)                             0.045     9.036
$add~154^ADD~32-6[0].cin[0] (adder)                              1.226    10.262
$add~154^ADD~32-6[0].cout[0] (adder)                             0.045    10.307
$add~154^ADD~32-7[0].cin[0] (adder)                              1.226    11.533
$add~154^ADD~32-7[0].cout[0] (adder)                             0.045    11.578
$add~154^ADD~32-8[0].cin[0] (adder)                              1.226    12.804
$add~154^ADD~32-8[0].cout[0] (adder)                             0.045    12.849
$add~154^ADD~32-9[0].cin[0] (adder)                              1.226    14.075
$add~154^ADD~32-9[0].cout[0] (adder)                             0.045    14.120
$add~154^ADD~32-10[0].cin[0] (adder)                             1.226    15.345
$add~154^ADD~32-10[0].sumout[0] (adder)                          1.350    16.695
lo10599.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10599.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 88
Startpoint: lo10876.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo09929.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo10876.clk[0] (.latch)                                          1.226     1.226
lo10876.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~147^ADD~31-1[0].a[0] (adder)                                1.226     2.603
$add~147^ADD~31-1[0].cout[0] (adder)                             1.350     3.953
$add~147^ADD~31-2[0].cin[0] (adder)                              1.226     5.178
$add~147^ADD~31-2[0].cout[0] (adder)                             0.045     5.223
$add~147^ADD~31-3[0].cin[0] (adder)                              1.226     6.449
$add~147^ADD~31-3[0].cout[0] (adder)                             0.045     6.494
$add~147^ADD~31-4[0].cin[0] (adder)                              1.226     7.720
$add~147^ADD~31-4[0].cout[0] (adder)                             0.045     7.765
$add~147^ADD~31-5[0].cin[0] (adder)                              1.226     8.991
$add~147^ADD~31-5[0].cout[0] (adder)                             0.045     9.036
$add~147^ADD~31-6[0].cin[0] (adder)                              1.226    10.262
$add~147^ADD~31-6[0].cout[0] (adder)                             0.045    10.307
$add~147^ADD~31-7[0].cin[0] (adder)                              1.226    11.533
$add~147^ADD~31-7[0].cout[0] (adder)                             0.045    11.578
$add~147^ADD~31-8[0].cin[0] (adder)                              1.226    12.804
$add~147^ADD~31-8[0].cout[0] (adder)                             0.045    12.849
$add~147^ADD~31-9[0].cin[0] (adder)                              1.226    14.075
$add~147^ADD~31-9[0].cout[0] (adder)                             0.045    14.120
$add~147^ADD~31-10[0].cin[0] (adder)                             1.226    15.345
$add~147^ADD~31-10[0].sumout[0] (adder)                          1.350    16.695
lo09929.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo09929.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 89
Startpoint: lo02987.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~429^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02987.clk[0] (.latch)                                          1.226     1.226
lo02987.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~422^ADD~74-1[0].a[0] (adder)                                1.226     2.603
$add~422^ADD~74-1[0].cout[0] (adder)                             1.350     3.953
$add~422^ADD~74-2[0].cin[0] (adder)                              1.226     5.178
$add~422^ADD~74-2[0].cout[0] (adder)                             0.045     5.223
$add~422^ADD~74-3[0].cin[0] (adder)                              1.226     6.449
$add~422^ADD~74-3[0].cout[0] (adder)                             0.045     6.494
$add~422^ADD~74-4[0].cin[0] (adder)                              1.226     7.720
$add~422^ADD~74-4[0].cout[0] (adder)                             0.045     7.765
$add~422^ADD~74-5[0].cin[0] (adder)                              1.226     8.991
$add~422^ADD~74-5[0].cout[0] (adder)                             0.045     9.036
$add~422^ADD~74-6[0].cin[0] (adder)                              1.226    10.262
$add~422^ADD~74-6[0].cout[0] (adder)                             0.045    10.307
$add~422^ADD~74-7[0].cin[0] (adder)                              1.226    11.533
$add~422^ADD~74-7[0].cout[0] (adder)                             0.045    11.578
$add~422^ADD~74-8[0].cin[0] (adder)                              1.226    12.804
$add~422^ADD~74-8[0].cout[0] (adder)                             0.045    12.849
$add~422^ADD~74-9[0].cin[0] (adder)                              1.226    14.075
$add~422^ADD~74-9[0].cout[0] (adder)                             0.045    14.120
$add~422^ADD~74-10[0].cin[0] (adder)                             1.226    15.345
$add~422^ADD~74-10[0].sumout[0] (adder)                          1.350    16.695
$dff~429^Q~9.D[0] (.latch)                                       1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~429^Q~9.clk[0] (.latch)                                     1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 90
Startpoint: lo02784.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~352^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02784.clk[0] (.latch)                                          1.226     1.226
lo02784.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~345^ADD~46-1[0].a[0] (adder)                                1.226     2.603
$add~345^ADD~46-1[0].cout[0] (adder)                             1.350     3.953
$add~345^ADD~46-2[0].cin[0] (adder)                              1.226     5.178
$add~345^ADD~46-2[0].cout[0] (adder)                             0.045     5.223
$add~345^ADD~46-3[0].cin[0] (adder)                              1.226     6.449
$add~345^ADD~46-3[0].cout[0] (adder)                             0.045     6.494
$add~345^ADD~46-4[0].cin[0] (adder)                              1.226     7.720
$add~345^ADD~46-4[0].cout[0] (adder)                             0.045     7.765
$add~345^ADD~46-5[0].cin[0] (adder)                              1.226     8.991
$add~345^ADD~46-5[0].cout[0] (adder)                             0.045     9.036
$add~345^ADD~46-6[0].cin[0] (adder)                              1.226    10.262
$add~345^ADD~46-6[0].cout[0] (adder)                             0.045    10.307
$add~345^ADD~46-7[0].cin[0] (adder)                              1.226    11.533
$add~345^ADD~46-7[0].cout[0] (adder)                             0.045    11.578
$add~345^ADD~46-8[0].cin[0] (adder)                              1.226    12.804
$add~345^ADD~46-8[0].cout[0] (adder)                             0.045    12.849
$add~345^ADD~46-9[0].cin[0] (adder)                              1.226    14.075
$add~345^ADD~46-9[0].cout[0] (adder)                             0.045    14.120
$add~345^ADD~46-10[0].cin[0] (adder)                             1.226    15.345
$add~345^ADD~46-10[0].sumout[0] (adder)                          1.350    16.695
$dff~352^Q~9.D[0] (.latch)                                       1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~352^Q~9.clk[0] (.latch)                                     1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 91
Startpoint: lo02565.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo02476.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02565.clk[0] (.latch)                                          1.226     1.226
lo02565.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~719^ADD~49-1[0].a[0] (adder)                                1.226     2.603
$add~719^ADD~49-1[0].cout[0] (adder)                             1.350     3.953
$add~719^ADD~49-2[0].cin[0] (adder)                              1.226     5.178
$add~719^ADD~49-2[0].cout[0] (adder)                             0.045     5.223
$add~719^ADD~49-3[0].cin[0] (adder)                              1.226     6.449
$add~719^ADD~49-3[0].cout[0] (adder)                             0.045     6.494
$add~719^ADD~49-4[0].cin[0] (adder)                              1.226     7.720
$add~719^ADD~49-4[0].cout[0] (adder)                             0.045     7.765
$add~719^ADD~49-5[0].cin[0] (adder)                              1.226     8.991
$add~719^ADD~49-5[0].cout[0] (adder)                             0.045     9.036
$add~719^ADD~49-6[0].cin[0] (adder)                              1.226    10.262
$add~719^ADD~49-6[0].cout[0] (adder)                             0.045    10.307
$add~719^ADD~49-7[0].cin[0] (adder)                              1.226    11.533
$add~719^ADD~49-7[0].cout[0] (adder)                             0.045    11.578
$add~719^ADD~49-8[0].cin[0] (adder)                              1.226    12.804
$add~719^ADD~49-8[0].cout[0] (adder)                             0.045    12.849
$add~719^ADD~49-9[0].cin[0] (adder)                              1.226    14.075
$add~719^ADD~49-9[0].cout[0] (adder)                             0.045    14.120
$add~719^ADD~49-10[0].cin[0] (adder)                             1.226    15.345
$add~719^ADD~49-10[0].sumout[0] (adder)                          1.350    16.695
lo02476.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02476.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 92
Startpoint: lo02581.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~363^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo02581.clk[0] (.latch)                                          1.226     1.226
lo02581.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~356^ADD~50-1[0].a[0] (adder)                                1.226     2.603
$add~356^ADD~50-1[0].cout[0] (adder)                             1.350     3.953
$add~356^ADD~50-2[0].cin[0] (adder)                              1.226     5.178
$add~356^ADD~50-2[0].cout[0] (adder)                             0.045     5.223
$add~356^ADD~50-3[0].cin[0] (adder)                              1.226     6.449
$add~356^ADD~50-3[0].cout[0] (adder)                             0.045     6.494
$add~356^ADD~50-4[0].cin[0] (adder)                              1.226     7.720
$add~356^ADD~50-4[0].cout[0] (adder)                             0.045     7.765
$add~356^ADD~50-5[0].cin[0] (adder)                              1.226     8.991
$add~356^ADD~50-5[0].cout[0] (adder)                             0.045     9.036
$add~356^ADD~50-6[0].cin[0] (adder)                              1.226    10.262
$add~356^ADD~50-6[0].cout[0] (adder)                             0.045    10.307
$add~356^ADD~50-7[0].cin[0] (adder)                              1.226    11.533
$add~356^ADD~50-7[0].cout[0] (adder)                             0.045    11.578
$add~356^ADD~50-8[0].cin[0] (adder)                              1.226    12.804
$add~356^ADD~50-8[0].cout[0] (adder)                             0.045    12.849
$add~356^ADD~50-9[0].cin[0] (adder)                              1.226    14.075
$add~356^ADD~50-9[0].cout[0] (adder)                             0.045    14.120
$add~356^ADD~50-10[0].cin[0] (adder)                             1.226    15.345
$add~356^ADD~50-10[0].sumout[0] (adder)                          1.350    16.695
$dff~363^Q~9.D[0] (.latch)                                       1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~363^Q~9.clk[0] (.latch)                                     1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 93
Startpoint: lo04186.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo04064.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04186.clk[0] (.latch)                                          1.226     1.226
lo04186.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~731^ADD~53-1[0].a[0] (adder)                                1.226     2.603
$add~731^ADD~53-1[0].cout[0] (adder)                             1.350     3.953
$add~731^ADD~53-2[0].cin[0] (adder)                              1.226     5.178
$add~731^ADD~53-2[0].cout[0] (adder)                             0.045     5.223
$add~731^ADD~53-3[0].cin[0] (adder)                              1.226     6.449
$add~731^ADD~53-3[0].cout[0] (adder)                             0.045     6.494
$add~731^ADD~53-4[0].cin[0] (adder)                              1.226     7.720
$add~731^ADD~53-4[0].cout[0] (adder)                             0.045     7.765
$add~731^ADD~53-5[0].cin[0] (adder)                              1.226     8.991
$add~731^ADD~53-5[0].cout[0] (adder)                             0.045     9.036
$add~731^ADD~53-6[0].cin[0] (adder)                              1.226    10.262
$add~731^ADD~53-6[0].cout[0] (adder)                             0.045    10.307
$add~731^ADD~53-7[0].cin[0] (adder)                              1.226    11.533
$add~731^ADD~53-7[0].cout[0] (adder)                             0.045    11.578
$add~731^ADD~53-8[0].cin[0] (adder)                              1.226    12.804
$add~731^ADD~53-8[0].cout[0] (adder)                             0.045    12.849
$add~731^ADD~53-9[0].cin[0] (adder)                              1.226    14.075
$add~731^ADD~53-9[0].cout[0] (adder)                             0.045    14.120
$add~731^ADD~53-10[0].cin[0] (adder)                             1.226    15.345
$add~731^ADD~53-10[0].sumout[0] (adder)                          1.350    16.695
lo04064.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04064.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 94
Startpoint: lo04202.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~374^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo04202.clk[0] (.latch)                                          1.226     1.226
lo04202.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~367^ADD~54-1[0].a[0] (adder)                                1.226     2.603
$add~367^ADD~54-1[0].cout[0] (adder)                             1.350     3.953
$add~367^ADD~54-2[0].cin[0] (adder)                              1.226     5.178
$add~367^ADD~54-2[0].cout[0] (adder)                             0.045     5.223
$add~367^ADD~54-3[0].cin[0] (adder)                              1.226     6.449
$add~367^ADD~54-3[0].cout[0] (adder)                             0.045     6.494
$add~367^ADD~54-4[0].cin[0] (adder)                              1.226     7.720
$add~367^ADD~54-4[0].cout[0] (adder)                             0.045     7.765
$add~367^ADD~54-5[0].cin[0] (adder)                              1.226     8.991
$add~367^ADD~54-5[0].cout[0] (adder)                             0.045     9.036
$add~367^ADD~54-6[0].cin[0] (adder)                              1.226    10.262
$add~367^ADD~54-6[0].cout[0] (adder)                             0.045    10.307
$add~367^ADD~54-7[0].cin[0] (adder)                              1.226    11.533
$add~367^ADD~54-7[0].cout[0] (adder)                             0.045    11.578
$add~367^ADD~54-8[0].cin[0] (adder)                              1.226    12.804
$add~367^ADD~54-8[0].cout[0] (adder)                             0.045    12.849
$add~367^ADD~54-9[0].cin[0] (adder)                              1.226    14.075
$add~367^ADD~54-9[0].cout[0] (adder)                             0.045    14.120
$add~367^ADD~54-10[0].cin[0] (adder)                             1.226    15.345
$add~367^ADD~54-10[0].sumout[0] (adder)                          1.350    16.695
$dff~374^Q~9.D[0] (.latch)                                       1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~374^Q~9.clk[0] (.latch)                                     1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 95
Startpoint: lo03950.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo03805.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03950.clk[0] (.latch)                                          1.226     1.226
lo03950.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~743^ADD~57-1[0].a[0] (adder)                                1.226     2.603
$add~743^ADD~57-1[0].cout[0] (adder)                             1.350     3.953
$add~743^ADD~57-2[0].cin[0] (adder)                              1.226     5.178
$add~743^ADD~57-2[0].cout[0] (adder)                             0.045     5.223
$add~743^ADD~57-3[0].cin[0] (adder)                              1.226     6.449
$add~743^ADD~57-3[0].cout[0] (adder)                             0.045     6.494
$add~743^ADD~57-4[0].cin[0] (adder)                              1.226     7.720
$add~743^ADD~57-4[0].cout[0] (adder)                             0.045     7.765
$add~743^ADD~57-5[0].cin[0] (adder)                              1.226     8.991
$add~743^ADD~57-5[0].cout[0] (adder)                             0.045     9.036
$add~743^ADD~57-6[0].cin[0] (adder)                              1.226    10.262
$add~743^ADD~57-6[0].cout[0] (adder)                             0.045    10.307
$add~743^ADD~57-7[0].cin[0] (adder)                              1.226    11.533
$add~743^ADD~57-7[0].cout[0] (adder)                             0.045    11.578
$add~743^ADD~57-8[0].cin[0] (adder)                              1.226    12.804
$add~743^ADD~57-8[0].cout[0] (adder)                             0.045    12.849
$add~743^ADD~57-9[0].cin[0] (adder)                              1.226    14.075
$add~743^ADD~57-9[0].cout[0] (adder)                             0.045    14.120
$add~743^ADD~57-10[0].cin[0] (adder)                             1.226    15.345
$add~743^ADD~57-10[0].sumout[0] (adder)                          1.350    16.695
lo03805.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03805.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 96
Startpoint: lo03966.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~385^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03966.clk[0] (.latch)                                          1.226     1.226
lo03966.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~378^ADD~58-1[0].a[0] (adder)                                1.226     2.603
$add~378^ADD~58-1[0].cout[0] (adder)                             1.350     3.953
$add~378^ADD~58-2[0].cin[0] (adder)                              1.226     5.178
$add~378^ADD~58-2[0].cout[0] (adder)                             0.045     5.223
$add~378^ADD~58-3[0].cin[0] (adder)                              1.226     6.449
$add~378^ADD~58-3[0].cout[0] (adder)                             0.045     6.494
$add~378^ADD~58-4[0].cin[0] (adder)                              1.226     7.720
$add~378^ADD~58-4[0].cout[0] (adder)                             0.045     7.765
$add~378^ADD~58-5[0].cin[0] (adder)                              1.226     8.991
$add~378^ADD~58-5[0].cout[0] (adder)                             0.045     9.036
$add~378^ADD~58-6[0].cin[0] (adder)                              1.226    10.262
$add~378^ADD~58-6[0].cout[0] (adder)                             0.045    10.307
$add~378^ADD~58-7[0].cin[0] (adder)                              1.226    11.533
$add~378^ADD~58-7[0].cout[0] (adder)                             0.045    11.578
$add~378^ADD~58-8[0].cin[0] (adder)                              1.226    12.804
$add~378^ADD~58-8[0].cout[0] (adder)                             0.045    12.849
$add~378^ADD~58-9[0].cin[0] (adder)                              1.226    14.075
$add~378^ADD~58-9[0].cout[0] (adder)                             0.045    14.120
$add~378^ADD~58-10[0].cin[0] (adder)                             1.226    15.345
$add~378^ADD~58-10[0].sumout[0] (adder)                          1.350    16.695
$dff~385^Q~9.D[0] (.latch)                                       1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~385^Q~9.clk[0] (.latch)                                     1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 97
Startpoint: lo03691.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo03569.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03691.clk[0] (.latch)                                          1.226     1.226
lo03691.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~755^ADD~61-1[0].a[0] (adder)                                1.226     2.603
$add~755^ADD~61-1[0].cout[0] (adder)                             1.350     3.953
$add~755^ADD~61-2[0].cin[0] (adder)                              1.226     5.178
$add~755^ADD~61-2[0].cout[0] (adder)                             0.045     5.223
$add~755^ADD~61-3[0].cin[0] (adder)                              1.226     6.449
$add~755^ADD~61-3[0].cout[0] (adder)                             0.045     6.494
$add~755^ADD~61-4[0].cin[0] (adder)                              1.226     7.720
$add~755^ADD~61-4[0].cout[0] (adder)                             0.045     7.765
$add~755^ADD~61-5[0].cin[0] (adder)                              1.226     8.991
$add~755^ADD~61-5[0].cout[0] (adder)                             0.045     9.036
$add~755^ADD~61-6[0].cin[0] (adder)                              1.226    10.262
$add~755^ADD~61-6[0].cout[0] (adder)                             0.045    10.307
$add~755^ADD~61-7[0].cin[0] (adder)                              1.226    11.533
$add~755^ADD~61-7[0].cout[0] (adder)                             0.045    11.578
$add~755^ADD~61-8[0].cin[0] (adder)                              1.226    12.804
$add~755^ADD~61-8[0].cout[0] (adder)                             0.045    12.849
$add~755^ADD~61-9[0].cin[0] (adder)                              1.226    14.075
$add~755^ADD~61-9[0].cout[0] (adder)                             0.045    14.120
$add~755^ADD~61-10[0].cin[0] (adder)                             1.226    15.345
$add~755^ADD~61-10[0].sumout[0] (adder)                          1.350    16.695
lo03569.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03569.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 98
Startpoint: lo03707.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~396^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03707.clk[0] (.latch)                                          1.226     1.226
lo03707.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~389^ADD~62-1[0].a[0] (adder)                                1.226     2.603
$add~389^ADD~62-1[0].cout[0] (adder)                             1.350     3.953
$add~389^ADD~62-2[0].cin[0] (adder)                              1.226     5.178
$add~389^ADD~62-2[0].cout[0] (adder)                             0.045     5.223
$add~389^ADD~62-3[0].cin[0] (adder)                              1.226     6.449
$add~389^ADD~62-3[0].cout[0] (adder)                             0.045     6.494
$add~389^ADD~62-4[0].cin[0] (adder)                              1.226     7.720
$add~389^ADD~62-4[0].cout[0] (adder)                             0.045     7.765
$add~389^ADD~62-5[0].cin[0] (adder)                              1.226     8.991
$add~389^ADD~62-5[0].cout[0] (adder)                             0.045     9.036
$add~389^ADD~62-6[0].cin[0] (adder)                              1.226    10.262
$add~389^ADD~62-6[0].cout[0] (adder)                             0.045    10.307
$add~389^ADD~62-7[0].cin[0] (adder)                              1.226    11.533
$add~389^ADD~62-7[0].cout[0] (adder)                             0.045    11.578
$add~389^ADD~62-8[0].cin[0] (adder)                              1.226    12.804
$add~389^ADD~62-8[0].cout[0] (adder)                             0.045    12.849
$add~389^ADD~62-9[0].cin[0] (adder)                              1.226    14.075
$add~389^ADD~62-9[0].cout[0] (adder)                             0.045    14.120
$add~389^ADD~62-10[0].cin[0] (adder)                             1.226    15.345
$add~389^ADD~62-10[0].sumout[0] (adder)                          1.350    16.695
$dff~396^Q~9.D[0] (.latch)                                       1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~396^Q~9.clk[0] (.latch)                                     1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 99
Startpoint: lo03455.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo03321.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03455.clk[0] (.latch)                                          1.226     1.226
lo03455.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~767^ADD~65-1[0].a[0] (adder)                                1.226     2.603
$add~767^ADD~65-1[0].cout[0] (adder)                             1.350     3.953
$add~767^ADD~65-2[0].cin[0] (adder)                              1.226     5.178
$add~767^ADD~65-2[0].cout[0] (adder)                             0.045     5.223
$add~767^ADD~65-3[0].cin[0] (adder)                              1.226     6.449
$add~767^ADD~65-3[0].cout[0] (adder)                             0.045     6.494
$add~767^ADD~65-4[0].cin[0] (adder)                              1.226     7.720
$add~767^ADD~65-4[0].cout[0] (adder)                             0.045     7.765
$add~767^ADD~65-5[0].cin[0] (adder)                              1.226     8.991
$add~767^ADD~65-5[0].cout[0] (adder)                             0.045     9.036
$add~767^ADD~65-6[0].cin[0] (adder)                              1.226    10.262
$add~767^ADD~65-6[0].cout[0] (adder)                             0.045    10.307
$add~767^ADD~65-7[0].cin[0] (adder)                              1.226    11.533
$add~767^ADD~65-7[0].cout[0] (adder)                             0.045    11.578
$add~767^ADD~65-8[0].cin[0] (adder)                              1.226    12.804
$add~767^ADD~65-8[0].cout[0] (adder)                             0.045    12.849
$add~767^ADD~65-9[0].cin[0] (adder)                              1.226    14.075
$add~767^ADD~65-9[0].cout[0] (adder)                             0.045    14.120
$add~767^ADD~65-10[0].cin[0] (adder)                             1.226    15.345
$add~767^ADD~65-10[0].sumout[0] (adder)                          1.350    16.695
lo03321.D[0] (.latch)                                            1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03321.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#Path 100
Startpoint: lo03471.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : $dff~407^Q~9.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo03471.clk[0] (.latch)                                          1.226     1.226
lo03471.Q[0] (.latch) [clock-to-output]                          0.151     1.377
$add~400^ADD~66-1[0].a[0] (adder)                                1.226     2.603
$add~400^ADD~66-1[0].cout[0] (adder)                             1.350     3.953
$add~400^ADD~66-2[0].cin[0] (adder)                              1.226     5.178
$add~400^ADD~66-2[0].cout[0] (adder)                             0.045     5.223
$add~400^ADD~66-3[0].cin[0] (adder)                              1.226     6.449
$add~400^ADD~66-3[0].cout[0] (adder)                             0.045     6.494
$add~400^ADD~66-4[0].cin[0] (adder)                              1.226     7.720
$add~400^ADD~66-4[0].cout[0] (adder)                             0.045     7.765
$add~400^ADD~66-5[0].cin[0] (adder)                              1.226     8.991
$add~400^ADD~66-5[0].cout[0] (adder)                             0.045     9.036
$add~400^ADD~66-6[0].cin[0] (adder)                              1.226    10.262
$add~400^ADD~66-6[0].cout[0] (adder)                             0.045    10.307
$add~400^ADD~66-7[0].cin[0] (adder)                              1.226    11.533
$add~400^ADD~66-7[0].cout[0] (adder)                             0.045    11.578
$add~400^ADD~66-8[0].cin[0] (adder)                              1.226    12.804
$add~400^ADD~66-8[0].cout[0] (adder)                             0.045    12.849
$add~400^ADD~66-9[0].cin[0] (adder)                              1.226    14.075
$add~400^ADD~66-9[0].cout[0] (adder)                             0.045    14.120
$add~400^ADD~66-10[0].cin[0] (adder)                             1.226    15.345
$add~400^ADD~66-10[0].sumout[0] (adder)                          1.350    16.695
$dff~407^Q~9.D[0] (.latch)                                       1.226    17.921
data arrival time                                                         17.921

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~407^Q~9.clk[0] (.latch)                                     1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.921
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.931


#End of timing report
