
 TOOL:     orcapp
 DATE:     19-MAR-2008 13:11:52
 TITLE:    Lattice Semiconductor Corporation
 MODULE:   PCS_IP
 DESIGN:   PCS_IP
 FILENAME: PCS_IP.readme
 PROJECT:  Unknown
 VERSION:  2.0
 This file is auto generated by the ispLEVER


NOTE: This readme file has been provided to instantiate the interface
netlist.  Since this template contains synthesis attributes for precision that
are crucial to the design flow, we recommend that you use this
template in your FPGA design.
entity chip is
port (

--  Add your FPGA design top level I/Os here


-- ASIC side pins for PCSD.  These pins must exist for the
-- PCS core.
  refclkp         : in std_logic;
  refclkn         : in std_logic;
  hdinp_ch0          : in std_logic;
  hdinn_ch0          : in std_logic;
  hdinp_ch1          : in std_logic;
  hdinn_ch1          : in std_logic;
  hdinp_ch2          : in std_logic;
  hdinn_ch2          : in std_logic;
  hdinp_ch3          : in std_logic;
  hdinn_ch3          : in std_logic;

  hdoutp_ch0         : out std_logic;
  hdoutn_ch0         : out std_logic;
  hdoutp_ch1         : out std_logic;
  hdoutn_ch1         : out std_logic;
  hdoutp_ch2         : out std_logic;
  hdoutn_ch2         : out std_logic;
  hdoutp_ch3         : out std_logic;
  hdoutn_ch3         : out std_logic;


);
end chip;

architecture chip_arch of chip is

-- This defines all the high-speed ports. You may have to remove
-- some of them depending on your design.
attribute nopad : string;
attribute nopad of
  refclkp, refclkn,
  hdinp_ch0, hdinn_ch0, hdinp_ch1, hdinn_ch1,
  hdinp_ch2, hdinn_ch2, hdinp_ch3, hdinn_ch3,
  hdoutp_ch0, hdoutn_ch0, hdoutp_ch1, hdoutn_ch1,
  hdoutp_ch2, hdoutn_ch2, hdoutp_ch3, hdoutn_ch3 : signal is "true";

	COMPONENT PCS_IP
	PORT(
		hdinp_ch3 : IN std_logic;
		hdinn_ch3 : IN std_logic;
		rxiclk_ch3 : IN std_logic;
		fpga_rxrefclk_ch3 : IN std_logic;
		rx_pwrup_ch3_c : IN std_logic;
		rx_div11_mode_ch3_c : IN std_logic;
		rx_div2_mode_ch3_c : IN std_logic;
		fpga_txrefclk : IN std_logic;
		rst_n : IN std_logic;
		serdes_rst_qd_c : IN std_logic;          
		rx_full_clk_ch3 : OUT std_logic;
		rx_half_clk_ch3 : OUT std_logic;
		rxdata_ch3 : OUT std_logic_vector(19 downto 0);
		rx_los_low_ch3_s : OUT std_logic;
		rx_cdr_lol_ch3_s : OUT std_logic;
		rxd_ldr_ch3 : OUT std_logic;
		refclk2fpga : OUT std_logic
		);
	END COMPONENT;



	uut: PCS_IP PORT MAP(
		hdinp_ch3 => hdinp_ch3,
		hdinn_ch3 => hdinn_ch3,
		rxiclk_ch3 => rxiclk_ch3,
		rx_full_clk_ch3 => rx_full_clk_ch3,
		rx_half_clk_ch3 => rx_half_clk_ch3,
		fpga_rxrefclk_ch3 => fpga_rxrefclk_ch3,
		rxdata_ch3 => rxdata_ch3,
		rx_pwrup_ch3_c => rx_pwrup_ch3_c,
		rx_los_low_ch3_s => rx_los_low_ch3_s,
		rx_cdr_lol_ch3_s => rx_cdr_lol_ch3_s,
		rxd_ldr_ch3 => rxd_ldr_ch3,
		rx_div11_mode_ch3_c => rx_div11_mode_ch3_c,
		rx_div2_mode_ch3_c => rx_div2_mode_ch3_c,
		fpga_txrefclk => fpga_txrefclk,
		refclk2fpga => refclk2fpga,
		rst_n => rst_n,
		serdes_rst_qd_c => serdes_rst_qd_c
	);




