

================================================================
== Vitis HLS Report for 'conv_Pipeline_ReadWeightStreamsLOOP'
================================================================
* Date:           Thu Apr 18 02:58:07 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mixed_conv_w4a8
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.330 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadWeightStreamsLOOP  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%perWeightCounter = alloca i32 1"   --->   Operation 4 'alloca' 'perWeightCounter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%saveAddr = alloca i32 1"   --->   Operation 5 'alloca' 'saveAddr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%currPE = alloca i32 1"   --->   Operation 6 'alloca' 'currPE' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%addrOffset = alloca i32 1"   --->   Operation 7 'alloca' 'addrOffset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%streamIter = alloca i32 1"   --->   Operation 8 'alloca' 'streamIter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%streamsPerFilter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %streamsPerFilter"   --->   Operation 10 'read' 'streamsPerFilter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%totalWeightStreams_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %totalWeightStreams"   --->   Operation 11 'read' 'totalWeightStreams_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln190_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln190"   --->   Operation 12 'read' 'sext_ln190_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln190_cast = sext i30 %sext_ln190_read"   --->   Operation 13 'sext' 'sext_ln190_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 14 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_V_last_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_strb_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_keep_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %strm_in_V_data_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %streamIter"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %addrOffset"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %currPE"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %saveAddr"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %sext_ln190_cast, i32 %perWeightCounter"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i2947"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.32>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%currPE_4 = load i32 %currPE" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 26 'load' 'currPE_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%streamIter_3 = load i32 %streamIter" [sources/mixed_conv_w4/mixed_conv.cpp:206]   --->   Operation 27 'load' 'streamIter_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_2 = load i32 %i" [sources/mixed_conv_w4/mixed_conv.cpp:195]   --->   Operation 28 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.99ns)   --->   "%icmp_ln195 = icmp_eq  i32 %i_2, i32 %totalWeightStreams_read" [sources/mixed_conv_w4/mixed_conv.cpp:195]   --->   Operation 29 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.01ns)   --->   "%i_3 = add i32 %i_2, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:195]   --->   Operation 30 'add' 'i_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %for.body.i2947.split, void %_Z12read_weightsPA576_6ap_intILi64EEjjjRN3hls6streamINS3_4axisIS_ILi128EELm0ELm0ELm0EEELi0EEE.exit.loopexit.exitStub" [sources/mixed_conv_w4/mixed_conv.cpp:195]   --->   Operation 31 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%perWeightCounter_load = load i32 %perWeightCounter" [sources/mixed_conv_w4/mixed_conv.cpp:160]   --->   Operation 32 'load' 'perWeightCounter_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%saveAddr_load = load i32 %saveAddr" [sources/mixed_conv_w4/mixed_conv.cpp:195]   --->   Operation 33 'load' 'saveAddr_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i32 %saveAddr_load" [sources/mixed_conv_w4/mixed_conv.cpp:195]   --->   Operation 34 'trunc' 'trunc_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [sources/mixed_conv_w4/mixed_conv.cpp:196]   --->   Operation 35 'specpipeline' 'specpipeline_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sources/mixed_conv_w4/mixed_conv.cpp:190]   --->   Operation 36 'specloopname' 'specloopname_ln190' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 37 'read' 'empty' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_s = extractvalue i161 %empty"   --->   Operation 38 'extractvalue' 'p_Val2_s' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %perWeightCounter_load, i32 1, i32 31" [sources/mixed_conv_w4/mixed_conv.cpp:160]   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.99ns)   --->   "%icmp_ln160 = icmp_slt  i31 %tmp, i31 1" [sources/mixed_conv_w4/mixed_conv.cpp:160]   --->   Operation 40 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln195)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.44ns)   --->   "%numIters = select i1 %icmp_ln160, i32 %perWeightCounter_load, i32 2" [sources/mixed_conv_w4/mixed_conv.cpp:160]   --->   Operation 41 'select' 'numIters' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.01ns)   --->   "%perWeightCounter_1 = sub i32 %perWeightCounter_load, i32 %numIters" [sources/mixed_conv_w4/mixed_conv.cpp:161]   --->   Operation 42 'sub' 'perWeightCounter_1' <Predicate = (!icmp_ln195)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %p_Val2_s, i32 64, i32 127"   --->   Operation 43 'partselect' 'tmp_s' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i32 %saveAddr_load" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 44 'zext' 'zext_ln171' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%filter_V_addr = getelementptr i64 %filter_V, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 45 'getelementptr' 'filter_V_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%filter_V_1_addr = getelementptr i64 %filter_V_1, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 46 'getelementptr' 'filter_V_1_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%filter_V_2_addr = getelementptr i64 %filter_V_2, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 47 'getelementptr' 'filter_V_2_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%filter_V_3_addr = getelementptr i64 %filter_V_3, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 48 'getelementptr' 'filter_V_3_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%filter_V_4_addr = getelementptr i64 %filter_V_4, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 49 'getelementptr' 'filter_V_4_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%filter_V_5_addr = getelementptr i64 %filter_V_5, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 50 'getelementptr' 'filter_V_5_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%filter_V_6_addr = getelementptr i64 %filter_V_6, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 51 'getelementptr' 'filter_V_6_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%filter_V_7_addr = getelementptr i64 %filter_V_7, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 52 'getelementptr' 'filter_V_7_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%filter_V_8_addr = getelementptr i64 %filter_V_8, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 53 'getelementptr' 'filter_V_8_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%filter_V_9_addr = getelementptr i64 %filter_V_9, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 54 'getelementptr' 'filter_V_9_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%filter_V_10_addr = getelementptr i64 %filter_V_10, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 55 'getelementptr' 'filter_V_10_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%filter_V_11_addr = getelementptr i64 %filter_V_11, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 56 'getelementptr' 'filter_V_11_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%filter_V_12_addr = getelementptr i64 %filter_V_12, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 57 'getelementptr' 'filter_V_12_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%filter_V_13_addr = getelementptr i64 %filter_V_13, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 58 'getelementptr' 'filter_V_13_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%filter_V_14_addr = getelementptr i64 %filter_V_14, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 59 'getelementptr' 'filter_V_14_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%filter_V_15_addr = getelementptr i64 %filter_V_15, i64 0, i64 %zext_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 60 'getelementptr' 'filter_V_15_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i32 %currPE_4" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 61 'trunc' 'trunc_ln171' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln171 = add i10 %trunc_ln195, i10 1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 62 'add' 'add_ln171' <Predicate = (!icmp_ln195)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i10 %add_ln171" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 63 'zext' 'zext_ln171_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %p_Val2_s"   --->   Operation 64 'trunc' 'trunc_ln628' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i4 %trunc_ln171, void %arrayidx.i4.1.i2988.case.15, i4 0, void %arrayidx.i4.1.i2988.case.0, i4 1, void %arrayidx.i4.1.i2988.case.1, i4 2, void %arrayidx.i4.1.i2988.case.2, i4 3, void %arrayidx.i4.1.i2988.case.3, i4 4, void %arrayidx.i4.1.i2988.case.4, i4 5, void %arrayidx.i4.1.i2988.case.5, i4 6, void %arrayidx.i4.1.i2988.case.6, i4 7, void %arrayidx.i4.1.i2988.case.7, i4 8, void %arrayidx.i4.1.i2988.case.8, i4 9, void %arrayidx.i4.1.i2988.case.9, i4 10, void %arrayidx.i4.1.i2988.case.10, i4 11, void %arrayidx.i4.1.i2988.case.11, i4 12, void %arrayidx.i4.1.i2988.case.12, i4 13, void %arrayidx.i4.1.i2988.case.13, i4 14, void %arrayidx.i4.1.i2988.case.14" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 65 'switch' 'switch_ln171' <Predicate = (!icmp_ln195)> <Delay = 0.44>
ST_2 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_14_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 66 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%filter_V_14_addr_1 = getelementptr i64 %filter_V_14, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 67 'getelementptr' 'filter_V_14_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 14)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_14_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 68 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 69 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_13_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 70 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%filter_V_13_addr_1 = getelementptr i64 %filter_V_13, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 71 'getelementptr' 'filter_V_13_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 13)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_13_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 72 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 73 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_12_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 74 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%filter_V_12_addr_1 = getelementptr i64 %filter_V_12, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 75 'getelementptr' 'filter_V_12_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 12)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_12_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 76 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 77 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_11_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 78 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%filter_V_11_addr_1 = getelementptr i64 %filter_V_11, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 79 'getelementptr' 'filter_V_11_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 11)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_11_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 80 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 81 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_10_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 82 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%filter_V_10_addr_1 = getelementptr i64 %filter_V_10, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 83 'getelementptr' 'filter_V_10_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 10)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_10_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 84 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 85 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_9_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 86 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%filter_V_9_addr_1 = getelementptr i64 %filter_V_9, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 87 'getelementptr' 'filter_V_9_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 9)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_9_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 88 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 89 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_8_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 90 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%filter_V_8_addr_1 = getelementptr i64 %filter_V_8, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 91 'getelementptr' 'filter_V_8_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 8)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_8_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 92 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 93 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_7_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 94 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%filter_V_7_addr_1 = getelementptr i64 %filter_V_7, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 95 'getelementptr' 'filter_V_7_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 7)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_7_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 96 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 97 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_6_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 98 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%filter_V_6_addr_1 = getelementptr i64 %filter_V_6, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 99 'getelementptr' 'filter_V_6_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 6)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_6_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 100 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 101 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_5_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 102 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%filter_V_5_addr_1 = getelementptr i64 %filter_V_5, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 103 'getelementptr' 'filter_V_5_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 5)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_5_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 104 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 105 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_4_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 106 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%filter_V_4_addr_1 = getelementptr i64 %filter_V_4, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 107 'getelementptr' 'filter_V_4_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 4)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_4_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 108 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 109 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_3_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 110 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%filter_V_3_addr_1 = getelementptr i64 %filter_V_3, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 111 'getelementptr' 'filter_V_3_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 3)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_3_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 112 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 113 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_2_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 114 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%filter_V_2_addr_1 = getelementptr i64 %filter_V_2, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 115 'getelementptr' 'filter_V_2_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 2)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_2_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 116 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 117 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_1_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 118 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%filter_V_1_addr_1 = getelementptr i64 %filter_V_1, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 119 'getelementptr' 'filter_V_1_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_1_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 120 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 121 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 122 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%filter_V_addr_1 = getelementptr i64 %filter_V, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 123 'getelementptr' 'filter_V_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 0)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 124 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 125 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %tmp_s, i10 %filter_V_15_addr" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 126 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%filter_V_15_addr_1 = getelementptr i64 %filter_V_15, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 127 'getelementptr' 'filter_V_15_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 15)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln171 = store i64 %trunc_ln628, i10 %filter_V_15_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 128 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 576> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.1.i2988.exit_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:171]   --->   Operation 129 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%saveAddr_load_1 = load i32 %saveAddr" [sources/mixed_conv_w4/mixed_conv.cpp:174]   --->   Operation 130 'load' 'saveAddr_load_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%addrOffset_load = load i32 %addrOffset" [sources/mixed_conv_w4/mixed_conv.cpp:212]   --->   Operation 131 'load' 'addrOffset_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.01ns)   --->   "%saveAddr_4 = add i32 %numIters, i32 %saveAddr_load_1" [sources/mixed_conv_w4/mixed_conv.cpp:174]   --->   Operation 132 'add' 'saveAddr_4' <Predicate = (!icmp_ln195)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (1.01ns)   --->   "%streamIter_4 = add i32 %streamIter_3, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:206]   --->   Operation 133 'add' 'streamIter_4' <Predicate = (!icmp_ln195)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.99ns)   --->   "%icmp_ln207 = icmp_slt  i32 %perWeightCounter_1, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:207]   --->   Operation 134 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln195)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.44ns)   --->   "%perWeightCounter_2 = select i1 %icmp_ln207, i32 %sext_ln190_cast, i32 %perWeightCounter_1" [sources/mixed_conv_w4/mixed_conv.cpp:207]   --->   Operation 135 'select' 'perWeightCounter_2' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.99ns)   --->   "%icmp_ln212 = icmp_eq  i32 %streamIter_4, i32 %streamsPerFilter_read" [sources/mixed_conv_w4/mixed_conv.cpp:212]   --->   Operation 136 'icmp' 'icmp_ln212' <Predicate = (!icmp_ln195)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (1.01ns)   --->   "%currPE_5 = add i32 %currPE_4, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:214]   --->   Operation 137 'add' 'currPE_5' <Predicate = (!icmp_ln195)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.99ns)   --->   "%icmp_ln216 = icmp_eq  i32 %currPE_5, i32 16" [sources/mixed_conv_w4/mixed_conv.cpp:216]   --->   Operation 138 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln195)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.44ns)   --->   "%saveAddr_5 = select i1 %icmp_ln216, i32 %saveAddr_4, i32 %addrOffset_load" [sources/mixed_conv_w4/mixed_conv.cpp:216]   --->   Operation 139 'select' 'saveAddr_5' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node currPE_7)   --->   "%currPE_6 = select i1 %icmp_ln216, i32 0, i32 %currPE_5" [sources/mixed_conv_w4/mixed_conv.cpp:216]   --->   Operation 140 'select' 'currPE_6' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.44ns)   --->   "%addrOffset_5 = select i1 %icmp_ln212, i32 %saveAddr_5, i32 %saveAddr_4" [sources/mixed_conv_w4/mixed_conv.cpp:212]   --->   Operation 141 'select' 'addrOffset_5' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.44ns) (out node of the LUT)   --->   "%currPE_7 = select i1 %icmp_ln212, i32 %currPE_6, i32 %currPE_4" [sources/mixed_conv_w4/mixed_conv.cpp:212]   --->   Operation 142 'select' 'currPE_7' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.44ns)   --->   "%addrOffset_4 = select i1 %icmp_ln212, i32 %saveAddr_5, i32 %addrOffset_load" [sources/mixed_conv_w4/mixed_conv.cpp:212]   --->   Operation 143 'select' 'addrOffset_4' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.44ns)   --->   "%streamIter_5 = select i1 %icmp_ln212, i32 0, i32 %streamIter_4" [sources/mixed_conv_w4/mixed_conv.cpp:212]   --->   Operation 144 'select' 'streamIter_5' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln195 = store i32 %i_3, i32 %i" [sources/mixed_conv_w4/mixed_conv.cpp:195]   --->   Operation 145 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln195 = store i32 %streamIter_5, i32 %streamIter" [sources/mixed_conv_w4/mixed_conv.cpp:195]   --->   Operation 146 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln195 = store i32 %addrOffset_4, i32 %addrOffset" [sources/mixed_conv_w4/mixed_conv.cpp:195]   --->   Operation 147 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln195 = store i32 %currPE_7, i32 %currPE" [sources/mixed_conv_w4/mixed_conv.cpp:195]   --->   Operation 148 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln195 = store i32 %addrOffset_5, i32 %saveAddr" [sources/mixed_conv_w4/mixed_conv.cpp:195]   --->   Operation 149 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln195 = store i32 %perWeightCounter_2, i32 %perWeightCounter" [sources/mixed_conv_w4/mixed_conv.cpp:195]   --->   Operation 150 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln195 = br void %for.body.i2947" [sources/mixed_conv_w4/mixed_conv.cpp:195]   --->   Operation 151 'br' 'br_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln195)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [29]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [39]  (0.427 ns)

 <State 2>: 4.33ns
The critical path consists of the following:
	'load' operation ('perWeightCounter_load', sources/mixed_conv_w4/mixed_conv.cpp:160) on local variable 'perWeightCounter' [54]  (0 ns)
	'icmp' operation ('icmp_ln160', sources/mixed_conv_w4/mixed_conv.cpp:160) [62]  (0.998 ns)
	'select' operation ('numIters', sources/mixed_conv_w4/mixed_conv.cpp:160) [63]  (0.449 ns)
	'sub' operation ('perWeightCounter', sources/mixed_conv_w4/mixed_conv.cpp:161) [64]  (1.02 ns)
	'icmp' operation ('icmp_ln207', sources/mixed_conv_w4/mixed_conv.cpp:207) [173]  (0.991 ns)
	'select' operation ('perWeightCounter', sources/mixed_conv_w4/mixed_conv.cpp:207) [174]  (0.449 ns)
	'store' operation ('store_ln195', sources/mixed_conv_w4/mixed_conv.cpp:195) of variable 'perWeightCounter', sources/mixed_conv_w4/mixed_conv.cpp:207 on local variable 'perWeightCounter' [189]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
