$date
	Thu Oct 25 16:35:24 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module JKflipfloptb $end
$var wire 1 ! q1 $end
$var wire 1 " q $end
$var reg 1 # c $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module t $end
$var wire 1 # c $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var reg 1 " q $end
$var reg 1 ! q1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
1#
0"
1!
$end
#10
0%
0#
#20
0!
1"
1$
1#
#30
0$
0#
#40
1!
0"
1%
1$
1#
#50
0#
#60
0!
1"
1#
#70
0#
#80
1!
0"
1#
#90
0#
#100
0!
1"
1#
