// Seed: 484674868
module module_0 (
    output wor id_0,
    input wor id_1,
    input supply1 id_2,
    input wire id_3,
    input tri id_4,
    inout wor id_5,
    output wor id_6,
    input tri1 id_7
);
  assign id_5 = id_1;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    input wor id_8,
    inout wor id_9,
    id_11
);
  assign id_9 = -1;
  id_12(
      .id_0(), .id_1(id_7 * "" == id_4), .id_2(-1), .id_3(id_2(id_2)), .id_4(id_9), .id_5(1)
  );
  module_0 modCall_1 (
      id_9,
      id_4,
      id_8,
      id_5,
      id_6,
      id_9,
      id_9,
      id_7
  );
  wire id_13;
  assign id_9 = 1;
endmodule
