

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Sat Nov  4 22:07:31 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  414514231|  414538711|  4.145 sec|  4.145 sec|  414514231|  414538711|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_286  |conv2_Pipeline_LOAD_INPUT_BH_L  |    48972|    48972|  0.490 ms|  0.490 ms|   48972|   48972|       no|
        |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_300   |conv2_Pipeline_LOAD_WEIGHTS_L   |      259|      259|  2.590 us|  2.590 us|     259|     259|       no|
        |grp_conv2_Pipeline_OUT_ROW_COL_fu_309      |conv2_Pipeline_OUT_ROW_COL      |   587536|   587536|  5.875 ms|  5.875 ms|  587536|  587536|       no|
        |grp_conv2_Pipeline_RELU_fu_327             |conv2_Pipeline_RELU             |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv2_Pipeline_5_fu_339                |conv2_Pipeline_5                |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_RELU6_fu_353            |conv2_Pipeline_RELU6            |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv2_Pipeline_7_fu_365                |conv2_Pipeline_7                |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv2_Pipeline_BW_fu_379               |conv2_Pipeline_BW               |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW7_fu_390              |conv2_Pipeline_BW7              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv2_Pipeline_BW8_fu_401              |conv2_Pipeline_BW8              |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |             |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW   |  414514230|  414538710|  4876638 ~ 4876926|          -|          -|    85|        no|
        | + TILE_OUT  |    4827656|    4827944|    603457 ~ 603493|          -|          -|     8|        no|
        |  ++ EXPORT  |      12548|      12584|        3137 ~ 3146|          -|          -|     4|        no|
        |   +++ BH    |       3134|       3142|               1567|          -|          -|     2|        no|
        |  ++ CLEAR   |       3108|       3108|                777|          -|          -|     4|        no|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    573|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|    3251|   4376|    -|
|Memory           |       97|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1613|    -|
|Register         |        -|    -|     595|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       97|    5|    3846|   6562|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    1|       2|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_conv2_Pipeline_5_fu_339                |conv2_Pipeline_5                |        0|   0|    71|   199|    0|
    |grp_conv2_Pipeline_7_fu_365                |conv2_Pipeline_7                |        0|   0|    71|   199|    0|
    |grp_conv2_Pipeline_BW_fu_379               |conv2_Pipeline_BW               |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_BW7_fu_390              |conv2_Pipeline_BW7              |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_BW8_fu_401              |conv2_Pipeline_BW8              |        0|   0|    36|   156|    0|
    |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_286  |conv2_Pipeline_LOAD_INPUT_BH_L  |        0|   2|   750|   826|    0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_300   |conv2_Pipeline_LOAD_WEIGHTS_L   |        0|   0|    57|   151|    0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_309      |conv2_Pipeline_OUT_ROW_COL      |        0|   2|  1400|  1503|    0|
    |grp_conv2_Pipeline_RELU_fu_327             |conv2_Pipeline_RELU             |        0|   0|   397|   472|    0|
    |grp_conv2_Pipeline_RELU6_fu_353            |conv2_Pipeline_RELU6            |        0|   0|   397|   472|    0|
    |mul_5ns_19ns_23_1_1_U344                   |mul_5ns_19ns_23_1_1             |        0|   1|     0|     6|    0|
    |mul_7s_8ns_10_1_1_U345                     |mul_7s_8ns_10_1_1               |        0|   0|     0|    40|    0|
    |mul_7s_8ns_10_1_1_U346                     |mul_7s_8ns_10_1_1               |        0|   0|     0|    40|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                      |                                |        0|   5|  3251|  4376|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                           Memory                           |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W  |       30|  0|   0|    0|  16320|   32|     1|       522240|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W  |       30|  0|   0|    0|  16320|   32|     1|       522240|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_U    |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W  |       30|  0|   0|    0|  16320|   32|     1|       522240|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1020|   32|     1|        32640|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_U  |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1020|   32|     1|        32640|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_U    |conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W  |        2|  0|   0|    0|   1020|   32|     1|        32640|
    |weight_buffer_U                                             |conv2_weight_buffer_RAM_AUTO_1R1W                                             |        1|  0|   0|    0|    256|   32|     1|         8192|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                       |                                                                              |       97|  0|   0|    0|  52276|  224|     7|      1672832|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln108_fu_512_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln109_fu_767_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln112_1_fu_615_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln112_2_fu_654_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln112_3_fu_679_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln112_4_fu_718_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln112_fu_546_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln115_1_fu_727_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln115_fu_591_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln32_fu_492_p2      |         +|   0|  0|  15|           8|           2|
    |add_ln36_1_fu_486_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln36_fu_818_p2      |         +|   0|  0|  13|           6|           3|
    |add_ln62_fu_793_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln67_1_fu_830_p2    |         +|   0|  0|  17|          10|           8|
    |add_ln67_fu_824_p2      |         +|   0|  0|  17|          10|           7|
    |empty_351_fu_522_p2     |         +|   0|  0|  12|           5|           5|
    |sub_ln112_1_fu_708_p2   |         -|   0|  0|  27|          20|          20|
    |sub_ln112_fu_644_p2     |         -|   0|  0|  27|          20|          20|
    |sub_ln115_fu_567_p2     |         -|   0|  0|  13|           6|           6|
    |sub_ln67_fu_811_p2      |         -|   0|  0|  17|          10|          10|
    |sub_ln80_fu_470_p2      |         -|   0|  0|  26|          19|          19|
    |ap_block_state25        |       and|   0|  0|   2|           1|           1|
    |icmp_ln108_fu_506_p2    |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln109_1_fu_732_p2  |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln109_fu_581_p2    |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln32_fu_440_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln36_fu_480_p2     |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln62_fu_787_p2     |      icmp|   0|  0|  12|           3|           4|
    |or_ln112_fu_669_p2      |        or|   0|  0|   2|           2|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 573|         377|         350|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  177|         40|    1|         40|
    |bh_reg_263                                                         |    9|          2|    3|          6|
    |bout_1_reg_251                                                     |    9|          2|    3|          6|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0  |   14|          3|   14|         42|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0       |   14|          3|    1|          3|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0       |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0  |   14|          3|   14|         42|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0       |   14|          3|    1|          3|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0       |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0    |   14|          3|   14|         42|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0         |   14|          3|    1|          3|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0         |    9|          2|    1|          2|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0  |   49|          9|   10|         90|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1  |   20|          4|   10|         40|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0       |   49|          9|    1|          9|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1       |   20|          4|    1|          4|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0        |   37|          7|   32|        224|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0       |   37|          7|    1|          7|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0  |   49|          9|   10|         90|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1  |   20|          4|   10|         40|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0       |   49|          9|    1|          9|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1       |   20|          4|    1|          4|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0        |   37|          7|   32|        224|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0       |   37|          7|    1|          7|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0    |   49|          9|   10|         90|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1    |   20|          4|   10|         40|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0         |   49|          9|    1|          9|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1         |   20|          4|    1|          4|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0          |   37|          7|   32|        224|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0         |   37|          7|    1|          7|
    |grp_fu_1011_ce                                                     |   20|          4|    1|          4|
    |grp_fu_1011_p0                                                     |   20|          4|   32|        128|
    |grp_fu_1011_p1                                                     |   20|          4|   32|        128|
    |grp_fu_1015_ce                                                     |    9|          2|    1|          2|
    |grp_fu_1019_ce                                                     |   14|          3|    1|          3|
    |grp_fu_1019_opcode                                                 |   14|          3|    5|         15|
    |grp_fu_1019_p0                                                     |   14|          3|   32|         96|
    |grp_fu_1019_p1                                                     |   14|          3|   32|         96|
    |h_fu_170                                                           |    9|          2|    8|         16|
    |i3_blk_n_AW                                                        |    9|          2|    1|          2|
    |i3_blk_n_B                                                         |    9|          2|    1|          2|
    |indvar_reg_228                                                     |    9|          2|    4|          8|
    |m_axi_i2_ARVALID                                                   |    9|          2|    1|          2|
    |m_axi_i2_RREADY                                                    |    9|          2|    1|          2|
    |m_axi_i3_AWADDR                                                    |   26|          5|   64|        320|
    |m_axi_i3_AWBURST                                                   |   14|          3|    2|          6|
    |m_axi_i3_AWCACHE                                                   |   14|          3|    4|         12|
    |m_axi_i3_AWID                                                      |   14|          3|    1|          3|
    |m_axi_i3_AWLEN                                                     |   20|          4|   32|        128|
    |m_axi_i3_AWLOCK                                                    |   14|          3|    2|          6|
    |m_axi_i3_AWPROT                                                    |   14|          3|    3|          9|
    |m_axi_i3_AWQOS                                                     |   14|          3|    4|         12|
    |m_axi_i3_AWREGION                                                  |   14|          3|    4|         12|
    |m_axi_i3_AWSIZE                                                    |   14|          3|    3|          9|
    |m_axi_i3_AWUSER                                                    |   14|          3|    1|          3|
    |m_axi_i3_AWVALID                                                   |   20|          4|    1|          4|
    |m_axi_i3_BREADY                                                    |   20|          4|    1|          4|
    |m_axi_i3_WDATA                                                     |   14|          3|   32|         96|
    |m_axi_i3_WID                                                       |   14|          3|    1|          3|
    |m_axi_i3_WLAST                                                     |   14|          3|    1|          3|
    |m_axi_i3_WSTRB                                                     |   14|          3|    4|         12|
    |m_axi_i3_WUSER                                                     |   14|          3|    1|          3|
    |m_axi_i3_WVALID                                                    |   14|          3|    1|          3|
    |m_axi_w2_ARADDR                                                    |   14|          3|   64|        192|
    |m_axi_w2_ARBURST                                                   |    9|          2|    2|          4|
    |m_axi_w2_ARCACHE                                                   |    9|          2|    4|          8|
    |m_axi_w2_ARID                                                      |    9|          2|    1|          2|
    |m_axi_w2_ARLEN                                                     |   14|          3|   32|         96|
    |m_axi_w2_ARLOCK                                                    |    9|          2|    2|          4|
    |m_axi_w2_ARPROT                                                    |    9|          2|    3|          6|
    |m_axi_w2_ARQOS                                                     |    9|          2|    4|          8|
    |m_axi_w2_ARREGION                                                  |    9|          2|    4|          8|
    |m_axi_w2_ARSIZE                                                    |    9|          2|    3|          6|
    |m_axi_w2_ARUSER                                                    |    9|          2|    1|          2|
    |m_axi_w2_ARVALID                                                   |   14|          3|    1|          3|
    |m_axi_w2_RREADY                                                    |    9|          2|    1|          2|
    |o_1_reg_275                                                        |    9|          2|    3|          6|
    |out_reg_239                                                        |    9|          2|    6|         12|
    |w2_blk_n_AR                                                        |    9|          2|    1|          2|
    |weight_buffer_address0                                             |   14|          3|    8|         24|
    |weight_buffer_ce0                                                  |   14|          3|    1|          3|
    |weight_buffer_we0                                                  |    9|          2|    1|          2|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              | 1613|        331|  676|       2857|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |add_ln108_reg_896                                       |   3|   0|    3|          0|
    |add_ln109_reg_971                                       |   3|   0|    3|          0|
    |add_ln112_4_reg_940                                     |  64|   0|   64|          0|
    |add_ln112_reg_906                                       |  64|   0|   64|          0|
    |add_ln115_1_reg_945                                     |   7|   0|    7|          0|
    |add_ln36_1_reg_883                                      |   4|   0|    4|          0|
    |add_ln62_reg_984                                        |   3|   0|    3|          0|
    |add_ln67_1_reg_1006                                     |  10|   0|   10|          0|
    |add_ln67_reg_1001                                       |  10|   0|   10|          0|
    |ap_CS_fsm                                               |  39|   0|   39|          0|
    |bh_reg_263                                              |   3|   0|    3|          0|
    |bout_1_reg_251                                          |   3|   0|    3|          0|
    |empty_352_reg_918                                       |  32|   0|   32|          0|
    |grp_conv2_Pipeline_5_fu_339_ap_start_reg                |   1|   0|    1|          0|
    |grp_conv2_Pipeline_7_fu_365_ap_start_reg                |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW7_fu_390_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW8_fu_401_ap_start_reg              |   1|   0|    1|          0|
    |grp_conv2_Pipeline_BW_fu_379_ap_start_reg               |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_286_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_300_ap_start_reg   |   1|   0|    1|          0|
    |grp_conv2_Pipeline_OUT_ROW_COL_fu_309_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU6_fu_353_ap_start_reg            |   1|   0|    1|          0|
    |grp_conv2_Pipeline_RELU_fu_327_ap_start_reg             |   1|   0|    1|          0|
    |h_fu_170                                                |   8|   0|    8|          0|
    |icmp_ln109_1_reg_950                                    |   1|   0|    1|          0|
    |icmp_ln109_reg_924                                      |   1|   0|    1|          0|
    |indvar_reg_228                                          |   4|   0|    4|          0|
    |mul_ln109_1_reg_959                                     |  10|   0|   10|          0|
    |mul_ln109_reg_928                                       |  10|   0|   10|          0|
    |o_1_reg_275                                             |   3|   0|    3|          0|
    |out_reg_239                                             |   6|   0|    6|          0|
    |sext_ln108_reg_912                                      |   7|   0|    7|          0|
    |sub_ln67_reg_989                                        |  10|   0|   10|          0|
    |sub_ln80_reg_869                                        |  17|   0|   19|          2|
    |trunc_ln104_reg_888                                     |   5|   0|    5|          0|
    |trunc_ln122_1_reg_965                                   |  62|   0|   62|          0|
    |trunc_ln2_reg_934                                       |  62|   0|   62|          0|
    |trunc_ln_reg_853                                        |  62|   0|   62|          0|
    |w2_addr_reg_858                                         |  64|   0|   64|          0|
    |zext_ln105_reg_874                                      |   8|   0|    9|          1|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 595|   0|  598|          3|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_opcode    |  out|    2|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_dout0     |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_416_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_432_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_432_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_432_p_dout0     |   in|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_432_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_din0      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_din1      |  out|   32|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_opcode    |  out|    5|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_dout0     |   in|    1|  ap_ctrl_hs|          conv2|  return value|
|grp_fu_444_p_ce        |  out|    1|  ap_ctrl_hs|          conv2|  return value|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM      |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|             i2|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w2_AWVALID       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWREADY       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWADDR        |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_AWID          |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_AWLEN         |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_AWSIZE        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWBURST       |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWLOCK        |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_AWCACHE       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWPROT        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_AWQOS         |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWREGION      |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_AWUSER        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WVALID        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WREADY        |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WDATA         |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_WSTRB         |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_WLAST         |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WID           |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_WUSER         |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARVALID       |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARREADY       |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARADDR        |  out|   64|       m_axi|             w2|       pointer|
|m_axi_w2_ARID          |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_ARLEN         |  out|   32|       m_axi|             w2|       pointer|
|m_axi_w2_ARSIZE        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARBURST       |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARLOCK        |  out|    2|       m_axi|             w2|       pointer|
|m_axi_w2_ARCACHE       |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARPROT        |  out|    3|       m_axi|             w2|       pointer|
|m_axi_w2_ARQOS         |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARREGION      |  out|    4|       m_axi|             w2|       pointer|
|m_axi_w2_ARUSER        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RVALID        |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RREADY        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RDATA         |   in|   32|       m_axi|             w2|       pointer|
|m_axi_w2_RLAST         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RID           |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RFIFONUM      |   in|   13|       m_axi|             w2|       pointer|
|m_axi_w2_RUSER         |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_RRESP         |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BVALID        |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BREADY        |  out|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BRESP         |   in|    2|       m_axi|             w2|       pointer|
|m_axi_w2_BID           |   in|    1|       m_axi|             w2|       pointer|
|m_axi_w2_BUSER         |   in|    1|       m_axi|             w2|       pointer|
|conv2_weights          |   in|   64|     ap_none|  conv2_weights|        scalar|
|conv2_biases_address0  |  out|    5|   ap_memory|   conv2_biases|         array|
|conv2_biases_ce0       |  out|    1|   ap_memory|   conv2_biases|         array|
|conv2_biases_q0        |   in|   32|   ap_memory|   conv2_biases|         array|
|m_axi_i3_AWVALID       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWREADY       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWADDR        |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_AWID          |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_AWLEN         |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_AWSIZE        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWBURST       |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWLOCK        |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_AWCACHE       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWPROT        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_AWQOS         |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWREGION      |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_AWUSER        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WVALID        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WREADY        |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WDATA         |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_WSTRB         |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_WLAST         |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WID           |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_WUSER         |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARVALID       |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARREADY       |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARADDR        |  out|   64|       m_axi|             i3|       pointer|
|m_axi_i3_ARID          |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_ARLEN         |  out|   32|       m_axi|             i3|       pointer|
|m_axi_i3_ARSIZE        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARBURST       |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARLOCK        |  out|    2|       m_axi|             i3|       pointer|
|m_axi_i3_ARCACHE       |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARPROT        |  out|    3|       m_axi|             i3|       pointer|
|m_axi_i3_ARQOS         |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARREGION      |  out|    4|       m_axi|             i3|       pointer|
|m_axi_i3_ARUSER        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RVALID        |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RREADY        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RDATA         |   in|   32|       m_axi|             i3|       pointer|
|m_axi_i3_RLAST         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RID           |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RFIFONUM      |   in|   13|       m_axi|             i3|       pointer|
|m_axi_i3_RUSER         |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_RRESP         |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BVALID        |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BREADY        |  out|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BRESP         |   in|    2|       m_axi|             i3|       pointer|
|m_axi_i3_BID           |   in|    1|       m_axi|             i3|       pointer|
|m_axi_i3_BUSER         |   in|    1|       m_axi|             i3|       pointer|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 34 
16 --> 17 
17 --> 18 25 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 15 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 17 
34 --> 35 11 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 34 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 40 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_16, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_26, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_27, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_9, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_28, void @empty_36, void @empty_19, i32 16, i32 16, i32 256, i32 256, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:36]   --->   Operation 45 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:36]   --->   Operation 46 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:36]   --->   Operation 47 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/conv2.cpp:36]   --->   Operation 48 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln" [src/conv2.cpp:36]   --->   Operation 49 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i32 %w2, i64 %sext_ln36" [src/conv2.cpp:36]   --->   Operation 50 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h" [src/conv2.cpp:32]   --->   Operation 51 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 52 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h" [src/conv2.cpp:32]   --->   Operation 53 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:32]   --->   Operation 54 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_OUT.split, void %for.end58" [src/conv2.cpp:32]   --->   Operation 55 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h_3, i10 0" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i18 %shl_ln" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 57 'zext' 'zext_ln80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln80_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h_3, i2 0" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 58 'bitconcatenate' 'shl_ln80_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i10 %shl_ln80_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 59 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.87ns)   --->   "%sub_ln80 = sub i19 %zext_ln80, i19 %zext_ln80_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 60 'sub' 'sub_ln80' <Predicate = (!icmp_ln32)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln80, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i" [src/conv2.cpp:36]   --->   Operation 61 'call' 'call_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [src/conv2.cpp:58]   --->   Operation 62 'ret' 'ret_ln58' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln80, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i" [src/conv2.cpp:36]   --->   Operation 63 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 64 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 65 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 66 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 67 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 68 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 69 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 70 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i8 %h_3" [src/conv2.cpp:105->src/conv2.cpp:55]   --->   Operation 71 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:32]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv2.cpp:32]   --->   Operation 73 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 75 [1/1] (0.42ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 75 'br' 'br_ln36' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln36_1, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i4 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 76 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%out = phi i6 %add_ln36, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i6 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 77 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %indvar, i4 8" [src/conv2.cpp:36]   --->   Operation 78 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.79ns)   --->   "%add_ln36_1 = add i4 %indvar, i4 1" [src/conv2.cpp:36]   --->   Operation 79 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %OUT.split, void %for.inc53" [src/conv2.cpp:36]   --->   Operation 80 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 81 'call' 'call_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 82 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_3, i8 3" [src/conv2.cpp:32]   --->   Operation 82 'add' 'add_ln32' <Predicate = (icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv2.cpp:32]   --->   Operation 83 'store' 'store_ln32' <Predicate = (icmp_ln36)> <Delay = 0.42>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 84 'br' 'br_ln32' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 85 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %weight_buffer, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i6 %out" [src/conv2.cpp:104->src/conv2.cpp:55]   --->   Operation 87 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:36]   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv2.cpp:36]   --->   Operation 89 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %weight_buffer, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 91 [1/1] (0.42ns)   --->   "%br_ln108 = br void %BH.i23" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 91 'br' 'br_ln108' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%bout_1 = phi i3 %add_ln108, void %for.inc48.i, i3 0, void %OUT.split" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 92 'phi' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (0.67ns)   --->   "%icmp_ln108 = icmp_eq  i3 %bout_1, i3 4" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 93 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [1/1] (0.67ns)   --->   "%add_ln108 = add i3 %bout_1, i3 1" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 94 'add' 'add_ln108' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %BH.i23.split, void %BW.i.i.preheader" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 95 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i3 %bout_1" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 96 'zext' 'zext_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.78ns)   --->   "%empty_351 = add i5 %zext_ln108, i5 %trunc_ln104" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 97 'add' 'empty_351' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%p_cast18 = zext i5 %empty_351" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 98 'zext' 'p_cast18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %empty_351" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 99 'zext' 'p_cast6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %p_cast18" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 100 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_15 : Operation 101 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 101 'load' 'conv2_biases_load' <Predicate = (!icmp_ln108)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 102 [1/1] (2.49ns)   --->   "%mul_ln112 = mul i23 %p_cast6, i23 260100" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 102 'mul' 'mul_ln112' <Predicate = (!icmp_ln108)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i23 %mul_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 103 'zext' 'zext_ln112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (1.08ns)   --->   "%add_ln112 = add i64 %zext_ln112, i64 %output_ftmap_read" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 104 'add' 'add_ln112' <Predicate = (!icmp_ln108)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.42ns)   --->   "%br_ln62 = br void %BW.i.i" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 105 'br' 'br_ln62' <Predicate = (icmp_ln108)> <Delay = 0.42>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i3 %bout_1" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 106 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %bout_1, i2 0" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 107 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln115_3 = zext i5 %tmp_s" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 108 'zext' 'zext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.78ns)   --->   "%sub_ln115 = sub i6 %zext_ln115_3, i6 %zext_ln115" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 109 'sub' 'sub_ln115' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i6 %sub_ln115" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 110 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 112 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 113 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%empty_352 = bitcast i32 %conv2_biases_load" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 114 'bitcast' 'empty_352' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.42ns)   --->   "%br_ln109 = br void %RELU.0.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 115 'br' 'br_ln109' <Predicate = true> <Delay = 0.42>

State 17 <SV = 16> <Delay = 4.45>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln109, void %for.body8.1.i.preheader, i3 0, void %BH.i23.split" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 116 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.67ns)   --->   "%icmp_ln109 = icmp_ult  i3 %bh, i3 3" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 117 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc48.i, void %RELU.0.i.split" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 118 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln115_4 = zext i3 %bh" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 119 'zext' 'zext_ln115_4' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.78ns)   --->   "%add_ln115 = add i7 %sext_ln108, i7 %zext_ln115_4" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 120 'add' 'add_ln115' <Predicate = (icmp_ln109)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i7 %add_ln115" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 121 'sext' 'sext_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (1.65ns)   --->   "%mul_ln109 = mul i10 %sext_ln109, i10 85" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 122 'mul' 'mul_ln109' <Predicate = (icmp_ln109)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i3 %bh" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 123 'trunc' 'trunc_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i3 %bh" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 124 'zext' 'zext_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 125 [2/2] (2.02ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU, i10 %mul_ln109, i32 %empty_352, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 125 'call' 'call_ln109' <Predicate = (icmp_ln109)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 126 [1/1] (0.76ns)   --->   "%add_ln112_1 = add i9 %zext_ln109, i9 %zext_ln105" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 126 'add' 'add_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln112_1, i10 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 127 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i19 %shl_ln1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 128 'zext' 'zext_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln112_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln112_1, i2 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 129 'bitconcatenate' 'shl_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i11 %shl_ln112_1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 130 'zext' 'zext_ln112_2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (0.88ns)   --->   "%sub_ln112 = sub i20 %zext_ln112_1, i20 %zext_ln112_2" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 131 'sub' 'sub_ln112' <Predicate = (icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i20 %sub_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 132 'sext' 'sext_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (1.08ns)   --->   "%add_ln112_2 = add i64 %sext_ln112, i64 %add_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 133 'add' 'add_ln112_2' <Predicate = (icmp_ln109)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln112_2, i32 2, i32 63" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 134 'partselect' 'trunc_ln2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln112 = or i2 %trunc_ln109, i2 1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 135 'or' 'or_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i2 %or_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 136 'zext' 'zext_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.76ns)   --->   "%add_ln112_3 = add i9 %zext_ln112_3, i9 %zext_ln105" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 137 'add' 'add_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln112_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln112_3, i10 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 138 'bitconcatenate' 'shl_ln112_2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i19 %shl_ln112_2" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 139 'zext' 'zext_ln112_4' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln112_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln112_3, i2 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 140 'bitconcatenate' 'shl_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln112_5 = zext i11 %shl_ln112_3" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 141 'zext' 'zext_ln112_5' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.88ns)   --->   "%sub_ln112_1 = sub i20 %zext_ln112_4, i20 %zext_ln112_5" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 142 'sub' 'sub_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i20 %sub_ln112_1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 143 'sext' 'sext_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (1.08ns)   --->   "%add_ln112_4 = add i64 %sext_ln112_1, i64 %add_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 144 'add' 'add_ln112_4' <Predicate = (icmp_ln109)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln115_5 = zext i2 %or_ln112" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 145 'zext' 'zext_ln115_5' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.78ns)   --->   "%add_ln115_1 = add i7 %sext_ln108, i7 %zext_ln115_5" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 146 'add' 'add_ln115_1' <Predicate = (icmp_ln109)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [1/1] (0.54ns)   --->   "%icmp_ln109_1 = icmp_eq  i2 %or_ln112, i2 3" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 147 'icmp' 'icmp_ln109_1' <Predicate = (icmp_ln109)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU, i10 %mul_ln109, i32 %empty_352, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 148 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i62 %trunc_ln2" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 149 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln122" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 150 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (7.30ns)   --->   "%empty_353 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i3_addr, i32 255" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 151 'writereq' 'empty_353' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.02>
ST_19 : Operation 152 [2/2] (2.02ns)   --->   "%call_ln122 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln2, i10 %mul_ln109, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 152 'call' 'call_ln122' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln122 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln2, i10 %mul_ln109, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 153 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 154 [5/5] (7.30ns)   --->   "%empty_354 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 154 'writeresp' 'empty_354' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 155 [4/5] (7.30ns)   --->   "%empty_354 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 155 'writeresp' 'empty_354' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 156 [3/5] (7.30ns)   --->   "%empty_354 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 156 'writeresp' 'empty_354' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 157 [2/5] (7.30ns)   --->   "%empty_354 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 157 'writeresp' 'empty_354' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 158 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 159 'specloopname' 'specloopname_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_25 : Operation 160 [1/5] (7.30ns)   --->   "%empty_354 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 160 'writeresp' 'empty_354' <Predicate = (icmp_ln109)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i7 %add_ln115_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 161 'sext' 'sext_ln109_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (1.65ns)   --->   "%mul_ln109_1 = mul i10 %sext_ln109_1, i10 85" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 162 'mul' 'mul_ln109_1' <Predicate = (icmp_ln109)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109_1, void %for.body8.1.i.preheader, void %for.inc48.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 163 'br' 'br_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_25 : Operation 164 [2/2] (2.02ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU6, i10 %mul_ln109_1, i32 %empty_352, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 164 'call' 'call_ln109' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln112_4, i32 2, i32 63" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 165 'partselect' 'trunc_ln122_1' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.67ns)   --->   "%add_ln109 = add i3 %bh, i3 2" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 166 'add' 'add_ln109' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln108 = br void %BH.i23" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 167 'br' 'br_ln108' <Predicate = (icmp_ln109_1) | (!icmp_ln109)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 168 [1/2] (0.00ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU6, i10 %mul_ln109_1, i32 %empty_352, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 168 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i62 %trunc_ln122_1" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 169 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln122_1" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 170 'getelementptr' 'i3_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (7.30ns)   --->   "%empty_355 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %i3_addr_1, i32 255" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 171 'writereq' 'empty_355' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.02>
ST_27 : Operation 172 [2/2] (2.02ns)   --->   "%call_ln122 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln122_1, i10 %mul_ln109_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 172 'call' 'call_ln122' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 173 [1/2] (0.00ns)   --->   "%call_ln122 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln122_1, i10 %mul_ln109_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 173 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 174 [5/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 174 'writeresp' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 175 [4/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 175 'writeresp' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 176 [3/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 176 'writeresp' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 177 [2/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 177 'writeresp' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 178 [1/5] (7.30ns)   --->   "%empty_356 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 178 'writeresp' 'empty_356' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln109 = br void %RELU.0.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 179 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 34 <SV = 15> <Delay = 0.78>
ST_34 : Operation 180 [1/1] (0.00ns)   --->   "%o_1 = phi i3 %add_ln62, void %BW.i.i.split, i3 0, void %BW.i.i.preheader" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 180 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i3 %o_1" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 181 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 182 [1/1] (0.67ns)   --->   "%icmp_ln62 = icmp_eq  i3 %o_1, i3 4" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 182 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 183 [1/1] (0.67ns)   --->   "%add_ln62 = add i3 %o_1, i3 1" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 183 'add' 'add_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %BW.i.i.split, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 184 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i3 %o_1" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 185 'zext' 'zext_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln62, i8 0" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 186 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (0.78ns)   --->   "%sub_ln67 = sub i10 %tmp_30, i10 %zext_ln67" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 187 'sub' 'sub_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 188 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW, i10 %sub_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 188 'call' 'call_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 189 [1/1] (0.78ns)   --->   "%add_ln36 = add i6 %out, i6 4" [src/conv2.cpp:36]   --->   Operation 189 'add' 'add_ln36' <Predicate = (icmp_ln62)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 190 'br' 'br_ln36' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 35 <SV = 16> <Delay = 0.00>
ST_35 : Operation 191 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW, i10 %sub_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 191 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 17> <Delay = 0.78>
ST_36 : Operation 192 [1/1] (0.78ns)   --->   "%add_ln67 = add i10 %sub_ln67, i10 85" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 192 'add' 'add_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 193 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW7, i10 %add_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 193 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 18> <Delay = 0.00>
ST_37 : Operation 194 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW7, i10 %add_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 194 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 19> <Delay = 0.78>
ST_38 : Operation 195 [1/1] (0.78ns)   --->   "%add_ln67_1 = add i10 %sub_ln67, i10 170" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 195 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 196 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW8, i10 %add_ln67_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 196 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 20> <Delay = 0.00>
ST_39 : Operation 197 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 197 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 198 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW8, i10 %add_ln67_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 199 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln62 = br void %BW.i.i" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 200 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weight_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                       (alloca           ) [ 0111111111111111111111111111111111111111]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000000]
output_ftmap_read       (read             ) [ 0011111111111111111111111111111111111111]
conv2_weights_read      (read             ) [ 0000000000000000000000000000000000000000]
input_ftmap_read        (read             ) [ 0011111111111111111111111111111111111111]
trunc_ln                (partselect       ) [ 0011111111111111111111111111111111111111]
sext_ln36               (sext             ) [ 0000000000000000000000000000000000000000]
w2_addr                 (getelementptr    ) [ 0011111111111111111111111111111111111111]
store_ln32              (store            ) [ 0000000000000000000000000000000000000000]
br_ln32                 (br               ) [ 0000000000000000000000000000000000000000]
h_3                     (load             ) [ 0001111111111111111111111111111111111111]
icmp_ln32               (icmp             ) [ 0011111111111111111111111111111111111111]
br_ln32                 (br               ) [ 0000000000000000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln80               (zext             ) [ 0000000000000000000000000000000000000000]
shl_ln80_1              (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln80_1             (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln80                (sub              ) [ 0001000000000000000000000000000000000000]
ret_ln58                (ret              ) [ 0000000000000000000000000000000000000000]
call_ln36               (call             ) [ 0000000000000000000000000000000000000000]
zext_ln105              (zext             ) [ 0000000000011111111111111111111111111111]
speclooptripcount_ln32  (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln32       (specloopname     ) [ 0000000000000000000000000000000000000000]
empty                   (readreq          ) [ 0000000000000000000000000000000000000000]
br_ln36                 (br               ) [ 0011111111111111111111111111111111111111]
indvar                  (phi              ) [ 0000000000010000000000000000000000000000]
out                     (phi              ) [ 0000000000011111111111111111111111111111]
icmp_ln36               (icmp             ) [ 0011111111111111111111111111111111111111]
add_ln36_1              (add              ) [ 0011111111111111111111111111111111111111]
br_ln36                 (br               ) [ 0000000000000000000000000000000000000000]
add_ln32                (add              ) [ 0000000000000000000000000000000000000000]
store_ln32              (store            ) [ 0000000000000000000000000000000000000000]
br_ln32                 (br               ) [ 0000000000000000000000000000000000000000]
call_ln36               (call             ) [ 0000000000000000000000000000000000000000]
trunc_ln104             (trunc            ) [ 0000000000000001111111111111111111000000]
speclooptripcount_ln36  (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln36       (specloopname     ) [ 0000000000000000000000000000000000000000]
call_ln0                (call             ) [ 0000000000000000000000000000000000000000]
br_ln108                (br               ) [ 0011111111111111111111111111111111111111]
bout_1                  (phi              ) [ 0000000000000001100000000000000000000000]
icmp_ln108              (icmp             ) [ 0011111111111111111111111111111111111111]
add_ln108               (add              ) [ 0011111111111111111111111111111111111111]
br_ln108                (br               ) [ 0000000000000000000000000000000000000000]
zext_ln108              (zext             ) [ 0000000000000000000000000000000000000000]
empty_351               (add              ) [ 0000000000000000000000000000000000000000]
p_cast18                (zext             ) [ 0000000000000000000000000000000000000000]
p_cast6                 (zext             ) [ 0000000000000000000000000000000000000000]
conv2_biases_addr       (getelementptr    ) [ 0000000000000000100000000000000000000000]
mul_ln112               (mul              ) [ 0000000000000000000000000000000000000000]
zext_ln112              (zext             ) [ 0000000000000000000000000000000000000000]
add_ln112               (add              ) [ 0000000000000000111111111111111111000000]
br_ln62                 (br               ) [ 0011111111111111111111111111111111111111]
zext_ln115              (zext             ) [ 0000000000000000000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln115_3            (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln115               (sub              ) [ 0000000000000000000000000000000000000000]
sext_ln108              (sext             ) [ 0000000000000000011111111111111111000000]
speclooptripcount_ln108 (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln108      (specloopname     ) [ 0000000000000000000000000000000000000000]
conv2_biases_load       (load             ) [ 0000000000000000000000000000000000000000]
empty_352               (bitcast          ) [ 0000000000000000011111111111111111000000]
br_ln109                (br               ) [ 0011111111111111111111111111111111111111]
bh                      (phi              ) [ 0000000000000000011111111100000000000000]
icmp_ln109              (icmp             ) [ 0011111111111111111111111111111111111111]
br_ln109                (br               ) [ 0000000000000000000000000000000000000000]
zext_ln115_4            (zext             ) [ 0000000000000000000000000000000000000000]
add_ln115               (add              ) [ 0000000000000000000000000000000000000000]
sext_ln109              (sext             ) [ 0000000000000000000000000000000000000000]
mul_ln109               (mul              ) [ 0000000000000000001110000000000000000000]
trunc_ln109             (trunc            ) [ 0000000000000000000000000000000000000000]
zext_ln109              (zext             ) [ 0000000000000000000000000000000000000000]
add_ln112_1             (add              ) [ 0000000000000000000000000000000000000000]
shl_ln1                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln112_1            (zext             ) [ 0000000000000000000000000000000000000000]
shl_ln112_1             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln112_2            (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln112               (sub              ) [ 0000000000000000000000000000000000000000]
sext_ln112              (sext             ) [ 0000000000000000000000000000000000000000]
add_ln112_2             (add              ) [ 0000000000000000000000000000000000000000]
trunc_ln2               (partselect       ) [ 0000000000000000001110000000000000000000]
or_ln112                (or               ) [ 0000000000000000000000000000000000000000]
zext_ln112_3            (zext             ) [ 0000000000000000000000000000000000000000]
add_ln112_3             (add              ) [ 0000000000000000000000000000000000000000]
shl_ln112_2             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln112_4            (zext             ) [ 0000000000000000000000000000000000000000]
shl_ln112_3             (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln112_5            (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln112_1             (sub              ) [ 0000000000000000000000000000000000000000]
sext_ln112_1            (sext             ) [ 0000000000000000000000000000000000000000]
add_ln112_4             (add              ) [ 0000000000000000001111111100000000000000]
zext_ln115_5            (zext             ) [ 0000000000000000000000000000000000000000]
add_ln115_1             (add              ) [ 0000000000000000001111111100000000000000]
icmp_ln109_1            (icmp             ) [ 0000000000000000001111111100000000000000]
call_ln109              (call             ) [ 0000000000000000000000000000000000000000]
sext_ln122              (sext             ) [ 0000000000000000000000000000000000000000]
i3_addr                 (getelementptr    ) [ 0011111111111111110111111111111111111111]
empty_353               (writereq         ) [ 0000000000000000000000000000000000000000]
call_ln122              (call             ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln109 (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln109      (specloopname     ) [ 0000000000000000000000000000000000000000]
empty_354               (writeresp        ) [ 0000000000000000000000000000000000000000]
sext_ln109_1            (sext             ) [ 0000000000000000000000000000000000000000]
mul_ln109_1             (mul              ) [ 0000000000000000000000000011100000000000]
br_ln109                (br               ) [ 0000000000000000000000000000000000000000]
trunc_ln122_1           (partselect       ) [ 0000000000000000000000000011100000000000]
add_ln109               (add              ) [ 0011111111111111110000000011111111111111]
br_ln108                (br               ) [ 0011111111111111111111111111111111111111]
call_ln109              (call             ) [ 0000000000000000000000000000000000000000]
sext_ln122_1            (sext             ) [ 0000000000000000000000000000000000000000]
i3_addr_1               (getelementptr    ) [ 0000000000000000000000000001111111000000]
empty_355               (writereq         ) [ 0000000000000000000000000000000000000000]
call_ln122              (call             ) [ 0000000000000000000000000000000000000000]
empty_356               (writeresp        ) [ 0000000000000000000000000000000000000000]
br_ln109                (br               ) [ 0011111111111111111111111111111111111111]
o_1                     (phi              ) [ 0000000000000000000000000000000000100000]
trunc_ln62              (trunc            ) [ 0000000000000000000000000000000000000000]
icmp_ln62               (icmp             ) [ 0011111111111111111111111111111111111111]
add_ln62                (add              ) [ 0011111111111111111111111111111111111111]
br_ln62                 (br               ) [ 0000000000000000000000000000000000000000]
zext_ln67               (zext             ) [ 0000000000000000000000000000000000000000]
tmp_30                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
sub_ln67                (sub              ) [ 0000000000000000000000000000000000011110]
add_ln36                (add              ) [ 0011111111111111111111111111111111111111]
br_ln36                 (br               ) [ 0011111111111111111111111111111111111111]
call_ln67               (call             ) [ 0000000000000000000000000000000000000000]
add_ln67                (add              ) [ 0000000000000000000000000000000000000100]
call_ln67               (call             ) [ 0000000000000000000000000000000000000000]
add_ln67_1              (add              ) [ 0000000000000000000000000000000000000001]
speclooptripcount_ln62  (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln62       (specloopname     ) [ 0000000000000000000000000000000000000000]
call_ln67               (call             ) [ 0000000000000000000000000000000000000000]
br_ln62                 (br               ) [ 0011111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_buffer">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_INPUT_BH_L"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_WEIGHTS_L"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_OUT_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU6"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_7"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW7"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW8"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="h_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="output_ftmap_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv2_weights_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="input_ftmap_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_readreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2"/>
<pin id="195" dir="0" index="2" bw="13" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_writeresp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="9" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_353/18 empty_354/21 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_writeresp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="9" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_355/26 empty_356/29 "/>
</bind>
</comp>

<comp id="215" class="1004" name="conv2_biases_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_biases_addr/15 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_biases_load/15 "/>
</bind>
</comp>

<comp id="228" class="1005" name="indvar_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="1"/>
<pin id="230" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="indvar_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/11 "/>
</bind>
</comp>

<comp id="239" class="1005" name="out_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="1"/>
<pin id="241" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="out_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/11 "/>
</bind>
</comp>

<comp id="251" class="1005" name="bout_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="1"/>
<pin id="253" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bout_1 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="bout_1_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout_1/15 "/>
</bind>
</comp>

<comp id="263" class="1005" name="bh_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="1"/>
<pin id="265" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="bh_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/17 "/>
</bind>
</comp>

<comp id="275" class="1005" name="o_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="1"/>
<pin id="277" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o_1 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="o_1_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_1/34 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="64" slack="1"/>
<pin id="290" dir="0" index="3" bw="19" slack="0"/>
<pin id="291" dir="0" index="4" bw="32" slack="0"/>
<pin id="292" dir="0" index="5" bw="32" slack="0"/>
<pin id="293" dir="0" index="6" bw="32" slack="0"/>
<pin id="294" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="62" slack="10"/>
<pin id="304" dir="0" index="3" bw="32" slack="0"/>
<pin id="305" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/11 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_conv2_Pipeline_OUT_ROW_COL_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="0" index="3" bw="32" slack="0"/>
<pin id="314" dir="0" index="4" bw="32" slack="0"/>
<pin id="315" dir="0" index="5" bw="32" slack="0"/>
<pin id="316" dir="0" index="6" bw="32" slack="0"/>
<pin id="317" dir="0" index="7" bw="32" slack="0"/>
<pin id="318" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_conv2_Pipeline_RELU_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="0" slack="0"/>
<pin id="329" dir="0" index="1" bw="10" slack="0"/>
<pin id="330" dir="0" index="2" bw="32" slack="1"/>
<pin id="331" dir="0" index="3" bw="32" slack="0"/>
<pin id="332" dir="0" index="4" bw="32" slack="0"/>
<pin id="333" dir="0" index="5" bw="32" slack="0"/>
<pin id="334" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/17 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_conv2_Pipeline_5_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="62" slack="2"/>
<pin id="343" dir="0" index="3" bw="10" slack="2"/>
<pin id="344" dir="0" index="4" bw="32" slack="0"/>
<pin id="345" dir="0" index="5" bw="32" slack="0"/>
<pin id="346" dir="0" index="6" bw="32" slack="0"/>
<pin id="347" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/19 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_conv2_Pipeline_RELU6_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="0" slack="0"/>
<pin id="355" dir="0" index="1" bw="10" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="9"/>
<pin id="357" dir="0" index="3" bw="32" slack="0"/>
<pin id="358" dir="0" index="4" bw="32" slack="0"/>
<pin id="359" dir="0" index="5" bw="32" slack="0"/>
<pin id="360" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/25 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_conv2_Pipeline_7_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="0" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="62" slack="2"/>
<pin id="369" dir="0" index="3" bw="10" slack="2"/>
<pin id="370" dir="0" index="4" bw="32" slack="0"/>
<pin id="371" dir="0" index="5" bw="32" slack="0"/>
<pin id="372" dir="0" index="6" bw="32" slack="0"/>
<pin id="373" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/27 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_conv2_Pipeline_BW_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="0" slack="0"/>
<pin id="381" dir="0" index="1" bw="10" slack="0"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="0" index="3" bw="32" slack="0"/>
<pin id="384" dir="0" index="4" bw="32" slack="0"/>
<pin id="385" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/34 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_conv2_Pipeline_BW7_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="10" slack="0"/>
<pin id="393" dir="0" index="2" bw="32" slack="0"/>
<pin id="394" dir="0" index="3" bw="32" slack="0"/>
<pin id="395" dir="0" index="4" bw="32" slack="0"/>
<pin id="396" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/36 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_conv2_Pipeline_BW8_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="0" slack="0"/>
<pin id="403" dir="0" index="1" bw="10" slack="0"/>
<pin id="404" dir="0" index="2" bw="32" slack="0"/>
<pin id="405" dir="0" index="3" bw="32" slack="0"/>
<pin id="406" dir="0" index="4" bw="32" slack="0"/>
<pin id="407" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/38 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="62" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="0"/>
<pin id="415" dir="0" index="2" bw="3" slack="0"/>
<pin id="416" dir="0" index="3" bw="7" slack="0"/>
<pin id="417" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln36_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="62" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="w2_addr_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="64" slack="0"/>
<pin id="429" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_addr/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln32_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="h_3_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="1"/>
<pin id="439" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_3/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln32_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="shl_ln_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="18" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln80_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="18" slack="0"/>
<pin id="456" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="shl_ln80_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln80_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln80_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sub_ln80_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="18" slack="0"/>
<pin id="472" dir="0" index="1" bw="10" slack="0"/>
<pin id="473" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln105_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="479" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/10 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln36_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="4" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/11 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln36_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln32_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="494" dir="0" index="1" bw="3" slack="0"/>
<pin id="495" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln32_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="10"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/11 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln104_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="3"/>
<pin id="504" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/14 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln108_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="0" index="1" bw="3" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/15 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln108_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/15 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln108_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="0"/>
<pin id="520" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/15 "/>
</bind>
</comp>

<comp id="522" class="1004" name="empty_351_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="0" index="1" bw="5" slack="1"/>
<pin id="525" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_351/15 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_cast18_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast18/15 "/>
</bind>
</comp>

<comp id="532" class="1004" name="p_cast6_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/15 "/>
</bind>
</comp>

<comp id="536" class="1004" name="mul_ln112_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="0" index="1" bw="19" slack="0"/>
<pin id="539" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/15 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln112_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="23" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/15 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln112_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="23" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="14"/>
<pin id="549" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/15 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln115_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="1"/>
<pin id="553" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/16 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_s_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="3" slack="1"/>
<pin id="558" dir="0" index="2" bw="1" slack="0"/>
<pin id="559" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/16 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln115_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="0"/>
<pin id="565" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_3/16 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sub_ln115_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="0" index="1" bw="3" slack="0"/>
<pin id="570" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115/16 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln108_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="0"/>
<pin id="575" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/16 "/>
</bind>
</comp>

<comp id="577" class="1004" name="empty_352_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_352/16 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln109_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="0" index="1" bw="3" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/17 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln115_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_4/17 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln115_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="1"/>
<pin id="593" dir="0" index="1" bw="3" slack="0"/>
<pin id="594" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/17 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln109_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109/17 "/>
</bind>
</comp>

<comp id="600" class="1004" name="mul_ln109_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="7" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109/17 "/>
</bind>
</comp>

<comp id="607" class="1004" name="trunc_ln109_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="0"/>
<pin id="609" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/17 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln109_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="0"/>
<pin id="613" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/17 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln112_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="7"/>
<pin id="618" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/17 "/>
</bind>
</comp>

<comp id="620" class="1004" name="shl_ln1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="19" slack="0"/>
<pin id="622" dir="0" index="1" bw="9" slack="0"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/17 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln112_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="19" slack="0"/>
<pin id="630" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/17 "/>
</bind>
</comp>

<comp id="632" class="1004" name="shl_ln112_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="11" slack="0"/>
<pin id="634" dir="0" index="1" bw="9" slack="0"/>
<pin id="635" dir="0" index="2" bw="1" slack="0"/>
<pin id="636" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln112_1/17 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln112_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="0"/>
<pin id="642" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/17 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sub_ln112_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="19" slack="0"/>
<pin id="646" dir="0" index="1" bw="11" slack="0"/>
<pin id="647" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln112/17 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln112_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="20" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/17 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln112_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="20" slack="0"/>
<pin id="656" dir="0" index="1" bw="64" slack="2"/>
<pin id="657" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/17 "/>
</bind>
</comp>

<comp id="659" class="1004" name="trunc_ln2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="62" slack="0"/>
<pin id="661" dir="0" index="1" bw="64" slack="0"/>
<pin id="662" dir="0" index="2" bw="3" slack="0"/>
<pin id="663" dir="0" index="3" bw="7" slack="0"/>
<pin id="664" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/17 "/>
</bind>
</comp>

<comp id="669" class="1004" name="or_ln112_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="2" slack="0"/>
<pin id="671" dir="0" index="1" bw="2" slack="0"/>
<pin id="672" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/17 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln112_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="2" slack="0"/>
<pin id="677" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_3/17 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln112_3_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="0" index="1" bw="8" slack="7"/>
<pin id="682" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_3/17 "/>
</bind>
</comp>

<comp id="684" class="1004" name="shl_ln112_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="19" slack="0"/>
<pin id="686" dir="0" index="1" bw="9" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln112_2/17 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln112_4_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="19" slack="0"/>
<pin id="694" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_4/17 "/>
</bind>
</comp>

<comp id="696" class="1004" name="shl_ln112_3_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="0"/>
<pin id="698" dir="0" index="1" bw="9" slack="0"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln112_3/17 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln112_5_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="11" slack="0"/>
<pin id="706" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_5/17 "/>
</bind>
</comp>

<comp id="708" class="1004" name="sub_ln112_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="19" slack="0"/>
<pin id="710" dir="0" index="1" bw="11" slack="0"/>
<pin id="711" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln112_1/17 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sext_ln112_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="20" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_1/17 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln112_4_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="20" slack="0"/>
<pin id="720" dir="0" index="1" bw="64" slack="2"/>
<pin id="721" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_4/17 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln115_5_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="2" slack="0"/>
<pin id="725" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_5/17 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln115_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="6" slack="1"/>
<pin id="729" dir="0" index="1" bw="2" slack="0"/>
<pin id="730" dir="1" index="2" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/17 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln109_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="2" slack="0"/>
<pin id="734" dir="0" index="1" bw="2" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109_1/17 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln122_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="62" slack="1"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/18 "/>
</bind>
</comp>

<comp id="741" class="1004" name="i3_addr_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="0"/>
<pin id="743" dir="0" index="1" bw="64" slack="0"/>
<pin id="744" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/18 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sext_ln109_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="7" slack="8"/>
<pin id="750" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_1/25 "/>
</bind>
</comp>

<comp id="751" class="1004" name="mul_ln109_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="0"/>
<pin id="753" dir="0" index="1" bw="8" slack="0"/>
<pin id="754" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109_1/25 "/>
</bind>
</comp>

<comp id="758" class="1004" name="trunc_ln122_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="62" slack="0"/>
<pin id="760" dir="0" index="1" bw="64" slack="8"/>
<pin id="761" dir="0" index="2" bw="3" slack="0"/>
<pin id="762" dir="0" index="3" bw="7" slack="0"/>
<pin id="763" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_1/25 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln109_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="3" slack="8"/>
<pin id="769" dir="0" index="1" bw="3" slack="0"/>
<pin id="770" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/25 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln122_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="62" slack="1"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_1/26 "/>
</bind>
</comp>

<comp id="776" class="1004" name="i3_addr_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="0"/>
<pin id="778" dir="0" index="1" bw="64" slack="0"/>
<pin id="779" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr_1/26 "/>
</bind>
</comp>

<comp id="783" class="1004" name="trunc_ln62_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="0"/>
<pin id="785" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/34 "/>
</bind>
</comp>

<comp id="787" class="1004" name="icmp_ln62_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="3" slack="0"/>
<pin id="789" dir="0" index="1" bw="3" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/34 "/>
</bind>
</comp>

<comp id="793" class="1004" name="add_ln62_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="3" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/34 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln67_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="3" slack="0"/>
<pin id="801" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/34 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_30_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="10" slack="0"/>
<pin id="805" dir="0" index="1" bw="2" slack="0"/>
<pin id="806" dir="0" index="2" bw="1" slack="0"/>
<pin id="807" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/34 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sub_ln67_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="10" slack="0"/>
<pin id="813" dir="0" index="1" bw="3" slack="0"/>
<pin id="814" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67/34 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln36_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="6" slack="5"/>
<pin id="820" dir="0" index="1" bw="4" slack="0"/>
<pin id="821" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/34 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln67_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="10" slack="2"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/36 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add_ln67_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="4"/>
<pin id="832" dir="0" index="1" bw="9" slack="0"/>
<pin id="833" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/38 "/>
</bind>
</comp>

<comp id="836" class="1005" name="h_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="843" class="1005" name="output_ftmap_read_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="64" slack="14"/>
<pin id="845" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="848" class="1005" name="input_ftmap_read_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="1"/>
<pin id="850" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="853" class="1005" name="trunc_ln_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="62" slack="10"/>
<pin id="855" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="858" class="1005" name="w2_addr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="2"/>
<pin id="860" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w2_addr "/>
</bind>
</comp>

<comp id="869" class="1005" name="sub_ln80_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="19" slack="1"/>
<pin id="871" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln80 "/>
</bind>
</comp>

<comp id="874" class="1005" name="zext_ln105_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="9" slack="7"/>
<pin id="876" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="883" class="1005" name="add_ln36_1_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="4" slack="0"/>
<pin id="885" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln36_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="trunc_ln104_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="5" slack="1"/>
<pin id="890" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

<comp id="896" class="1005" name="add_ln108_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="0"/>
<pin id="898" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="901" class="1005" name="conv2_biases_addr_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="5" slack="1"/>
<pin id="903" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv2_biases_addr "/>
</bind>
</comp>

<comp id="906" class="1005" name="add_ln112_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="64" slack="2"/>
<pin id="908" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="912" class="1005" name="sext_ln108_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="7" slack="1"/>
<pin id="914" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln108 "/>
</bind>
</comp>

<comp id="918" class="1005" name="empty_352_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_352 "/>
</bind>
</comp>

<comp id="924" class="1005" name="icmp_ln109_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="8"/>
<pin id="926" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="928" class="1005" name="mul_ln109_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="10" slack="1"/>
<pin id="930" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln109 "/>
</bind>
</comp>

<comp id="934" class="1005" name="trunc_ln2_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="62" slack="1"/>
<pin id="936" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="940" class="1005" name="add_ln112_4_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="64" slack="8"/>
<pin id="942" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln112_4 "/>
</bind>
</comp>

<comp id="945" class="1005" name="add_ln115_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="7" slack="8"/>
<pin id="947" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="add_ln115_1 "/>
</bind>
</comp>

<comp id="950" class="1005" name="icmp_ln109_1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="8"/>
<pin id="952" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109_1 "/>
</bind>
</comp>

<comp id="954" class="1005" name="i3_addr_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="3"/>
<pin id="956" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="959" class="1005" name="mul_ln109_1_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="10" slack="1"/>
<pin id="961" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln109_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="trunc_ln122_1_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="62" slack="1"/>
<pin id="967" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln122_1 "/>
</bind>
</comp>

<comp id="971" class="1005" name="add_ln109_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="3" slack="1"/>
<pin id="973" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109 "/>
</bind>
</comp>

<comp id="976" class="1005" name="i3_addr_1_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="3"/>
<pin id="978" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="add_ln62_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="3" slack="0"/>
<pin id="986" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="989" class="1005" name="sub_ln67_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="10" slack="1"/>
<pin id="991" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln67 "/>
</bind>
</comp>

<comp id="996" class="1005" name="add_ln36_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="6" slack="1"/>
<pin id="998" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="add_ln67_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="10" slack="1"/>
<pin id="1003" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="add_ln67_1_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="10" slack="1"/>
<pin id="1008" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="grp_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1013" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1014" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/19 add_1/20 add_2/21 add15_0_i/3 add15_1_i/3 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="grp_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1017" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1018" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/15 mul_1/16 mul_2/18 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="grp_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1021" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1022" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_28/7 tmp_27/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="56" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="56" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="78" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="80" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="138" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="140" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="206"><net_src comp="144" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="212"><net_src comp="138" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="140" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="214"><net_src comp="144" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="114" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="90" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="92" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="254"><net_src comp="108" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="108" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="278"><net_src comp="108" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="295"><net_src comp="76" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="0" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="286" pin=4"/></net>

<net id="298"><net_src comp="16" pin="0"/><net_sink comp="286" pin=5"/></net>

<net id="299"><net_src comp="18" pin="0"/><net_sink comp="286" pin=6"/></net>

<net id="306"><net_src comp="98" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="20" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="319"><net_src comp="102" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="20" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="14" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="323"><net_src comp="16" pin="0"/><net_sink comp="309" pin=4"/></net>

<net id="324"><net_src comp="18" pin="0"/><net_sink comp="309" pin=5"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="309" pin=6"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="309" pin=7"/></net>

<net id="335"><net_src comp="128" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="22" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="337"><net_src comp="24" pin="0"/><net_sink comp="327" pin=4"/></net>

<net id="338"><net_src comp="26" pin="0"/><net_sink comp="327" pin=5"/></net>

<net id="348"><net_src comp="142" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="10" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="22" pin="0"/><net_sink comp="339" pin=4"/></net>

<net id="351"><net_src comp="24" pin="0"/><net_sink comp="339" pin=5"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="339" pin=6"/></net>

<net id="361"><net_src comp="150" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="22" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="353" pin=4"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="353" pin=5"/></net>

<net id="374"><net_src comp="154" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="10" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="22" pin="0"/><net_sink comp="365" pin=4"/></net>

<net id="377"><net_src comp="24" pin="0"/><net_sink comp="365" pin=5"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="365" pin=6"/></net>

<net id="386"><net_src comp="158" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="22" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="24" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="379" pin=4"/></net>

<net id="397"><net_src comp="162" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="22" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="24" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="400"><net_src comp="26" pin="0"/><net_sink comp="390" pin=4"/></net>

<net id="408"><net_src comp="166" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="22" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="24" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="411"><net_src comp="26" pin="0"/><net_sink comp="401" pin=4"/></net>

<net id="418"><net_src comp="58" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="180" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="60" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="62" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="425"><net_src comp="412" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="4" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="422" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="64" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="444"><net_src comp="437" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="66" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="68" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="437" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="70" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="72" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="437" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="74" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="454" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="470" pin="2"/><net_sink comp="286" pin=3"/></net>

<net id="484"><net_src comp="232" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="94" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="232" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="96" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="100" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="239" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="255" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="110" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="255" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="112" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="255" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="535"><net_src comp="522" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="116" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="251" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="118" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="251" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="74" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="555" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="563" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="551" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="222" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="267" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="124" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="267" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="126" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="600" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="610"><net_src comp="267" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="267" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="625"><net_src comp="130" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="615" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="70" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="620" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="132" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="615" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="74" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="643"><net_src comp="632" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="628" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="640" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="665"><net_src comp="58" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="60" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="668"><net_src comp="62" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="673"><net_src comp="607" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="134" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="130" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="679" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="70" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="132" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="679" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="74" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="692" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="669" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="723" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="736"><net_src comp="669" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="136" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="745"><net_src comp="10" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="747"><net_src comp="741" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="126" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="757"><net_src comp="751" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="764"><net_src comp="58" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="60" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="766"><net_src comp="62" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="771"><net_src comp="263" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="152" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="780"><net_src comp="10" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="776" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="786"><net_src comp="279" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="279" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="110" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="279" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="112" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="279" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="156" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="783" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="64" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="815"><net_src comp="803" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="799" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="817"><net_src comp="811" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="822"><net_src comp="239" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="160" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="126" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="829"><net_src comp="824" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="834"><net_src comp="164" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="835"><net_src comp="830" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="839"><net_src comp="170" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="846"><net_src comp="174" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="851"><net_src comp="186" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="856"><net_src comp="412" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="861"><net_src comp="426" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="872"><net_src comp="470" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="286" pin=3"/></net>

<net id="877"><net_src comp="477" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="886"><net_src comp="486" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="891"><net_src comp="502" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="899"><net_src comp="512" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="904"><net_src comp="215" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="909"><net_src comp="546" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="915"><net_src comp="573" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="921"><net_src comp="577" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="927"><net_src comp="581" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="600" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="339" pin=3"/></net>

<net id="937"><net_src comp="659" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="943"><net_src comp="718" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="948"><net_src comp="727" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="953"><net_src comp="732" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="957"><net_src comp="741" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="962"><net_src comp="751" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="365" pin=3"/></net>

<net id="968"><net_src comp="758" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="974"><net_src comp="767" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="979"><net_src comp="776" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="987"><net_src comp="793" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="992"><net_src comp="811" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="995"><net_src comp="989" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="999"><net_src comp="818" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1004"><net_src comp="824" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="1009"><net_src comp="830" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="401" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {}
	Port: w2 | {}
	Port: conv2_biases | {}
	Port: i3 | {18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i_2 | {2 3 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i_1 | {2 3 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i | {2 3 }
	Port: weight_buffer | {11 12 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {13 14 17 18 25 26 34 35 36 37 38 39 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o | {13 14 17 18 25 26 34 35 36 37 38 39 }
 - Input state : 
	Port: conv2 : i2 | {2 3 }
	Port: conv2 : input_ftmap | {1 }
	Port: conv2 : w2 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv2 : conv2_weights | {1 }
	Port: conv2 : conv2_biases | {15 16 }
	Port: conv2 : i3 | {}
	Port: conv2 : output_ftmap | {1 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_i_2 | {13 14 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_i_1 | {13 14 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_i | {13 14 }
	Port: conv2 : weight_buffer | {13 14 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {13 14 17 18 19 20 25 26 27 28 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {13 14 17 18 19 20 25 26 27 28 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_o | {13 14 17 18 19 20 25 26 27 28 }
  - Chain level:
	State 1
		sext_ln36 : 1
		w2_addr : 2
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
		shl_ln : 1
		zext_ln80 : 2
		shl_ln80_1 : 1
		zext_ln80_1 : 2
		sub_ln80 : 3
		call_ln36 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln36 : 1
		add_ln36_1 : 1
		br_ln36 : 2
		store_ln32 : 1
	State 12
	State 13
	State 14
	State 15
		icmp_ln108 : 1
		add_ln108 : 1
		br_ln108 : 2
		zext_ln108 : 1
		empty_351 : 2
		p_cast18 : 3
		p_cast6 : 3
		conv2_biases_addr : 4
		conv2_biases_load : 5
		mul_ln112 : 4
		zext_ln112 : 5
		add_ln112 : 6
	State 16
		zext_ln115_3 : 1
		sub_ln115 : 2
		sext_ln108 : 3
		empty_352 : 1
	State 17
		icmp_ln109 : 1
		br_ln109 : 2
		zext_ln115_4 : 1
		add_ln115 : 2
		sext_ln109 : 3
		mul_ln109 : 4
		trunc_ln109 : 1
		zext_ln109 : 1
		call_ln109 : 5
		add_ln112_1 : 2
		shl_ln1 : 3
		zext_ln112_1 : 4
		shl_ln112_1 : 3
		zext_ln112_2 : 4
		sub_ln112 : 5
		sext_ln112 : 6
		add_ln112_2 : 7
		trunc_ln2 : 8
		or_ln112 : 2
		zext_ln112_3 : 2
		add_ln112_3 : 3
		shl_ln112_2 : 4
		zext_ln112_4 : 5
		shl_ln112_3 : 4
		zext_ln112_5 : 5
		sub_ln112_1 : 6
		sext_ln112_1 : 7
		add_ln112_4 : 8
		zext_ln115_5 : 2
		add_ln115_1 : 3
		icmp_ln109_1 : 2
	State 18
		i3_addr : 1
		empty_353 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		mul_ln109_1 : 1
		call_ln109 : 2
	State 26
		i3_addr_1 : 1
		empty_355 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		trunc_ln62 : 1
		icmp_ln62 : 1
		add_ln62 : 1
		br_ln62 : 2
		zext_ln67 : 1
		tmp_30 : 2
		sub_ln67 : 3
		call_ln67 : 4
	State 35
	State 36
		call_ln67 : 1
	State 37
	State 38
		call_ln67 : 1
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          | grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_286 |    2    |  0.854  |   542   |   557   |
|          |  grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_300 |    0    |    0    |   116   |    80   |
|          |   grp_conv2_Pipeline_OUT_ROW_COL_fu_309   |    7    |  8.253  |   1905  |   1746  |
|          |       grp_conv2_Pipeline_RELU_fu_327      |    2    |  2.562  |   391   |   440   |
|   call   |        grp_conv2_Pipeline_5_fu_339        |    0    |  1.281  |   192   |   150   |
|          |      grp_conv2_Pipeline_RELU6_fu_353      |    2    |  2.562  |   391   |   440   |
|          |        grp_conv2_Pipeline_7_fu_365        |    0    |  1.281  |   192   |   150   |
|          |        grp_conv2_Pipeline_BW_fu_379       |    0    |    0    |    43   |   109   |
|          |       grp_conv2_Pipeline_BW7_fu_390       |    0    |    0    |    43   |   109   |
|          |       grp_conv2_Pipeline_BW8_fu_401       |    0    |    0    |    43   |   109   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fadd   |                grp_fu_1011                |    2    |    0    |   227   |   214   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             add_ln36_1_fu_486             |    0    |    0    |    0    |    12   |
|          |              add_ln32_fu_492              |    0    |    0    |    0    |    15   |
|          |              add_ln108_fu_512             |    0    |    0    |    0    |    10   |
|          |              empty_351_fu_522             |    0    |    0    |    0    |    12   |
|          |              add_ln112_fu_546             |    0    |    0    |    0    |    71   |
|          |              add_ln115_fu_591             |    0    |    0    |    0    |    13   |
|          |             add_ln112_1_fu_615            |    0    |    0    |    0    |    15   |
|    add   |             add_ln112_2_fu_654            |    0    |    0    |    0    |    71   |
|          |             add_ln112_3_fu_679            |    0    |    0    |    0    |    15   |
|          |             add_ln112_4_fu_718            |    0    |    0    |    0    |    71   |
|          |             add_ln115_1_fu_727            |    0    |    0    |    0    |    13   |
|          |              add_ln109_fu_767             |    0    |    0    |    0    |    10   |
|          |              add_ln62_fu_793              |    0    |    0    |    0    |    10   |
|          |              add_ln36_fu_818              |    0    |    0    |    0    |    13   |
|          |              add_ln67_fu_824              |    0    |    0    |    0    |    17   |
|          |             add_ln67_1_fu_830             |    0    |    0    |    0    |    17   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fmul   |                grp_fu_1015                |    3    |    0    |   128   |   135   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              sub_ln80_fu_470              |    0    |    0    |    0    |    25   |
|          |              sub_ln115_fu_567             |    0    |    0    |    0    |    12   |
|    sub   |              sub_ln112_fu_644             |    0    |    0    |    0    |    26   |
|          |             sub_ln112_1_fu_708            |    0    |    0    |    0    |    26   |
|          |              sub_ln67_fu_811              |    0    |    0    |    0    |    17   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              mul_ln112_fu_536             |    1    |    0    |    0    |    6    |
|    mul   |              mul_ln109_fu_600             |    0    |    0    |    0    |    40   |
|          |             mul_ln109_1_fu_751            |    0    |    0    |    0    |    40   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln32_fu_440             |    0    |    0    |    0    |    15   |
|          |              icmp_ln36_fu_480             |    0    |    0    |    0    |    12   |
|   icmp   |             icmp_ln108_fu_506             |    0    |    0    |    0    |    10   |
|          |             icmp_ln109_fu_581             |    0    |    0    |    0    |    10   |
|          |            icmp_ln109_1_fu_732            |    0    |    0    |    0    |    9    |
|          |              icmp_ln62_fu_787             |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |       output_ftmap_read_read_fu_174       |    0    |    0    |    0    |    0    |
|   read   |       conv2_weights_read_read_fu_180      |    0    |    0    |    0    |    0    |
|          |        input_ftmap_read_read_fu_186       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|  readreq |             grp_readreq_fu_192            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
| writeresp|            grp_writeresp_fu_199           |    0    |    0    |    0    |    0    |
|          |            grp_writeresp_fu_207           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln_fu_412              |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln2_fu_659             |    0    |    0    |    0    |    0    |
|          |            trunc_ln122_1_fu_758           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln36_fu_422             |    0    |    0    |    0    |    0    |
|          |             sext_ln108_fu_573             |    0    |    0    |    0    |    0    |
|          |             sext_ln109_fu_596             |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln112_fu_650             |    0    |    0    |    0    |    0    |
|          |            sext_ln112_1_fu_714            |    0    |    0    |    0    |    0    |
|          |             sext_ln122_fu_738             |    0    |    0    |    0    |    0    |
|          |            sext_ln109_1_fu_748            |    0    |    0    |    0    |    0    |
|          |            sext_ln122_1_fu_773            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |               shl_ln_fu_446               |    0    |    0    |    0    |    0    |
|          |             shl_ln80_1_fu_458             |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_555               |    0    |    0    |    0    |    0    |
|bitconcatenate|               shl_ln1_fu_620              |    0    |    0    |    0    |    0    |
|          |             shl_ln112_1_fu_632            |    0    |    0    |    0    |    0    |
|          |             shl_ln112_2_fu_684            |    0    |    0    |    0    |    0    |
|          |             shl_ln112_3_fu_696            |    0    |    0    |    0    |    0    |
|          |               tmp_30_fu_803               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln80_fu_454             |    0    |    0    |    0    |    0    |
|          |             zext_ln80_1_fu_466            |    0    |    0    |    0    |    0    |
|          |             zext_ln105_fu_477             |    0    |    0    |    0    |    0    |
|          |             zext_ln108_fu_518             |    0    |    0    |    0    |    0    |
|          |              p_cast18_fu_527              |    0    |    0    |    0    |    0    |
|          |               p_cast6_fu_532              |    0    |    0    |    0    |    0    |
|          |             zext_ln112_fu_542             |    0    |    0    |    0    |    0    |
|          |             zext_ln115_fu_551             |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln115_3_fu_563            |    0    |    0    |    0    |    0    |
|          |            zext_ln115_4_fu_587            |    0    |    0    |    0    |    0    |
|          |             zext_ln109_fu_611             |    0    |    0    |    0    |    0    |
|          |            zext_ln112_1_fu_628            |    0    |    0    |    0    |    0    |
|          |            zext_ln112_2_fu_640            |    0    |    0    |    0    |    0    |
|          |            zext_ln112_3_fu_675            |    0    |    0    |    0    |    0    |
|          |            zext_ln112_4_fu_692            |    0    |    0    |    0    |    0    |
|          |            zext_ln112_5_fu_704            |    0    |    0    |    0    |    0    |
|          |            zext_ln115_5_fu_723            |    0    |    0    |    0    |    0    |
|          |              zext_ln67_fu_799             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln104_fu_502            |    0    |    0    |    0    |    0    |
|   trunc  |             trunc_ln109_fu_607            |    0    |    0    |    0    |    0    |
|          |             trunc_ln62_fu_783             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    or    |              or_ln112_fu_669              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                grp_fu_1019                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    19   |  16.793 |   4213  |   4882  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln108_reg_896    |    3   |
|    add_ln109_reg_971    |    3   |
|   add_ln112_4_reg_940   |   64   |
|    add_ln112_reg_906    |   64   |
|   add_ln115_1_reg_945   |    7   |
|    add_ln36_1_reg_883   |    4   |
|     add_ln36_reg_996    |    6   |
|     add_ln62_reg_984    |    3   |
|   add_ln67_1_reg_1006   |   10   |
|    add_ln67_reg_1001    |   10   |
|        bh_reg_263       |    3   |
|      bout_1_reg_251     |    3   |
|conv2_biases_addr_reg_901|    5   |
|    empty_352_reg_918    |   32   |
|        h_reg_836        |    8   |
|    i3_addr_1_reg_976    |   32   |
|     i3_addr_reg_954     |   32   |
|   icmp_ln109_1_reg_950  |    1   |
|    icmp_ln109_reg_924   |    1   |
|      indvar_reg_228     |    4   |
| input_ftmap_read_reg_848|   64   |
|   mul_ln109_1_reg_959   |   10   |
|    mul_ln109_reg_928    |   10   |
|       o_1_reg_275       |    3   |
|       out_reg_239       |    6   |
|output_ftmap_read_reg_843|   64   |
|    sext_ln108_reg_912   |    7   |
|     sub_ln67_reg_989    |   10   |
|     sub_ln80_reg_869    |   19   |
|   trunc_ln104_reg_888   |    5   |
|  trunc_ln122_1_reg_965  |   62   |
|    trunc_ln2_reg_934    |   62   |
|     trunc_ln_reg_853    |   62   |
|     w2_addr_reg_858     |   32   |
|    zext_ln105_reg_874   |    9   |
+-------------------------+--------+
|          Total          |   720  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|            grp_writeresp_fu_199           |  p0  |   2  |   1  |    2   |
|            grp_writeresp_fu_199           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_writeresp_fu_207           |  p0  |   2  |   1  |    2   |
|            grp_writeresp_fu_207           |  p1  |   2  |  32  |   64   ||    9    |
|             grp_access_fu_222             |  p0  |   2  |   5  |   10   ||    9    |
|                out_reg_239                |  p0  |   2  |   6  |   12   ||    9    |
|               bout_1_reg_251              |  p0  |   2  |   3  |    6   ||    9    |
|                 bh_reg_263                |  p0  |   2  |   3  |    6   ||    9    |
| grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_286 |  p3  |   2  |  19  |   38   ||    9    |
|       grp_conv2_Pipeline_RELU_fu_327      |  p1  |   2  |  10  |   20   ||    9    |
|      grp_conv2_Pipeline_RELU6_fu_353      |  p1  |   2  |  10  |   20   ||    9    |
|        grp_conv2_Pipeline_BW_fu_379       |  p1  |   2  |  10  |   20   ||    9    |
|       grp_conv2_Pipeline_BW7_fu_390       |  p1  |   2  |  10  |   20   ||    9    |
|       grp_conv2_Pipeline_BW8_fu_401       |  p1  |   2  |  10  |   20   ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   304  ||  5.978  ||   108   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   19   |   16   |  4213  |  4882  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   108  |
|  Register |    -   |    -   |   720  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   19   |   22   |  4933  |  4990  |
+-----------+--------+--------+--------+--------+
