<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>_dst_valid</thread>
	</reg_ops>
	<thread>
		<name>_dst_valid</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>bias_add_N_Muxb_1_2_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_dst</thread>
	</reg_ops>
	<thread>
		<name>_dst</name>
		<reg_bits>257</reg_bits>
		<reg_count>9</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>257</count>
			<total_area>1406.3040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>936.0560</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2342.3600</total_area>
		<comb_area>936.0560</comb_area>
		<seq_area>1406.3040</seq_area>
		<total_bits>257</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_bias_mux_cnt</thread>
	</reg_ops>
	<thread>
		<name>_bias_mux_cnt</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>bias_add_N_Mux_2_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>4.7880</unit_area>
			<comb_area>4.7880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.7880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1066</delay>
			<module_name>bias_add_Add2i1u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>3.4200</unit_area>
			<comb_area>3.4200</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>3.4200</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>2</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>2</count>
			<total_area>10.9440</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>5.7234</mux_area>
		<control_area>0.0000</control_area>
		<total_area>24.8754</total_area>
		<comb_area>13.9314</comb_area>
		<seq_area>10.9440</seq_area>
		<total_bits>2</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_delay</thread>
	</reg_ops>
	<thread>
		<name>_delay</name>
		<reg_bits>771</reg_bits>
		<reg_count>12</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>771</count>
			<total_area>4218.9120</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2206.3563</mux_area>
		<control_area>0.0000</control_area>
		<total_area>6425.2683</total_area>
		<comb_area>2206.3563</comb_area>
		<seq_area>4218.9120</seq_area>
		<total_bits>771</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_separate_bias</thread>
	</reg_ops>
	<thread>
		<name>_separate_bias</name>
		<resource>
			<latency>0</latency>
			<delay>0.0600</delay>
			<module_name>bias_add_N_Mux_16_2_4_1</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>8</count>
			<label>MUX(2)</label>
			<unit_area>187.9632</unit_area>
			<comb_area>187.9632</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1503.7056</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1544</delay>
			<module_name>bias_add_N_Mux_16_3_6_1</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>8</count>
			<label>MUX(3)</label>
			<unit_area>103.5405</unit_area>
			<comb_area>103.5405</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>828.3240</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>bias_add_OrReduction_2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2333.3976</total_area>
		<comb_area>2333.3976</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_bias</thread>
	</reg_ops>
	<thread>
		<name>_bias</name>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.0000</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_add</thread>
	</reg_ops>
	<thread>
		<name>_add</name>
		<resource>
			<latency>0</latency>
			<delay>1.1734</delay>
			<module_name>bias_add_Add_32Ux16S_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>8</count>
			<label>+</label>
			<unit_area>287.9640</unit_area>
			<comb_area>287.9640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2303.7120</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>256</reg_bits>
		<reg_count>8</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>256</count>
			<total_area>1400.8320</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>732.5912</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4437.1352</total_area>
		<comb_area>3036.3032</comb_area>
		<seq_area>1400.8320</seq_area>
		<total_bits>256</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<resource>
		<latency>0</latency>
		<delay>1.1734</delay>
		<module_name>bias_add_Add_32Ux16S_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>8</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>287.9640</unit_area>
		<comb_area>287.9640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2303.7120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>bias_add_N_Mux_16_2_4_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>8</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>187.9632</unit_area>
		<comb_area>187.9632</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1503.7056</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1544</delay>
		<module_name>bias_add_N_Mux_16_3_6_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>8</count>
		<not_in_use/>
		<label>MUX(3)</label>
		<unit_area>103.5405</unit_area>
		<comb_area>103.5405</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>828.3240</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>bias_add_N_Mux_2_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>4.7880</unit_area>
		<comb_area>4.7880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.7880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>bias_add_Add2i1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>3.4200</unit_area>
		<comb_area>3.4200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>3.4200</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>bias_add_N_Muxb_1_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>bias_add_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>1285</reg_bits>
	<reg_count>29</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>1285</count>
		<total_area>8435.7720</total_area>
		<unit_area>6.5648</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>6.5648</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>1490.1630</mux_area>
	<control_area>2.0520</control_area>
	<total_area>14575.6986</total_area>
	<comb_area>6139.9266</comb_area>
	<seq_area>8435.7720</seq_area>
	<total_bits>1285</total_bits>
	<state_count>14</state_count>
	<netlist>
		<module_name>bias_add</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>705</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rstn</name>
			<datatype W="1">bool</datatype>
			<source_loc>706</source_loc>
		</port>
		<source_loc>
			<id>3702</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3579,3656,4094</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>enable</name>
			<datatype W="1">bool</datatype>
			<source_loc>3702</source_loc>
		</port>
		<source_loc>
			<id>3872</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3580,3855</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>3872</source_loc>
		</port>
		<source_loc>
			<id>3704</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3460,3681,3846</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3704</source_loc>
		</port>
		<source_loc>
			<id>3706</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3461,3684,3847</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3706</source_loc>
		</port>
		<source_loc>
			<id>3709</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3462,3687,3848</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3709</source_loc>
		</port>
		<source_loc>
			<id>3713</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3463,3691,3849</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_3</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3713</source_loc>
		</port>
		<source_loc>
			<id>3716</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3464,3693,3851</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_4</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3716</source_loc>
		</port>
		<source_loc>
			<id>3718</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3465,3695,3852</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_5</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3718</source_loc>
		</port>
		<source_loc>
			<id>3720</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3466,3697,3853</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_6</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3720</source_loc>
		</port>
		<source_loc>
			<id>3722</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3467,3699,3854</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_7</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3722</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>bias_data</name>
			<datatype W="512">sc_biguint</datatype>
			<source_loc>3856</source_loc>
		</port>
		<source_loc>
			<id>3587</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3578,3584</sub_loc>
		</source_loc>
		<source_loc>
			<id>3588</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3587,3589,3590</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>3588</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>3705</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3647,3682,3663</sub_loc>
		</source_loc>
		<source_loc>
			<id>3735</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3705,3737,3739,3740</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3735</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>3708</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3648,3685,3667</sub_loc>
		</source_loc>
		<source_loc>
			<id>3741</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3708,3742,3743,3744</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3741</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>3711</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3649,3689,3669</sub_loc>
		</source_loc>
		<source_loc>
			<id>3745</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3711,3746,3747,3748</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3745</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>3715</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3650,3692,3671</sub_loc>
		</source_loc>
		<source_loc>
			<id>3750</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3715,3751,3752,3753</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_3</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3750</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>3717</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3651,3694,3673</sub_loc>
		</source_loc>
		<source_loc>
			<id>3754</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3717,3756,3757,3759</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_4</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3754</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>3719</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3652,3696,3675</sub_loc>
		</source_loc>
		<source_loc>
			<id>3761</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3719,3763,3764,3765</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_5</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3761</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>3721</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3654,3698,3678</sub_loc>
		</source_loc>
		<source_loc>
			<id>3766</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3721,3767,3768,3769</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_6</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3766</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>3723</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3655,3700,3680</sub_loc>
		</source_loc>
		<source_loc>
			<id>3770</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3723,3771,3772,3774</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_7</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3770</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>3871</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3790,3837,3841,3860</sub_loc>
		</source_loc>
		<source_loc>
			<id>3923</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3871,3924,3925</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>3923</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>bias_add_Add2i1u2_4_2_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>3791</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_2_2_3_4_3_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>3792</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_19_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1819</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_18_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1822</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_17_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1825</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_16_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1828</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_15_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1831</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_14_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1834</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_13_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1837</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_12_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3970</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_12_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1840</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_12_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1864</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_12_in4</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1888</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_11_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3967</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_11_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1843</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_11_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1867</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_11_in4</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1891</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_10_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3964</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_10_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1846</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_10_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1870</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_10_in4</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1894</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_9_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3961</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_9_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1849</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_9_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1873</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_9_in4</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1897</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_8_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3957</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_8_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1852</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_8_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1876</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_8_in4</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1900</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_7_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3954</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_7_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1855</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_7_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1879</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_7_in4</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1903</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_6_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3950</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_6_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1858</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_6_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1882</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_6_in4</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1906</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_5_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3947</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_5_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1861</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_5_in3</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1885</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_N_Mux_16_3_6_1_5_in4</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1909</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4297</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1816,3840,3857,3893,3894,3945</sub_loc>
		</source_loc>
		<signal>
			<name>r_bias_data</name>
			<datatype W="512">sc_biguint</datatype>
			<source_loc>4297</source_loc>
			<area>3151.8720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>3151.8720</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_512</module_name>
		</signal>
		<signal>
			<name>bias_add_OrReduction_2U_1U_4_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3946</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3347</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>791,2866</sub_loc>
		</source_loc>
		<source_loc>
			<id>1564</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>57</line>
			<col>22</col>
		</source_loc>
		<source_loc>
			<id>3345</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>791,1564</sub_loc>
		</source_loc>
		<source_loc>
			<id>3299</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4224,1644</sub_loc>
		</source_loc>
		<source_loc>
			<id>3303</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>4224,1687</sub_loc>
		</source_loc>
		<source_loc>
			<id>4314</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3347,3345,3299,3303,3787,3788,3793,3800,3801,3944</sub_loc>
		</source_loc>
		<signal>
			<name>bias_mux_cnt</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>4314</source_loc>
			<area>12.3120</area>
			<comb_area>0.0000</comb_area>
			<seq_area>12.3120</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_2</module_name>
		</signal>
		<source_loc>
			<id>4176</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4055,4131,3949,4054,3948</sub_loc>
		</source_loc>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_13_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4176</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3876</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3836,3861</sub_loc>
		</source_loc>
		<source_loc>
			<id>3919</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3876,3920,3921,4129</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_7</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3919</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4175</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4053,4125,3953,4052,3951</sub_loc>
		</source_loc>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_14_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4175</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3877</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3835,3863</sub_loc>
		</source_loc>
		<source_loc>
			<id>3915</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3877,3917,3918,4124</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_6</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3915</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4174</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4051,4120,3956,4049,3955</sub_loc>
		</source_loc>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_15_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4174</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3878</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3834,3864</sub_loc>
		</source_loc>
		<source_loc>
			<id>3912</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3878,3913,3914,4119</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_5</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3912</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4173</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4048,4116,3960,4047,3959</sub_loc>
		</source_loc>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_16_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4173</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3879</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3833,3865</sub_loc>
		</source_loc>
		<source_loc>
			<id>3909</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3879,3910,3911,4115</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_4</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3909</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4172</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4045,4112,3963,4044,3962</sub_loc>
		</source_loc>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_17_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4172</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3881</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3831,3866</sub_loc>
		</source_loc>
		<source_loc>
			<id>3906</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3881,3907,3908,4111</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_3</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3906</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4171</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4043,4107,3966,4042,3965</sub_loc>
		</source_loc>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_18_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4171</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3882</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3829,3867</sub_loc>
		</source_loc>
		<source_loc>
			<id>3902</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3882,3903,3905,4105</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3902</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4170</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4040,4102,3969,4039,3968</sub_loc>
		</source_loc>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_19_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4170</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3883</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3827,3869</sub_loc>
		</source_loc>
		<source_loc>
			<id>3899</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3883,3900,3901,4100</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3899</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4169</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4038,4097,3972,4037,3971</sub_loc>
		</source_loc>
		<signal>
			<name>bias_add_N_Mux_16_2_4_1_20_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4169</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3884</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3826,3870</sub_loc>
		</source_loc>
		<source_loc>
			<id>3895</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3884,3896,3897,4096</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3895</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<signal>
			<name>bias_add_Add_32Ux16S_32S_4_28_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4132</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_Add_32Ux16S_32S_4_27_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4127</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_Add_32Ux16S_32S_4_26_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4122</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_Add_32Ux16S_32S_4_25_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4117</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_Add_32Ux16S_32S_4_24_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4113</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_Add_32Ux16S_32S_4_23_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4108</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_Add_32Ux16S_32S_4_22_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4103</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bias_add_Add_32Ux16S_32S_4_21_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4098</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3733</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3459,3679,4093,4133,4142</sub_loc>
		</source_loc>
		<source_loc>
			<id>4228</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3733,4229,4230,4231</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_7</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4228</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>3732</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3458,3676,4092,4128,4140</sub_loc>
		</source_loc>
		<source_loc>
			<id>4204</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3732,4205,4206,4207</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_6</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4204</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>3730</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3457,3674,4091,4123,4139</sub_loc>
		</source_loc>
		<source_loc>
			<id>4200</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3730,4201,4202,4203</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_5</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4200</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>3729</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3456,3672,4089,4118,4138</sub_loc>
		</source_loc>
		<source_loc>
			<id>4196</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3729,4197,4198,4199</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_4</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4196</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>3728</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3455,3670,4088,4114,4137</sub_loc>
		</source_loc>
		<source_loc>
			<id>4192</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3728,4193,4194,4195</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_3</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4192</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>3727</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3454,3668,4087,4109,4136</sub_loc>
		</source_loc>
		<source_loc>
			<id>4187</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3727,4189,4190,4191</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_2</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4187</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>3726</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3453,3665,4085,4104,4135</sub_loc>
		</source_loc>
		<source_loc>
			<id>4182</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3726,4183,4185,4186</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4182</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>3724</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3452,3661,4084,4099,4134</sub_loc>
		</source_loc>
		<source_loc>
			<id>4177</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3724,4178,4179,4180</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_0</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4177</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>3875</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3842,3859</sub_loc>
		</source_loc>
		<source_loc>
			<id>3885</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3875,3887,3888</sub_loc>
		</source_loc>
		<signal>
			<name>r2_src_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>3885</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>bias_add_N_Muxb_1_2_2_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3583</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2054</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>154</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>3149</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>706,2054</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dst_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dst_valid</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Muxb_1_2_2_4_1_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3149</source_loc>
			<thread>_dst_valid</thread>
		</thread>
		<thread>
			<name>bias_add_N_Muxb_1_2_2_4_1</name>
			<dissolved_from>bias_add_N_Muxb_1_2_2_4_1</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>r2_src_valid</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Muxb_1_2_2_4_1_out1</name>
			</lhs>
			<rhs>
				<name>src_valid</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>2905</source_loc>
			<thread>_dst_valid</thread>
		</thread>
		<source_loc>
			<id>1993</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>134</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>3159</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>706,1993</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dst_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>dst_0</name>
			</lhs>
			<rhs>
				<name>add_result_0</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>src_0</name>
					</rhs>
					<lsb>0</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>enable</name>
				<name>r2_src_valid</name>
			</cond>
			<source_loc>3159</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>dst_1</name>
			</lhs>
			<rhs>
				<name>add_result_1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>src_1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>enable</name>
				<name>r2_src_valid</name>
			</cond>
			<source_loc>3159</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>dst_2</name>
			</lhs>
			<rhs>
				<name>add_result_2</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>src_2</name>
					</rhs>
					<lsb>0</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>enable</name>
				<name>r2_src_valid</name>
			</cond>
			<source_loc>3159</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>dst_3</name>
			</lhs>
			<rhs>
				<name>add_result_3</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>src_3</name>
					</rhs>
					<lsb>0</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>enable</name>
				<name>r2_src_valid</name>
			</cond>
			<source_loc>3159</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>dst_4</name>
			</lhs>
			<rhs>
				<name>add_result_4</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>src_4</name>
					</rhs>
					<lsb>0</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>enable</name>
				<name>r2_src_valid</name>
			</cond>
			<source_loc>3159</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>dst_5</name>
			</lhs>
			<rhs>
				<name>add_result_5</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>src_5</name>
					</rhs>
					<lsb>0</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>enable</name>
				<name>r2_src_valid</name>
			</cond>
			<source_loc>3159</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>dst_6</name>
			</lhs>
			<rhs>
				<name>add_result_6</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>src_6</name>
					</rhs>
					<lsb>0</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>enable</name>
				<name>r2_src_valid</name>
			</cond>
			<source_loc>3159</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>dst_7</name>
			</lhs>
			<rhs>
				<name>add_result_7</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>src_7</name>
					</rhs>
					<lsb>0</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>enable</name>
				<name>r2_src_valid</name>
			</cond>
			<source_loc>3159</source_loc>
			<thread>_dst</thread>
		</thread>
		<source_loc>
			<id>1933</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>115</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>3211</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>706,1933</sub_loc>
		</source_loc>
		<thread>
			<name>drive_add_result_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>86.9262</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>add_result_0</name>
			</lhs>
			<rhs>
				<name>bias_add_Add_32Ux16S_32S_4_21_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>3211</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>drive_add_result_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>86.9262</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>add_result_1</name>
			</lhs>
			<rhs>
				<name>bias_add_Add_32Ux16S_32S_4_22_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>3211</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>drive_add_result_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>86.9262</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>add_result_2</name>
			</lhs>
			<rhs>
				<name>bias_add_Add_32Ux16S_32S_4_23_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>3211</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>drive_add_result_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>86.9262</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>add_result_3</name>
			</lhs>
			<rhs>
				<name>bias_add_Add_32Ux16S_32S_4_24_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>3211</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>drive_add_result_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>86.9262</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>add_result_4</name>
			</lhs>
			<rhs>
				<name>bias_add_Add_32Ux16S_32S_4_25_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>3211</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>drive_add_result_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>86.9262</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>add_result_5</name>
			</lhs>
			<rhs>
				<name>bias_add_Add_32Ux16S_32S_4_26_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>3211</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>drive_add_result_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>86.9262</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>add_result_6</name>
			</lhs>
			<rhs>
				<name>bias_add_Add_32Ux16S_32S_4_27_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>3211</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>drive_add_result_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>86.9262</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>add_result_7</name>
			</lhs>
			<rhs>
				<name>bias_add_Add_32Ux16S_32S_4_28_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>3211</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>bias_add_Add_32Ux16S_32S_4_21</name>
			<dissolved_from>bias_add_Add_32Ux16S_32S_4_21</dissolved_from>
			<async/>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_20_out1</name>
			</rhs>
			<rhs>
				<name>r_src_0</name>
			</rhs>
			<lhs>
				<name>bias_add_Add_32Ux16S_32S_4_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3828</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>bias_add_Add_32Ux16S_32S_4_22</name>
			<dissolved_from>bias_add_Add_32Ux16S_32S_4_22</dissolved_from>
			<async/>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_19_out1</name>
			</rhs>
			<rhs>
				<name>r_src_1</name>
			</rhs>
			<lhs>
				<name>bias_add_Add_32Ux16S_32S_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3828</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>bias_add_Add_32Ux16S_32S_4_23</name>
			<dissolved_from>bias_add_Add_32Ux16S_32S_4_23</dissolved_from>
			<async/>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_18_out1</name>
			</rhs>
			<rhs>
				<name>r_src_2</name>
			</rhs>
			<lhs>
				<name>bias_add_Add_32Ux16S_32S_4_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3828</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>bias_add_Add_32Ux16S_32S_4_24</name>
			<dissolved_from>bias_add_Add_32Ux16S_32S_4_24</dissolved_from>
			<async/>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_17_out1</name>
			</rhs>
			<rhs>
				<name>r_src_3</name>
			</rhs>
			<lhs>
				<name>bias_add_Add_32Ux16S_32S_4_24_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3828</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>bias_add_Add_32Ux16S_32S_4_25</name>
			<dissolved_from>bias_add_Add_32Ux16S_32S_4_25</dissolved_from>
			<async/>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_16_out1</name>
			</rhs>
			<rhs>
				<name>r_src_4</name>
			</rhs>
			<lhs>
				<name>bias_add_Add_32Ux16S_32S_4_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3828</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>bias_add_Add_32Ux16S_32S_4_26</name>
			<dissolved_from>bias_add_Add_32Ux16S_32S_4_26</dissolved_from>
			<async/>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_15_out1</name>
			</rhs>
			<rhs>
				<name>r_src_5</name>
			</rhs>
			<lhs>
				<name>bias_add_Add_32Ux16S_32S_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3828</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>bias_add_Add_32Ux16S_32S_4_27</name>
			<dissolved_from>bias_add_Add_32Ux16S_32S_4_27</dissolved_from>
			<async/>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_14_out1</name>
			</rhs>
			<rhs>
				<name>r_src_6</name>
			</rhs>
			<lhs>
				<name>bias_add_Add_32Ux16S_32S_4_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3828</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>bias_add_Add_32Ux16S_32S_4_28</name>
			<dissolved_from>bias_add_Add_32Ux16S_32S_4_28</dissolved_from>
			<async/>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_13_out1</name>
			</rhs>
			<rhs>
				<name>r_src_7</name>
			</rhs>
			<lhs>
				<name>bias_add_Add_32Ux16S_32S_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3828</source_loc>
			<thread>_add</thread>
		</thread>
		<thread>
			<name>bias_add_OrReduction_2U_1U_4_4</name>
			<dissolved_from>bias_add_OrReduction_2U_1U_4_4</dissolved_from>
			<async/>
			<rhs>
				<name>bias_mux_cnt</name>
			</rhs>
			<lhs>
				<name>bias_add_OrReduction_2U_1U_4_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1644</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_5_in4</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_5_in4</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_5_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_5_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_5_in2</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_5_in2</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_3_6_1_5</name>
			<dissolved_from>bias_add_N_Mux_16_3_6_1_5</dissolved_from>
			<async/>
			<mux_area>103.5405</mux_area>
			<mux_delay>0.1251</mux_delay>
			<control_delay>0.1544</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_5_in4</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_5_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_5_in2</name>
			</rhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_5_in3</name>
			</rhs>
			<cond>
				<name>bias_mux_cnt</name>
			</cond>
			<source_loc>4215</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_6_in4</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_6_in4</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_6_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_6_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_6_in2</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_6_in2</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_3_6_1_6</name>
			<dissolved_from>bias_add_N_Mux_16_3_6_1_6</dissolved_from>
			<async/>
			<mux_area>103.5405</mux_area>
			<mux_delay>0.1251</mux_delay>
			<control_delay>0.1544</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_6_in4</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_6_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_6_in2</name>
			</rhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_6_in3</name>
			</rhs>
			<cond>
				<name>bias_mux_cnt</name>
			</cond>
			<source_loc>4215</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_7_in4</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_7_in4</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_7_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_7_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_7_in2</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_7_in2</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_3_6_1_7</name>
			<dissolved_from>bias_add_N_Mux_16_3_6_1_7</dissolved_from>
			<async/>
			<mux_area>103.5405</mux_area>
			<mux_delay>0.1251</mux_delay>
			<control_delay>0.1544</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_7_in4</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_7_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_7_in2</name>
			</rhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_7_in3</name>
			</rhs>
			<cond>
				<name>bias_mux_cnt</name>
			</cond>
			<source_loc>4215</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_8_in4</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_8_in4</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_8_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_8_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_8_in2</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_8_in2</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_3_6_1_8</name>
			<dissolved_from>bias_add_N_Mux_16_3_6_1_8</dissolved_from>
			<async/>
			<mux_area>103.5405</mux_area>
			<mux_delay>0.1251</mux_delay>
			<control_delay>0.1544</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_8_in4</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_8_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_8_in2</name>
			</rhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_8_in3</name>
			</rhs>
			<cond>
				<name>bias_mux_cnt</name>
			</cond>
			<source_loc>4215</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_9_in4</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_9_in4</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_9_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_9_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_9_in2</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_9_in2</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_3_6_1_9</name>
			<dissolved_from>bias_add_N_Mux_16_3_6_1_9</dissolved_from>
			<async/>
			<mux_area>103.5405</mux_area>
			<mux_delay>0.1251</mux_delay>
			<control_delay>0.1544</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_9_in4</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_9_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_9_in2</name>
			</rhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_9_in3</name>
			</rhs>
			<cond>
				<name>bias_mux_cnt</name>
			</cond>
			<source_loc>4215</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_10_in4</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_10_in4</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_10_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_10_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_10_in2</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_10_in2</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_3_6_1_10</name>
			<dissolved_from>bias_add_N_Mux_16_3_6_1_10</dissolved_from>
			<async/>
			<mux_area>103.5405</mux_area>
			<mux_delay>0.1251</mux_delay>
			<control_delay>0.1544</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_10_in4</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_10_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_10_in2</name>
			</rhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_10_in3</name>
			</rhs>
			<cond>
				<name>bias_mux_cnt</name>
			</cond>
			<source_loc>4215</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_11_in4</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_11_in4</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_11_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_11_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_11_in2</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_11_in2</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_3_6_1_11</name>
			<dissolved_from>bias_add_N_Mux_16_3_6_1_11</dissolved_from>
			<async/>
			<mux_area>103.5405</mux_area>
			<mux_delay>0.1251</mux_delay>
			<control_delay>0.1544</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_11_in4</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_11_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_11_in2</name>
			</rhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_11_in3</name>
			</rhs>
			<cond>
				<name>bias_mux_cnt</name>
			</cond>
			<source_loc>4215</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_12_in4</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_12_in4</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_12_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_12_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_bias_add_N_Mux_16_3_6_1_12_in2</name>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_12_in2</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_3_6_1_12</name>
			<dissolved_from>bias_add_N_Mux_16_3_6_1_12</dissolved_from>
			<async/>
			<mux_area>103.5405</mux_area>
			<mux_delay>0.1251</mux_delay>
			<control_delay>0.1544</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_12_in4</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_3_6_1_12_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_12_in2</name>
			</rhs>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_12_in3</name>
			</rhs>
			<cond>
				<name>bias_mux_cnt</name>
			</cond>
			<source_loc>4215</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_2_4_1_13_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_13_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_2_4_1_13</name>
			<dissolved_from>bias_add_N_Mux_16_2_4_1_13</dissolved_from>
			<async/>
			<mux_area>187.9632</mux_area>
			<mux_delay>0.0600</mux_delay>
			<control_delay>0.0600</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_5_out1</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_13_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_13_in3</name>
			</rhs>
			<cond>
				<name>bias_add_OrReduction_2U_1U_4_4_out1</name>
			</cond>
			<source_loc>4223</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_2_4_1_14_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_14_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_2_4_1_14</name>
			<dissolved_from>bias_add_N_Mux_16_2_4_1_14</dissolved_from>
			<async/>
			<mux_area>187.9632</mux_area>
			<mux_delay>0.0600</mux_delay>
			<control_delay>0.0600</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_6_out1</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_14_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_14_in3</name>
			</rhs>
			<cond>
				<name>bias_add_OrReduction_2U_1U_4_4_out1</name>
			</cond>
			<source_loc>4223</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_2_4_1_15_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_15_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_2_4_1_15</name>
			<dissolved_from>bias_add_N_Mux_16_2_4_1_15</dissolved_from>
			<async/>
			<mux_area>187.9632</mux_area>
			<mux_delay>0.0600</mux_delay>
			<control_delay>0.0600</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_7_out1</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_15_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_15_in3</name>
			</rhs>
			<cond>
				<name>bias_add_OrReduction_2U_1U_4_4_out1</name>
			</cond>
			<source_loc>4223</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_2_4_1_16_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_16_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_2_4_1_16</name>
			<dissolved_from>bias_add_N_Mux_16_2_4_1_16</dissolved_from>
			<async/>
			<mux_area>187.9632</mux_area>
			<mux_delay>0.0600</mux_delay>
			<control_delay>0.0600</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_8_out1</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_16_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_16_in3</name>
			</rhs>
			<cond>
				<name>bias_add_OrReduction_2U_1U_4_4_out1</name>
			</cond>
			<source_loc>4223</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_2_4_1_17_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_17_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_2_4_1_17</name>
			<dissolved_from>bias_add_N_Mux_16_2_4_1_17</dissolved_from>
			<async/>
			<mux_area>187.9632</mux_area>
			<mux_delay>0.0600</mux_delay>
			<control_delay>0.0600</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_9_out1</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_17_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_17_in3</name>
			</rhs>
			<cond>
				<name>bias_add_OrReduction_2U_1U_4_4_out1</name>
			</cond>
			<source_loc>4223</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_2_4_1_18_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_18_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_2_4_1_18</name>
			<dissolved_from>bias_add_N_Mux_16_2_4_1_18</dissolved_from>
			<async/>
			<mux_area>187.9632</mux_area>
			<mux_delay>0.0600</mux_delay>
			<control_delay>0.0600</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_10_out1</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_18_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_18_in3</name>
			</rhs>
			<cond>
				<name>bias_add_OrReduction_2U_1U_4_4_out1</name>
			</cond>
			<source_loc>4223</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<assign>
			<name>drive_bias_add_N_Mux_16_2_4_1_19_in3</name>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_19_in3</name>
			</lhs>
			<rhs>
				<name>r_bias_data</name>
			</rhs>
		</assign>
		<thread>
			<name>bias_add_N_Mux_16_2_4_1_19</name>
			<dissolved_from>bias_add_N_Mux_16_2_4_1_19</dissolved_from>
			<async/>
			<mux_area>187.9632</mux_area>
			<mux_delay>0.0600</mux_delay>
			<control_delay>0.0600</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_11_out1</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_19_out1</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_16_2_4_1_19_in3</name>
			</rhs>
			<cond>
				<name>bias_add_OrReduction_2U_1U_4_4_out1</name>
			</cond>
			<source_loc>4223</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<thread>
			<name>bias_add_N_Mux_16_2_4_1_20</name>
			<dissolved_from>bias_add_N_Mux_16_2_4_1_20</dissolved_from>
			<async/>
			<mux_area>187.9632</mux_area>
			<mux_delay>0.0600</mux_delay>
			<control_delay>0.0600</control_delay>
			<rhs>
				<name>bias_add_N_Mux_16_3_6_1_12_out1</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_16_2_4_1_20_out1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>r_bias_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>bias_add_OrReduction_2U_1U_4_4_out1</name>
			</cond>
			<source_loc>4223</source_loc>
			<thread>_separate_bias</thread>
		</thread>
		<source_loc>
			<id>1559</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>52</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>3341</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>706,1559</sub_loc>
		</source_loc>
		<thread>
			<name>drive_bias_mux_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>bias_mux_cnt</name>
			</lhs>
			<rhs>
				<name>bias_add_N_Mux_2_2_3_4_3_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3341</source_loc>
			<thread>_bias_mux_cnt</thread>
		</thread>
		<thread>
			<name>bias_add_Add2i1u2_4_2</name>
			<dissolved_from>bias_add_Add2i1u2_4_2</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>bias_mux_cnt</name>
			</rhs>
			<lhs>
				<name>bias_add_Add2i1u2_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1637</source_loc>
			<thread>_bias_mux_cnt</thread>
		</thread>
		<thread>
			<name>bias_add_N_Mux_2_2_3_4_3</name>
			<dissolved_from>bias_add_N_Mux_2_2_3_4_3</dissolved_from>
			<async/>
			<mux_area>4.7880</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>bias_add_Add2i1u2_4_2_out1</name>
			</rhs>
			<lhs>
				<name>bias_add_N_Mux_2_2_3_4_3_out1</name>
			</lhs>
			<rhs>
				<name>bias_mux_cnt</name>
			</rhs>
			<cond>
				<name>r_src_valid</name>
			</cond>
			<source_loc>4226</source_loc>
			<thread>_bias_mux_cnt</thread>
		</thread>
		<source_loc>
			<id>1504</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>30</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>3351</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>706,1504</sub_loc>
		</source_loc>
		<thread>
			<name>drive_r2_src_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r2_src_valid</name>
			</lhs>
			<rhs>
				<name>r_src_valid</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3351</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_bias_data</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_bias_data</name>
			</lhs>
			<rhs>
				<name>bias_data</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3351</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_valid</name>
			</lhs>
			<rhs>
				<name>src_valid</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3351</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_0</name>
			</lhs>
			<rhs>
				<name>src_0</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3351</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_1</name>
			</lhs>
			<rhs>
				<name>src_1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3351</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_2</name>
			</lhs>
			<rhs>
				<name>src_2</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3351</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_3</name>
			</lhs>
			<rhs>
				<name>src_3</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3351</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_4</name>
			</lhs>
			<rhs>
				<name>src_4</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3351</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_5</name>
			</lhs>
			<rhs>
				<name>src_5</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3351</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_6</name>
			</lhs>
			<rhs>
				<name>src_6</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3351</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_7</name>
			</lhs>
			<rhs>
				<name>src_7</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3351</source_loc>
			<thread>_delay</thread>
		</thread>
		<source_loc>
			<id>4241</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4117</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_Add_32Ux16S_32S_4</module_name>
			<name>bias_add_Add_32Ux16S_32S_4_25</name>
			<instance_name>bias_add_Add_32Ux16S_32S_4_25</instance_name>
			<source_loc>4241</source_loc>
			<thread>_add</thread>
			<dissolved_to>bias_add_Add_32Ux16S_32S_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4237</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4108</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_Add_32Ux16S_32S_4</module_name>
			<name>bias_add_Add_32Ux16S_32S_4_23</name>
			<instance_name>bias_add_Add_32Ux16S_32S_4_23</instance_name>
			<source_loc>4237</source_loc>
			<thread>_add</thread>
			<dissolved_to>bias_add_Add_32Ux16S_32S_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4239</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4113</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_Add_32Ux16S_32S_4</module_name>
			<name>bias_add_Add_32Ux16S_32S_4_24</name>
			<instance_name>bias_add_Add_32Ux16S_32S_4_24</instance_name>
			<source_loc>4239</source_loc>
			<thread>_add</thread>
			<dissolved_to>bias_add_Add_32Ux16S_32S_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4243</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4122</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_Add_32Ux16S_32S_4</module_name>
			<name>bias_add_Add_32Ux16S_32S_4_26</name>
			<instance_name>bias_add_Add_32Ux16S_32S_4_26</instance_name>
			<source_loc>4243</source_loc>
			<thread>_add</thread>
			<dissolved_to>bias_add_Add_32Ux16S_32S_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4246</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4127</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_Add_32Ux16S_32S_4</module_name>
			<name>bias_add_Add_32Ux16S_32S_4_27</name>
			<instance_name>bias_add_Add_32Ux16S_32S_4_27</instance_name>
			<source_loc>4246</source_loc>
			<thread>_add</thread>
			<dissolved_to>bias_add_Add_32Ux16S_32S_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4248</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4132</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_Add_32Ux16S_32S_4</module_name>
			<name>bias_add_Add_32Ux16S_32S_4_28</name>
			<instance_name>bias_add_Add_32Ux16S_32S_4_28</instance_name>
			<source_loc>4248</source_loc>
			<thread>_add</thread>
			<dissolved_to>bias_add_Add_32Ux16S_32S_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3591</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3583</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Muxb_1_2_2_4</module_name>
			<name>bias_add_N_Muxb_1_2_2_4_1</name>
			<instance_name>bias_add_N_Muxb_1_2_2_4_1</instance_name>
			<source_loc>3591</source_loc>
			<thread>_dst_valid</thread>
			<dissolved_to>bias_add_N_Muxb_1_2_2_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3802</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3791</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_Add2i1u2_4</module_name>
			<name>bias_add_Add2i1u2_4_2</name>
			<instance_name>bias_add_Add2i1u2_4_2</instance_name>
			<source_loc>3802</source_loc>
			<thread>_bias_mux_cnt</thread>
			<dissolved_to>bias_add_Add2i1u2_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3803</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3792</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_2_2_3_4</module_name>
			<name>bias_add_N_Mux_2_2_3_4_3</name>
			<instance_name>bias_add_N_Mux_2_2_3_4_3</instance_name>
			<source_loc>3803</source_loc>
			<thread>_bias_mux_cnt</thread>
			<dissolved_to>bias_add_N_Mux_2_2_3_4_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3973</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3948</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_2_4_1</module_name>
			<name>bias_add_N_Mux_16_2_4_1_13</name>
			<instance_name>bias_add_N_Mux_16_2_4_1_13</instance_name>
			<source_loc>3973</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_2_4_1_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3974</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3951</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_2_4_1</module_name>
			<name>bias_add_N_Mux_16_2_4_1_14</name>
			<instance_name>bias_add_N_Mux_16_2_4_1_14</instance_name>
			<source_loc>3974</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_2_4_1_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3975</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3955</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_2_4_1</module_name>
			<name>bias_add_N_Mux_16_2_4_1_15</name>
			<instance_name>bias_add_N_Mux_16_2_4_1_15</instance_name>
			<source_loc>3975</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_2_4_1_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3976</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3959</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_2_4_1</module_name>
			<name>bias_add_N_Mux_16_2_4_1_16</name>
			<instance_name>bias_add_N_Mux_16_2_4_1_16</instance_name>
			<source_loc>3976</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_2_4_1_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3977</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3962</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_2_4_1</module_name>
			<name>bias_add_N_Mux_16_2_4_1_17</name>
			<instance_name>bias_add_N_Mux_16_2_4_1_17</instance_name>
			<source_loc>3977</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_2_4_1_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3978</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3965</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_2_4_1</module_name>
			<name>bias_add_N_Mux_16_2_4_1_18</name>
			<instance_name>bias_add_N_Mux_16_2_4_1_18</instance_name>
			<source_loc>3978</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_2_4_1_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3979</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3968</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_2_4_1</module_name>
			<name>bias_add_N_Mux_16_2_4_1_19</name>
			<instance_name>bias_add_N_Mux_16_2_4_1_19</instance_name>
			<source_loc>3979</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_2_4_1_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3980</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3971</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_2_4_1</module_name>
			<name>bias_add_N_Mux_16_2_4_1_20</name>
			<instance_name>bias_add_N_Mux_16_2_4_1_20</instance_name>
			<source_loc>3980</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_2_4_1_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3981</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3964</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_3_6_1</module_name>
			<name>bias_add_N_Mux_16_3_6_1_10</name>
			<instance_name>bias_add_N_Mux_16_3_6_1_10</instance_name>
			<source_loc>3981</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_3_6_1_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4232</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4098</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_Add_32Ux16S_32S_4</module_name>
			<name>bias_add_Add_32Ux16S_32S_4_21</name>
			<instance_name>bias_add_Add_32Ux16S_32S_4_21</instance_name>
			<source_loc>4232</source_loc>
			<thread>_add</thread>
			<dissolved_to>bias_add_Add_32Ux16S_32S_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4235</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4103</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_Add_32Ux16S_32S_4</module_name>
			<name>bias_add_Add_32Ux16S_32S_4_22</name>
			<instance_name>bias_add_Add_32Ux16S_32S_4_22</instance_name>
			<source_loc>4235</source_loc>
			<thread>_add</thread>
			<dissolved_to>bias_add_Add_32Ux16S_32S_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3982</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3967</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_3_6_1</module_name>
			<name>bias_add_N_Mux_16_3_6_1_11</name>
			<instance_name>bias_add_N_Mux_16_3_6_1_11</instance_name>
			<source_loc>3982</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_3_6_1_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3983</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3970</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_3_6_1</module_name>
			<name>bias_add_N_Mux_16_3_6_1_12</name>
			<instance_name>bias_add_N_Mux_16_3_6_1_12</instance_name>
			<source_loc>3983</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_3_6_1_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3984</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3947</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_3_6_1</module_name>
			<name>bias_add_N_Mux_16_3_6_1_5</name>
			<instance_name>bias_add_N_Mux_16_3_6_1_5</instance_name>
			<source_loc>3984</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_3_6_1_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3985</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3950</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_3_6_1</module_name>
			<name>bias_add_N_Mux_16_3_6_1_6</name>
			<instance_name>bias_add_N_Mux_16_3_6_1_6</instance_name>
			<source_loc>3985</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_3_6_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3986</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3954</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_3_6_1</module_name>
			<name>bias_add_N_Mux_16_3_6_1_7</name>
			<instance_name>bias_add_N_Mux_16_3_6_1_7</instance_name>
			<source_loc>3986</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_3_6_1_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3987</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3957</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_3_6_1</module_name>
			<name>bias_add_N_Mux_16_3_6_1_8</name>
			<instance_name>bias_add_N_Mux_16_3_6_1_8</instance_name>
			<source_loc>3987</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_3_6_1_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3989</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3961</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_N_Mux_16_3_6_1</module_name>
			<name>bias_add_N_Mux_16_3_6_1_9</name>
			<instance_name>bias_add_N_Mux_16_3_6_1_9</instance_name>
			<source_loc>3989</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_N_Mux_16_3_6_1_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3990</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3946</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bias_add_OrReduction_2U_1U_4</module_name>
			<name>bias_add_OrReduction_2U_1U_4_4</name>
			<instance_name>bias_add_OrReduction_2U_1U_4_4</instance_name>
			<source_loc>3990</source_loc>
			<thread>_separate_bias</thread>
			<dissolved_to>bias_add_OrReduction_2U_1U_4_4</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 2 warnings, area=14575, bits=1285</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>90174</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>90550</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2776</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>90000</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>98</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>98</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>180</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>21</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>42</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>20</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>7</count>
		</message_count>
	</message_counts>
	<end_time>Sun Jan 17 18:55:31 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>4</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>16</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>23</real_time>
			<cpu_time>4</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>23</real_time>
			<cpu_time>8</cpu_time>
		</phase>
	</timers>
	<footprint>557840</footprint>
	<subprocess_footprint>814644</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
