$date
	Fri Aug 16 17:39:06 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jk_flipflop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % reset $end
$scope module j1 $end
$var wire 1 & clk $end
$var wire 1 ' j $end
$var wire 1 ( k $end
$var wire 1 ) reset $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
1)
0(
0'
0&
1%
0$
0#
0"
0!
$end
#5
1$
1(
0%
0)
1"
1&
#10
0$
0(
0"
0&
1#
1'
#15
1*
1!
1"
1&
0$
0(
#20
1$
1(
0"
0&
0#
0'
#25
0$
0(
1"
1&
#30
0"
0&
1#
1'
0$
0(
#35
0*
0!
1$
1(
1"
1&
#40
0$
0(
0"
0&
0#
0'
#45
1"
1&
0$
0(
#50
1$
1(
0"
0&
1#
1'
#55
1*
1!
0$
0(
1"
1&
#60
0"
0&
0#
0'
0$
0(
#65
0*
0!
1$
1(
1"
1&
#70
0$
0(
0"
0&
1#
1'
#75
1*
1!
1"
1&
0$
0(
#80
1$
1(
0"
0&
0#
0'
#85
0$
0(
1"
1&
#90
0"
0&
1#
1'
0$
0(
#95
0*
0!
1$
1(
1"
1&
#100
0$
0(
0"
0&
0#
0'
