{"vcs1":{"timestamp_begin":1747210390.238787302, "rt":10.76, "ut":10.81, "st":0.66}}
{"vcselab":{"timestamp_begin":1747210401.083146213, "rt":0.41, "ut":0.27, "st":0.14}}
{"link":{"timestamp_begin":1747210401.561533282, "rt":0.45, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747210389.602464327}
{"VCS_COMP_START_TIME": 1747210389.602464327}
{"VCS_COMP_END_TIME": 1747210402.167302672}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487664}}
{"vcselab": {"peak_mem": 183880}}
