

================================================================
== Vitis HLS Report for 'innerFFT_64_2_1_1_0_0_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_27_14_5_3_0_s'
================================================================
* Date:           Mon Nov 28 17:13:15 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.465 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                      |                                                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                       Instance                                       |                                        Module                                       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_U0  |castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_s  |       31|       32|  0.620 us|  0.640 us|   31|   32|        no|
        |swap_complex_ap_fixed_22_7_5_3_0_U0                                                   |swap_complex_ap_fixed_22_7_5_3_0_s                                                   |       77|       78|  1.540 us|  1.560 us|   64|   64|  dataflow|
        |fftStage_U0                                                                           |fftStage                                                                             |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|     198|     132|    -|
|Instance         |        0|    20|    8707|   10971|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    20|    8907|   11109|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|       3|       9|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                       Instance                                       |                                        Module                                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------+----+------+------+-----+
    |castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_U0  |castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_s  |        0|   0|     8|   106|    0|
    |fftStage_U0                                                                           |fftStage                                                                             |        0|  20|  6284|  8456|    0|
    |swap_complex_ap_fixed_22_7_5_3_0_U0                                                   |swap_complex_ap_fixed_22_7_5_3_0_s                                                   |        0|   0|  2415|  2409|    0|
    +--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                 |                                                                                     |        0|  20|  8707| 10971|    0|
    +--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |casted_output_U          |        0|  99|   0|    -|     8|  128|     1024|
    |p_fftInData_reOrdered_U  |        0|  99|   0|    -|     8|  128|     1024|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |Total                    |        0| 198|   0|    0|    16|  256|     2048|
    +-------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                       |       and|   0|  0|   2|           1|           1|
    |fftStage_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |swap_complex_ap_fixed_22_7_5_3_0_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                         |          |   0|  0|   6|           3|           3|
    +----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_fftStage_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_swap_complex_ap_fixed_22_7_5_3_0_U0_ap_start  |  1|   0|    1|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     |  2|   0|    2|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                                                                                   Source Object                                                                                  |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
|p_fftInData_0_0_0_0_0_dout      |   in|   22|     ap_fifo|                                                                                                                                                             p_fftInData_0_0_0_0_0|       pointer|
|p_fftInData_0_0_0_0_0_empty_n   |   in|    1|     ap_fifo|                                                                                                                                                             p_fftInData_0_0_0_0_0|       pointer|
|p_fftInData_0_0_0_0_0_read      |  out|    1|     ap_fifo|                                                                                                                                                             p_fftInData_0_0_0_0_0|       pointer|
|p_fftInData_0_0_0_0_01_dout     |   in|   22|     ap_fifo|                                                                                                                                                            p_fftInData_0_0_0_0_01|       pointer|
|p_fftInData_0_0_0_0_01_empty_n  |   in|    1|     ap_fifo|                                                                                                                                                            p_fftInData_0_0_0_0_01|       pointer|
|p_fftInData_0_0_0_0_01_read     |  out|    1|     ap_fifo|                                                                                                                                                            p_fftInData_0_0_0_0_01|       pointer|
|p_fftInData_0_1_0_0_0_dout      |   in|   22|     ap_fifo|                                                                                                                                                             p_fftInData_0_1_0_0_0|       pointer|
|p_fftInData_0_1_0_0_0_empty_n   |   in|    1|     ap_fifo|                                                                                                                                                             p_fftInData_0_1_0_0_0|       pointer|
|p_fftInData_0_1_0_0_0_read      |  out|    1|     ap_fifo|                                                                                                                                                             p_fftInData_0_1_0_0_0|       pointer|
|p_fftInData_0_1_0_0_02_dout     |   in|   22|     ap_fifo|                                                                                                                                                            p_fftInData_0_1_0_0_02|       pointer|
|p_fftInData_0_1_0_0_02_empty_n  |   in|    1|     ap_fifo|                                                                                                                                                            p_fftInData_0_1_0_0_02|       pointer|
|p_fftInData_0_1_0_0_02_read     |  out|    1|     ap_fifo|                                                                                                                                                            p_fftInData_0_1_0_0_02|       pointer|
|p_fftOutData_0_0_0_0_0_din      |  out|   27|     ap_fifo|                                                                                                                                                            p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_0_full_n   |   in|    1|     ap_fifo|                                                                                                                                                            p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_0_write    |  out|    1|     ap_fifo|                                                                                                                                                            p_fftOutData_0_0_0_0_0|       pointer|
|p_fftOutData_0_0_0_0_03_din     |  out|   27|     ap_fifo|                                                                                                                                                           p_fftOutData_0_0_0_0_03|       pointer|
|p_fftOutData_0_0_0_0_03_full_n  |   in|    1|     ap_fifo|                                                                                                                                                           p_fftOutData_0_0_0_0_03|       pointer|
|p_fftOutData_0_0_0_0_03_write   |  out|    1|     ap_fifo|                                                                                                                                                           p_fftOutData_0_0_0_0_03|       pointer|
|p_fftOutData_0_1_0_0_0_din      |  out|   27|     ap_fifo|                                                                                                                                                            p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_0_full_n   |   in|    1|     ap_fifo|                                                                                                                                                            p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_0_write    |  out|    1|     ap_fifo|                                                                                                                                                            p_fftOutData_0_1_0_0_0|       pointer|
|p_fftOutData_0_1_0_0_04_din     |  out|   27|     ap_fifo|                                                                                                                                                           p_fftOutData_0_1_0_0_04|       pointer|
|p_fftOutData_0_1_0_0_04_full_n  |   in|    1|     ap_fifo|                                                                                                                                                           p_fftOutData_0_1_0_0_04|       pointer|
|p_fftOutData_0_1_0_0_04_write   |  out|    1|     ap_fifo|                                                                                                                                                           p_fftOutData_0_1_0_0_04|       pointer|
|ap_clk                          |   in|    1|  ap_ctrl_hs|  innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > >|  return value|
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_fftInData_reOrdered = alloca i64 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:2564]   --->   Operation 7 'alloca' 'p_fftInData_reOrdered' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%casted_output = alloca i64 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:2568]   --->   Operation 8 'alloca' 'casted_output' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln2573 = call void @castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >, i22 %p_fftInData_0_0_0_0_0, i22 %p_fftInData_0_0_0_0_01, i22 %p_fftInData_0_1_0_0_0, i22 %p_fftInData_0_1_0_0_02, i128 %casted_output" [../fixed/vitis_fft/hls_ssr_fft.hpp:2573]   --->   Operation 9 'call' 'call_ln2573' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln2573 = call void @castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >, i22 %p_fftInData_0_0_0_0_0, i22 %p_fftInData_0_0_0_0_01, i22 %p_fftInData_0_1_0_0_0, i22 %p_fftInData_0_1_0_0_02, i128 %casted_output" [../fixed/vitis_fft/hls_ssr_fft.hpp:2573]   --->   Operation 10 'call' 'call_ln2573' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln2580 = call void @swap<complex<ap_fixed<22, 7, 5, 3, 0> > >, i128 %casted_output, i128 %p_fftInData_reOrdered, i1 %control_count_V_4, i1 %control_bits_V_4, i5 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i45 %delayline_Array_18, i32 %control_delayline_Array_4, i45 %delayline_Array_17, i1 %control_count_V_6, i1 %control_bits_V_6, i1 %pf_count_V_4, i5 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i45 %delayline_Array_4, i32 %control_delayline_Array_6, i45 %delayline_Array_3, i1 %control_count_V_8, i1 %control_bits_V_8, i2 %pf_count_V_6, i5 %sample_in_read_count_V_8, i1 %delay_line_stall_8, i45 %delayline_Array_8, i32 %control_delayline_Array_8, i45 %delayline_Array_7, i1 %control_count_V_1, i1 %control_bits_V_1, i3 %pf_count_V_1, i5 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i45 %delayline_Array_12, i32 %control_delayline_Array_1, i45 %delayline_Array_11, i1 %control_count_V_3, i1 %control_bits_V_3, i4 %pf_count_V_2, i5 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i45 %delayline_Array_16, i32 %control_delayline_Array_3, i45 %delayline_Array_15" [../fixed/vitis_fft/hls_ssr_fft.hpp:2580]   --->   Operation 11 'call' 'call_ln2580' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln2580 = call void @swap<complex<ap_fixed<22, 7, 5, 3, 0> > >, i128 %casted_output, i128 %p_fftInData_reOrdered, i1 %control_count_V_4, i1 %control_bits_V_4, i5 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i45 %delayline_Array_18, i32 %control_delayline_Array_4, i45 %delayline_Array_17, i1 %control_count_V_6, i1 %control_bits_V_6, i1 %pf_count_V_4, i5 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i45 %delayline_Array_4, i32 %control_delayline_Array_6, i45 %delayline_Array_3, i1 %control_count_V_8, i1 %control_bits_V_8, i2 %pf_count_V_6, i5 %sample_in_read_count_V_8, i1 %delay_line_stall_8, i45 %delayline_Array_8, i32 %control_delayline_Array_8, i45 %delayline_Array_7, i1 %control_count_V_1, i1 %control_bits_V_1, i3 %pf_count_V_1, i5 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i45 %delayline_Array_12, i32 %control_delayline_Array_1, i45 %delayline_Array_11, i1 %control_count_V_3, i1 %control_bits_V_3, i4 %pf_count_V_2, i5 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i45 %delayline_Array_16, i32 %control_delayline_Array_3, i45 %delayline_Array_15" [../fixed/vitis_fft/hls_ssr_fft.hpp:2580]   --->   Operation 12 'call' 'call_ln2580' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln2581 = call void @fftStage, i128 %p_fftInData_reOrdered, i27 %p_fftOutData_0_0_0_0_0, i27 %p_fftOutData_0_0_0_0_03, i27 %p_fftOutData_0_1_0_0_0, i27 %p_fftOutData_0_1_0_0_04, i14 %twiddleObj_twiddleTable_M_imag_V, i1 %control_count_V, i1 %control_bits_V, i4 %pf_count_V, i5 %sample_in_read_count_V, i1 %delay_line_stall, i49 %delayline_Array_6, i32 %control_delayline_Array, i49 %delayline_Array, i14 %twiddleObj_twiddleTable_M_imag_V_1, i1 %control_count_V_5, i1 %control_bits_V_5, i3 %pf_count_V_3, i5 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i51 %delayline_Array_1, i32 %control_delayline_Array_5, i51 %delayline_Array_19, i14 %twiddleObj_twiddleTable_M_imag_V_2, i1 %control_count_V_7, i1 %control_bits_V_7, i2 %pf_count_V_5, i5 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i53 %delayline_Array_13, i32 %control_delayline_Array_7, i53 %delayline_Array_5, i14 %twiddleObj_twiddleTable_M_imag_V_3, i1 %control_count_V_9, i1 %control_bits_V_9, i1 %pf_count_V_7, i5 %sample_in_read_count_V_9, i1 %delay_line_stall_9, i55 %delayline_Array_10, i32 %control_delayline_Array_9, i55 %delayline_Array_9, i1 %control_count_V_2, i1 %control_bits_V_2, i5 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i55 %delayline_Array_14, i32 %control_delayline_Array_2, i55 %delayline_Array_2" [../fixed/vitis_fft/hls_ssr_fft.hpp:2581]   --->   Operation 13 'call' 'call_ln2581' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_fftOutData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_fftInData_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_fftInData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_fftInData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_fftInData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_12"   --->   Operation 22 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @p_fftInData_reOrdered_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i128 %p_fftInData_reOrdered, i128 %p_fftInData_reOrdered"   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln2566 = specmemcore void @_ssdm_op_SpecMemCore, i128 %p_fftInData_reOrdered, i64 666, i64 9, i64 18446744073709551615" [../fixed/vitis_fft/hls_ssr_fft.hpp:2566]   --->   Operation 24 'specmemcore' 'specmemcore_ln2566' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %p_fftInData_reOrdered, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @casted_output_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i128 %casted_output, i128 %casted_output"   --->   Operation 26 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln2570 = specmemcore void @_ssdm_op_SpecMemCore, i128 %casted_output, i64 666, i64 9, i64 18446744073709551615" [../fixed/vitis_fft/hls_ssr_fft.hpp:2570]   --->   Operation 27 'specmemcore' 'specmemcore_ln2570' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %casted_output, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln2581 = call void @fftStage, i128 %p_fftInData_reOrdered, i27 %p_fftOutData_0_0_0_0_0, i27 %p_fftOutData_0_0_0_0_03, i27 %p_fftOutData_0_1_0_0_0, i27 %p_fftOutData_0_1_0_0_04, i14 %twiddleObj_twiddleTable_M_imag_V, i1 %control_count_V, i1 %control_bits_V, i4 %pf_count_V, i5 %sample_in_read_count_V, i1 %delay_line_stall, i49 %delayline_Array_6, i32 %control_delayline_Array, i49 %delayline_Array, i14 %twiddleObj_twiddleTable_M_imag_V_1, i1 %control_count_V_5, i1 %control_bits_V_5, i3 %pf_count_V_3, i5 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i51 %delayline_Array_1, i32 %control_delayline_Array_5, i51 %delayline_Array_19, i14 %twiddleObj_twiddleTable_M_imag_V_2, i1 %control_count_V_7, i1 %control_bits_V_7, i2 %pf_count_V_5, i5 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i53 %delayline_Array_13, i32 %control_delayline_Array_7, i53 %delayline_Array_5, i14 %twiddleObj_twiddleTable_M_imag_V_3, i1 %control_count_V_9, i1 %control_bits_V_9, i1 %pf_count_V_7, i5 %sample_in_read_count_V_9, i1 %delay_line_stall_9, i55 %delayline_Array_10, i32 %control_delayline_Array_9, i55 %delayline_Array_9, i1 %control_count_V_2, i1 %control_bits_V_2, i5 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i55 %delayline_Array_14, i32 %control_delayline_Array_2, i55 %delayline_Array_2" [../fixed/vitis_fft/hls_ssr_fft.hpp:2581]   --->   Operation 29 'call' 'call_ln2581' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln2589 = ret" [../fixed/vitis_fft/hls_ssr_fft.hpp:2589]   --->   Operation 30 'ret' 'ret_ln2589' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_fftInData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftInData_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftInData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftInData_0_1_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_fftOutData_0_1_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ control_count_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_count_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pf_count_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_count_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pf_count_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pf_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_count_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pf_count_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ control_count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pf_count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ control_count_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pf_count_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ control_count_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pf_count_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ control_count_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pf_count_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_count_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_fftInData_reOrdered    (alloca              ) [ 0011111]
casted_output            (alloca              ) [ 0111111]
call_ln2573              (call                ) [ 0000000]
call_ln2580              (call                ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000]
empty                    (specchannel         ) [ 0000000]
specmemcore_ln2566       (specmemcore         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty_57                 (specchannel         ) [ 0000000]
specmemcore_ln2570       (specmemcore         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
call_ln2581              (call                ) [ 0000000]
ret_ln2589               (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_fftInData_0_0_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_fftInData_0_0_0_0_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_fftInData_0_1_0_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_fftInData_0_1_0_0_02">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_0_1_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_fftOutData_0_0_0_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_fftOutData_0_0_0_0_03">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_fftOutData_0_1_0_0_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_fftOutData_0_1_0_0_04">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftOutData_0_1_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="control_count_V_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="control_bits_V_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sample_in_read_count_V_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="delay_line_stall_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="delayline_Array_18">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="control_delayline_Array_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="delayline_Array_17">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="control_count_V_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="control_bits_V_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pf_count_V_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sample_in_read_count_V_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="delay_line_stall_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="delayline_Array_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="control_delayline_Array_6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delayline_Array_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="control_count_V_8">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="control_bits_V_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pf_count_V_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="sample_in_read_count_V_8">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="delay_line_stall_8">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="delayline_Array_8">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="control_delayline_Array_8">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="delayline_Array_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="control_count_V_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="control_bits_V_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="pf_count_V_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="sample_in_read_count_V_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="delay_line_stall_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="delayline_Array_12">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="control_delayline_Array_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="delayline_Array_11">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="control_count_V_3">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="control_bits_V_3">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="pf_count_V_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="sample_in_read_count_V_3">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="delay_line_stall_3">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="delayline_Array_16">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="control_delayline_Array_3">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="delayline_Array_15">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="twiddleObj_twiddleTable_M_imag_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="control_count_V">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="control_bits_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="pf_count_V">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="sample_in_read_count_V">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="delay_line_stall">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="delayline_Array_6">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="control_delayline_Array">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="delayline_Array">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="twiddleObj_twiddleTable_M_imag_V_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="control_count_V_5">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_5"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="control_bits_V_5">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_5"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="pf_count_V_3">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V_3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="sample_in_read_count_V_5">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="delay_line_stall_5">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_5"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="delayline_Array_1">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="control_delayline_Array_5">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="delayline_Array_19">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="twiddleObj_twiddleTable_M_imag_V_2">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="control_count_V_7">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_7"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="control_bits_V_7">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_7"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="pf_count_V_5">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V_5"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="sample_in_read_count_V_7">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_7"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="delay_line_stall_7">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_7"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="delayline_Array_13">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="control_delayline_Array_7">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="delayline_Array_5">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="twiddleObj_twiddleTable_M_imag_V_3">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="control_count_V_9">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_9"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="control_bits_V_9">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_9"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="pf_count_V_7">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pf_count_V_7"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="sample_in_read_count_V_9">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_9"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="delay_line_stall_9">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_9"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="delayline_Array_10">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="control_delayline_Array_9">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="delayline_Array_9">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="control_count_V_2">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_2"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="control_bits_V_2">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_2"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="sample_in_read_count_V_2">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_2"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="delay_line_stall_2">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_2"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="delayline_Array_14">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="control_delayline_Array_2">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="delayline_Array_2">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="castArrayS2Streaming<64, 2, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="swap<complex<ap_fixed<22, 7, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftStage"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_fftInData_reOrdered_str"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="casted_output_str"/></StgValue>
</bind>
</comp>

<comp id="226" class="1004" name="p_fftInData_reOrdered_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_fftInData_reOrdered/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="casted_output_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="casted_output/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_s_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="22" slack="0"/>
<pin id="237" dir="0" index="2" bw="22" slack="0"/>
<pin id="238" dir="0" index="3" bw="22" slack="0"/>
<pin id="239" dir="0" index="4" bw="22" slack="0"/>
<pin id="240" dir="0" index="5" bw="128" slack="0"/>
<pin id="241" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2573/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_swap_complex_ap_fixed_22_7_5_3_0_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="128" slack="2"/>
<pin id="250" dir="0" index="2" bw="128" slack="2"/>
<pin id="251" dir="0" index="3" bw="1" slack="0"/>
<pin id="252" dir="0" index="4" bw="1" slack="0"/>
<pin id="253" dir="0" index="5" bw="5" slack="0"/>
<pin id="254" dir="0" index="6" bw="1" slack="0"/>
<pin id="255" dir="0" index="7" bw="45" slack="0"/>
<pin id="256" dir="0" index="8" bw="32" slack="0"/>
<pin id="257" dir="0" index="9" bw="45" slack="0"/>
<pin id="258" dir="0" index="10" bw="1" slack="0"/>
<pin id="259" dir="0" index="11" bw="1" slack="0"/>
<pin id="260" dir="0" index="12" bw="1" slack="0"/>
<pin id="261" dir="0" index="13" bw="5" slack="0"/>
<pin id="262" dir="0" index="14" bw="1" slack="0"/>
<pin id="263" dir="0" index="15" bw="45" slack="0"/>
<pin id="264" dir="0" index="16" bw="32" slack="0"/>
<pin id="265" dir="0" index="17" bw="45" slack="0"/>
<pin id="266" dir="0" index="18" bw="1" slack="0"/>
<pin id="267" dir="0" index="19" bw="1" slack="0"/>
<pin id="268" dir="0" index="20" bw="2" slack="0"/>
<pin id="269" dir="0" index="21" bw="5" slack="0"/>
<pin id="270" dir="0" index="22" bw="1" slack="0"/>
<pin id="271" dir="0" index="23" bw="45" slack="0"/>
<pin id="272" dir="0" index="24" bw="32" slack="0"/>
<pin id="273" dir="0" index="25" bw="45" slack="0"/>
<pin id="274" dir="0" index="26" bw="1" slack="0"/>
<pin id="275" dir="0" index="27" bw="1" slack="0"/>
<pin id="276" dir="0" index="28" bw="3" slack="0"/>
<pin id="277" dir="0" index="29" bw="5" slack="0"/>
<pin id="278" dir="0" index="30" bw="1" slack="0"/>
<pin id="279" dir="0" index="31" bw="45" slack="0"/>
<pin id="280" dir="0" index="32" bw="32" slack="0"/>
<pin id="281" dir="0" index="33" bw="45" slack="0"/>
<pin id="282" dir="0" index="34" bw="1" slack="0"/>
<pin id="283" dir="0" index="35" bw="1" slack="0"/>
<pin id="284" dir="0" index="36" bw="4" slack="0"/>
<pin id="285" dir="0" index="37" bw="5" slack="0"/>
<pin id="286" dir="0" index="38" bw="1" slack="0"/>
<pin id="287" dir="0" index="39" bw="45" slack="0"/>
<pin id="288" dir="0" index="40" bw="32" slack="0"/>
<pin id="289" dir="0" index="41" bw="45" slack="0"/>
<pin id="290" dir="1" index="42" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2580/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fftStage_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="0" slack="0"/>
<pin id="333" dir="0" index="1" bw="128" slack="4"/>
<pin id="334" dir="0" index="2" bw="27" slack="0"/>
<pin id="335" dir="0" index="3" bw="27" slack="0"/>
<pin id="336" dir="0" index="4" bw="27" slack="0"/>
<pin id="337" dir="0" index="5" bw="27" slack="0"/>
<pin id="338" dir="0" index="6" bw="14" slack="0"/>
<pin id="339" dir="0" index="7" bw="1" slack="0"/>
<pin id="340" dir="0" index="8" bw="1" slack="0"/>
<pin id="341" dir="0" index="9" bw="4" slack="0"/>
<pin id="342" dir="0" index="10" bw="5" slack="0"/>
<pin id="343" dir="0" index="11" bw="1" slack="0"/>
<pin id="344" dir="0" index="12" bw="49" slack="0"/>
<pin id="345" dir="0" index="13" bw="32" slack="0"/>
<pin id="346" dir="0" index="14" bw="49" slack="0"/>
<pin id="347" dir="0" index="15" bw="14" slack="0"/>
<pin id="348" dir="0" index="16" bw="1" slack="0"/>
<pin id="349" dir="0" index="17" bw="1" slack="0"/>
<pin id="350" dir="0" index="18" bw="3" slack="0"/>
<pin id="351" dir="0" index="19" bw="5" slack="0"/>
<pin id="352" dir="0" index="20" bw="1" slack="0"/>
<pin id="353" dir="0" index="21" bw="51" slack="0"/>
<pin id="354" dir="0" index="22" bw="32" slack="0"/>
<pin id="355" dir="0" index="23" bw="51" slack="0"/>
<pin id="356" dir="0" index="24" bw="14" slack="0"/>
<pin id="357" dir="0" index="25" bw="1" slack="0"/>
<pin id="358" dir="0" index="26" bw="1" slack="0"/>
<pin id="359" dir="0" index="27" bw="2" slack="0"/>
<pin id="360" dir="0" index="28" bw="5" slack="0"/>
<pin id="361" dir="0" index="29" bw="1" slack="0"/>
<pin id="362" dir="0" index="30" bw="53" slack="0"/>
<pin id="363" dir="0" index="31" bw="32" slack="0"/>
<pin id="364" dir="0" index="32" bw="53" slack="0"/>
<pin id="365" dir="0" index="33" bw="14" slack="0"/>
<pin id="366" dir="0" index="34" bw="1" slack="0"/>
<pin id="367" dir="0" index="35" bw="1" slack="0"/>
<pin id="368" dir="0" index="36" bw="1" slack="0"/>
<pin id="369" dir="0" index="37" bw="5" slack="0"/>
<pin id="370" dir="0" index="38" bw="1" slack="0"/>
<pin id="371" dir="0" index="39" bw="55" slack="0"/>
<pin id="372" dir="0" index="40" bw="32" slack="0"/>
<pin id="373" dir="0" index="41" bw="55" slack="0"/>
<pin id="374" dir="0" index="42" bw="1" slack="0"/>
<pin id="375" dir="0" index="43" bw="1" slack="0"/>
<pin id="376" dir="0" index="44" bw="5" slack="0"/>
<pin id="377" dir="0" index="45" bw="1" slack="0"/>
<pin id="378" dir="0" index="46" bw="55" slack="0"/>
<pin id="379" dir="0" index="47" bw="32" slack="0"/>
<pin id="380" dir="0" index="48" bw="55" slack="0"/>
<pin id="381" dir="1" index="49" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2581/5 "/>
</bind>
</comp>

<comp id="430" class="1005" name="p_fftInData_reOrdered_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="128" slack="2"/>
<pin id="432" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="p_fftInData_reOrdered "/>
</bind>
</comp>

<comp id="436" class="1005" name="casted_output_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="128" slack="0"/>
<pin id="438" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="casted_output "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="229"><net_src comp="180" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="180" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="182" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="234" pin=4"/></net>

<net id="291"><net_src comp="184" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="292"><net_src comp="16" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="247" pin=4"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="247" pin=5"/></net>

<net id="295"><net_src comp="22" pin="0"/><net_sink comp="247" pin=6"/></net>

<net id="296"><net_src comp="24" pin="0"/><net_sink comp="247" pin=7"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="247" pin=8"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="247" pin=9"/></net>

<net id="299"><net_src comp="30" pin="0"/><net_sink comp="247" pin=10"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="247" pin=11"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="247" pin=12"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="247" pin=13"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="247" pin=14"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="247" pin=15"/></net>

<net id="305"><net_src comp="42" pin="0"/><net_sink comp="247" pin=16"/></net>

<net id="306"><net_src comp="44" pin="0"/><net_sink comp="247" pin=17"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="247" pin=18"/></net>

<net id="308"><net_src comp="48" pin="0"/><net_sink comp="247" pin=19"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="247" pin=20"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="247" pin=21"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="247" pin=22"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="247" pin=23"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="247" pin=24"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="247" pin=25"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="247" pin=26"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="247" pin=27"/></net>

<net id="317"><net_src comp="66" pin="0"/><net_sink comp="247" pin=28"/></net>

<net id="318"><net_src comp="68" pin="0"/><net_sink comp="247" pin=29"/></net>

<net id="319"><net_src comp="70" pin="0"/><net_sink comp="247" pin=30"/></net>

<net id="320"><net_src comp="72" pin="0"/><net_sink comp="247" pin=31"/></net>

<net id="321"><net_src comp="74" pin="0"/><net_sink comp="247" pin=32"/></net>

<net id="322"><net_src comp="76" pin="0"/><net_sink comp="247" pin=33"/></net>

<net id="323"><net_src comp="78" pin="0"/><net_sink comp="247" pin=34"/></net>

<net id="324"><net_src comp="80" pin="0"/><net_sink comp="247" pin=35"/></net>

<net id="325"><net_src comp="82" pin="0"/><net_sink comp="247" pin=36"/></net>

<net id="326"><net_src comp="84" pin="0"/><net_sink comp="247" pin=37"/></net>

<net id="327"><net_src comp="86" pin="0"/><net_sink comp="247" pin=38"/></net>

<net id="328"><net_src comp="88" pin="0"/><net_sink comp="247" pin=39"/></net>

<net id="329"><net_src comp="90" pin="0"/><net_sink comp="247" pin=40"/></net>

<net id="330"><net_src comp="92" pin="0"/><net_sink comp="247" pin=41"/></net>

<net id="382"><net_src comp="186" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="383"><net_src comp="8" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="384"><net_src comp="10" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="385"><net_src comp="12" pin="0"/><net_sink comp="331" pin=4"/></net>

<net id="386"><net_src comp="14" pin="0"/><net_sink comp="331" pin=5"/></net>

<net id="387"><net_src comp="94" pin="0"/><net_sink comp="331" pin=6"/></net>

<net id="388"><net_src comp="96" pin="0"/><net_sink comp="331" pin=7"/></net>

<net id="389"><net_src comp="98" pin="0"/><net_sink comp="331" pin=8"/></net>

<net id="390"><net_src comp="100" pin="0"/><net_sink comp="331" pin=9"/></net>

<net id="391"><net_src comp="102" pin="0"/><net_sink comp="331" pin=10"/></net>

<net id="392"><net_src comp="104" pin="0"/><net_sink comp="331" pin=11"/></net>

<net id="393"><net_src comp="106" pin="0"/><net_sink comp="331" pin=12"/></net>

<net id="394"><net_src comp="108" pin="0"/><net_sink comp="331" pin=13"/></net>

<net id="395"><net_src comp="110" pin="0"/><net_sink comp="331" pin=14"/></net>

<net id="396"><net_src comp="112" pin="0"/><net_sink comp="331" pin=15"/></net>

<net id="397"><net_src comp="114" pin="0"/><net_sink comp="331" pin=16"/></net>

<net id="398"><net_src comp="116" pin="0"/><net_sink comp="331" pin=17"/></net>

<net id="399"><net_src comp="118" pin="0"/><net_sink comp="331" pin=18"/></net>

<net id="400"><net_src comp="120" pin="0"/><net_sink comp="331" pin=19"/></net>

<net id="401"><net_src comp="122" pin="0"/><net_sink comp="331" pin=20"/></net>

<net id="402"><net_src comp="124" pin="0"/><net_sink comp="331" pin=21"/></net>

<net id="403"><net_src comp="126" pin="0"/><net_sink comp="331" pin=22"/></net>

<net id="404"><net_src comp="128" pin="0"/><net_sink comp="331" pin=23"/></net>

<net id="405"><net_src comp="130" pin="0"/><net_sink comp="331" pin=24"/></net>

<net id="406"><net_src comp="132" pin="0"/><net_sink comp="331" pin=25"/></net>

<net id="407"><net_src comp="134" pin="0"/><net_sink comp="331" pin=26"/></net>

<net id="408"><net_src comp="136" pin="0"/><net_sink comp="331" pin=27"/></net>

<net id="409"><net_src comp="138" pin="0"/><net_sink comp="331" pin=28"/></net>

<net id="410"><net_src comp="140" pin="0"/><net_sink comp="331" pin=29"/></net>

<net id="411"><net_src comp="142" pin="0"/><net_sink comp="331" pin=30"/></net>

<net id="412"><net_src comp="144" pin="0"/><net_sink comp="331" pin=31"/></net>

<net id="413"><net_src comp="146" pin="0"/><net_sink comp="331" pin=32"/></net>

<net id="414"><net_src comp="148" pin="0"/><net_sink comp="331" pin=33"/></net>

<net id="415"><net_src comp="150" pin="0"/><net_sink comp="331" pin=34"/></net>

<net id="416"><net_src comp="152" pin="0"/><net_sink comp="331" pin=35"/></net>

<net id="417"><net_src comp="154" pin="0"/><net_sink comp="331" pin=36"/></net>

<net id="418"><net_src comp="156" pin="0"/><net_sink comp="331" pin=37"/></net>

<net id="419"><net_src comp="158" pin="0"/><net_sink comp="331" pin=38"/></net>

<net id="420"><net_src comp="160" pin="0"/><net_sink comp="331" pin=39"/></net>

<net id="421"><net_src comp="162" pin="0"/><net_sink comp="331" pin=40"/></net>

<net id="422"><net_src comp="164" pin="0"/><net_sink comp="331" pin=41"/></net>

<net id="423"><net_src comp="166" pin="0"/><net_sink comp="331" pin=42"/></net>

<net id="424"><net_src comp="168" pin="0"/><net_sink comp="331" pin=43"/></net>

<net id="425"><net_src comp="170" pin="0"/><net_sink comp="331" pin=44"/></net>

<net id="426"><net_src comp="172" pin="0"/><net_sink comp="331" pin=45"/></net>

<net id="427"><net_src comp="174" pin="0"/><net_sink comp="331" pin=46"/></net>

<net id="428"><net_src comp="176" pin="0"/><net_sink comp="331" pin=47"/></net>

<net id="429"><net_src comp="178" pin="0"/><net_sink comp="331" pin=48"/></net>

<net id="433"><net_src comp="226" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="439"><net_src comp="230" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="234" pin=5"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="247" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_fftOutData_0_0_0_0_0 | {5 6 }
	Port: p_fftOutData_0_0_0_0_03 | {5 6 }
	Port: p_fftOutData_0_1_0_0_0 | {5 6 }
	Port: p_fftOutData_0_1_0_0_04 | {5 6 }
	Port: control_count_V_4 | {3 4 }
	Port: control_bits_V_4 | {3 4 }
	Port: sample_in_read_count_V_4 | {3 4 }
	Port: delay_line_stall_4 | {3 4 }
	Port: delayline_Array_18 | {3 4 }
	Port: control_delayline_Array_4 | {3 4 }
	Port: delayline_Array_17 | {3 4 }
	Port: control_count_V_6 | {3 4 }
	Port: control_bits_V_6 | {3 4 }
	Port: pf_count_V_4 | {3 4 }
	Port: sample_in_read_count_V_6 | {3 4 }
	Port: delay_line_stall_6 | {3 4 }
	Port: delayline_Array_4 | {3 4 }
	Port: control_delayline_Array_6 | {3 4 }
	Port: delayline_Array_3 | {3 4 }
	Port: control_count_V_8 | {3 4 }
	Port: control_bits_V_8 | {3 4 }
	Port: pf_count_V_6 | {3 4 }
	Port: sample_in_read_count_V_8 | {3 4 }
	Port: delay_line_stall_8 | {3 4 }
	Port: delayline_Array_8 | {3 4 }
	Port: control_delayline_Array_8 | {3 4 }
	Port: delayline_Array_7 | {3 4 }
	Port: control_count_V_1 | {3 4 }
	Port: control_bits_V_1 | {3 4 }
	Port: pf_count_V_1 | {3 4 }
	Port: sample_in_read_count_V_1 | {3 4 }
	Port: delay_line_stall_1 | {3 4 }
	Port: delayline_Array_12 | {3 4 }
	Port: control_delayline_Array_1 | {3 4 }
	Port: delayline_Array_11 | {3 4 }
	Port: control_count_V_3 | {3 4 }
	Port: control_bits_V_3 | {3 4 }
	Port: pf_count_V_2 | {3 4 }
	Port: sample_in_read_count_V_3 | {3 4 }
	Port: delay_line_stall_3 | {3 4 }
	Port: delayline_Array_16 | {3 4 }
	Port: control_delayline_Array_3 | {3 4 }
	Port: delayline_Array_15 | {3 4 }
	Port: twiddleObj_twiddleTable_M_imag_V | {}
	Port: control_count_V | {5 6 }
	Port: control_bits_V | {5 6 }
	Port: pf_count_V | {5 6 }
	Port: sample_in_read_count_V | {5 6 }
	Port: delay_line_stall | {5 6 }
	Port: delayline_Array_6 | {5 6 }
	Port: control_delayline_Array | {5 6 }
	Port: delayline_Array | {5 6 }
	Port: twiddleObj_twiddleTable_M_imag_V_1 | {}
	Port: control_count_V_5 | {5 6 }
	Port: control_bits_V_5 | {5 6 }
	Port: pf_count_V_3 | {5 6 }
	Port: sample_in_read_count_V_5 | {5 6 }
	Port: delay_line_stall_5 | {5 6 }
	Port: delayline_Array_1 | {5 6 }
	Port: control_delayline_Array_5 | {5 6 }
	Port: delayline_Array_19 | {5 6 }
	Port: twiddleObj_twiddleTable_M_imag_V_2 | {}
	Port: control_count_V_7 | {5 6 }
	Port: control_bits_V_7 | {5 6 }
	Port: pf_count_V_5 | {5 6 }
	Port: sample_in_read_count_V_7 | {5 6 }
	Port: delay_line_stall_7 | {5 6 }
	Port: delayline_Array_13 | {5 6 }
	Port: control_delayline_Array_7 | {5 6 }
	Port: delayline_Array_5 | {5 6 }
	Port: twiddleObj_twiddleTable_M_imag_V_3 | {}
	Port: control_count_V_9 | {5 6 }
	Port: control_bits_V_9 | {5 6 }
	Port: pf_count_V_7 | {5 6 }
	Port: sample_in_read_count_V_9 | {5 6 }
	Port: delay_line_stall_9 | {5 6 }
	Port: delayline_Array_10 | {5 6 }
	Port: control_delayline_Array_9 | {5 6 }
	Port: delayline_Array_9 | {5 6 }
	Port: control_count_V_2 | {5 6 }
	Port: control_bits_V_2 | {5 6 }
	Port: sample_in_read_count_V_2 | {5 6 }
	Port: delay_line_stall_2 | {5 6 }
	Port: delayline_Array_14 | {5 6 }
	Port: control_delayline_Array_2 | {5 6 }
	Port: delayline_Array_2 | {5 6 }
 - Input state : 
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : p_fftInData_0_0_0_0_0 | {1 2 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : p_fftInData_0_0_0_0_01 | {1 2 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : p_fftInData_0_1_0_0_0 | {1 2 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : p_fftInData_0_1_0_0_02 | {1 2 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_count_V_4 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_bits_V_4 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : sample_in_read_count_V_4 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delay_line_stall_4 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_18 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_delayline_Array_4 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_17 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_count_V_6 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_bits_V_6 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : pf_count_V_4 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : sample_in_read_count_V_6 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delay_line_stall_6 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_4 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_delayline_Array_6 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_3 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_count_V_8 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_bits_V_8 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : pf_count_V_6 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : sample_in_read_count_V_8 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delay_line_stall_8 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_8 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_delayline_Array_8 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_7 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_count_V_1 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_bits_V_1 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : pf_count_V_1 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : sample_in_read_count_V_1 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delay_line_stall_1 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_12 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_delayline_Array_1 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_11 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_count_V_3 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_bits_V_3 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : pf_count_V_2 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : sample_in_read_count_V_3 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delay_line_stall_3 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_16 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_delayline_Array_3 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_15 | {3 4 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : twiddleObj_twiddleTable_M_imag_V | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_count_V | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_bits_V | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : pf_count_V | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : sample_in_read_count_V | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delay_line_stall | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_6 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_delayline_Array | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : twiddleObj_twiddleTable_M_imag_V_1 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_count_V_5 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_bits_V_5 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : pf_count_V_3 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : sample_in_read_count_V_5 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delay_line_stall_5 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_1 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_delayline_Array_5 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_19 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : twiddleObj_twiddleTable_M_imag_V_2 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_count_V_7 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_bits_V_7 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : pf_count_V_5 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : sample_in_read_count_V_7 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delay_line_stall_7 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_13 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_delayline_Array_7 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_5 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : twiddleObj_twiddleTable_M_imag_V_3 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_count_V_9 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_bits_V_9 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : pf_count_V_7 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : sample_in_read_count_V_9 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delay_line_stall_9 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_10 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_delayline_Array_9 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_9 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_count_V_2 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_bits_V_2 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : sample_in_read_count_V_2 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delay_line_stall_2 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_14 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : control_delayline_Array_2 | {5 6 }
	Port: innerFFT<64, 2, 1, 1, 0, 0, 0, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<22, 7, 5, 3, 0> >, complex<ap_fixed<27, 14, 5, 3, 0> > > : delayline_Array_2 | {5 6 }
  - Chain level:
	State 1
		call_ln2573 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                                         Functional Unit                                        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_s_fu_234 |    0    |    0    |    0    |    11   |    21   |    0    |
|   call   |                          grp_swap_complex_ap_fixed_22_7_5_3_0_s_fu_247                         |    0    |    0    |  2.135  |   1922  |   736   |    0    |
|          |                                       grp_fftStage_fu_331                                      |    0    |    20   |  26.047 |   5601  |   4836  |    0    |
|----------|------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                                                |    0    |    20   |  28.182 |   7534  |   5593  |    0    |
|----------|------------------------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    casted_output_reg_436    |   128  |
|p_fftInData_reOrdered_reg_430|   128  |
+-----------------------------+--------+
|            Total            |   256  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   20   |   28   |  7534  |  5593  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   256  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   20   |   28   |  7790  |  5593  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
