# Compile of moore10010.v was successful.
# Compile of moore10010.vo was successful.
# Compile of TB.v was successful.
# Compile of moore10010.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui -L altera_ver -L cycloneiv_ver -sdftyp /CUT2=C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo work.moore10010TB
# vsim -gui -L altera_ver -L cycloneiv_ver -sdftyp "/CUT2=C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo" work.moore10010TB 
# Start time: 19:02:39 on Jun 11,2021
# Loading work.moore10010TB
# Loading work.moore10010
# Loading work.moore10010_synth
# Loading work.hard_block
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(158): Failed to find INSTANCE '\ns.D~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(214): Failed to find INSTANCE '\w~0 '.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# Loading altera_ver.PRIM_GDFF_LOW
# ** Error: (vsim-SDF-3445) Failed to parse SDF file "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo".
#    Time: 0 ps  Iteration: 0  Instance: /moore10010TB File: C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/TB.v
# Error loading design
# End time: 19:02:40 on Jun 11,2021, Elapsed time: 0:00:01
# Errors: 4, Warnings: 3
# Compile of moore10010.vo was successful.
# Compile of TB.v was successful.
vsim -gui -L altera_ver -L cycloneiv_ver -sdftyp /CUT2=C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo work.moore10010TB
# vsim -gui -L altera_ver -L cycloneiv_ver -sdftyp "/CUT2=C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo" work.moore10010TB 
# Start time: 19:08:01 on Jun 11,2021
# Loading work.moore10010TB
# Loading work.moore10010
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(82): Failed to find INSTANCE '\Selector1~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(128): Failed to find INSTANCE '\Selector2~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(55): Failed to find INSTANCE '\clk~input '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(64): Failed to find INSTANCE '\clk~inputclkctrl '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(73): Failed to find INSTANCE '\j~input '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(158): Failed to find INSTANCE '\ns.D~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(186): Failed to find INSTANCE '\ns.E~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(112): Failed to find INSTANCE '\ps.B '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(142): Failed to find INSTANCE '\ps.C '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(170): Failed to find INSTANCE '\ps.D '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(198): Failed to find INSTANCE '\ps.E '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(94): Failed to find INSTANCE '\rst~input '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(103): Failed to find INSTANCE '\rst~inputclkctrl '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(214): Failed to find INSTANCE '\w~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(45): Failed to find INSTANCE '\w~output '.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# ** Fatal: SDF files require Intel FPGA Edition primitive library
#    Time: 0 ps  Iteration: 0  Instance: /moore10010TB File: C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/TB.v
# FATAL ERROR while loading design
# Error loading design
# End time: 19:08:01 on Jun 11,2021, Elapsed time: 0:00:00
# Errors: 17, Warnings: 3
# Compile of moore10010.vo was successful.
vsim -gui -L altera_ver -L cycloneiv_ver -sdftyp /CUT2=C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo work.moore10010TB
# vsim -gui -L altera_ver -L cycloneiv_ver -sdftyp "/CUT2=C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo" work.moore10010TB 
# Start time: 19:09:24 on Jun 11,2021
# Loading work.moore10010TB
# Loading work.moore10010
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(82): Failed to find INSTANCE '\Selector1~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(128): Failed to find INSTANCE '\Selector2~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(55): Failed to find INSTANCE '\clk~input '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(64): Failed to find INSTANCE '\clk~inputclkctrl '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(73): Failed to find INSTANCE '\j~input '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(158): Failed to find INSTANCE '\ns.D~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(186): Failed to find INSTANCE '\ns.E~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(112): Failed to find INSTANCE '\ps.B '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(142): Failed to find INSTANCE '\ps.C '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(170): Failed to find INSTANCE '\ps.D '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(198): Failed to find INSTANCE '\ps.E '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(94): Failed to find INSTANCE '\rst~input '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(103): Failed to find INSTANCE '\rst~inputclkctrl '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(214): Failed to find INSTANCE '\w~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(45): Failed to find INSTANCE '\w~output '.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# ** Fatal: SDF files require Intel FPGA Edition primitive library
#    Time: 0 ps  Iteration: 0  Instance: /moore10010TB File: C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/TB.v
# FATAL ERROR while loading design
# Error loading design
# End time: 19:09:25 on Jun 11,2021, Elapsed time: 0:00:01
# Errors: 17, Warnings: 2
# Compile of moore10010.v was successful.
vsim -gui -L altera_ver -L cycloneiv_ver -sdftyp /CUT2=C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo work.moore10010TB
# vsim -gui -L altera_ver -L cycloneiv_ver -sdftyp "/CUT2=C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo" work.moore10010TB 
# Start time: 19:10:24 on Jun 11,2021
# Loading work.moore10010TB
# Loading work.moore10010
# Loading instances from C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(82): Failed to find INSTANCE '\Selector1~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(128): Failed to find INSTANCE '\Selector2~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(55): Failed to find INSTANCE '\clk~input '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(64): Failed to find INSTANCE '\clk~inputclkctrl '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(73): Failed to find INSTANCE '\j~input '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(158): Failed to find INSTANCE '\ns.D~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(186): Failed to find INSTANCE '\ns.E~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(112): Failed to find INSTANCE '\ps.B '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(142): Failed to find INSTANCE '\ps.C '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(170): Failed to find INSTANCE '\ps.D '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(198): Failed to find INSTANCE '\ps.E '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(94): Failed to find INSTANCE '\rst~input '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(103): Failed to find INSTANCE '\rst~inputclkctrl '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(214): Failed to find INSTANCE '\w~0 '.
# ** Error (suppressible): (vsim-SDF-3250) C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo(45): Failed to find INSTANCE '\w~output '.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# ** Fatal: SDF files require Intel FPGA Edition primitive library
#    Time: 0 ps  Iteration: 0  Instance: /moore10010TB File: C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/TB.v
# FATAL ERROR while loading design
# Error loading design
# End time: 19:10:25 on Jun 11,2021, Elapsed time: 0:00:01
# Errors: 17, Warnings: 2
# Load canceled
# Compile of moore10010.vo was successful.
# Compile of TB.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui -L altera_ver -L cycloneiv_ver -sdftyp /CUT2=C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo work.moore10010TB
# vsim -gui -L altera_ver -L cycloneiv_ver -sdftyp "/CUT2=C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo" work.moore10010TB 
# Start time: 19:14:08 on Jun 11,2021
# Loading work.moore10010TB
# Loading work.moore10010
# Loading work.hard_block
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo
# Loading instances from moore10010_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo
# Loading timing data from moore10010_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /moore10010TB File: C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/TB.v
add wave -position end  sim:/moore10010TB/cclk
add wave -position end  sim:/moore10010TB/jj
add wave -position end  sim:/moore10010TB/rrst
add wave -position end  sim:/moore10010TB/post
run -all
# ** Note: $stop    : C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/TB.v(20)
#    Time: 891 ns  Iteration: 0  Instance: /moore10010TB
# Break in Module moore10010TB at C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/TB.v line 20
quit -sim
# End time: 19:14:58 on Jun 11,2021, Elapsed time: 0:00:50
# Errors: 0, Warnings: 3
# Compile of moore10010.vo was successful.
# Compile of TB.v was successful.
# Compile of moore10010.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui -L altera_ver -L cycloneiv_ver -sdftyp /CUT2=C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo work.moore10010TB
# vsim -gui -L altera_ver -L cycloneiv_ver -sdftyp "/CUT2=C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo" work.moore10010TB 
# Start time: 19:15:30 on Jun 11,2021
# Loading work.moore10010TB
# Loading work.moore10010_pre
# Loading work.moore10010
# Loading work.hard_block
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading instances from C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo
# Loading instances from moore10010_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/moore10010_v.sdo
# Loading timing data from moore10010_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /moore10010TB File: C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/TB.v
add wave -position end  sim:/moore10010TB/cclk
add wave -position end  sim:/moore10010TB/jj
add wave -position end  sim:/moore10010TB/rrst
add wave -position end  sim:/moore10010TB/pre
add wave -position end  sim:/moore10010TB/post
run -all
# ** Note: $stop    : C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/TB.v(20)
#    Time: 891 ns  Iteration: 0  Instance: /moore10010TB
# Break in Module moore10010TB at C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project5-2/simulation/modelsim/TB.v line 20
quit -sim
# End time: 19:27:43 on Jun 11,2021, Elapsed time: 0:12:13
# Errors: 0, Warnings: 3
