# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../clock_test.gen/sources_1/ip/clk_wiz_22" \
"clock_test_func_impl.v" \

# Do not sort compile order
nosort
