INFO: [VRFC 10-163] Analyzing VHDL file "E:/XLINIX/viv_projects/project_21/project_13.ip_user_files/bd/design_3/ip/design_3_c_counter_binary_0_1/sim/design_3_c_counter_binary_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_3_c_counter_binary_0_1'
