\doxysection{C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+ll\+\_\+fsmc.h File Reference}
\hypertarget{stm32f4xx__ll__fsmc_8h}{}\label{stm32f4xx__ll__fsmc_8h}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_fsmc.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_fsmc.h}}


Header file of FSMC HAL module.  


{\ttfamily \#include "{}stm32f4xx\+\_\+hal\+\_\+def.\+h"{}}\newline
Include dependency graph for stm32f4xx\+\_\+ll\+\_\+fsmc.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__ll__fsmc_8h__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga092a1fcc2e841ea9b3498a5a10aa014d}{FMC\+\_\+\+WRITE\+\_\+\+OPERATION\+\_\+\+DISABLE}}~FSMC\+\_\+\+WRITE\+\_\+\+OPERATION\+\_\+\+DISABLE
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga80e96126e1aa1194164504b1e76b5fb6}{FMC\+\_\+\+WRITE\+\_\+\+OPERATION\+\_\+\+ENABLE}}~FSMC\+\_\+\+WRITE\+\_\+\+OPERATION\+\_\+\+ENABLE
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gabfc59a8d291d1cc049e657d021ead97c}{FMC\+\_\+\+NORSRAM\+\_\+\+MEM\+\_\+\+BUS\+\_\+\+WIDTH\+\_\+8}}~FSMC\+\_\+\+NORSRAM\+\_\+\+MEM\+\_\+\+BUS\+\_\+\+WIDTH\+\_\+8
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gab170b7221689e0db870c4173331ead46}{FMC\+\_\+\+NORSRAM\+\_\+\+MEM\+\_\+\+BUS\+\_\+\+WIDTH\+\_\+16}}~FSMC\+\_\+\+NORSRAM\+\_\+\+MEM\+\_\+\+BUS\+\_\+\+WIDTH\+\_\+16
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga705a55384cfbc4ff4492708a4efad6a3}{FMC\+\_\+\+NORSRAM\+\_\+\+MEM\+\_\+\+BUS\+\_\+\+WIDTH\+\_\+32}}~FSMC\+\_\+\+NORSRAM\+\_\+\+MEM\+\_\+\+BUS\+\_\+\+WIDTH\+\_\+32
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}}~FSMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga622edd64de89d4a45a09947818be1082}{FMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+Type\+Def}}~FSMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+Type\+Def
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gad529724fc3960dd8414ada02caa065b2}{FMC\+\_\+\+NORSRAM\+\_\+\+Init\+Type\+Def}}~FSMC\+\_\+\+NORSRAM\+\_\+\+Init\+Type\+Def
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga11bfe33266edbe384abe8942a1c9eaaf}{FMC\+\_\+\+NORSRAM\+\_\+\+Timing\+Type\+Def}}~FSMC\+\_\+\+NORSRAM\+\_\+\+Timing\+Type\+Def
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gadcd17e1723f3c9ae54fb91c4e209a977}{FMC\+\_\+\+NORSRAM\+\_\+\+Init}}~FSMC\+\_\+\+NORSRAM\+\_\+\+Init
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga536dc9a6ede50df68d55d8460e23c8e7}{FMC\+\_\+\+NORSRAM\+\_\+\+Timing\+\_\+\+Init}}~FSMC\+\_\+\+NORSRAM\+\_\+\+Timing\+\_\+\+Init
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga94507a9a975471fca77486a27c2fd5af}{FMC\+\_\+\+NORSRAM\+\_\+\+Extended\+\_\+\+Timing\+\_\+\+Init}}~FSMC\+\_\+\+NORSRAM\+\_\+\+Extended\+\_\+\+Timing\+\_\+\+Init
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga287693ca1f2a4b4b70fa5657645a1d92}{FMC\+\_\+\+NORSRAM\+\_\+\+De\+Init}}~FSMC\+\_\+\+NORSRAM\+\_\+\+De\+Init
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga80b74385930a4c50e0fbfa499419c791}{FMC\+\_\+\+NORSRAM\+\_\+\+Write\+Operation\+\_\+\+Enable}}~FSMC\+\_\+\+NORSRAM\+\_\+\+Write\+Operation\+\_\+\+Enable
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga78715eb3516afb14dd90863df43388cf}{FMC\+\_\+\+NORSRAM\+\_\+\+Write\+Operation\+\_\+\+Disable}}~FSMC\+\_\+\+NORSRAM\+\_\+\+Write\+Operation\+\_\+\+Disable
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gaa8b789b3dc6094d3f5181f12b3e9f4ac}{\+\_\+\+\_\+\+FMC\+\_\+\+NORSRAM\+\_\+\+ENABLE}}~\+\_\+\+\_\+\+FSMC\+\_\+\+NORSRAM\+\_\+\+ENABLE
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga8d77627d08b6f6d2f5e7e0d8d0ecbc82}{\+\_\+\+\_\+\+FMC\+\_\+\+NORSRAM\+\_\+\+DISABLE}}~\+\_\+\+\_\+\+FSMC\+\_\+\+NORSRAM\+\_\+\+DISABLE
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}}~FSMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga622edd64de89d4a45a09947818be1082}{FMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+Type\+Def}}~FSMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+Type\+Def
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga9c2af2ebad5bc8404a246fa7b2f0b926}{FMC\+\_\+\+NORSRAM\+\_\+\+DEVICE}}~FSMC\+\_\+\+NORSRAM\+\_\+\+DEVICE
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c82a799431ec0d711161bb1277c9a0b}{FMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+DEVICE}}~FSMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+DEVICE
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\+\_\+\+NORSRAM\+\_\+\+BANK1}}~FSMC\+\_\+\+NORSRAM\+\_\+\+BANK1
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga62300a734aa0e396592f6f7635b634e9}{FMC\+\_\+\+NORSRAM\+\_\+\+BANK2}}~FSMC\+\_\+\+NORSRAM\+\_\+\+BANK2
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga6f7b4268d1fd3acb923f92b8907968fe}{FMC\+\_\+\+NORSRAM\+\_\+\+BANK3}}~FSMC\+\_\+\+NORSRAM\+\_\+\+BANK3
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga6a73f7db63d0a0c1295916101954cfca}{FMC\+\_\+\+IT\+\_\+\+RISING\+\_\+\+EDGE}}~FSMC\+\_\+\+IT\+\_\+\+RISING\+\_\+\+EDGE
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga6b575231b100951258acaebd3408101b}{FMC\+\_\+\+IT\+\_\+\+LEVEL}}~FSMC\+\_\+\+IT\+\_\+\+LEVEL
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gabb1de5c7521639d0f954aa8d7899d696}{FMC\+\_\+\+IT\+\_\+\+FALLING\+\_\+\+EDGE}}~FSMC\+\_\+\+IT\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gad80be6ea9a033869214a46a0a92f223d}{FMC\+\_\+\+IT\+\_\+\+REFRESH\+\_\+\+ERROR}}~FSMC\+\_\+\+IT\+\_\+\+REFRESH\+\_\+\+ERROR
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga697cdef648bd297ceb4d0f381661f9b0}{FMC\+\_\+\+FLAG\+\_\+\+RISING\+\_\+\+EDGE}}~FSMC\+\_\+\+FLAG\+\_\+\+RISING\+\_\+\+EDGE
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gab2638c082cb1f005a12aaac211c2bca3}{FMC\+\_\+\+FLAG\+\_\+\+LEVEL}}~FSMC\+\_\+\+FLAG\+\_\+\+LEVEL
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gadade0d8bc3889dee0e5cdb5c35ccb46c}{FMC\+\_\+\+FLAG\+\_\+\+FALLING\+\_\+\+EDGE}}~FSMC\+\_\+\+FLAG\+\_\+\+FALLING\+\_\+\+EDGE
\item 
\#define \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gaea0e27112081804b8a00a6d1d51e3787}{FMC\+\_\+\+FLAG\+\_\+\+FEMPT}}~FSMC\+\_\+\+FLAG\+\_\+\+FEMPT
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of FSMC HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2016 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \mbox{\hyperlink{stm32f4xx__ll__fsmc_8h_source}{stm32f4xx\+\_\+ll\+\_\+fsmc.\+h}}.

