HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\fpga_J-2015.03M-SP1-2\bin\mbin\assistant
Implementation;Synthesis;RootName:CU_TOP
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||CU_TOP.srr(26);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/26||WOLF_CONTROLLER.vhd(247);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd'/linenumber/247
Implementation;Synthesis|| CL240 ||@W:led2 is not assigned a value (floating) -- simulation mismatch possible. ||CU_TOP.srr(28);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/28||WOLF_CONTROLLER.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd'/linenumber/53
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit main_uart_data_out(3) to a constant 0||CU_TOP.srr(33);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/33||WOLF_CONTROLLER.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd'/linenumber/185
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit main_uart_data_out(4) to a constant 0||CU_TOP.srr(34);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/34||WOLF_CONTROLLER.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd'/linenumber/185
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit main_uart_data_out(5) to a constant 0||CU_TOP.srr(35);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/35||WOLF_CONTROLLER.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd'/linenumber/185
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit main_uart_data_out(6) to a constant 0||CU_TOP.srr(36);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/36||WOLF_CONTROLLER.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd'/linenumber/185
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit main_uart_data_out(7) to a constant 0||CU_TOP.srr(37);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/37||WOLF_CONTROLLER.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd'/linenumber/185
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 3 of main_uart_data_out(7 downto 0)  ||CU_TOP.srr(38);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/38||WOLF_CONTROLLER.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\WOLF_CONTROLLER.vhd'/linenumber/185
Implementation;Synthesis|| CD434 ||@W:Signal rx_dout_reg in the sensitivity list is not used in the process||CU_TOP.srr(42);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/42||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\CoreUART.vhd'/linenumber/265
Implementation;Synthesis|| CD434 ||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process||CU_TOP.srr(43);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/43||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\CoreUART.vhd'/linenumber/265
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||CU_TOP.srr(44);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/44||CoreUART.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\CoreUART.vhd'/linenumber/392
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||CU_TOP.srr(49);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/49||Rx_async.vhd(253);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\Rx_async.vhd'/linenumber/253
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||CU_TOP.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/51||Rx_async.vhd(318);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\Rx_async.vhd'/linenumber/318
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||CU_TOP.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/52||Rx_async.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\Rx_async.vhd'/linenumber/423
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fifo_read_en0 to a constant 1||CU_TOP.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/58||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\Tx_async.vhd'/linenumber/134
Implementation;Synthesis|| CL169 ||@W:Pruning register fifo_read_en0  ||CU_TOP.srr(59);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/59||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\Tx_async.vhd'/linenumber/134
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||CU_TOP.srr(68);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/68||Clock_gen.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\Clock_gen.vhd'/linenumber/198
Implementation;Synthesis|| CL169 ||@W:Pruning register overflow_reg_3  ||CU_TOP.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/71||CoreUART.vhd(439);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\CoreUART.vhd'/linenumber/439
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_dout_reg_empty_5  ||CU_TOP.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/72||CoreUART.vhd(414);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\CoreUART.vhd'/linenumber/414
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_dout_reg_5(7 downto 0)  ||CU_TOP.srr(73);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/73||CoreUART.vhd(399);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\CoreUART.vhd'/linenumber/399
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_state_4(1 downto 0)  ||CU_TOP.srr(74);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/74||CoreUART.vhd(367);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\CoreUART.vhd'/linenumber/367
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_framing_error_reg0_3  ||CU_TOP.srr(75);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/75||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\CoreUART.vhd'/linenumber/350
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_framing_error_reg_3  ||CU_TOP.srr(76);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/76||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\CoreUART.vhd'/linenumber/350
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_parity_reg0_3  ||CU_TOP.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/77||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\CoreUART.vhd'/linenumber/333
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_parity_reg_3  ||CU_TOP.srr(78);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/78||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\CoreUART.vhd'/linenumber/333
Implementation;Synthesis|| CL169 ||@W:Pruning register fifo_write_tx_4  ||CU_TOP.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/79||CoreUART.vhd(245);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\CoreUART.vhd'/linenumber/245
Implementation;Synthesis|| CL189 ||@W:Register bit half_duty_new(4) is always 0, optimizing ...||CU_TOP.srr(87);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/87||CUTTER_PWM.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\CUTTER_PWM.vhd'/linenumber/48
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of half_duty_new(4 downto 0)  ||CU_TOP.srr(88);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/88||CUTTER_PWM.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\CUTTER_PWM.vhd'/linenumber/48
Implementation;Synthesis|| CL189 ||@W:Register bit half_duty_0(4) is always 0, optimizing ...||CU_TOP.srr(89);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/89||CUTTER_PWM.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\CUTTER_PWM.vhd'/linenumber/48
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of half_duty_0(4 downto 0)  ||CU_TOP.srr(90);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/90||CUTTER_PWM.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\CUTTER_PWM.vhd'/linenumber/48
Implementation;Synthesis|| CL246 ||@W:Input port bits 3 to 0 of duty(7 downto 0) are unused ||CU_TOP.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/91||CUTTER_PWM.vhd(34);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\hdl\CUTTER_PWM.vhd'/linenumber/34
Implementation;Synthesis|| CL159 ||@W:Input tx_dout_reg is unused||CU_TOP.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/101||Tx_async.vhd(45);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\Tx_async.vhd'/linenumber/45
Implementation;Synthesis|| CL159 ||@W:Input fifo_empty is unused||CU_TOP.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/102||Tx_async.vhd(46);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\Tx_async.vhd'/linenumber/46
Implementation;Synthesis|| CL159 ||@W:Input fifo_full is unused||CU_TOP.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/103||Tx_async.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\component\work\CU_TOP\FPGA_UART\rtl\vhdl\core\Tx_async.vhd'/linenumber/47
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CU_TOP|CLK which controls 173 sequential elements including CUTTER_PWM_inst_0.pwm_out[0]. This clock has no specified timing constraint which may adversely impact design performance. ||CU_TOP.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/186||cutter_pwm.vhd(48);liberoaction://cross_probe/hdl/file/'c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\cutter_pwm.vhd'/linenumber/48
Implementation;Synthesis|| MT530 ||@W:Found inferred clock system_clock|m_time_inferred_clock[25] which controls 13 sequential elements including WOLF_CONTROLLER_inst_0.sec_since_res[12:0]. This clock has no specified timing constraint which may adversely impact design performance. ||CU_TOP.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/187||wolf_controller.vhd(108);liberoaction://cross_probe/hdl/file/'c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\wolf_controller.vhd'/linenumber/108
Implementation;Synthesis|| MO160 ||@W:Register bit rx_parity_calc is always 0, optimizing ...||CU_TOP.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/219||rx_async.vhd(375);liberoaction://cross_probe/hdl/file/'c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\component\work\cu_top\fpga_uart\rtl\vhdl\core\rx_async.vhd'/linenumber/375
Implementation;Synthesis|| MO160 ||@W:Register bit half_duty_0[3] is always 0, optimizing ...||CU_TOP.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/230||cutter_pwm.vhd(48);liberoaction://cross_probe/hdl/file/'c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\cutter_pwm.vhd'/linenumber/48
Implementation;Synthesis|| MO160 ||@W:Register bit half_duty_0[2] is always 0, optimizing ...||CU_TOP.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/231||cutter_pwm.vhd(48);liberoaction://cross_probe/hdl/file/'c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\hdl\cutter_pwm.vhd'/linenumber/48
Implementation;Synthesis|| MO160 ||@W:Register bit xmit_state[1] is always 0, optimizing ...||CU_TOP.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/243||tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\component\work\cu_top\fpga_uart\rtl\vhdl\core\tx_async.vhd'/linenumber/134
Implementation;Synthesis|| MO161 ||@W:Register bit last_bit[3] is always 1, optimizing ...||CU_TOP.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/254||rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\component\work\cu_top\fpga_uart\rtl\vhdl\core\rx_async.vhd'/linenumber/241
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[2] is always 0, optimizing ...||CU_TOP.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/255||rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\component\work\cu_top\fpga_uart\rtl\vhdl\core\rx_async.vhd'/linenumber/241
Implementation;Synthesis|| MO160 ||@W:Register bit last_bit[1] is always 0, optimizing ...||CU_TOP.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/256||rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'c:\users\rozen\dropbox\ee_bsc_2017\g8\vhdl\cu_droptest\component\work\cu_top\fpga_uart\rtl\vhdl\core\rx_async.vhd'/linenumber/241
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CU_TOP|CLK with period 10.00ns. Please declare a user-defined clock on object "p:CLK"||CU_TOP.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/344||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock system_clock|m_time_inferred_clock[25] with period 10.00ns. Please declare a user-defined clock on object "n:system_clock_inst_0.m_time[25]"||CU_TOP.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/346||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||CU_TOP.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/363||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||CU_TOP.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\rozen\Dropbox\EE_BSC_2017\G8\vhdl\CU_Droptest\synthesis\CU_TOP.srr'/linenumber/365||null;null
Implementation;Compile;RootName:CU_TOP
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||CU_TOP_compile_log.rpt;liberoaction://open_report/file/CU_TOP_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:CU_TOP
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||CU_TOP_placeroute_log.rpt;liberoaction://open_report/file/CU_TOP_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:CU_TOP
