// Seed: 4044930184
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    output uwire id_4,
    input supply0 id_5,
    inout tri id_6,
    input supply1 id_7,
    input wor id_8,
    input wor id_9,
    input wire id_10,
    output uwire id_11,
    input supply0 id_12,
    input wire id_13,
    output wand id_14
    , id_19,
    input supply0 id_15,
    input tri0 id_16,
    output uwire id_17
);
  wire id_20, id_21;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    inout wand id_4,
    output uwire id_5,
    inout supply1 id_6,
    output tri id_7,
    input tri0 id_8,
    input tri id_9,
    output supply1 id_10,
    output tri0 id_11
);
  wire id_13;
  assign id_6 = id_2 ? 1'd0 : id_6;
  module_0(
      id_0,
      id_5,
      id_8,
      id_3,
      id_11,
      id_9,
      id_4,
      id_9,
      id_6,
      id_8,
      id_1,
      id_10,
      id_6,
      id_8,
      id_5,
      id_0,
      id_1,
      id_7
  );
endmodule
