// Generated by CIRCT firtool-1.76.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module predecoder(	// src/main/scala/Frontend/BP/predecoder.scala:41:7
  input         clock,	// src/main/scala/Frontend/BP/predecoder.scala:41:7
                reset,	// src/main/scala/Frontend/BP/predecoder.scala:41:7
                io_flush,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output        io_revert_valid,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [31:0] io_revert_bits_PC,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output        io_prediction_ready,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input         io_prediction_valid,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_prediction_bits_hit,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [31:0] io_prediction_bits_target,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [2:0]  io_prediction_bits_br_type,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [15:0] io_prediction_bits_GHR,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input         io_prediction_bits_T_NT,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output        io_fetch_packet_ready,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input         io_fetch_packet_valid,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [31:0] io_fetch_packet_bits_fetch_PC,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input         io_fetch_packet_bits_valid_bits_0,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_fetch_packet_bits_valid_bits_1,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_fetch_packet_bits_valid_bits_2,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_fetch_packet_bits_valid_bits_3,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [31:0] io_fetch_packet_bits_instructions_0_instruction,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [3:0]  io_fetch_packet_bits_instructions_0_packet_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [5:0]  io_fetch_packet_bits_instructions_0_ROB_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [31:0] io_fetch_packet_bits_instructions_1_instruction,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [3:0]  io_fetch_packet_bits_instructions_1_packet_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [5:0]  io_fetch_packet_bits_instructions_1_ROB_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [31:0] io_fetch_packet_bits_instructions_2_instruction,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [3:0]  io_fetch_packet_bits_instructions_2_packet_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [5:0]  io_fetch_packet_bits_instructions_2_ROB_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [31:0] io_fetch_packet_bits_instructions_3_instruction,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [3:0]  io_fetch_packet_bits_instructions_3_packet_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [5:0]  io_fetch_packet_bits_instructions_3_ROB_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [15:0] io_fetch_packet_bits_GHR,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [6:0]  io_fetch_packet_bits_NEXT,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_fetch_packet_bits_TOS,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_RAS_read_NEXT,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_RAS_read_TOS,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [31:0] io_RAS_read_ret_addr,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input         io_commit_valid,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [31:0] io_commit_bits_fetch_PC,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input         io_commit_bits_T_NT,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [5:0]  io_commit_bits_ROB_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [2:0]  io_commit_bits_br_type,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [1:0]  io_commit_bits_fetch_packet_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input         io_commit_bits_is_misprediction,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_commit_bits_exception,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [31:0] io_commit_bits_expected_PC,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [15:0] io_commit_bits_GHR,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [6:0]  io_commit_bits_TOS,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_commit_bits_NEXT,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [3:0]  io_commit_bits_RAT_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [7:0]  io_commit_bits_free_list_front_pointer,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [4:0]  io_commit_bits_RDold_0,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_commit_bits_RDold_1,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_commit_bits_RDold_2,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_commit_bits_RDold_3,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input  [6:0]  io_commit_bits_RD_0,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_commit_bits_RD_1,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_commit_bits_RD_2,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_commit_bits_RD_3,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input         io_commit_bits_RD_valid_0,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_commit_bits_RD_valid_1,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_commit_bits_RD_valid_2,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_commit_bits_RD_valid_3,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_predictions_ready,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output        io_predictions_valid,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_predictions_bits_valid,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [31:0] io_predictions_bits_fetch_PC,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output        io_predictions_bits_is_misprediction,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [31:0] io_predictions_bits_predicted_PC,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output        io_predictions_bits_T_NT,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [2:0]  io_predictions_bits_br_type,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [1:0]  io_predictions_bits_dominant_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [31:0] io_predictions_bits_resolved_PC,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  input         io_final_fetch_packet_ready,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output        io_final_fetch_packet_valid,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [31:0] io_final_fetch_packet_bits_fetch_PC,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output        io_final_fetch_packet_bits_valid_bits_0,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_final_fetch_packet_bits_valid_bits_1,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_final_fetch_packet_bits_valid_bits_2,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_final_fetch_packet_bits_valid_bits_3,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [31:0] io_final_fetch_packet_bits_instructions_0_instruction,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [3:0]  io_final_fetch_packet_bits_instructions_0_packet_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [5:0]  io_final_fetch_packet_bits_instructions_0_ROB_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [31:0] io_final_fetch_packet_bits_instructions_1_instruction,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [3:0]  io_final_fetch_packet_bits_instructions_1_packet_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [5:0]  io_final_fetch_packet_bits_instructions_1_ROB_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [31:0] io_final_fetch_packet_bits_instructions_2_instruction,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [3:0]  io_final_fetch_packet_bits_instructions_2_packet_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [5:0]  io_final_fetch_packet_bits_instructions_2_ROB_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [31:0] io_final_fetch_packet_bits_instructions_3_instruction,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [3:0]  io_final_fetch_packet_bits_instructions_3_packet_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [5:0]  io_final_fetch_packet_bits_instructions_3_ROB_index,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [15:0] io_final_fetch_packet_bits_GHR,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [6:0]  io_final_fetch_packet_bits_NEXT,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_final_fetch_packet_bits_TOS,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [15:0] io_GHR,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output [31:0] io_RAS_update_call_addr,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
  output        io_RAS_update_call,	// src/main/scala/Frontend/BP/predecoder.scala:44:16
                io_RAS_update_ret	// src/main/scala/Frontend/BP/predecoder.scala:44:16
);

  wire             is_JALR;	// src/main/scala/Frontend/BP/predecoder.scala:115:23, :117:25
  wire             is_JAL;	// src/main/scala/Frontend/BP/predecoder.scala:115:23, :116:25
  wire             _is_BTB_taken_T_9 = io_prediction_valid & io_prediction_bits_hit;	// src/main/scala/Frontend/BP/predecoder.scala:102:63
  wire             curr_is_JAL =
    io_fetch_packet_bits_instructions_3_instruction[6:2] == 5'h1B
    & io_fetch_packet_bits_valid_bits_3 & io_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:98:54, :104:{63,70}, :106:{90,128}
  wire             curr_is_JALR =
    io_fetch_packet_bits_instructions_3_instruction[6:2] == 5'h19
    & io_fetch_packet_bits_valid_bits_3 & io_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:98:54, :104:{63,70}, :107:{90,128}
  wire             curr_is_BRANCH =
    io_fetch_packet_bits_instructions_3_instruction[6:2] == 5'h18
    & io_fetch_packet_bits_valid_bits_3 & io_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:98:54, :104:{63,70}, :108:{90,128}
  wire             _curr_is_CALL_T_2 =
    io_fetch_packet_bits_instructions_3_instruction[11:7] == 5'h1;	// src/main/scala/Frontend/BP/predecoder.scala:101:54, :110:59
  wire             is_taken =
    curr_is_BRANCH & _is_BTB_taken_T_9 & io_prediction_bits_T_NT | curr_is_JALR
    | curr_is_JAL;	// src/main/scala/Frontend/BP/predecoder.scala:102:{63,89,116,154}, :106:{90,128}, :107:{90,128}, :108:{90,128}, :112:{60,77,93}
  wire             is_control_3 = curr_is_BRANCH | curr_is_JAL | curr_is_JALR;	// src/main/scala/Frontend/BP/predecoder.scala:106:{90,128}, :107:{90,128}, :108:{90,128}, :122:{41,56}
  wire             curr_is_JAL_1 =
    io_fetch_packet_bits_instructions_2_instruction[6:2] == 5'h1B
    & io_fetch_packet_bits_valid_bits_2 & io_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:98:54, :104:{63,70}, :106:{90,128}
  wire             curr_is_JALR_1 =
    io_fetch_packet_bits_instructions_2_instruction[6:2] == 5'h19
    & io_fetch_packet_bits_valid_bits_2 & io_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:98:54, :104:{63,70}, :107:{90,128}
  wire             curr_is_BRANCH_1 =
    io_fetch_packet_bits_instructions_2_instruction[6:2] == 5'h18
    & io_fetch_packet_bits_valid_bits_2 & io_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:98:54, :104:{63,70}, :108:{90,128}
  wire             _curr_is_CALL_T_6 =
    io_fetch_packet_bits_instructions_2_instruction[11:7] == 5'h1;	// src/main/scala/Frontend/BP/predecoder.scala:101:54, :110:59
  wire             T_NT_2 =
    curr_is_BRANCH_1 & _is_BTB_taken_T_9 & io_prediction_bits_T_NT | curr_is_JALR_1
    | curr_is_JAL_1;	// src/main/scala/Frontend/BP/predecoder.scala:102:{63,89,116,154}, :106:{90,128}, :107:{90,128}, :108:{90,128}, :112:{60,77,93}
  wire             is_control_2 = curr_is_BRANCH_1 | curr_is_JAL_1 | curr_is_JALR_1;	// src/main/scala/Frontend/BP/predecoder.scala:106:{90,128}, :107:{90,128}, :108:{90,128}, :122:{41,56}
  wire             curr_is_JAL_2 =
    io_fetch_packet_bits_instructions_1_instruction[6:2] == 5'h1B
    & io_fetch_packet_bits_valid_bits_1 & io_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:98:54, :104:{63,70}, :106:{90,128}
  wire             curr_is_JALR_2 =
    io_fetch_packet_bits_instructions_1_instruction[6:2] == 5'h19
    & io_fetch_packet_bits_valid_bits_1 & io_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:98:54, :104:{63,70}, :107:{90,128}
  wire             curr_is_BRANCH_2 =
    io_fetch_packet_bits_instructions_1_instruction[6:2] == 5'h18
    & io_fetch_packet_bits_valid_bits_1 & io_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:98:54, :104:{63,70}, :108:{90,128}
  wire             _curr_is_CALL_T_10 =
    io_fetch_packet_bits_instructions_1_instruction[11:7] == 5'h1;	// src/main/scala/Frontend/BP/predecoder.scala:101:54, :110:59
  wire             T_NT_1 =
    curr_is_BRANCH_2 & _is_BTB_taken_T_9 & io_prediction_bits_T_NT | curr_is_JALR_2
    | curr_is_JAL_2;	// src/main/scala/Frontend/BP/predecoder.scala:102:{63,89,116,154}, :106:{90,128}, :107:{90,128}, :108:{90,128}, :112:{60,77,93}
  wire             curr_is_JAL_3 =
    io_fetch_packet_bits_instructions_0_instruction[6:2] == 5'h1B
    & io_fetch_packet_bits_valid_bits_0 & io_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:98:54, :104:{63,70}, :106:{90,128}
  wire             curr_is_JALR_3 =
    io_fetch_packet_bits_instructions_0_instruction[6:2] == 5'h19
    & io_fetch_packet_bits_valid_bits_0 & io_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:98:54, :104:{63,70}, :107:{90,128}
  wire             curr_is_BRANCH_3 =
    io_fetch_packet_bits_instructions_0_instruction[6:2] == 5'h18
    & io_fetch_packet_bits_valid_bits_0 & io_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:98:54, :104:{63,70}, :108:{90,128}
  wire             _curr_is_CALL_T_14 =
    io_fetch_packet_bits_instructions_0_instruction[11:7] == 5'h1;	// src/main/scala/Frontend/BP/predecoder.scala:101:54, :110:59
  wire             T_NT_0 =
    curr_is_BRANCH_3 & _is_BTB_taken_T_9 & io_prediction_bits_T_NT | curr_is_JALR_3
    | curr_is_JAL_3;	// src/main/scala/Frontend/BP/predecoder.scala:102:{63,89,116,154}, :106:{90,128}, :107:{90,128}, :108:{90,128}, :112:{60,77,93}
  assign is_JAL =
    T_NT_0
      ? curr_is_JAL_3
      : T_NT_1 ? curr_is_JAL_2 : T_NT_2 ? curr_is_JAL_1 : is_taken & curr_is_JAL;	// src/main/scala/Frontend/BP/predecoder.scala:81:32, :106:{90,128}, :112:{77,93}, :115:23, :116:25
  assign is_JALR =
    T_NT_0
      ? curr_is_JALR_3
      : T_NT_1 ? curr_is_JALR_2 : T_NT_2 ? curr_is_JALR_1 : is_taken & curr_is_JALR;	// src/main/scala/Frontend/BP/predecoder.scala:82:32, :107:{90,128}, :112:{77,93}, :115:23, :117:25
  wire             is_BRANCH =
    T_NT_0
      ? curr_is_BRANCH_3
      : T_NT_1 ? curr_is_BRANCH_2 : T_NT_2 ? curr_is_BRANCH_1 : is_taken & curr_is_BRANCH;	// src/main/scala/Frontend/BP/predecoder.scala:83:32, :108:{90,128}, :112:{77,93}, :115:23, :118:25
  wire             is_RET =
    T_NT_0
      ? is_JALR & io_fetch_packet_bits_instructions_0_instruction[11:7] == 5'h0
        & io_fetch_packet_bits_instructions_0_instruction[19:15] == 5'h1
      : T_NT_1
          ? is_JALR & io_fetch_packet_bits_instructions_1_instruction[11:7] == 5'h0
            & io_fetch_packet_bits_instructions_1_instruction[19:15] == 5'h1
          : T_NT_2
              ? is_JALR & io_fetch_packet_bits_instructions_2_instruction[11:7] == 5'h0
                & io_fetch_packet_bits_instructions_2_instruction[19:15] == 5'h1
              : is_taken & is_JALR
                & io_fetch_packet_bits_instructions_3_instruction[11:7] == 5'h0
                & io_fetch_packet_bits_instructions_3_instruction[19:15] == 5'h1;	// src/main/scala/Frontend/BP/predecoder.scala:84:32, :99:54, :101:54, :109:{52,59,68,76}, :112:{77,93}, :115:23, :117:25, :119:25
  wire             is_CALL =
    T_NT_0
      ? is_JALR & _curr_is_CALL_T_14 | is_JAL & _curr_is_CALL_T_14
      : T_NT_1
          ? is_JALR & _curr_is_CALL_T_10 | is_JAL & _curr_is_CALL_T_10
          : T_NT_2
              ? is_JALR & _curr_is_CALL_T_6 | is_JAL & _curr_is_CALL_T_6
              : is_taken & (is_JALR & _curr_is_CALL_T_2 | is_JAL & _curr_is_CALL_T_2);	// src/main/scala/Frontend/BP/predecoder.scala:85:32, :110:{52,59,69,80}, :112:{77,93}, :115:23, :116:25, :117:25, :120:25
  wire [1:0]       dominant_branch_index =
    T_NT_0 ? 2'h0 : T_NT_1 ? 2'h1 : {1'h1, ~T_NT_2};	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :112:{77,93}, :123:{23,46}
  wire [3:0][31:0] _GEN =
    {{io_fetch_packet_bits_instructions_3_instruction},
     {io_fetch_packet_bits_instructions_2_instruction},
     {io_fetch_packet_bits_instructions_1_instruction},
     {io_fetch_packet_bits_instructions_0_instruction}};	// src/main/scala/Frontend/BP/predecoder.scala:126:26
  wire [1:0]       _GEN_0 = {1'h0, T_NT_0};	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :112:{77,93}, :129:117
  wire [1:0]       _GEN_1 = {1'h0, T_NT_1};	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :112:{77,93}, :129:117
  wire [31:0]      masked_addr = io_fetch_packet_bits_fetch_PC & 32'hFFFFFFF0;	// src/main/scala/utils.scala:333:10
  wire [8:0]       _GEN_2 = {9{_GEN[dominant_branch_index][31]}};	// src/main/scala/Frontend/BP/predecoder.scala:123:{23,46}, :126:26, src/main/scala/utils.scala:154:18, :155:{17,25}
  wire [31:0]      _GEN_3 = {28'h0, dominant_branch_index, 2'h0};	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :123:{23,46}, :148:45
  wire [31:0]      target_address =
    is_RET
      ? io_RAS_read_ret_addr
      : is_JAL
          ? (is_RET | ~is_JAL
               ? 32'h0
               : {11'h0,
                  _GEN[dominant_branch_index][6:0] == 7'h63
                    ? {{9{_GEN[dominant_branch_index][31]}},
                       _GEN[dominant_branch_index][7],
                       _GEN[dominant_branch_index][30:25],
                       _GEN[dominant_branch_index][11:8],
                       1'h0}
                    : _GEN[dominant_branch_index][6:0] == 7'h6F
                        ? {_GEN[dominant_branch_index][31],
                           _GEN[dominant_branch_index][19:12],
                           _GEN[dominant_branch_index][20],
                           _GEN[dominant_branch_index][30:21],
                           1'h0}
                        : _GEN[dominant_branch_index][6:0] == 7'h13
                          | _GEN[dominant_branch_index][6:0] == 7'h3
                          | _GEN[dominant_branch_index][6:0] == 7'h67
                            ? {_GEN_2, _GEN[dominant_branch_index][31:20]}
                            : _GEN[dominant_branch_index][6:0] == 7'h23
                                ? {_GEN_2,
                                   _GEN[dominant_branch_index][31:25],
                                   _GEN[dominant_branch_index][11:7]}
                                : _GEN[dominant_branch_index][6:0] == 7'h17
                                  | _GEN[dominant_branch_index][6:0] == 7'h37
                                    ? {_GEN[dominant_branch_index][31],
                                       _GEN[dominant_branch_index][31:12]}
                                    : 21'h0}) + masked_addr + _GEN_3
          : is_JALR & io_prediction_bits_hit & io_prediction_valid | is_BRANCH
            & io_prediction_bits_hit & io_prediction_valid
              ? io_prediction_bits_target
              : io_fetch_packet_bits_fetch_PC
                + {26'h0, 6'h10 - {2'h0, io_fetch_packet_bits_fetch_PC[3:0]}};	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :115:23, :116:25, :117:25, :118:25, :119:25, :123:{23,46}, :126:26, :139:13, :142:17, :144:24, :145:23, :148:{24,31,45}, :149:{24,50,73}, :151:24, :152:{26,52,75}, :154:24, :156:{24,57}, :169:46, src/main/scala/utils.scala:117:33, :119:{30,48,59}, :120:30, :121:30, :122:30, :124:{30,48,59,77,88}, :128:17, :132:42, :133:42, :134:42, :135:42, :138:{17,25}, :140:24, :143:40, :144:40, :145:40, :146:40, :149:{18,26}, :150:24, :153:44, :154:18, :155:{17,25}, :156:22, :159:44, :160:44, :164:{17,25}, :165:22, :168:44, :172:{17,25}, :174:17, :333:10, :340:47, :341:38, :351:10
  reg  [31:0]      expected_next_PC;	// src/main/scala/Frontend/BP/predecoder.scala:169:46
  wire             input_valid = io_fetch_packet_valid & io_prediction_valid & ~io_flush;	// src/main/scala/Frontend/BP/predecoder.scala:179:65, :180:65, :181:40
  wire             output_ready = io_final_fetch_packet_ready & io_predictions_ready;	// src/main/scala/Frontend/BP/predecoder.scala:183:68
  wire             input_fetch_packet_valid =
    input_valid & expected_next_PC == io_fetch_packet_bits_fetch_PC;	// src/main/scala/Frontend/BP/predecoder.scala:169:46, :176:57, :179:65, :180:65, :185:52
  reg  [15:0]      GHR;	// src/main/scala/Frontend/BP/predecoder.scala:200:22
  wire             _push_FTQ_T =
    curr_is_BRANCH_3 | curr_is_JAL_3 | curr_is_JALR_3 | curr_is_BRANCH_2 | curr_is_JAL_2
    | curr_is_JALR_2;	// src/main/scala/Frontend/BP/predecoder.scala:106:{90,128}, :107:{90,128}, :108:{90,128}, :122:{41,56}, :203:30
  wire             _GEN_4 = _push_FTQ_T | is_control_2 | is_control_3;	// src/main/scala/Frontend/BP/predecoder.scala:122:{41,56}, :203:30
  wire [15:0]      _GEN_5 = {GHR[14:0], T_NT_0 | T_NT_1 | T_NT_2 | is_taken};	// src/main/scala/Frontend/BP/predecoder.scala:112:{77,93}, :200:22, :204:{16,46}
  wire             predictions_out_bits_T_NT = T_NT_0 | T_NT_1 | T_NT_2 | is_taken;	// src/main/scala/Frontend/BP/predecoder.scala:112:{77,93}, :248:73
  reg              io_prediction_ready_REG;	// src/main/scala/Frontend/BP/predecoder.scala:277:57
  reg              io_fetch_packet_ready_REG;	// src/main/scala/Frontend/BP/predecoder.scala:278:57
  always @(posedge clock) begin	// src/main/scala/Frontend/BP/predecoder.scala:41:7
    if (reset) begin	// src/main/scala/Frontend/BP/predecoder.scala:41:7
      expected_next_PC <= 32'h0;	// src/main/scala/Frontend/BP/predecoder.scala:169:46
      GHR <= 16'h0;	// src/main/scala/Frontend/BP/predecoder.scala:200:22
    end
    else begin	// src/main/scala/Frontend/BP/predecoder.scala:41:7
      if (io_commit_valid & io_commit_bits_is_misprediction)	// src/main/scala/Frontend/BP/predecoder.scala:189:26
        expected_next_PC <= io_commit_bits_fetch_PC;	// src/main/scala/Frontend/BP/predecoder.scala:169:46
      else if (input_fetch_packet_valid & output_ready)	// src/main/scala/Frontend/BP/predecoder.scala:183:68, :185:52, :188:35
        expected_next_PC <= target_address;	// src/main/scala/Frontend/BP/predecoder.scala:142:17, :144:24, :145:23, :169:46
      if (io_commit_bits_is_misprediction)	// src/main/scala/Frontend/BP/predecoder.scala:44:16
        GHR <= io_commit_bits_GHR;	// src/main/scala/Frontend/BP/predecoder.scala:200:22
      else if (_GEN_4)	// src/main/scala/Frontend/BP/predecoder.scala:203:30
        GHR <= _GEN_5;	// src/main/scala/Frontend/BP/predecoder.scala:200:22, :204:16
    end
    io_prediction_ready_REG <= output_ready;	// src/main/scala/Frontend/BP/predecoder.scala:183:68, :277:57
    io_fetch_packet_ready_REG <= output_ready;	// src/main/scala/Frontend/BP/predecoder.scala:183:68, :278:57
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/Frontend/BP/predecoder.scala:41:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/Frontend/BP/predecoder.scala:41:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/Frontend/BP/predecoder.scala:41:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/Frontend/BP/predecoder.scala:41:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/Frontend/BP/predecoder.scala:41:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/Frontend/BP/predecoder.scala:41:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/Frontend/BP/predecoder.scala:41:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/Frontend/BP/predecoder.scala:41:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/Frontend/BP/predecoder.scala:41:7
        end	// src/main/scala/Frontend/BP/predecoder.scala:41:7
        expected_next_PC = _RANDOM[1'h0];	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :169:46
        GHR = _RANDOM[1'h1][15:0];	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :200:22
        io_prediction_ready_REG = _RANDOM[1'h1][16];	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :200:22, :277:57
        io_fetch_packet_ready_REG = _RANDOM[1'h1][17];	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :200:22, :278:57
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/Frontend/BP/predecoder.scala:41:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/Frontend/BP/predecoder.scala:41:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_FTQ_entry predictions_out_Q (	// src/main/scala/Frontend/BP/predecoder.scala:264:56
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_valid
      ((_push_FTQ_T | is_control_2 | is_control_3) & input_fetch_packet_valid),	// src/main/scala/Frontend/BP/predecoder.scala:122:{41,56}, :185:52, :203:30, :236:40, :239:68
    .io_enq_bits_valid            (1'h0),	// src/main/scala/Frontend/BP/predecoder.scala:41:7
    .io_enq_bits_fetch_PC         (io_fetch_packet_bits_fetch_PC),
    .io_enq_bits_is_misprediction (1'h0),	// src/main/scala/Frontend/BP/predecoder.scala:41:7
    .io_enq_bits_predicted_PC
      (predictions_out_bits_T_NT
         ? target_address
         : io_fetch_packet_bits_fetch_PC + 32'h10),	// src/main/scala/Frontend/BP/predecoder.scala:142:17, :144:24, :145:23, :248:73, :249:36, :250:56, :252:{56,89}
    .io_enq_bits_T_NT             (predictions_out_bits_T_NT),	// src/main/scala/Frontend/BP/predecoder.scala:248:73
    .io_enq_bits_br_type
      (is_BRANCH
         ? 3'h1
         : is_RET ? 3'h4 : is_CALL ? 3'h5 : is_JALR ? 3'h3 : {1'h0, is_JAL, 1'h0}),	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :115:23, :116:25, :117:25, :118:25, :119:25, :120:25, :159:44, :160:{25,44}, :161:{25,44}, :162:{25,44}, :163:{25,44}, :164:{25,44}
    .io_enq_bits_dominant_index   (2'h3),
    .io_enq_bits_resolved_PC      (io_fetch_packet_bits_fetch_PC + 32'h10),	// src/main/scala/Frontend/BP/predecoder.scala:245:89
    .io_deq_ready                 (output_ready),	// src/main/scala/Frontend/BP/predecoder.scala:183:68
    .io_deq_valid                 (io_predictions_valid),
    .io_deq_bits_valid            (io_predictions_bits_valid),
    .io_deq_bits_fetch_PC         (io_predictions_bits_fetch_PC),
    .io_deq_bits_is_misprediction (io_predictions_bits_is_misprediction),
    .io_deq_bits_predicted_PC     (io_predictions_bits_predicted_PC),
    .io_deq_bits_T_NT             (io_predictions_bits_T_NT),
    .io_deq_bits_br_type          (io_predictions_bits_br_type),
    .io_deq_bits_dominant_index   (io_predictions_bits_dominant_index),
    .io_deq_bits_resolved_PC      (io_predictions_bits_resolved_PC),
    .io_flush                     (io_flush)
  );	// src/main/scala/Frontend/BP/predecoder.scala:264:56
  Queue2_fetch_packet final_fetch_packet_out_Q (	// src/main/scala/Frontend/BP/predecoder.scala:265:56
    .clock                                   (clock),
    .reset                                   (reset),
    .io_enq_valid                            (input_fetch_packet_valid),	// src/main/scala/Frontend/BP/predecoder.scala:185:52
    .io_enq_bits_fetch_PC                    (masked_addr),	// src/main/scala/utils.scala:333:10
    .io_enq_bits_valid_bits_0
      (io_fetch_packet_bits_valid_bits_0 & io_fetch_packet_valid),	// src/main/scala/Frontend/BP/predecoder.scala:129:67, :226:91
    .io_enq_bits_valid_bits_1
      (io_fetch_packet_bits_valid_bits_1 & io_fetch_packet_valid & ~T_NT_0),	// src/main/scala/Frontend/BP/predecoder.scala:112:{77,93}, :129:{67,105,108}, :226:91
    .io_enq_bits_valid_bits_2
      (io_fetch_packet_bits_valid_bits_2 & io_fetch_packet_valid & _GEN_0
       + _GEN_1 == 2'h0),	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :129:{67,105,108,117}, :226:91
    .io_enq_bits_valid_bits_3
      (io_fetch_packet_bits_valid_bits_3 & io_fetch_packet_valid & _GEN_0 + _GEN_1
       + {1'h0, T_NT_2} == 2'h0),	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :112:{77,93}, :129:{67,105,108,117}, :226:91
    .io_enq_bits_instructions_0_instruction
      (io_fetch_packet_bits_instructions_0_instruction),
    .io_enq_bits_instructions_0_packet_index
      (io_fetch_packet_bits_instructions_0_packet_index),
    .io_enq_bits_instructions_0_ROB_index
      (io_fetch_packet_bits_instructions_0_ROB_index),
    .io_enq_bits_instructions_1_instruction
      (io_fetch_packet_bits_instructions_1_instruction),
    .io_enq_bits_instructions_1_packet_index
      (io_fetch_packet_bits_instructions_1_packet_index),
    .io_enq_bits_instructions_1_ROB_index
      (io_fetch_packet_bits_instructions_1_ROB_index),
    .io_enq_bits_instructions_2_instruction
      (io_fetch_packet_bits_instructions_2_instruction),
    .io_enq_bits_instructions_2_packet_index
      (io_fetch_packet_bits_instructions_2_packet_index),
    .io_enq_bits_instructions_2_ROB_index
      (io_fetch_packet_bits_instructions_2_ROB_index),
    .io_enq_bits_instructions_3_instruction
      (io_fetch_packet_bits_instructions_3_instruction),
    .io_enq_bits_instructions_3_packet_index
      (io_fetch_packet_bits_instructions_3_packet_index),
    .io_enq_bits_instructions_3_ROB_index
      (io_fetch_packet_bits_instructions_3_ROB_index),
    .io_enq_bits_GHR                         (GHR),	// src/main/scala/Frontend/BP/predecoder.scala:200:22
    .io_enq_bits_NEXT                        (io_RAS_read_NEXT),
    .io_enq_bits_TOS                         (io_RAS_read_TOS),
    .io_deq_ready                            (output_ready),	// src/main/scala/Frontend/BP/predecoder.scala:183:68
    .io_deq_valid                            (io_final_fetch_packet_valid),
    .io_deq_bits_fetch_PC                    (io_final_fetch_packet_bits_fetch_PC),
    .io_deq_bits_valid_bits_0                (io_final_fetch_packet_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1                (io_final_fetch_packet_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2                (io_final_fetch_packet_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3                (io_final_fetch_packet_bits_valid_bits_3),
    .io_deq_bits_instructions_0_instruction
      (io_final_fetch_packet_bits_instructions_0_instruction),
    .io_deq_bits_instructions_0_packet_index
      (io_final_fetch_packet_bits_instructions_0_packet_index),
    .io_deq_bits_instructions_0_ROB_index
      (io_final_fetch_packet_bits_instructions_0_ROB_index),
    .io_deq_bits_instructions_1_instruction
      (io_final_fetch_packet_bits_instructions_1_instruction),
    .io_deq_bits_instructions_1_packet_index
      (io_final_fetch_packet_bits_instructions_1_packet_index),
    .io_deq_bits_instructions_1_ROB_index
      (io_final_fetch_packet_bits_instructions_1_ROB_index),
    .io_deq_bits_instructions_2_instruction
      (io_final_fetch_packet_bits_instructions_2_instruction),
    .io_deq_bits_instructions_2_packet_index
      (io_final_fetch_packet_bits_instructions_2_packet_index),
    .io_deq_bits_instructions_2_ROB_index
      (io_final_fetch_packet_bits_instructions_2_ROB_index),
    .io_deq_bits_instructions_3_instruction
      (io_final_fetch_packet_bits_instructions_3_instruction),
    .io_deq_bits_instructions_3_packet_index
      (io_final_fetch_packet_bits_instructions_3_packet_index),
    .io_deq_bits_instructions_3_ROB_index
      (io_final_fetch_packet_bits_instructions_3_ROB_index),
    .io_deq_bits_GHR                         (io_final_fetch_packet_bits_GHR),
    .io_deq_bits_NEXT                        (io_final_fetch_packet_bits_NEXT),
    .io_deq_bits_TOS                         (io_final_fetch_packet_bits_TOS),
    .io_flush                                (io_flush)
  );	// src/main/scala/Frontend/BP/predecoder.scala:265:56
  assign io_revert_valid =
    input_valid & expected_next_PC != io_fetch_packet_bits_fetch_PC;	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :169:46, :177:57, :179:65, :180:65, :194:36
  assign io_revert_bits_PC = expected_next_PC;	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :169:46
  assign io_prediction_ready = io_prediction_ready_REG;	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :277:57
  assign io_fetch_packet_ready = io_fetch_packet_ready_REG;	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :278:57
  assign io_GHR = _GEN_4 ? _GEN_5 : GHR;	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :200:22, :202:12, :203:{30,36}, :204:16
  assign io_RAS_update_call_addr = masked_addr + _GEN_3 + 32'h4;	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :148:45, :217:{45,75}, src/main/scala/utils.scala:333:10
  assign io_RAS_update_call = is_CALL & input_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :115:23, :120:25, :185:52, :216:41
  assign io_RAS_update_ret = is_RET & input_fetch_packet_valid;	// src/main/scala/Frontend/BP/predecoder.scala:41:7, :115:23, :119:25, :185:52, :215:41
endmodule

