C:\lscc\diamond\3.12\synpbase\bin64\syn_nfilter.exe  -link  -top  ci_stim_fpga_wrapper  -multisrs  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\common_impl1_comp.srs"  -osyn  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\common_impl1_mult.srs"  -log  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synlog\common_impl1_multi_srs_gen.srr" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\syn_nfilter.exe -link -top ci_stim_fpga_wrapper -multisrs "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\common_impl1_comp.srs" -osyn "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\common_impl1_mult.srs" -log "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synlog\common_impl1_multi_srs_gen.srr"
rc:0 success:1 runtime:0
file:..\synwork\common_impl1_comp.srs|io:i|time:1657777166|size:23768|exec:0|csum:72BFD4D61A6BE83654F99B9A78B89D59
file:..\synwork\common_impl1_mult.srs|io:o|time:1657777167|size:11322|exec:0|csum:
file:..\synlog\common_impl1_multi_srs_gen.srr|io:o|time:1657777167|size:1162|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\syn_nfilter.exe|io:i|time:1628554958|size:8899584|exec:1|csum:163057E8B8449A642661642A20A2247D
