// Seed: 3007555104
module module_0;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = id_1 * 1'd0;
  wire id_2;
  always_comb @(negedge 1) begin
    id_1 = 1'd0;
  end
  id_3(
      .id_0(id_2), .id_1(id_4)
  );
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    output tri1  id_4,
    input  tri0  id_5
);
  wire id_7;
  assign id_4 = 1;
  module_0();
endmodule
