0.6
2019.2
Nov  6 2019
21:57:16
D:/Study/miet-interfaces/Lab1_RLL_code/RLLcode.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Study/miet-interfaces/Lab1_RLL_code/sim/encoder_rrl_tb.sv,1695991260,systemVerilog,,,,encoder_rrl_tb,,,,,,,,
D:/Study/miet-interfaces/Lab1_RLL_code/src/encoder_rll.sv,1695991340,systemVerilog,,D:/Study/miet-interfaces/Lab1_RLL_code/sim/encoder_rrl_tb.sv,,encoder_rll,,,,,,,,
