#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10ccff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10cd180 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x10c63c0 .functor NOT 1, L_0x11002f0, C4<0>, C4<0>, C4<0>;
L_0x1100080 .functor XOR 1, L_0x10fff20, L_0x10fffe0, C4<0>, C4<0>;
L_0x11001e0 .functor XOR 1, L_0x1100080, L_0x1100140, C4<0>, C4<0>;
v0x10fce10_0 .net *"_ivl_10", 0 0, L_0x1100140;  1 drivers
v0x10fcf10_0 .net *"_ivl_12", 0 0, L_0x11001e0;  1 drivers
v0x10fcff0_0 .net *"_ivl_2", 0 0, L_0x10ffbb0;  1 drivers
v0x10fd0b0_0 .net *"_ivl_4", 0 0, L_0x10fff20;  1 drivers
v0x10fd190_0 .net *"_ivl_6", 0 0, L_0x10fffe0;  1 drivers
v0x10fd2c0_0 .net *"_ivl_8", 0 0, L_0x1100080;  1 drivers
v0x10fd3a0_0 .net "a", 0 0, v0x10fac80_0;  1 drivers
v0x10fd440_0 .net "b", 0 0, v0x10fad20_0;  1 drivers
v0x10fd4e0_0 .net "c", 0 0, v0x10fadc0_0;  1 drivers
v0x10fd580_0 .var "clk", 0 0;
v0x10fd620_0 .net "d", 0 0, v0x10faf30_0;  1 drivers
v0x10fd6c0_0 .net "out_dut", 0 0, L_0x10ffd10;  1 drivers
v0x10fd760_0 .net "out_ref", 0 0, L_0x10fe730;  1 drivers
v0x10fd800_0 .var/2u "stats1", 159 0;
v0x10fd8a0_0 .var/2u "strobe", 0 0;
v0x10fd940_0 .net "tb_match", 0 0, L_0x11002f0;  1 drivers
v0x10fda00_0 .net "tb_mismatch", 0 0, L_0x10c63c0;  1 drivers
v0x10fdbd0_0 .net "wavedrom_enable", 0 0, v0x10fb020_0;  1 drivers
v0x10fdc70_0 .net "wavedrom_title", 511 0, v0x10fb0c0_0;  1 drivers
L_0x10ffbb0 .concat [ 1 0 0 0], L_0x10fe730;
L_0x10fff20 .concat [ 1 0 0 0], L_0x10fe730;
L_0x10fffe0 .concat [ 1 0 0 0], L_0x10ffd10;
L_0x1100140 .concat [ 1 0 0 0], L_0x10fe730;
L_0x11002f0 .cmp/eeq 1, L_0x10ffbb0, L_0x11001e0;
S_0x10cd310 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x10cd180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x10cda90 .functor NOT 1, v0x10fadc0_0, C4<0>, C4<0>, C4<0>;
L_0x10d6fe0 .functor NOT 1, v0x10fad20_0, C4<0>, C4<0>, C4<0>;
L_0x10fde80 .functor AND 1, L_0x10cda90, L_0x10d6fe0, C4<1>, C4<1>;
L_0x10fdf20 .functor NOT 1, v0x10faf30_0, C4<0>, C4<0>, C4<0>;
L_0x10fe050 .functor NOT 1, v0x10fac80_0, C4<0>, C4<0>, C4<0>;
L_0x10fe150 .functor AND 1, L_0x10fdf20, L_0x10fe050, C4<1>, C4<1>;
L_0x10fe230 .functor OR 1, L_0x10fde80, L_0x10fe150, C4<0>, C4<0>;
L_0x10fe2f0 .functor AND 1, v0x10fac80_0, v0x10fadc0_0, C4<1>, C4<1>;
L_0x10fe3b0 .functor AND 1, L_0x10fe2f0, v0x10faf30_0, C4<1>, C4<1>;
L_0x10fe470 .functor OR 1, L_0x10fe230, L_0x10fe3b0, C4<0>, C4<0>;
L_0x10fe5e0 .functor AND 1, v0x10fad20_0, v0x10fadc0_0, C4<1>, C4<1>;
L_0x10fe650 .functor AND 1, L_0x10fe5e0, v0x10faf30_0, C4<1>, C4<1>;
L_0x10fe730 .functor OR 1, L_0x10fe470, L_0x10fe650, C4<0>, C4<0>;
v0x10d69d0_0 .net *"_ivl_0", 0 0, L_0x10cda90;  1 drivers
v0x10d6a70_0 .net *"_ivl_10", 0 0, L_0x10fe150;  1 drivers
v0x10f9470_0 .net *"_ivl_12", 0 0, L_0x10fe230;  1 drivers
v0x10f9530_0 .net *"_ivl_14", 0 0, L_0x10fe2f0;  1 drivers
v0x10f9610_0 .net *"_ivl_16", 0 0, L_0x10fe3b0;  1 drivers
v0x10f9740_0 .net *"_ivl_18", 0 0, L_0x10fe470;  1 drivers
v0x10f9820_0 .net *"_ivl_2", 0 0, L_0x10d6fe0;  1 drivers
v0x10f9900_0 .net *"_ivl_20", 0 0, L_0x10fe5e0;  1 drivers
v0x10f99e0_0 .net *"_ivl_22", 0 0, L_0x10fe650;  1 drivers
v0x10f9ac0_0 .net *"_ivl_4", 0 0, L_0x10fde80;  1 drivers
v0x10f9ba0_0 .net *"_ivl_6", 0 0, L_0x10fdf20;  1 drivers
v0x10f9c80_0 .net *"_ivl_8", 0 0, L_0x10fe050;  1 drivers
v0x10f9d60_0 .net "a", 0 0, v0x10fac80_0;  alias, 1 drivers
v0x10f9e20_0 .net "b", 0 0, v0x10fad20_0;  alias, 1 drivers
v0x10f9ee0_0 .net "c", 0 0, v0x10fadc0_0;  alias, 1 drivers
v0x10f9fa0_0 .net "d", 0 0, v0x10faf30_0;  alias, 1 drivers
v0x10fa060_0 .net "out", 0 0, L_0x10fe730;  alias, 1 drivers
S_0x10fa1c0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x10cd180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x10fac80_0 .var "a", 0 0;
v0x10fad20_0 .var "b", 0 0;
v0x10fadc0_0 .var "c", 0 0;
v0x10fae90_0 .net "clk", 0 0, v0x10fd580_0;  1 drivers
v0x10faf30_0 .var "d", 0 0;
v0x10fb020_0 .var "wavedrom_enable", 0 0;
v0x10fb0c0_0 .var "wavedrom_title", 511 0;
S_0x10fa460 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x10fa1c0;
 .timescale -12 -12;
v0x10fa6c0_0 .var/2s "count", 31 0;
E_0x10c7f40/0 .event negedge, v0x10fae90_0;
E_0x10c7f40/1 .event posedge, v0x10fae90_0;
E_0x10c7f40 .event/or E_0x10c7f40/0, E_0x10c7f40/1;
E_0x10c8190 .event negedge, v0x10fae90_0;
E_0x10b29f0 .event posedge, v0x10fae90_0;
S_0x10fa7c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x10fa1c0;
 .timescale -12 -12;
v0x10fa9c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10faaa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x10fa1c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x10fb220 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x10cd180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x10fe890 .functor NOT 1, v0x10fadc0_0, C4<0>, C4<0>, C4<0>;
L_0x10fe900 .functor NOT 1, v0x10faf30_0, C4<0>, C4<0>, C4<0>;
L_0x10fe990 .functor AND 1, L_0x10fe890, L_0x10fe900, C4<1>, C4<1>;
L_0x10feaa0 .functor NOT 1, v0x10fad20_0, C4<0>, C4<0>, C4<0>;
L_0x10feb40 .functor NOT 1, v0x10fadc0_0, C4<0>, C4<0>, C4<0>;
L_0x10fecc0 .functor AND 1, L_0x10feaa0, L_0x10feb40, C4<1>, C4<1>;
L_0x10fee10 .functor AND 1, L_0x10fecc0, v0x10faf30_0, C4<1>, C4<1>;
L_0x10fefe0 .functor OR 1, L_0x10fe990, L_0x10fee10, C4<0>, C4<0>;
L_0x10ff140 .functor NOT 1, v0x10fad20_0, C4<0>, C4<0>, C4<0>;
L_0x10ff1b0 .functor AND 1, v0x10fac80_0, L_0x10ff140, C4<1>, C4<1>;
L_0x10ff2d0 .functor AND 1, L_0x10ff1b0, v0x10fadc0_0, C4<1>, C4<1>;
L_0x10ff340 .functor OR 1, L_0x10fefe0, L_0x10ff2d0, C4<0>, C4<0>;
L_0x10ff4c0 .functor AND 1, v0x10fac80_0, v0x10fad20_0, C4<1>, C4<1>;
L_0x10ff640 .functor NOT 1, v0x10fadc0_0, C4<0>, C4<0>, C4<0>;
L_0x10ff450 .functor AND 1, L_0x10ff4c0, L_0x10ff640, C4<1>, C4<1>;
L_0x10ff7d0 .functor OR 1, L_0x10ff340, L_0x10ff450, C4<0>, C4<0>;
L_0x10ff970 .functor NOT 1, v0x10fac80_0, C4<0>, C4<0>, C4<0>;
L_0x10ffaf0 .functor AND 1, L_0x10ff970, v0x10fad20_0, C4<1>, C4<1>;
L_0x10ffc50 .functor AND 1, L_0x10ffaf0, v0x10faf30_0, C4<1>, C4<1>;
L_0x10ffd10 .functor OR 1, L_0x10ff7d0, L_0x10ffc50, C4<0>, C4<0>;
v0x10fb510_0 .net *"_ivl_0", 0 0, L_0x10fe890;  1 drivers
v0x10fb5f0_0 .net *"_ivl_10", 0 0, L_0x10fecc0;  1 drivers
v0x10fb6d0_0 .net *"_ivl_12", 0 0, L_0x10fee10;  1 drivers
v0x10fb7c0_0 .net *"_ivl_14", 0 0, L_0x10fefe0;  1 drivers
v0x10fb8a0_0 .net *"_ivl_16", 0 0, L_0x10ff140;  1 drivers
v0x10fb9d0_0 .net *"_ivl_18", 0 0, L_0x10ff1b0;  1 drivers
v0x10fbab0_0 .net *"_ivl_2", 0 0, L_0x10fe900;  1 drivers
v0x10fbb90_0 .net *"_ivl_20", 0 0, L_0x10ff2d0;  1 drivers
v0x10fbc70_0 .net *"_ivl_22", 0 0, L_0x10ff340;  1 drivers
v0x10fbd50_0 .net *"_ivl_24", 0 0, L_0x10ff4c0;  1 drivers
v0x10fbe30_0 .net *"_ivl_26", 0 0, L_0x10ff640;  1 drivers
v0x10fbf10_0 .net *"_ivl_28", 0 0, L_0x10ff450;  1 drivers
v0x10fbff0_0 .net *"_ivl_30", 0 0, L_0x10ff7d0;  1 drivers
v0x10fc0d0_0 .net *"_ivl_32", 0 0, L_0x10ff970;  1 drivers
v0x10fc1b0_0 .net *"_ivl_34", 0 0, L_0x10ffaf0;  1 drivers
v0x10fc290_0 .net *"_ivl_36", 0 0, L_0x10ffc50;  1 drivers
v0x10fc370_0 .net *"_ivl_4", 0 0, L_0x10fe990;  1 drivers
v0x10fc560_0 .net *"_ivl_6", 0 0, L_0x10feaa0;  1 drivers
v0x10fc640_0 .net *"_ivl_8", 0 0, L_0x10feb40;  1 drivers
v0x10fc720_0 .net "a", 0 0, v0x10fac80_0;  alias, 1 drivers
v0x10fc7c0_0 .net "b", 0 0, v0x10fad20_0;  alias, 1 drivers
v0x10fc8b0_0 .net "c", 0 0, v0x10fadc0_0;  alias, 1 drivers
v0x10fc9a0_0 .net "d", 0 0, v0x10faf30_0;  alias, 1 drivers
v0x10fca90_0 .net "out", 0 0, L_0x10ffd10;  alias, 1 drivers
S_0x10fcbf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x10cd180;
 .timescale -12 -12;
E_0x10c7ce0 .event anyedge, v0x10fd8a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10fd8a0_0;
    %nor/r;
    %assign/vec4 v0x10fd8a0_0, 0;
    %wait E_0x10c7ce0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10fa1c0;
T_3 ;
    %fork t_1, S_0x10fa460;
    %jmp t_0;
    .scope S_0x10fa460;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10fa6c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10faf30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10fadc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10fad20_0, 0;
    %assign/vec4 v0x10fac80_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10b29f0;
    %load/vec4 v0x10fa6c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x10fa6c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10faf30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10fadc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10fad20_0, 0;
    %assign/vec4 v0x10fac80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x10c8190;
    %fork TD_tb.stim1.wavedrom_stop, S_0x10faaa0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10c7f40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x10fac80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10fad20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10fadc0_0, 0;
    %assign/vec4 v0x10faf30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x10fa1c0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x10cd180;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fd580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10fd8a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x10cd180;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x10fd580_0;
    %inv;
    %store/vec4 v0x10fd580_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x10cd180;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10fae90_0, v0x10fda00_0, v0x10fd3a0_0, v0x10fd440_0, v0x10fd4e0_0, v0x10fd620_0, v0x10fd760_0, v0x10fd6c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x10cd180;
T_7 ;
    %load/vec4 v0x10fd800_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x10fd800_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10fd800_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x10fd800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10fd800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10fd800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10fd800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x10cd180;
T_8 ;
    %wait E_0x10c7f40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10fd800_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10fd800_0, 4, 32;
    %load/vec4 v0x10fd940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x10fd800_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10fd800_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10fd800_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10fd800_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x10fd760_0;
    %load/vec4 v0x10fd760_0;
    %load/vec4 v0x10fd6c0_0;
    %xor;
    %load/vec4 v0x10fd760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x10fd800_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10fd800_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x10fd800_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10fd800_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/kmap2/iter0/response18/top_module.sv";
