{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "out": "reYIK_d.o",
                "bytes": 21090,
                "mod": "std",
                "archive": "archive.16/_43051_archive_1.a",
                "mode": 4,
                "checksum": 0
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "out": "objs/amcQw_d.o",
                "bytes": 4744,
                "mod": "...MASTER...",
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_nivcsw": 53,
            "ru_stime_sec": 0.032844999999999999,
            "ru_utime_sec": 0.062704999999999997,
            "ru_maxrss_kb": 54356,
            "ru_majflt": 0,
            "ru_minflt": 17725,
            "ru_nvcsw": 26
        },
        "ru_childs_end": {
            "ru_nivcsw": 2,
            "ru_stime_sec": 0.0032360000000000002,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 13816,
            "ru_majflt": 0,
            "ru_minflt": 585,
            "ru_nvcsw": 1
        },
        "mopSpeed": 89003.919991958988,
        "peak_mem_kb": 185932,
        "ru_childs_cgstart": {
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0
        },
        "nMops": 3542,
        "outputSizePerQuad": 55.75,
        "nQuads": 1864,
        "totalObjSize": 103918,
        "ru_self_end": {
            "ru_nivcsw": 57,
            "ru_stime_sec": 0.037816000000000002,
            "ru_utime_sec": 0.10250099999999999,
            "ru_maxrss_kb": 60412,
            "ru_majflt": 0,
            "ru_minflt": 19669,
            "ru_nvcsw": 27
        },
        "quadSpeed": 46838.878279224045,
        "mop/quad": 1.900214592274678,
        "Frontend(%)": 61.175012926703154,
        "CodeGen(%)": 38.824987073296846
    },
    "SIMBData": {
        "bytes": 39946,
        "out": "amcQwB.o",
        "archive": "archive.16/_43051_archive_1.a"
    },
    "CompileStrategy": "fullobj",
    "CompileStatus": "Successful",
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module",
            1
        ],
        "testbench": [
            "testbench",
            "iAVhC",
            "module",
            3
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            4
        ]
    },
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "std",
        "std",
        "testbench",
        "testbench"
    ],
    "Misc": {
        "cwd": "/home/Hala/VLSI_verification/LABS/Lab05",
        "daidir": "simv.daidir",
        "csrc": "csrc",
        "csrc_abs": "/home/Hala/VLSI_verification/LABS/Lab05/csrc",
        "daidir_abs": "/home/Hala/VLSI_verification/LABS/Lab05/simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.16"
    },
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.43051.json"
    ],
    "PEModules": []
}