# 12-hours-digital-clock
 implemented a 12-hour clock and verified it on an FPGA and testbench. The frequency division circuit was instantiated within the main module to observe the changes in the digital clock output."
