Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (lin64) Build 3414424 Sun Dec 19 10:57:14 MST 2021
| Date         : Fri Aug 18 10:47:30 2023
| Host         : giants running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file design_audio_wrapper_control_sets_placed.rpt
| Design       : design_audio_wrapper
| Device       : xczu7ev
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   608 |
|    Minimum number of control sets                        |   608 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   663 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   608 |
| >= 0 to < 4        |   161 |
| >= 4 to < 6        |    72 |
| >= 6 to < 8        |    39 |
| >= 8 to < 10       |    54 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    23 |
| >= 14 to < 16      |    12 |
| >= 16              |   225 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2550 |          578 |
| No           | No                    | Yes                    |              57 |           20 |
| No           | Yes                   | No                     |            1050 |          376 |
| Yes          | No                    | No                     |            4080 |          529 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            6492 |         1112 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                                                                 Enable Signal                                                                                                                                |                                                                                                                                         Set/Reset Signal                                                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                         | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                 | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state                                                                          | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__2_n_0                                                                       | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                     | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0]_0[0]                                                                                                         | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                            | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                           | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/p_3_in                                                                                                                                                                                                                   | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                             | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rClearIrqs                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/grp_fir_Pipeline_loop_fu_76/flow_control_loop_pipe_sequential_init_U/i_fu_42_reg[3][0]                                                                                                                                                             | design_audio_i/fir_0/inst/grp_fir_Pipeline_loop_fu_76/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/FSM_sequential_stmWrite[1]_i_1_n_0                                                                                                                                                           | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/grp_fir_Pipeline_loop_fu_76/flow_control_loop_pipe_sequential_init_U/i_fu_42_reg[3][0]                                                                                                                                                             | design_audio_i/fir_1/inst/grp_fir_Pipeline_loop_fu_76/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/FSM_sequential_stmWrite[1]_i_1__0_n_0                                                                                                                                                        | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg_0[0]                                                                                                          | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/gen_fwft.gdvld_fwft.data_valid_fwft_reg[0]                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                           |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                 | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                           | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                                                | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/m_axis_mm2s_aresetn_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                     | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.ram_empty_i_reg[0]                                                                                       |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1][0]                                                                                                                                                                           | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                               | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                             |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/follower_empty0                                                                                                                                                                         | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudValid_In                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/empty                                                                                                                                                                                   | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state                                                                          | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                              | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/oAxi_BResp0                                                                                                                                                                                  | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/FSM_sequential_stmWrite[1]_i_1_n_0                                                                                                                                                              | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                      | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                 | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                          | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0]_1[0]                                                                                                       |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/detect_stop_i_1_n_0                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/FSM_sequential_stmRead[1]_i_1_n_0                                                                                                                                                                                                      | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                     | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                      |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                 | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                         | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/FSM_sequential_stmWrite[1]_i_1_n_0                                                                                                                                                           | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/E[0]                                                                                                               | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                             |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/genblk3[0].mclk_rAudValid_reg[0][0]                                                                                                                                                                   | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                         | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                                                                                              | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1][0]                                                                                          |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                     | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/proc_sys_reset_1_24M/U0/peripheral_reset[0]                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/FSM_sequential_stmAudChCtrl_reg[1][0]                                                                                                                                                              | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_i_1_n_0                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1[0]                                                                                                                    |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                               |                2 |              2 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                      | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                                                |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/start_dma_r_reg_0                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                           | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                            | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                   | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                      | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                     | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                      | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                      | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                  | design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                     | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                             | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                            | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                  |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                    |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                          | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                     | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                  | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo    |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                     | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                               |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rChannelMux_67[2]_i_1_n_0                                                                                                                                                                    | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rEnable_i_1_n_0                                                                                                                                                                                 | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rChannelMux_45[2]_i_1_n_0                                                                                                                                                                    | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rChannelMux_23[2]_i_1_n_0                                                                                                                                                                    | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rChannelMux_01[2]_i_1_n_0                                                                                                                                                                    | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/grp_fir_Pipeline_loop_fu_76/flow_control_loop_pipe_sequential_init_U/i_fu_420                                                                                                                                                                      | design_audio_i/fir_0/inst/grp_fir_Pipeline_loop_fu_76/i_fu_42[5]_i_1_n_0                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rEnable_i_1_n_0                                                                                                                                                                              | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/grp_fir_Pipeline_loop_fu_76/flow_control_loop_pipe_sequential_init_U/i_fu_420                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/grp_fir_Pipeline_loop_fu_76/flow_control_loop_pipe_sequential_init_U/i_fu_420                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/grp_fir_Pipeline_loop_fu_76/flow_control_loop_pipe_sequential_init_U/i_fu_420                                                                                                                                                                      | design_audio_i/fir_1/inst/grp_fir_Pipeline_loop_fu_76/i_fu_42[5]_i_1_n_0                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                                            | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rIrqEnables[31]_i_1_n_0                                                                                                                                                                         | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                           | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                    | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rChannelMux_67[2]_i_1_n_0                                                                                                                                                                       | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rChannelMux_45[2]_i_1_n_0                                                                                                                                                                       | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                            | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                               | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rChannelMux_23[2]_i_1_n_0                                                                                                                                                                       | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                     | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rChannelMux_01[2]_i_1_n_0                                                                                                                                                                       | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                    | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/FSM_onehot_stmAesEncode[2]_i_1_n_0                                                                                                                                                      | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                      | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                          | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                      |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                         | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__2_n_0                                                                       | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                    |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/E[0]                                                                                                                                                                                                  | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                 | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                     |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                               | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                                           | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rChannelCount_reg[1]_0[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                    | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                               | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                              | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/FSM_onehot_stmRead[3]_i_1_n_0                                                                                                                                                                | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                    | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rClearIrqs                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/grp_fir_Pipeline_loop_fu_76/flow_control_loop_pipe_sequential_init_U/i_fu_42_reg[3][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                 | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                                                                                              | design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_core_d2_i_1__0_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.count[3]_i_1__0_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/grp_fir_Pipeline_loop_fu_76/flow_control_loop_pipe_sequential_init_U/i_fu_42_reg[3][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                     | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/write_state0                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                         | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1_n_0                                                                                                                  |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                                                                                              | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                              |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                            | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                           |                1 |              4 |         4.00 |
|  design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              | design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_core_d2_i_1_n_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aresetn_4[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                   | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                               | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                            | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                            | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                  | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                          | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                4 |              4 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                      | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                               |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount                                                                                                                                                                        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount[5]_i_1_n_0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                          | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg_0[0]                                                                                                          | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.axis_tid[3]_i_1_n_0                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                               | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                          | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/count                                                                                                                                                                                | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/m_axis_mm2s_aresetn_0[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                        | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/FSM_onehot_stmRead[3]_i_1_n_0                                                                                                                                                                   | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                           |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/s_axis_s2mm_aresetn_1[0]                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3] | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1_n_0                                                                                               |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                       | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                               | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                 | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                          | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                               |                2 |              4 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_core_reg_1[0]                                                                                                                                                                                              |                4 |              5 |         1.25 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                              | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                     | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[0][0]                                                                                                                                                                           | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg       | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                          |                1 |              5 |         5.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rIrqEnables[31]_i_1_n_0                                                                                                                                                                      | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                              |                5 |              5 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                5 |              5 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[12]                                                                                                                                                              | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                             | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                      | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                                                                                              | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_audio_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_audio_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                      |                3 |              6 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |              6 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_audio_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/fir_io_s_axi_U/int_ier12_out                                                                                                                                                                                                                       | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/fir_io_s_axi_U/waddr                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/s_axis_aud_tvalid_0[0]                                                                                                                                                                             | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                        |                5 |              6 |         1.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/rst_clk_wiz_0_48M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | design_audio_i/rst_clk_wiz_0_48M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                      |                1 |              6 |         6.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/proc_sys_reset_1_24M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                        | design_audio_i/proc_sys_reset_1_24M/U0/SEQ/seq_clr                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/fir_io_s_axi_U/int_ier12_out                                                                                                                                                                                                                       | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/fir_io_s_axi_U/waddr                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                             | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.period_count[7]_i_2__0_n_0                                                                                                                                       | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.period_count[7]_i_1__0_n_0                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                                                                                              | design_audio_i/proc_sys_reset_1_24M/U0/peripheral_reset[0]                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                          | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                                                                                              | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                      | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                     |                7 |              7 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/INTERLEAVED.period_count[7]_i_2_n_0                                                                                                                                          | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/INTERLEAVED.period_count[7]_i_1_n_0                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[10]                                                                                                                                                              | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                    |                                                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/count[7]_i_2_n_0                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/p_1_in0                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/CI                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                          | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                              | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                          | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                3 |              8 |         2.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                         | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/new_rcv_dta_i_i_1_n_0                                                                                                                                                                                                        | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                  |                3 |              8 |         2.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                     | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                               |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                             | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.period_size_reg[12]_0[0]                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.no_of_periods_reg[6]_0[0]                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/E[0]                                                                                                                                                                                               | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/periods                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/E[0]                                                                                                                                                                                 | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/PCM_TO_AES.aes_enc1/count[7]_i_1__0_n_0                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rAudioFrameCount                                                                                                                                                                      | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/iRst0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                   | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_audio_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                              |                5 |              8 |         1.60 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rReadAddr[7]_i_1_n_0                                                                                                                                                                            | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rWriteAddr                                                                                                                                                                                      | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rReadAddr[7]_i_1_n_0                                                                                                                                                                         | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rSclkDiv[7]_i_1_n_0                                                                                                                                                                          | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                6 |              8 |         1.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rSclkDiv[7]_i_1_n_0                                                                                                                                                                             | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                7 |              8 |         1.14 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/rWriteAddr                                                                                                                                                                                   | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                              |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                              | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                              |                8 |              8 |         1.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                                                                                              | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                     |                2 |              8 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                           | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                               | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0]_0[0]                                                                                                         | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                   | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                                 | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                                                             |                1 |              9 |         9.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                               | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                   | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                   | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                6 |              9 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                               | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                               | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                               | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                               | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                               | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                               | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |                6 |              9 |         1.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                     | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                2 |              9 |         4.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                 | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                  | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                3 |             10 |         3.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                   | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                      |                2 |             10 |         5.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/ASYNC_CLOCKS.CDC_HALT_INST_i_1__0_n_0                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/SR[0]                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                              | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                          |                6 |             10 |         1.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg       | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0] |                2 |             10 |         5.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/rdp_inst/enb                                                                                                             | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                      |                4 |             10 |         2.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                          | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                7 |             10 |         1.43 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                6 |             10 |         1.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                      | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                                                                                                     | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                       |                4 |             11 |         2.75 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                         |                                                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                            |                                                                                                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/ioc_irq_en                                                                                                                                                                                   | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                6 |             11 |         1.83 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/rWriteAddr                                                                                                                                                                                   | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | design_audio_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/rWriteAddr                                                                                                                                                                                   | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/s_axis_s2mm_aresetn_0                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/timeout_irq_en                                                                                                                                                                               | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                               |                4 |             12 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                7 |             12 |         1.71 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             12 |         1.71 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                7 |             12 |         1.71 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                     | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axis_mm2s_aresetn_2[0]                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                     | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axis_mm2s_aresetn_1[0]                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                     | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aresetn_2[0]                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                       |                4 |             13 |         3.25 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                     | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aresetn_1[0]                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                               |                5 |             14 |         2.80 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/rReadAddr[11]_i_1_n_0                                                                                                                                                                                                                  | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                8 |             14 |         1.75 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                 | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                7 |             14 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                1 |             14 |        14.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                1 |             14 |        14.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                    |                5 |             14 |         2.80 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                     |                                                                                                                                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                              |                                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                             | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                            |                4 |             15 |         3.75 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                6 |             15 |         2.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/size_per_channel[15]_i_1__0_n_0                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |               12 |             16 |         1.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg                                                            | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                       |                5 |             16 |         3.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/INTERLEAVED.byte_count[15]_i_2__0_n_0                                                                                                                                        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/start_dma_r_reg_0                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                             | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                6 |             16 |         2.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/fir_io_s_axi_U/ar_hs                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/ap_CS_fsm_state9                                                                                                                                                                                                                                   | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/ap_CS_fsm_state6                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/ap_CS_fsm_state9                                                                                                                                                                                                                                   | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/ap_CS_fsm_state6                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/grp_fir_Pipeline_loop_fu_76_ap_start_reg                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/fir_io_s_axi_U/ar_hs                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0                                                                                  | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             16 |         3.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                2 |             16 |         8.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1__0_n_0                                                                                               | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             16 |         3.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                             | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             16 |         3.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/grp_fir_Pipeline_loop_fu_76_ap_start_reg                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg_0[0]                                                                                                          | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aresetn_0[0]                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                       |                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0                                                                                  | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             16 |         3.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                     | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                6 |             16 |         2.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0                                                                     | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                7 |             16 |         2.29 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                  | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                4 |             16 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value[15]_i_1_n_0                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                  | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                5 |             16 |         3.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/size_per_channel[15]_i_1_n_0                                                                                                                                                                 | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                  | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             16 |         3.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.byte_count[15]_i_1__0_n_0                                                                                                                                        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/s_axis_s2mm_aresetn_1[0]                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                8 |             16 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/sample_count[15]_i_1_n_0                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                |                                                                                                                                                                                                                                                                                                 |                3 |             19 |         6.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                7 |             19 |         2.71 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                8 |             20 |         2.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                                                                                              | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                            |                6 |             20 |         3.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                4 |             21 |         5.25 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                     | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                     |                4 |             21 |         5.25 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                6 |             21 |         3.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                  | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                  |                6 |             22 |         3.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                     | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.no_of_periods_reg[6]_0[0]                                                                                                                                                                                |                3 |             22 |         7.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                  | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                6 |             22 |         3.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg_0                                                     | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/periods                                                                                                                                                                                                               |                3 |             22 |         7.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/no_of_periods[7]_i_1__0_n_0                                                                                                                                                                  | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |               12 |             24 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |               10 |             24 |         2.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[47]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                7 |             24 |         3.43 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rChMuxSelect_reg[1][3][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/mclk_nAudCapt_0                                                                                                                                                                   | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/iMRst0                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                                 |                2 |             24 |        12.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/mclk_nAudValid_0                                                                                                                                                                     | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0                                                                                                                                                                                                  |                3 |             24 |         8.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][1]                                                                                                                                                              | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][2]                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][1]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                4 |             24 |         6.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/mclk_rChannelCount_reg[1][0]                                                                                                                                                                          | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0                                                                                                                                                                                                  |                6 |             24 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | design_audio_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/AES_TO_PCM.strb_8_reg[1][0]                                                                                                                                                          | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_core_reg_1[0]                                                                                                                                                                                              |               11 |             24 |         2.18 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/no_of_periods[7]_i_1_n_0                                                                                                                                                                     | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |               10 |             24 |         2.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/ap_CS_fsm_state5                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                7 |             25 |         3.57 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             25 |         5.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudData_In                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             27 |         3.86 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                 |                5 |             27 |         5.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                2 |             28 |        14.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/wvalid[1]                                                                                                                                                                            | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/write_state0                                                                                                                                                                                            |                8 |             30 |         3.75 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/wvalid[0]                                                                                                                                                                            | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/write_state0                                                                                                                                                                                            |                9 |             30 |         3.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/timeout_counter[31]_i_1_n_0                                                                                                                                                                  | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[31]_i_1_n_0                                                                                                                                                               | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[191]_i_1__0_n_0                                                                                                                                                           | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[159]_i_1_n_0                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 |                                                                                                                                                                                                                                                                                                 |                3 |             32 |        10.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[127]_i_1_n_0                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |               18 |             32 |         1.78 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                                                                                                     |                                                                                                                                                                                                                                                                                                 |                3 |             32 |        10.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                          |                                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready_0[0]                                                                                                   |                                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_0[0]                                                                                                          | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/SR[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudValid_Out04_out                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/buffer_address[31]_i_1_n_0                                                                                                                                                                   | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/buffer_address[63]_i_1_n_0                                                                                                                                                                   | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[95]_i_1_n_0                                                                                                                                                                   | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[63]_i_1_n_0                                                                                                                                                               | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status[95]_i_1_n_0                                                                                                                                                               | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/buffer_address[31]_i_1__0_n_0                                                                                                                                                                | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/buffer_address[63]_i_1__0_n_0                                                                                                                                                                | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/soft_reset_clr_reg_0                                                                                                                                                                                                  |               19 |             32 |         1.68 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.rd_en_r_reg_0[0]                                                                                                                                                         | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_core_reg_1[0]                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                    | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                       |               10 |             32 |         3.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/sel                                                                                                                                                                                                | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_core_reg_0                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/rdp_inst/enb                                                                                                             |                                                                                                                                                                                                                                                                                                 |                3 |             32 |        10.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                   | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                      |                9 |             32 |         3.56 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 |                                                                                                                                                                                                                                                                                                 |                3 |             32 |        10.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/grp_fir_Pipeline_loop_fu_76/ap_enable_reg_pp0_iter1_reg_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/grp_fir_Pipeline_loop_fu_76/ap_enable_reg_pp0_iter1_reg_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/fir_io_s_axi_U/E[0]                                                                                                                                                                                                                                | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[127]_i_1_n_0                                                                                                                                                                  | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/fir_io_s_axi_U/E[0]                                                                                                                                                                                                                                | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/grp_fir_Pipeline_loop_fu_76/ap_enable_reg_pp0_iter1_reg_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/grp_fir_Pipeline_loop_fu_76/ap_CS_fsm_reg[7]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/grp_fir_Pipeline_loop_fu_76/ap_enable_reg_pp0_iter1_reg_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[191]_i_1_n_0                                                                                                                                                                  | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[159]_i_1_n_0                                                                                                                                                                  | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/grp_fir_Pipeline_loop_fu_76/ap_CS_fsm_reg[7]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[31]_i_1_n_0                                                                                                                                                                   | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |               20 |             32 |         1.60 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[63]_i_1_n_0                                                                                                                                                                   | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |               21 |             32 |         1.52 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AXI_INST/oAxi_RData[31]_i_1_n_0                                                                                                                                                                       | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |               26 |             33 |         1.27 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_RData[31]_i_1_n_0                                                                                                                                                                          | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |               21 |             33 |         1.57 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/oAxi_RData[31]_i_1_n_0                                                                                                                                                                                                                 | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |               14 |             33 |         2.36 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                    |                                                                                                                                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                8 |             34 |         4.25 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                    |                                                                                                                                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                 | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                                                    |                9 |             34 |         3.78 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |               11 |             35 |         3.18 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                 |               12 |             35 |         2.92 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                              | design_audio_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                    |               11 |             36 |         3.27 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                               |               14 |             36 |         2.57 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                4 |             37 |         9.25 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_0/inst/grp_fir_Pipeline_loop_fu_76/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |               10 |             37 |         3.70 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/fir_1/inst/grp_fir_Pipeline_loop_fu_76/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |               12 |             37 |         3.08 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                  | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                7 |             39 |         5.57 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                               | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                6 |             39 |         6.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                6 |             39 |         6.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                                 |                3 |             40 |        13.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                          |                                                                                                                                                                                                                                                                                                 |                3 |             40 |        13.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                          |                                                                                                                                                                                                                                                                                                 |                3 |             40 |        13.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg                                                            |                                                                                                                                                                                                                                                                                                 |                3 |             40 |        13.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Q[0]                                                                                                                                                                                                                                          |               14 |             41 |         2.93 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                            |               21 |             41 |         1.95 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                4 |             44 |        11.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                5 |             47 |         9.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                4 |             48 |        12.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                  |                                                                                                                                                                                                                                                                                                 |               12 |             51 |         4.25 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |               12 |             51 |         4.25 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                         |               17 |             51 |         3.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                7 |             61 |         8.71 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/start_dma_pos                                                                                                                                                                                      | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_core_reg_1[0]                                                                                                                                                                                              |               15 |             63 |         4.20 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |                5 |             63 |        12.60 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/INTERLEAVED.current_address[63]_i_1_n_0                                                                                                                                      | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/s_axis_s2mm_aresetn_1[0]                                                                                                                                                                                              |                9 |             64 |         7.11 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                               | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               19 |             64 |         3.37 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/command_generator_1/INTERLEAVED.current_address[63]_i_1__0_n_0                                                                                                                                   | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/start_dma_r_reg_0                                                                                                                                                                                                     |               16 |             64 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/E[0]                                                                                                               | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |               21 |             64 |         3.05 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |               16 |             64 |         4.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                  | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |               11 |             71 |         6.45 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                  | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                               |               15 |             71 |         4.73 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |               11 |             72 |         6.55 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |               13 |             72 |         5.54 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |               13 |             72 |         5.54 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |               13 |             72 |         5.54 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                 |                                                                                                                                                                                                                                                                                                 |                5 |             75 |        15.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                8 |             75 |         9.38 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                 |                                                                                                                                                                                                                                                                                                 |                5 |             75 |        15.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |               13 |             76 |         5.85 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                 |               13 |             76 |         5.85 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |               13 |             76 |         5.85 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |               13 |             76 |         5.85 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                 |               13 |             76 |         5.85 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |               13 |             76 |         5.85 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |               13 |             76 |         5.85 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |               13 |             76 |         5.85 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0      | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1_n_0                                                                                                                        |                6 |             78 |        13.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out           | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__0_n_0                                                                                                                     |                6 |             78 |        13.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                8 |             80 |        10.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                                                 |               15 |             85 |         5.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                    |                                                                                                                                                                                                                                                                                                 |               13 |             85 |         6.54 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                                                 |               13 |             85 |         6.54 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                    |                                                                                                                                                                                                                                                                                                 |               15 |             85 |         5.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                9 |             87 |         9.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                             |                8 |             89 |        11.12 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |               18 |             90 |         5.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |               20 |             90 |         4.50 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |               19 |             90 |         4.74 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |               19 |             90 |         4.74 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                                                  |               14 |            118 |         8.43 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |               10 |            124 |        12.40 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                 |               21 |            131 |         6.24 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |               20 |            131 |         6.55 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                            |               14 |            140 |        10.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                9 |            144 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                9 |            144 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                9 |            144 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                9 |            144 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                 |               21 |            145 |         6.90 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |               21 |            145 |         6.90 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                                                 |               16 |            148 |         9.25 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |               60 |            160 |         2.67 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                                 |               11 |            176 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                                 |               11 |            176 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                                 |               11 |            176 |        16.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out2        |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |               44 |            183 |         4.16 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                                 |               12 |            184 |        15.33 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/start_dec_reg_0                                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/SR[0]                                                                                                                                                                                                                 |               27 |            191 |         7.07 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/s_axis_aud_tid[0]_1[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |               33 |            192 |         5.82 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AESCHSTSUPD_INST/dest_pulse                                                                                                                                                                                   | design_audio_i/rst_clk_wiz_0_48M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                       |               58 |            192 |         3.31 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESCAPTCHSTS_INST/dest_pulse                                                                                                                                                                                     | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                                      |               56 |            192 |         3.43 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt                                                                                                                                                                      | design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/iRst0                                                                                                                                                                                                      |               54 |            192 |         3.56 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rAesLastFrame                                                                                                                                                                         | design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt0                                                                                                                                                                                      |               35 |            192 |         5.49 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/ASYNC_CLOCKS.CDC_AES_CS_CHANGE_INST/dest_pulse                                                                                                                                                     | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/soft_reset_clr_reg_0                                                                                                                                                                                                  |               49 |            192 |         3.92 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status[191]_i_1_n_0                                                                                                                                              | design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/reset_s2mm/p_1_in0                                                                                                                                                                                                               |               32 |            192 |         6.00 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/start_dma_r_reg_1[0]                                                                                                                                                                               | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/SR[0]                                                                                                                                                                                                                 |               53 |            192 |         3.62 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/start_dma_pos                                                                                                                                                                                      | design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/reset_mm2s/SR[0]                                                                                                                                                                                                                 |               61 |            223 |         3.66 |
|  design_audio_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |              542 |           2349 |         4.33 |
+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


