
c011_spi_slave_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002878  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002938  08002938  00003938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002978  08002978  00004094  2**0
                  CONTENTS
  4 .ARM          00000000  08002978  08002978  00004094  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002978  08002978  00004094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002978  08002978  00003978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800297c  0800297c  0000397c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  08002980  00004000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00000108  20000094  08002a14  00004094  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  08002a14  0000419c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00004094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006dc8  00000000  00000000  000040bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aa5  00000000  00000000  0000ae84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000758  00000000  00000000  0000c930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000057e  00000000  00000000  0000d088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000126c0  00000000  00000000  0000d606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000093f6  00000000  00000000  0001fcc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000708af  00000000  00000000  000290bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009996b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000018cc  00000000  00000000  000999b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  0009b27c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000094 	.word	0x20000094
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002910 	.word	0x08002910

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000098 	.word	0x20000098
 8000104:	08002910 	.word	0x08002910

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <HAL_SPI_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a07      	ldr	r2, [pc, #28]	@ (800024c <HAL_SPI_RxCpltCallback+0x2c>)
 800022e:	4293      	cmp	r3, r2
 8000230:	d108      	bne.n	8000244 <HAL_SPI_RxCpltCallback+0x24>
    {
        dataReceived = 1;  // Data has been received
 8000232:	4b07      	ldr	r3, [pc, #28]	@ (8000250 <HAL_SPI_RxCpltCallback+0x30>)
 8000234:	2201      	movs	r2, #1
 8000236:	701a      	strb	r2, [r3, #0]
        HAL_SPI_Receive_IT(&hspi1, (uint8_t*)rxBuffer, sizeof(rxBuffer));
 8000238:	4906      	ldr	r1, [pc, #24]	@ (8000254 <HAL_SPI_RxCpltCallback+0x34>)
 800023a:	4b07      	ldr	r3, [pc, #28]	@ (8000258 <HAL_SPI_RxCpltCallback+0x38>)
 800023c:	2228      	movs	r2, #40	@ 0x28
 800023e:	0018      	movs	r0, r3
 8000240:	f001 fc82 	bl	8001b48 <HAL_SPI_Receive_IT>
    }
}
 8000244:	46c0      	nop			@ (mov r8, r8)
 8000246:	46bd      	mov	sp, r7
 8000248:	b002      	add	sp, #8
 800024a:	bd80      	pop	{r7, pc}
 800024c:	40013000 	.word	0x40013000
 8000250:	200000d8 	.word	0x200000d8
 8000254:	200000b0 	.word	0x200000b0
 8000258:	2000011c 	.word	0x2000011c

0800025c <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1)
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a04      	ldr	r2, [pc, #16]	@ (800027c <HAL_SPI_TxCpltCallback+0x20>)
 800026a:	4293      	cmp	r3, r2
 800026c:	d102      	bne.n	8000274 <HAL_SPI_TxCpltCallback+0x18>
    {
        sendDataFlag = 0;  // Data has been sent
 800026e:	4b04      	ldr	r3, [pc, #16]	@ (8000280 <HAL_SPI_TxCpltCallback+0x24>)
 8000270:	2200      	movs	r2, #0
 8000272:	701a      	strb	r2, [r3, #0]
    }
}
 8000274:	46c0      	nop			@ (mov r8, r8)
 8000276:	46bd      	mov	sp, r7
 8000278:	b002      	add	sp, #8
 800027a:	bd80      	pop	{r7, pc}
 800027c:	40013000 	.word	0x40013000
 8000280:	200000d9 	.word	0x200000d9

08000284 <Flash_Write_Data>:
uint32_t Flash_Write_Data(uint32_t StartPageAddress, uint64_t *Data, uint16_t numberofword)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b086      	sub	sp, #24
 8000288:	af00      	add	r7, sp, #0
 800028a:	60f8      	str	r0, [r7, #12]
 800028c:	60b9      	str	r1, [r7, #8]
 800028e:	1dbb      	adds	r3, r7, #6
 8000290:	801a      	strh	r2, [r3, #0]
	HAL_FLASH_Unlock();
 8000292:	f000 fca9 	bl	8000be8 <HAL_FLASH_Unlock>

	// Erase the required flash page
	// Erase_Flash(StartPageAddress);

	// Program flash with the data
	for (uint32_t i = 0; i < numberofword; i++)
 8000296:	2300      	movs	r3, #0
 8000298:	617b      	str	r3, [r7, #20]
 800029a:	e015      	b.n	80002c8 <Flash_Write_Data+0x44>
	{
		//if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, StartPageAddress + i * 8, Data[i]) != HAL_OK)
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, StartPageAddress + i * 8, Data[i]) != HAL_OK)
 800029c:	697b      	ldr	r3, [r7, #20]
 800029e:	00da      	lsls	r2, r3, #3
 80002a0:	68fb      	ldr	r3, [r7, #12]
 80002a2:	18d1      	adds	r1, r2, r3
 80002a4:	697b      	ldr	r3, [r7, #20]
 80002a6:	00db      	lsls	r3, r3, #3
 80002a8:	68ba      	ldr	r2, [r7, #8]
 80002aa:	18d3      	adds	r3, r2, r3
 80002ac:	681a      	ldr	r2, [r3, #0]
 80002ae:	685b      	ldr	r3, [r3, #4]
 80002b0:	2001      	movs	r0, #1
 80002b2:	f000 fc4b 	bl	8000b4c <HAL_FLASH_Program>
 80002b6:	1e03      	subs	r3, r0, #0
 80002b8:	d003      	beq.n	80002c2 <Flash_Write_Data+0x3e>
		{// Handle the error if programming fails
			HAL_FLASH_Lock();
 80002ba:	f000 fcb9 	bl	8000c30 <HAL_FLASH_Lock>
			return 1;
 80002be:	2301      	movs	r3, #1
 80002c0:	e015      	b.n	80002ee <Flash_Write_Data+0x6a>
	for (uint32_t i = 0; i < numberofword; i++)
 80002c2:	697b      	ldr	r3, [r7, #20]
 80002c4:	3301      	adds	r3, #1
 80002c6:	617b      	str	r3, [r7, #20]
 80002c8:	1dbb      	adds	r3, r7, #6
 80002ca:	881b      	ldrh	r3, [r3, #0]
 80002cc:	697a      	ldr	r2, [r7, #20]
 80002ce:	429a      	cmp	r2, r3
 80002d0:	d3e4      	bcc.n	800029c <Flash_Write_Data+0x18>
		}
	}

	HAL_FLASH_Lock();
 80002d2:	f000 fcad 	bl	8000c30 <HAL_FLASH_Lock>
	// Verify the written data
    if (Verify_Flash_Data(StartPageAddress, Data, numberofword))
 80002d6:	1dbb      	adds	r3, r7, #6
 80002d8:	881a      	ldrh	r2, [r3, #0]
 80002da:	68b9      	ldr	r1, [r7, #8]
 80002dc:	68fb      	ldr	r3, [r7, #12]
 80002de:	0018      	movs	r0, r3
 80002e0:	f000 f809 	bl	80002f6 <Verify_Flash_Data>
 80002e4:	1e03      	subs	r3, r0, #0
 80002e6:	d001      	beq.n	80002ec <Flash_Write_Data+0x68>
    {
        return 0; // Success
 80002e8:	2300      	movs	r3, #0
 80002ea:	e000      	b.n	80002ee <Flash_Write_Data+0x6a>
    }
    return 1; // Verification failed
 80002ec:	2301      	movs	r3, #1
}
 80002ee:	0018      	movs	r0, r3
 80002f0:	46bd      	mov	sp, r7
 80002f2:	b006      	add	sp, #24
 80002f4:	bd80      	pop	{r7, pc}

080002f6 <Verify_Flash_Data>:

uint8_t Verify_Flash_Data(uint32_t StartPageAddress, uint64_t *Data, uint16_t numberofword)
{
 80002f6:	b580      	push	{r7, lr}
 80002f8:	b086      	sub	sp, #24
 80002fa:	af00      	add	r7, sp, #0
 80002fc:	60f8      	str	r0, [r7, #12]
 80002fe:	60b9      	str	r1, [r7, #8]
 8000300:	1dbb      	adds	r3, r7, #6
 8000302:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < numberofword; i++)
 8000304:	2300      	movs	r3, #0
 8000306:	617b      	str	r3, [r7, #20]
 8000308:	e014      	b.n	8000334 <Verify_Flash_Data+0x3e>
    {
        if (*(__IO uint64_t *)(StartPageAddress + i * 8) != Data[i])
 800030a:	697b      	ldr	r3, [r7, #20]
 800030c:	00da      	lsls	r2, r3, #3
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	18d3      	adds	r3, r2, r3
 8000312:	6818      	ldr	r0, [r3, #0]
 8000314:	6859      	ldr	r1, [r3, #4]
 8000316:	697b      	ldr	r3, [r7, #20]
 8000318:	00db      	lsls	r3, r3, #3
 800031a:	68ba      	ldr	r2, [r7, #8]
 800031c:	18d3      	adds	r3, r2, r3
 800031e:	681a      	ldr	r2, [r3, #0]
 8000320:	685b      	ldr	r3, [r3, #4]
 8000322:	4290      	cmp	r0, r2
 8000324:	d101      	bne.n	800032a <Verify_Flash_Data+0x34>
 8000326:	4299      	cmp	r1, r3
 8000328:	d001      	beq.n	800032e <Verify_Flash_Data+0x38>
        {
            return 0; // Verification failed
 800032a:	2300      	movs	r3, #0
 800032c:	e008      	b.n	8000340 <Verify_Flash_Data+0x4a>
    for (uint32_t i = 0; i < numberofword; i++)
 800032e:	697b      	ldr	r3, [r7, #20]
 8000330:	3301      	adds	r3, #1
 8000332:	617b      	str	r3, [r7, #20]
 8000334:	1dbb      	adds	r3, r7, #6
 8000336:	881b      	ldrh	r3, [r3, #0]
 8000338:	697a      	ldr	r2, [r7, #20]
 800033a:	429a      	cmp	r2, r3
 800033c:	d3e5      	bcc.n	800030a <Verify_Flash_Data+0x14>
        }
    }
    return 1; // Verification success
 800033e:	2301      	movs	r3, #1
}
 8000340:	0018      	movs	r0, r3
 8000342:	46bd      	mov	sp, r7
 8000344:	b006      	add	sp, #24
 8000346:	bd80      	pop	{r7, pc}

08000348 <Flash_Read_Data>:

	HAL_FLASH_Lock();
}

void Flash_Read_Data(uint32_t StartPageAddress, uint64_t *RxBuf, uint16_t numberofwords)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b086      	sub	sp, #24
 800034c:	af00      	add	r7, sp, #0
 800034e:	60f8      	str	r0, [r7, #12]
 8000350:	60b9      	str	r1, [r7, #8]
 8000352:	1dbb      	adds	r3, r7, #6
 8000354:	801a      	strh	r2, [r3, #0]
	for (uint32_t i = 0; i < numberofwords; i++)
 8000356:	2300      	movs	r3, #0
 8000358:	617b      	str	r3, [r7, #20]
 800035a:	e00e      	b.n	800037a <Flash_Read_Data+0x32>
	{
		RxBuf[i] = *(__IO uint64_t *)(StartPageAddress + i * 8); // 8 bytes per word
 800035c:	697b      	ldr	r3, [r7, #20]
 800035e:	00da      	lsls	r2, r3, #3
 8000360:	68fb      	ldr	r3, [r7, #12]
 8000362:	18d3      	adds	r3, r2, r3
 8000364:	697a      	ldr	r2, [r7, #20]
 8000366:	00d2      	lsls	r2, r2, #3
 8000368:	68b9      	ldr	r1, [r7, #8]
 800036a:	1889      	adds	r1, r1, r2
 800036c:	681a      	ldr	r2, [r3, #0]
 800036e:	685b      	ldr	r3, [r3, #4]
 8000370:	600a      	str	r2, [r1, #0]
 8000372:	604b      	str	r3, [r1, #4]
	for (uint32_t i = 0; i < numberofwords; i++)
 8000374:	697b      	ldr	r3, [r7, #20]
 8000376:	3301      	adds	r3, #1
 8000378:	617b      	str	r3, [r7, #20]
 800037a:	1dbb      	adds	r3, r7, #6
 800037c:	881b      	ldrh	r3, [r3, #0]
 800037e:	697a      	ldr	r2, [r7, #20]
 8000380:	429a      	cmp	r2, r3
 8000382:	d3eb      	bcc.n	800035c <Flash_Read_Data+0x14>
	}
}
 8000384:	46c0      	nop			@ (mov r8, r8)
 8000386:	46c0      	nop			@ (mov r8, r8)
 8000388:	46bd      	mov	sp, r7
 800038a:	b006      	add	sp, #24
 800038c:	bd80      	pop	{r7, pc}
	...

08000390 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000394:	f000 fa05 	bl	80007a2 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000398:	f000 f83c 	bl	8000414 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800039c:	f000 f8b8 	bl	8000510 <MX_GPIO_Init>
	MX_SPI1_Init();
 80003a0:	f000 f87c 	bl	800049c <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	HAL_SPI_Receive_IT(&hspi1, (uint8_t*)rxBuffer, sizeof(rxBuffer));
 80003a4:	4915      	ldr	r1, [pc, #84]	@ (80003fc <main+0x6c>)
 80003a6:	4b16      	ldr	r3, [pc, #88]	@ (8000400 <main+0x70>)
 80003a8:	2228      	movs	r2, #40	@ 0x28
 80003aa:	0018      	movs	r0, r3
 80003ac:	f001 fbcc 	bl	8001b48 <HAL_SPI_Receive_IT>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		/* USER CODE END WHILE */
		if (dataReceived)
 80003b0:	4b14      	ldr	r3, [pc, #80]	@ (8000404 <main+0x74>)
 80003b2:	781b      	ldrb	r3, [r3, #0]
 80003b4:	b2db      	uxtb	r3, r3
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d011      	beq.n	80003de <main+0x4e>
		{
			Flash_Write_Data(FLASH_USER_START_ADDR, (uint64_t*)rxBuffer, 64); // Adjust number of words if needed
 80003ba:	4b10      	ldr	r3, [pc, #64]	@ (80003fc <main+0x6c>)
 80003bc:	4812      	ldr	r0, [pc, #72]	@ (8000408 <main+0x78>)
 80003be:	2240      	movs	r2, #64	@ 0x40
 80003c0:	0019      	movs	r1, r3
 80003c2:	f7ff ff5f 	bl	8000284 <Flash_Write_Data>
			dataReceived = 0;  // Reset flag
 80003c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000404 <main+0x74>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	701a      	strb	r2, [r3, #0]

			// Prepare data to send back
			Flash_Read_Data(FLASH_USER_START_ADDR, (uint64_t*)spiTxBuf, 64); // Adjust number of words if needed
 80003cc:	4b0f      	ldr	r3, [pc, #60]	@ (800040c <main+0x7c>)
 80003ce:	480e      	ldr	r0, [pc, #56]	@ (8000408 <main+0x78>)
 80003d0:	2240      	movs	r2, #64	@ 0x40
 80003d2:	0019      	movs	r1, r3
 80003d4:	f7ff ffb8 	bl	8000348 <Flash_Read_Data>
			sendDataFlag = 1; // Set flag to send data back
 80003d8:	4b0d      	ldr	r3, [pc, #52]	@ (8000410 <main+0x80>)
 80003da:	2201      	movs	r2, #1
 80003dc:	701a      	strb	r2, [r3, #0]
		}

		if (sendDataFlag)
 80003de:	4b0c      	ldr	r3, [pc, #48]	@ (8000410 <main+0x80>)
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	b2db      	uxtb	r3, r3
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d0e3      	beq.n	80003b0 <main+0x20>
		{
			HAL_SPI_Transmit_IT(&hspi1, (uint8_t*)spiTxBuf, sizeof(spiTxBuf));
 80003e8:	4908      	ldr	r1, [pc, #32]	@ (800040c <main+0x7c>)
 80003ea:	4b05      	ldr	r3, [pc, #20]	@ (8000400 <main+0x70>)
 80003ec:	2240      	movs	r2, #64	@ 0x40
 80003ee:	0018      	movs	r0, r3
 80003f0:	f001 fb1e 	bl	8001a30 <HAL_SPI_Transmit_IT>
			sendDataFlag = 0;  // Reset flag
 80003f4:	4b06      	ldr	r3, [pc, #24]	@ (8000410 <main+0x80>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	701a      	strb	r2, [r3, #0]
		if (dataReceived)
 80003fa:	e7d9      	b.n	80003b0 <main+0x20>
 80003fc:	200000b0 	.word	0x200000b0
 8000400:	2000011c 	.word	0x2000011c
 8000404:	200000d8 	.word	0x200000d8
 8000408:	08007800 	.word	0x08007800
 800040c:	200000dc 	.word	0x200000dc
 8000410:	200000d9 	.word	0x200000d9

08000414 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000414:	b590      	push	{r4, r7, lr}
 8000416:	b08d      	sub	sp, #52	@ 0x34
 8000418:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800041a:	2414      	movs	r4, #20
 800041c:	193b      	adds	r3, r7, r4
 800041e:	0018      	movs	r0, r3
 8000420:	231c      	movs	r3, #28
 8000422:	001a      	movs	r2, r3
 8000424:	2100      	movs	r1, #0
 8000426:	f002 fa46 	bl	80028b6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800042a:	003b      	movs	r3, r7
 800042c:	0018      	movs	r0, r3
 800042e:	2314      	movs	r3, #20
 8000430:	001a      	movs	r2, r3
 8000432:	2100      	movs	r1, #0
 8000434:	f002 fa3f 	bl	80028b6 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000438:	193b      	adds	r3, r7, r4
 800043a:	2202      	movs	r2, #2
 800043c:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800043e:	193b      	adds	r3, r7, r4
 8000440:	2280      	movs	r2, #128	@ 0x80
 8000442:	0052      	lsls	r2, r2, #1
 8000444:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000446:	193b      	adds	r3, r7, r4
 8000448:	2200      	movs	r2, #0
 800044a:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800044c:	193b      	adds	r3, r7, r4
 800044e:	2240      	movs	r2, #64	@ 0x40
 8000450:	615a      	str	r2, [r3, #20]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000452:	193b      	adds	r3, r7, r4
 8000454:	0018      	movs	r0, r3
 8000456:	f000 fe09 	bl	800106c <HAL_RCC_OscConfig>
 800045a:	1e03      	subs	r3, r0, #0
 800045c:	d001      	beq.n	8000462 <SystemClock_Config+0x4e>
	{
		Error_Handler();
 800045e:	f000 f89b 	bl	8000598 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000462:	003b      	movs	r3, r7
 8000464:	2207      	movs	r2, #7
 8000466:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000468:	003b      	movs	r3, r7
 800046a:	2200      	movs	r2, #0
 800046c:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800046e:	003b      	movs	r3, r7
 8000470:	2200      	movs	r2, #0
 8000472:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000474:	003b      	movs	r3, r7
 8000476:	2200      	movs	r2, #0
 8000478:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800047a:	003b      	movs	r3, r7
 800047c:	2200      	movs	r2, #0
 800047e:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000480:	003b      	movs	r3, r7
 8000482:	2101      	movs	r1, #1
 8000484:	0018      	movs	r0, r3
 8000486:	f000 ffd5 	bl	8001434 <HAL_RCC_ClockConfig>
 800048a:	1e03      	subs	r3, r0, #0
 800048c:	d001      	beq.n	8000492 <SystemClock_Config+0x7e>
	{
		Error_Handler();
 800048e:	f000 f883 	bl	8000598 <Error_Handler>
	}
}
 8000492:	46c0      	nop			@ (mov r8, r8)
 8000494:	46bd      	mov	sp, r7
 8000496:	b00d      	add	sp, #52	@ 0x34
 8000498:	bd90      	pop	{r4, r7, pc}
	...

0800049c <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80004a0:	4b19      	ldr	r3, [pc, #100]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004a2:	4a1a      	ldr	r2, [pc, #104]	@ (800050c <MX_SPI1_Init+0x70>)
 80004a4:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_SLAVE;
 80004a6:	4b18      	ldr	r3, [pc, #96]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80004ac:	4b16      	ldr	r3, [pc, #88]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80004b2:	4b15      	ldr	r3, [pc, #84]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004b4:	22e0      	movs	r2, #224	@ 0xe0
 80004b6:	00d2      	lsls	r2, r2, #3
 80004b8:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004ba:	4b13      	ldr	r3, [pc, #76]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004bc:	2200      	movs	r2, #0
 80004be:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004c0:	4b11      	ldr	r3, [pc, #68]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80004c6:	4b10      	ldr	r3, [pc, #64]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	619a      	str	r2, [r3, #24]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80004d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004da:	2200      	movs	r2, #0
 80004dc:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 7;
 80004de:	4b0a      	ldr	r3, [pc, #40]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004e0:	2207      	movs	r2, #7
 80004e2:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80004e4:	4b08      	ldr	r3, [pc, #32]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80004ea:	4b07      	ldr	r3, [pc, #28]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80004f0:	4b05      	ldr	r3, [pc, #20]	@ (8000508 <MX_SPI1_Init+0x6c>)
 80004f2:	0018      	movs	r0, r3
 80004f4:	f001 f9e4 	bl	80018c0 <HAL_SPI_Init>
 80004f8:	1e03      	subs	r3, r0, #0
 80004fa:	d001      	beq.n	8000500 <MX_SPI1_Init+0x64>
	{
		Error_Handler();
 80004fc:	f000 f84c 	bl	8000598 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000500:	46c0      	nop			@ (mov r8, r8)
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)
 8000508:	2000011c 	.word	0x2000011c
 800050c:	40013000 	.word	0x40013000

08000510 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000510:	b590      	push	{r4, r7, lr}
 8000512:	b089      	sub	sp, #36	@ 0x24
 8000514:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000516:	240c      	movs	r4, #12
 8000518:	193b      	adds	r3, r7, r4
 800051a:	0018      	movs	r0, r3
 800051c:	2314      	movs	r3, #20
 800051e:	001a      	movs	r2, r3
 8000520:	2100      	movs	r1, #0
 8000522:	f002 f9c8 	bl	80028b6 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000526:	4b1b      	ldr	r3, [pc, #108]	@ (8000594 <MX_GPIO_Init+0x84>)
 8000528:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800052a:	4b1a      	ldr	r3, [pc, #104]	@ (8000594 <MX_GPIO_Init+0x84>)
 800052c:	2104      	movs	r1, #4
 800052e:	430a      	orrs	r2, r1
 8000530:	635a      	str	r2, [r3, #52]	@ 0x34
 8000532:	4b18      	ldr	r3, [pc, #96]	@ (8000594 <MX_GPIO_Init+0x84>)
 8000534:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000536:	2204      	movs	r2, #4
 8000538:	4013      	ands	r3, r2
 800053a:	60bb      	str	r3, [r7, #8]
 800053c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800053e:	4b15      	ldr	r3, [pc, #84]	@ (8000594 <MX_GPIO_Init+0x84>)
 8000540:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000542:	4b14      	ldr	r3, [pc, #80]	@ (8000594 <MX_GPIO_Init+0x84>)
 8000544:	2101      	movs	r1, #1
 8000546:	430a      	orrs	r2, r1
 8000548:	635a      	str	r2, [r3, #52]	@ 0x34
 800054a:	4b12      	ldr	r3, [pc, #72]	@ (8000594 <MX_GPIO_Init+0x84>)
 800054c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800054e:	2201      	movs	r2, #1
 8000550:	4013      	ands	r3, r2
 8000552:	607b      	str	r3, [r7, #4]
 8000554:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000556:	23a0      	movs	r3, #160	@ 0xa0
 8000558:	05db      	lsls	r3, r3, #23
 800055a:	2200      	movs	r2, #0
 800055c:	2110      	movs	r1, #16
 800055e:	0018      	movs	r0, r3
 8000560:	f000 fd66 	bl	8001030 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8000564:	0021      	movs	r1, r4
 8000566:	187b      	adds	r3, r7, r1
 8000568:	2210      	movs	r2, #16
 800056a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800056c:	187b      	adds	r3, r7, r1
 800056e:	2201      	movs	r2, #1
 8000570:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000572:	187b      	adds	r3, r7, r1
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000578:	187b      	adds	r3, r7, r1
 800057a:	2200      	movs	r2, #0
 800057c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800057e:	187a      	adds	r2, r7, r1
 8000580:	23a0      	movs	r3, #160	@ 0xa0
 8000582:	05db      	lsls	r3, r3, #23
 8000584:	0011      	movs	r1, r2
 8000586:	0018      	movs	r0, r3
 8000588:	f000 fbe8 	bl	8000d5c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800058c:	46c0      	nop			@ (mov r8, r8)
 800058e:	46bd      	mov	sp, r7
 8000590:	b009      	add	sp, #36	@ 0x24
 8000592:	bd90      	pop	{r4, r7, pc}
 8000594:	40021000 	.word	0x40021000

08000598 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800059c:	b672      	cpsid	i
}
 800059e:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80005a0:	46c0      	nop			@ (mov r8, r8)
 80005a2:	e7fd      	b.n	80005a0 <Error_Handler+0x8>

080005a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005aa:	4b0f      	ldr	r3, [pc, #60]	@ (80005e8 <HAL_MspInit+0x44>)
 80005ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80005ae:	4b0e      	ldr	r3, [pc, #56]	@ (80005e8 <HAL_MspInit+0x44>)
 80005b0:	2101      	movs	r1, #1
 80005b2:	430a      	orrs	r2, r1
 80005b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80005b6:	4b0c      	ldr	r3, [pc, #48]	@ (80005e8 <HAL_MspInit+0x44>)
 80005b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005ba:	2201      	movs	r2, #1
 80005bc:	4013      	ands	r3, r2
 80005be:	607b      	str	r3, [r7, #4]
 80005c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c2:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <HAL_MspInit+0x44>)
 80005c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80005c6:	4b08      	ldr	r3, [pc, #32]	@ (80005e8 <HAL_MspInit+0x44>)
 80005c8:	2180      	movs	r1, #128	@ 0x80
 80005ca:	0549      	lsls	r1, r1, #21
 80005cc:	430a      	orrs	r2, r1
 80005ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 80005d0:	4b05      	ldr	r3, [pc, #20]	@ (80005e8 <HAL_MspInit+0x44>)
 80005d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80005d4:	2380      	movs	r3, #128	@ 0x80
 80005d6:	055b      	lsls	r3, r3, #21
 80005d8:	4013      	ands	r3, r2
 80005da:	603b      	str	r3, [r7, #0]
 80005dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005de:	46c0      	nop			@ (mov r8, r8)
 80005e0:	46bd      	mov	sp, r7
 80005e2:	b002      	add	sp, #8
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	46c0      	nop			@ (mov r8, r8)
 80005e8:	40021000 	.word	0x40021000

080005ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80005ec:	b590      	push	{r4, r7, lr}
 80005ee:	b091      	sub	sp, #68	@ 0x44
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f4:	232c      	movs	r3, #44	@ 0x2c
 80005f6:	18fb      	adds	r3, r7, r3
 80005f8:	0018      	movs	r0, r3
 80005fa:	2314      	movs	r3, #20
 80005fc:	001a      	movs	r2, r3
 80005fe:	2100      	movs	r1, #0
 8000600:	f002 f959 	bl	80028b6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000604:	2410      	movs	r4, #16
 8000606:	193b      	adds	r3, r7, r4
 8000608:	0018      	movs	r0, r3
 800060a:	231c      	movs	r3, #28
 800060c:	001a      	movs	r2, r3
 800060e:	2100      	movs	r1, #0
 8000610:	f002 f951 	bl	80028b6 <memset>
  if(hspi->Instance==SPI1)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a32      	ldr	r2, [pc, #200]	@ (80006e4 <HAL_SPI_MspInit+0xf8>)
 800061a:	4293      	cmp	r3, r2
 800061c:	d15e      	bne.n	80006dc <HAL_SPI_MspInit+0xf0>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 800061e:	193b      	adds	r3, r7, r4
 8000620:	2204      	movs	r2, #4
 8000622:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8000624:	193b      	adds	r3, r7, r4
 8000626:	2200      	movs	r2, #0
 8000628:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800062a:	193b      	adds	r3, r7, r4
 800062c:	0018      	movs	r0, r3
 800062e:	f001 f85b 	bl	80016e8 <HAL_RCCEx_PeriphCLKConfig>
 8000632:	1e03      	subs	r3, r0, #0
 8000634:	d001      	beq.n	800063a <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8000636:	f7ff ffaf 	bl	8000598 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800063a:	4b2b      	ldr	r3, [pc, #172]	@ (80006e8 <HAL_SPI_MspInit+0xfc>)
 800063c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800063e:	4b2a      	ldr	r3, [pc, #168]	@ (80006e8 <HAL_SPI_MspInit+0xfc>)
 8000640:	2180      	movs	r1, #128	@ 0x80
 8000642:	0149      	lsls	r1, r1, #5
 8000644:	430a      	orrs	r2, r1
 8000646:	641a      	str	r2, [r3, #64]	@ 0x40
 8000648:	4b27      	ldr	r3, [pc, #156]	@ (80006e8 <HAL_SPI_MspInit+0xfc>)
 800064a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800064c:	2380      	movs	r3, #128	@ 0x80
 800064e:	015b      	lsls	r3, r3, #5
 8000650:	4013      	ands	r3, r2
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000656:	4b24      	ldr	r3, [pc, #144]	@ (80006e8 <HAL_SPI_MspInit+0xfc>)
 8000658:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800065a:	4b23      	ldr	r3, [pc, #140]	@ (80006e8 <HAL_SPI_MspInit+0xfc>)
 800065c:	2101      	movs	r1, #1
 800065e:	430a      	orrs	r2, r1
 8000660:	635a      	str	r2, [r3, #52]	@ 0x34
 8000662:	4b21      	ldr	r3, [pc, #132]	@ (80006e8 <HAL_SPI_MspInit+0xfc>)
 8000664:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000666:	2201      	movs	r2, #1
 8000668:	4013      	ands	r3, r2
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PA8     ------> SPI1_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800066e:	242c      	movs	r4, #44	@ 0x2c
 8000670:	193b      	adds	r3, r7, r4
 8000672:	22e0      	movs	r2, #224	@ 0xe0
 8000674:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000676:	193b      	adds	r3, r7, r4
 8000678:	2202      	movs	r2, #2
 800067a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067c:	193b      	adds	r3, r7, r4
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000682:	193b      	adds	r3, r7, r4
 8000684:	2200      	movs	r2, #0
 8000686:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000688:	193b      	adds	r3, r7, r4
 800068a:	2200      	movs	r2, #0
 800068c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068e:	193a      	adds	r2, r7, r4
 8000690:	23a0      	movs	r3, #160	@ 0xa0
 8000692:	05db      	lsls	r3, r3, #23
 8000694:	0011      	movs	r1, r2
 8000696:	0018      	movs	r0, r3
 8000698:	f000 fb60 	bl	8000d5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800069c:	0021      	movs	r1, r4
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2280      	movs	r2, #128	@ 0x80
 80006a2:	0052      	lsls	r2, r2, #1
 80006a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	2202      	movs	r2, #2
 80006aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	2200      	movs	r2, #0
 80006b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI1;
 80006b8:	187b      	adds	r3, r7, r1
 80006ba:	2208      	movs	r2, #8
 80006bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006be:	187a      	adds	r2, r7, r1
 80006c0:	23a0      	movs	r3, #160	@ 0xa0
 80006c2:	05db      	lsls	r3, r3, #23
 80006c4:	0011      	movs	r1, r2
 80006c6:	0018      	movs	r0, r3
 80006c8:	f000 fb48 	bl	8000d5c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80006cc:	2200      	movs	r2, #0
 80006ce:	2100      	movs	r1, #0
 80006d0:	2019      	movs	r0, #25
 80006d2:	f000 f98f 	bl	80009f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80006d6:	2019      	movs	r0, #25
 80006d8:	f000 f9a1 	bl	8000a1e <HAL_NVIC_EnableIRQ>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80006dc:	46c0      	nop			@ (mov r8, r8)
 80006de:	46bd      	mov	sp, r7
 80006e0:	b011      	add	sp, #68	@ 0x44
 80006e2:	bd90      	pop	{r4, r7, pc}
 80006e4:	40013000 	.word	0x40013000
 80006e8:	40021000 	.word	0x40021000

080006ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006f0:	46c0      	nop			@ (mov r8, r8)
 80006f2:	e7fd      	b.n	80006f0 <NMI_Handler+0x4>

080006f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006f8:	46c0      	nop			@ (mov r8, r8)
 80006fa:	e7fd      	b.n	80006f8 <HardFault_Handler+0x4>

080006fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000700:	46c0      	nop			@ (mov r8, r8)
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000706:	b580      	push	{r7, lr}
 8000708:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800070a:	46c0      	nop			@ (mov r8, r8)
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}

08000710 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000714:	f000 f8a6 	bl	8000864 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000718:	46c0      	nop			@ (mov r8, r8)
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
	...

08000720 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000724:	4b03      	ldr	r3, [pc, #12]	@ (8000734 <SPI1_IRQHandler+0x14>)
 8000726:	0018      	movs	r0, r3
 8000728:	f001 fb80 	bl	8001e2c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800072c:	46c0      	nop			@ (mov r8, r8)
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	46c0      	nop			@ (mov r8, r8)
 8000734:	2000011c 	.word	0x2000011c

08000738 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800073c:	4b03      	ldr	r3, [pc, #12]	@ (800074c <SystemInit+0x14>)
 800073e:	2280      	movs	r2, #128	@ 0x80
 8000740:	0512      	lsls	r2, r2, #20
 8000742:	609a      	str	r2, [r3, #8]
#endif
}
 8000744:	46c0      	nop			@ (mov r8, r8)
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	46c0      	nop			@ (mov r8, r8)
 800074c:	e000ed00 	.word	0xe000ed00

08000750 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000750:	480d      	ldr	r0, [pc, #52]	@ (8000788 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000752:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000754:	f7ff fff0 	bl	8000738 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000758:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800075a:	e003      	b.n	8000764 <LoopCopyDataInit>

0800075c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800075c:	4b0b      	ldr	r3, [pc, #44]	@ (800078c <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800075e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000760:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000762:	3104      	adds	r1, #4

08000764 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000764:	480a      	ldr	r0, [pc, #40]	@ (8000790 <LoopForever+0xa>)
  ldr r3, =_edata
 8000766:	4b0b      	ldr	r3, [pc, #44]	@ (8000794 <LoopForever+0xe>)
  adds r2, r0, r1
 8000768:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800076a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800076c:	d3f6      	bcc.n	800075c <CopyDataInit>
  ldr r2, =_sbss
 800076e:	4a0a      	ldr	r2, [pc, #40]	@ (8000798 <LoopForever+0x12>)
  b LoopFillZerobss
 8000770:	e002      	b.n	8000778 <LoopFillZerobss>

08000772 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000772:	2300      	movs	r3, #0
  str  r3, [r2]
 8000774:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000776:	3204      	adds	r2, #4

08000778 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000778:	4b08      	ldr	r3, [pc, #32]	@ (800079c <LoopForever+0x16>)
  cmp r2, r3
 800077a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800077c:	d3f9      	bcc.n	8000772 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800077e:	f002 f8a3 	bl	80028c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000782:	f7ff fe05 	bl	8000390 <main>

08000786 <LoopForever>:

LoopForever:
    b LoopForever
 8000786:	e7fe      	b.n	8000786 <LoopForever>
  ldr   r0, =_estack
 8000788:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 800078c:	08002980 	.word	0x08002980
  ldr r0, =_sdata
 8000790:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000794:	20000094 	.word	0x20000094
  ldr r2, =_sbss
 8000798:	20000094 	.word	0x20000094
  ldr r3, = _ebss
 800079c:	2000019c 	.word	0x2000019c

080007a0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007a0:	e7fe      	b.n	80007a0 <ADC1_IRQHandler>

080007a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b082      	sub	sp, #8
 80007a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007a8:	1dfb      	adds	r3, r7, #7
 80007aa:	2200      	movs	r2, #0
 80007ac:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007ae:	2003      	movs	r0, #3
 80007b0:	f000 f80e 	bl	80007d0 <HAL_InitTick>
 80007b4:	1e03      	subs	r3, r0, #0
 80007b6:	d003      	beq.n	80007c0 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 80007b8:	1dfb      	adds	r3, r7, #7
 80007ba:	2201      	movs	r2, #1
 80007bc:	701a      	strb	r2, [r3, #0]
 80007be:	e001      	b.n	80007c4 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007c0:	f7ff fef0 	bl	80005a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007c4:	1dfb      	adds	r3, r7, #7
 80007c6:	781b      	ldrb	r3, [r3, #0]
}
 80007c8:	0018      	movs	r0, r3
 80007ca:	46bd      	mov	sp, r7
 80007cc:	b002      	add	sp, #8
 80007ce:	bd80      	pop	{r7, pc}

080007d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007d0:	b590      	push	{r4, r7, lr}
 80007d2:	b085      	sub	sp, #20
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007d8:	230f      	movs	r3, #15
 80007da:	18fb      	adds	r3, r7, r3
 80007dc:	2200      	movs	r2, #0
 80007de:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 80007e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000858 <HAL_InitTick+0x88>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d02b      	beq.n	8000840 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 80007e8:	4b1c      	ldr	r3, [pc, #112]	@ (800085c <HAL_InitTick+0x8c>)
 80007ea:	681c      	ldr	r4, [r3, #0]
 80007ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000858 <HAL_InitTick+0x88>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	0019      	movs	r1, r3
 80007f2:	23fa      	movs	r3, #250	@ 0xfa
 80007f4:	0098      	lsls	r0, r3, #2
 80007f6:	f7ff fc87 	bl	8000108 <__udivsi3>
 80007fa:	0003      	movs	r3, r0
 80007fc:	0019      	movs	r1, r3
 80007fe:	0020      	movs	r0, r4
 8000800:	f7ff fc82 	bl	8000108 <__udivsi3>
 8000804:	0003      	movs	r3, r0
 8000806:	0018      	movs	r0, r3
 8000808:	f000 f919 	bl	8000a3e <HAL_SYSTICK_Config>
 800080c:	1e03      	subs	r3, r0, #0
 800080e:	d112      	bne.n	8000836 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2b03      	cmp	r3, #3
 8000814:	d80a      	bhi.n	800082c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000816:	6879      	ldr	r1, [r7, #4]
 8000818:	2301      	movs	r3, #1
 800081a:	425b      	negs	r3, r3
 800081c:	2200      	movs	r2, #0
 800081e:	0018      	movs	r0, r3
 8000820:	f000 f8e8 	bl	80009f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000824:	4b0e      	ldr	r3, [pc, #56]	@ (8000860 <HAL_InitTick+0x90>)
 8000826:	687a      	ldr	r2, [r7, #4]
 8000828:	601a      	str	r2, [r3, #0]
 800082a:	e00d      	b.n	8000848 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800082c:	230f      	movs	r3, #15
 800082e:	18fb      	adds	r3, r7, r3
 8000830:	2201      	movs	r2, #1
 8000832:	701a      	strb	r2, [r3, #0]
 8000834:	e008      	b.n	8000848 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000836:	230f      	movs	r3, #15
 8000838:	18fb      	adds	r3, r7, r3
 800083a:	2201      	movs	r2, #1
 800083c:	701a      	strb	r2, [r3, #0]
 800083e:	e003      	b.n	8000848 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000840:	230f      	movs	r3, #15
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	2201      	movs	r2, #1
 8000846:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000848:	230f      	movs	r3, #15
 800084a:	18fb      	adds	r3, r7, r3
 800084c:	781b      	ldrb	r3, [r3, #0]
}
 800084e:	0018      	movs	r0, r3
 8000850:	46bd      	mov	sp, r7
 8000852:	b005      	add	sp, #20
 8000854:	bd90      	pop	{r4, r7, pc}
 8000856:	46c0      	nop			@ (mov r8, r8)
 8000858:	20000008 	.word	0x20000008
 800085c:	20000000 	.word	0x20000000
 8000860:	20000004 	.word	0x20000004

08000864 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000868:	4b05      	ldr	r3, [pc, #20]	@ (8000880 <HAL_IncTick+0x1c>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	001a      	movs	r2, r3
 800086e:	4b05      	ldr	r3, [pc, #20]	@ (8000884 <HAL_IncTick+0x20>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	18d2      	adds	r2, r2, r3
 8000874:	4b03      	ldr	r3, [pc, #12]	@ (8000884 <HAL_IncTick+0x20>)
 8000876:	601a      	str	r2, [r3, #0]
}
 8000878:	46c0      	nop			@ (mov r8, r8)
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	46c0      	nop			@ (mov r8, r8)
 8000880:	20000008 	.word	0x20000008
 8000884:	20000180 	.word	0x20000180

08000888 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  return uwTick;
 800088c:	4b02      	ldr	r3, [pc, #8]	@ (8000898 <HAL_GetTick+0x10>)
 800088e:	681b      	ldr	r3, [r3, #0]
}
 8000890:	0018      	movs	r0, r3
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	46c0      	nop			@ (mov r8, r8)
 8000898:	20000180 	.word	0x20000180

0800089c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	0002      	movs	r2, r0
 80008a4:	1dfb      	adds	r3, r7, #7
 80008a6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008a8:	1dfb      	adds	r3, r7, #7
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80008ae:	d809      	bhi.n	80008c4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008b0:	1dfb      	adds	r3, r7, #7
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	001a      	movs	r2, r3
 80008b6:	231f      	movs	r3, #31
 80008b8:	401a      	ands	r2, r3
 80008ba:	4b04      	ldr	r3, [pc, #16]	@ (80008cc <__NVIC_EnableIRQ+0x30>)
 80008bc:	2101      	movs	r1, #1
 80008be:	4091      	lsls	r1, r2
 80008c0:	000a      	movs	r2, r1
 80008c2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80008c4:	46c0      	nop			@ (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	b002      	add	sp, #8
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	e000e100 	.word	0xe000e100

080008d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008d0:	b590      	push	{r4, r7, lr}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	0002      	movs	r2, r0
 80008d8:	6039      	str	r1, [r7, #0]
 80008da:	1dfb      	adds	r3, r7, #7
 80008dc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008de:	1dfb      	adds	r3, r7, #7
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80008e4:	d828      	bhi.n	8000938 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008e6:	4a2f      	ldr	r2, [pc, #188]	@ (80009a4 <__NVIC_SetPriority+0xd4>)
 80008e8:	1dfb      	adds	r3, r7, #7
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	b25b      	sxtb	r3, r3
 80008ee:	089b      	lsrs	r3, r3, #2
 80008f0:	33c0      	adds	r3, #192	@ 0xc0
 80008f2:	009b      	lsls	r3, r3, #2
 80008f4:	589b      	ldr	r3, [r3, r2]
 80008f6:	1dfa      	adds	r2, r7, #7
 80008f8:	7812      	ldrb	r2, [r2, #0]
 80008fa:	0011      	movs	r1, r2
 80008fc:	2203      	movs	r2, #3
 80008fe:	400a      	ands	r2, r1
 8000900:	00d2      	lsls	r2, r2, #3
 8000902:	21ff      	movs	r1, #255	@ 0xff
 8000904:	4091      	lsls	r1, r2
 8000906:	000a      	movs	r2, r1
 8000908:	43d2      	mvns	r2, r2
 800090a:	401a      	ands	r2, r3
 800090c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	019b      	lsls	r3, r3, #6
 8000912:	22ff      	movs	r2, #255	@ 0xff
 8000914:	401a      	ands	r2, r3
 8000916:	1dfb      	adds	r3, r7, #7
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	0018      	movs	r0, r3
 800091c:	2303      	movs	r3, #3
 800091e:	4003      	ands	r3, r0
 8000920:	00db      	lsls	r3, r3, #3
 8000922:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000924:	481f      	ldr	r0, [pc, #124]	@ (80009a4 <__NVIC_SetPriority+0xd4>)
 8000926:	1dfb      	adds	r3, r7, #7
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	b25b      	sxtb	r3, r3
 800092c:	089b      	lsrs	r3, r3, #2
 800092e:	430a      	orrs	r2, r1
 8000930:	33c0      	adds	r3, #192	@ 0xc0
 8000932:	009b      	lsls	r3, r3, #2
 8000934:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000936:	e031      	b.n	800099c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000938:	4a1b      	ldr	r2, [pc, #108]	@ (80009a8 <__NVIC_SetPriority+0xd8>)
 800093a:	1dfb      	adds	r3, r7, #7
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	0019      	movs	r1, r3
 8000940:	230f      	movs	r3, #15
 8000942:	400b      	ands	r3, r1
 8000944:	3b08      	subs	r3, #8
 8000946:	089b      	lsrs	r3, r3, #2
 8000948:	3306      	adds	r3, #6
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	18d3      	adds	r3, r2, r3
 800094e:	3304      	adds	r3, #4
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	1dfa      	adds	r2, r7, #7
 8000954:	7812      	ldrb	r2, [r2, #0]
 8000956:	0011      	movs	r1, r2
 8000958:	2203      	movs	r2, #3
 800095a:	400a      	ands	r2, r1
 800095c:	00d2      	lsls	r2, r2, #3
 800095e:	21ff      	movs	r1, #255	@ 0xff
 8000960:	4091      	lsls	r1, r2
 8000962:	000a      	movs	r2, r1
 8000964:	43d2      	mvns	r2, r2
 8000966:	401a      	ands	r2, r3
 8000968:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	019b      	lsls	r3, r3, #6
 800096e:	22ff      	movs	r2, #255	@ 0xff
 8000970:	401a      	ands	r2, r3
 8000972:	1dfb      	adds	r3, r7, #7
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	0018      	movs	r0, r3
 8000978:	2303      	movs	r3, #3
 800097a:	4003      	ands	r3, r0
 800097c:	00db      	lsls	r3, r3, #3
 800097e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000980:	4809      	ldr	r0, [pc, #36]	@ (80009a8 <__NVIC_SetPriority+0xd8>)
 8000982:	1dfb      	adds	r3, r7, #7
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	001c      	movs	r4, r3
 8000988:	230f      	movs	r3, #15
 800098a:	4023      	ands	r3, r4
 800098c:	3b08      	subs	r3, #8
 800098e:	089b      	lsrs	r3, r3, #2
 8000990:	430a      	orrs	r2, r1
 8000992:	3306      	adds	r3, #6
 8000994:	009b      	lsls	r3, r3, #2
 8000996:	18c3      	adds	r3, r0, r3
 8000998:	3304      	adds	r3, #4
 800099a:	601a      	str	r2, [r3, #0]
}
 800099c:	46c0      	nop			@ (mov r8, r8)
 800099e:	46bd      	mov	sp, r7
 80009a0:	b003      	add	sp, #12
 80009a2:	bd90      	pop	{r4, r7, pc}
 80009a4:	e000e100 	.word	0xe000e100
 80009a8:	e000ed00 	.word	0xe000ed00

080009ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	1e5a      	subs	r2, r3, #1
 80009b8:	2380      	movs	r3, #128	@ 0x80
 80009ba:	045b      	lsls	r3, r3, #17
 80009bc:	429a      	cmp	r2, r3
 80009be:	d301      	bcc.n	80009c4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009c0:	2301      	movs	r3, #1
 80009c2:	e010      	b.n	80009e6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009c4:	4b0a      	ldr	r3, [pc, #40]	@ (80009f0 <SysTick_Config+0x44>)
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	3a01      	subs	r2, #1
 80009ca:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009cc:	2301      	movs	r3, #1
 80009ce:	425b      	negs	r3, r3
 80009d0:	2103      	movs	r1, #3
 80009d2:	0018      	movs	r0, r3
 80009d4:	f7ff ff7c 	bl	80008d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009d8:	4b05      	ldr	r3, [pc, #20]	@ (80009f0 <SysTick_Config+0x44>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009de:	4b04      	ldr	r3, [pc, #16]	@ (80009f0 <SysTick_Config+0x44>)
 80009e0:	2207      	movs	r2, #7
 80009e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009e4:	2300      	movs	r3, #0
}
 80009e6:	0018      	movs	r0, r3
 80009e8:	46bd      	mov	sp, r7
 80009ea:	b002      	add	sp, #8
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	46c0      	nop			@ (mov r8, r8)
 80009f0:	e000e010 	.word	0xe000e010

080009f4 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	60b9      	str	r1, [r7, #8]
 80009fc:	607a      	str	r2, [r7, #4]
 80009fe:	210f      	movs	r1, #15
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	1c02      	adds	r2, r0, #0
 8000a04:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000a06:	68ba      	ldr	r2, [r7, #8]
 8000a08:	187b      	adds	r3, r7, r1
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	b25b      	sxtb	r3, r3
 8000a0e:	0011      	movs	r1, r2
 8000a10:	0018      	movs	r0, r3
 8000a12:	f7ff ff5d 	bl	80008d0 <__NVIC_SetPriority>
}
 8000a16:	46c0      	nop			@ (mov r8, r8)
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	b004      	add	sp, #16
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b082      	sub	sp, #8
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	0002      	movs	r2, r0
 8000a26:	1dfb      	adds	r3, r7, #7
 8000a28:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a2a:	1dfb      	adds	r3, r7, #7
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	b25b      	sxtb	r3, r3
 8000a30:	0018      	movs	r0, r3
 8000a32:	f7ff ff33 	bl	800089c <__NVIC_EnableIRQ>
}
 8000a36:	46c0      	nop			@ (mov r8, r8)
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	b002      	add	sp, #8
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b082      	sub	sp, #8
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f7ff ffaf 	bl	80009ac <SysTick_Config>
 8000a4e:	0003      	movs	r3, r0
}
 8000a50:	0018      	movs	r0, r3
 8000a52:	46bd      	mov	sp, r7
 8000a54:	b002      	add	sp, #8
 8000a56:	bd80      	pop	{r7, pc}

08000a58 <HAL_DMA_Abort_IT>:
  * @param  hdma    pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b084      	sub	sp, #16
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a60:	230f      	movs	r3, #15
 8000a62:	18fb      	adds	r3, r7, r3
 8000a64:	2200      	movs	r2, #0
 8000a66:	701a      	strb	r2, [r3, #0]

  /* Process Unlocked/locked */
  __HAL_UNLOCK(hdma);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	2224      	movs	r2, #36	@ 0x24
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	5499      	strb	r1, [r3, r2]
  __HAL_LOCK(hdma);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2224      	movs	r2, #36	@ 0x24
 8000a74:	5c9b      	ldrb	r3, [r3, r2]
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d101      	bne.n	8000a7e <HAL_DMA_Abort_IT+0x26>
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	e05e      	b.n	8000b3c <HAL_DMA_Abort_IT+0xe4>
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2224      	movs	r2, #36	@ 0x24
 8000a82:	2101      	movs	r1, #1
 8000a84:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	2225      	movs	r2, #37	@ 0x25
 8000a8a:	5c9b      	ldrb	r3, [r3, r2]
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	2b02      	cmp	r3, #2
 8000a90:	d007      	beq.n	8000aa2 <HAL_DMA_Abort_IT+0x4a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2204      	movs	r2, #4
 8000a96:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000a98:	230f      	movs	r3, #15
 8000a9a:	18fb      	adds	r3, r7, r3
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	701a      	strb	r2, [r3, #0]
 8000aa0:	e049      	b.n	8000b36 <HAL_DMA_Abort_IT+0xde>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	210e      	movs	r1, #14
 8000aae:	438a      	bics	r2, r1
 8000ab0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	2101      	movs	r1, #1
 8000abe:	438a      	bics	r2, r1
 8000ac0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000acc:	491d      	ldr	r1, [pc, #116]	@ (8000b44 <HAL_DMA_Abort_IT+0xec>)
 8000ace:	400a      	ands	r2, r1
 8000ad0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1cU)));
 8000ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <HAL_DMA_Abort_IT+0xf0>)
 8000ad4:	6859      	ldr	r1, [r3, #4]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ada:	221c      	movs	r2, #28
 8000adc:	4013      	ands	r3, r2
 8000ade:	2201      	movs	r2, #1
 8000ae0:	409a      	lsls	r2, r3
 8000ae2:	4b19      	ldr	r3, [pc, #100]	@ (8000b48 <HAL_DMA_Abort_IT+0xf0>)
 8000ae4:	430a      	orrs	r2, r1
 8000ae6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000aec:	687a      	ldr	r2, [r7, #4]
 8000aee:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000af0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d00c      	beq.n	8000b14 <HAL_DMA_Abort_IT+0xbc>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000b04:	490f      	ldr	r1, [pc, #60]	@ (8000b44 <HAL_DMA_Abort_IT+0xec>)
 8000b06:	400a      	ands	r2, r1
 8000b08:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000b0e:	687a      	ldr	r2, [r7, #4]
 8000b10:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000b12:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	2225      	movs	r2, #37	@ 0x25
 8000b18:	2101      	movs	r1, #1
 8000b1a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2224      	movs	r2, #36	@ 0x24
 8000b20:	2100      	movs	r1, #0
 8000b22:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d004      	beq.n	8000b36 <HAL_DMA_Abort_IT+0xde>
    {
      hdma->XferAbortCallback(hdma);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000b30:	687a      	ldr	r2, [r7, #4]
 8000b32:	0010      	movs	r0, r2
 8000b34:	4798      	blx	r3
    }
  }
  return status;
 8000b36:	230f      	movs	r3, #15
 8000b38:	18fb      	adds	r3, r7, r3
 8000b3a:	781b      	ldrb	r3, [r3, #0]
}
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	b004      	add	sp, #16
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	fffffeff 	.word	0xfffffeff
 8000b48:	40020000 	.word	0x40020000

08000b4c <HAL_FLASH_Program>:
  *               are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000b4c:	b5b0      	push	{r4, r5, r7, lr}
 8000b4e:	b086      	sub	sp, #24
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	60f8      	str	r0, [r7, #12]
 8000b54:	60b9      	str	r1, [r7, #8]
 8000b56:	603a      	str	r2, [r7, #0]
 8000b58:	607b      	str	r3, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000b5a:	4b21      	ldr	r3, [pc, #132]	@ (8000be0 <HAL_FLASH_Program+0x94>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	d101      	bne.n	8000b66 <HAL_FLASH_Program+0x1a>
 8000b62:	2302      	movs	r3, #2
 8000b64:	e038      	b.n	8000bd8 <HAL_FLASH_Program+0x8c>
 8000b66:	4b1e      	ldr	r3, [pc, #120]	@ (8000be0 <HAL_FLASH_Program+0x94>)
 8000b68:	2201      	movs	r2, #1
 8000b6a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000b6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000be0 <HAL_FLASH_Program+0x94>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000b72:	2517      	movs	r5, #23
 8000b74:	197c      	adds	r4, r7, r5
 8000b76:	23fa      	movs	r3, #250	@ 0xfa
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	f000 f874 	bl	8000c68 <FLASH_WaitForLastOperation>
 8000b80:	0003      	movs	r3, r0
 8000b82:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8000b84:	197b      	adds	r3, r7, r5
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d11f      	bne.n	8000bcc <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	2b01      	cmp	r3, #1
 8000b90:	d106      	bne.n	8000ba0 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8000b92:	683a      	ldr	r2, [r7, #0]
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	68b9      	ldr	r1, [r7, #8]
 8000b98:	0008      	movs	r0, r1
 8000b9a:	f000 f8bf 	bl	8000d1c <FLASH_Program_DoubleWord>
 8000b9e:	e005      	b.n	8000bac <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8000ba0:	683a      	ldr	r2, [r7, #0]
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	0011      	movs	r1, r2
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f001 febe 	bl	8002928 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000bac:	2317      	movs	r3, #23
 8000bae:	18fc      	adds	r4, r7, r3
 8000bb0:	23fa      	movs	r3, #250	@ 0xfa
 8000bb2:	009b      	lsls	r3, r3, #2
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f000 f857 	bl	8000c68 <FLASH_WaitForLastOperation>
 8000bba:	0003      	movs	r3, r0
 8000bbc:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8000bbe:	4b09      	ldr	r3, [pc, #36]	@ (8000be4 <HAL_FLASH_Program+0x98>)
 8000bc0:	695a      	ldr	r2, [r3, #20]
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	43d9      	mvns	r1, r3
 8000bc6:	4b07      	ldr	r3, [pc, #28]	@ (8000be4 <HAL_FLASH_Program+0x98>)
 8000bc8:	400a      	ands	r2, r1
 8000bca:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000bcc:	4b04      	ldr	r3, [pc, #16]	@ (8000be0 <HAL_FLASH_Program+0x94>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8000bd2:	2317      	movs	r3, #23
 8000bd4:	18fb      	adds	r3, r7, r3
 8000bd6:	781b      	ldrb	r3, [r3, #0]
}
 8000bd8:	0018      	movs	r0, r3
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	b006      	add	sp, #24
 8000bde:	bdb0      	pop	{r4, r5, r7, pc}
 8000be0:	20000184 	.word	0x20000184
 8000be4:	40022000 	.word	0x40022000

08000be8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000bee:	1dfb      	adds	r3, r7, #7
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8000bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8000c24 <HAL_FLASH_Unlock+0x3c>)
 8000bf6:	695b      	ldr	r3, [r3, #20]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	da0c      	bge.n	8000c16 <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000bfc:	4b09      	ldr	r3, [pc, #36]	@ (8000c24 <HAL_FLASH_Unlock+0x3c>)
 8000bfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000c28 <HAL_FLASH_Unlock+0x40>)
 8000c00:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000c02:	4b08      	ldr	r3, [pc, #32]	@ (8000c24 <HAL_FLASH_Unlock+0x3c>)
 8000c04:	4a09      	ldr	r2, [pc, #36]	@ (8000c2c <HAL_FLASH_Unlock+0x44>)
 8000c06:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8000c08:	4b06      	ldr	r3, [pc, #24]	@ (8000c24 <HAL_FLASH_Unlock+0x3c>)
 8000c0a:	695b      	ldr	r3, [r3, #20]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	da02      	bge.n	8000c16 <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8000c10:	1dfb      	adds	r3, r7, #7
 8000c12:	2201      	movs	r2, #1
 8000c14:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8000c16:	1dfb      	adds	r3, r7, #7
 8000c18:	781b      	ldrb	r3, [r3, #0]
}
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	b002      	add	sp, #8
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	46c0      	nop			@ (mov r8, r8)
 8000c24:	40022000 	.word	0x40022000
 8000c28:	45670123 	.word	0x45670123
 8000c2c:	cdef89ab 	.word	0xcdef89ab

08000c30 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8000c36:	1dfb      	adds	r3, r7, #7
 8000c38:	2201      	movs	r2, #1
 8000c3a:	701a      	strb	r2, [r3, #0]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000c3c:	4b09      	ldr	r3, [pc, #36]	@ (8000c64 <HAL_FLASH_Lock+0x34>)
 8000c3e:	695a      	ldr	r2, [r3, #20]
 8000c40:	4b08      	ldr	r3, [pc, #32]	@ (8000c64 <HAL_FLASH_Lock+0x34>)
 8000c42:	2180      	movs	r1, #128	@ 0x80
 8000c44:	0609      	lsls	r1, r1, #24
 8000c46:	430a      	orrs	r2, r1
 8000c48:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8000c4a:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <HAL_FLASH_Lock+0x34>)
 8000c4c:	695b      	ldr	r3, [r3, #20]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	da02      	bge.n	8000c58 <HAL_FLASH_Lock+0x28>
  {
    status = HAL_OK;
 8000c52:	1dfb      	adds	r3, r7, #7
 8000c54:	2200      	movs	r2, #0
 8000c56:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8000c58:	1dfb      	adds	r3, r7, #7
 8000c5a:	781b      	ldrb	r3, [r3, #0]
}
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	b002      	add	sp, #8
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40022000 	.word	0x40022000

08000c68 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint32_t error;
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  uint32_t timeout = HAL_GetTick() + Timeout;
 8000c70:	f7ff fe0a 	bl	8000888 <HAL_GetTick>
 8000c74:	0002      	movs	r2, r0
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	189b      	adds	r3, r3, r2
 8000c7a:	60fb      	str	r3, [r7, #12]

  /* Wait if any operation is ongoing */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0x00U)
 8000c7c:	e007      	b.n	8000c8e <FLASH_WaitForLastOperation+0x26>
  {
    if (HAL_GetTick() >= timeout)
 8000c7e:	f7ff fe03 	bl	8000888 <HAL_GetTick>
 8000c82:	0002      	movs	r2, r0
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d801      	bhi.n	8000c8e <FLASH_WaitForLastOperation+0x26>
    {
      return HAL_TIMEOUT;
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	e03b      	b.n	8000d06 <FLASH_WaitForLastOperation+0x9e>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0x00U)
 8000c8e:	4b20      	ldr	r3, [pc, #128]	@ (8000d10 <FLASH_WaitForLastOperation+0xa8>)
 8000c90:	691a      	ldr	r2, [r3, #16]
 8000c92:	2380      	movs	r3, #128	@ 0x80
 8000c94:	025b      	lsls	r3, r3, #9
 8000c96:	401a      	ands	r2, r3
 8000c98:	2380      	movs	r3, #128	@ 0x80
 8000c9a:	025b      	lsls	r3, r3, #9
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	d101      	bne.n	8000ca4 <FLASH_WaitForLastOperation+0x3c>
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	e000      	b.n	8000ca6 <FLASH_WaitForLastOperation+0x3e>
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d1e9      	bne.n	8000c7e <FLASH_WaitForLastOperation+0x16>
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_FLAG_SR_ERROR);
 8000caa:	4b19      	ldr	r3, [pc, #100]	@ (8000d10 <FLASH_WaitForLastOperation+0xa8>)
 8000cac:	691b      	ldr	r3, [r3, #16]
 8000cae:	4a19      	ldr	r2, [pc, #100]	@ (8000d14 <FLASH_WaitForLastOperation+0xac>)
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8000cb4:	4b16      	ldr	r3, [pc, #88]	@ (8000d10 <FLASH_WaitForLastOperation+0xa8>)
 8000cb6:	68ba      	ldr	r2, [r7, #8]
 8000cb8:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d004      	beq.n	8000cca <FLASH_WaitForLastOperation+0x62>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8000cc0:	4b15      	ldr	r3, [pc, #84]	@ (8000d18 <FLASH_WaitForLastOperation+0xb0>)
 8000cc2:	68ba      	ldr	r2, [r7, #8]
 8000cc4:	605a      	str	r2, [r3, #4]

    return HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	e01d      	b.n	8000d06 <FLASH_WaitForLastOperation+0x9e>
  }

  /* Wait for control register to be written */
  timeout = HAL_GetTick() + Timeout;
 8000cca:	f7ff fddd 	bl	8000888 <HAL_GetTick>
 8000cce:	0002      	movs	r2, r0
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	189b      	adds	r3, r3, r2
 8000cd4:	60fb      	str	r3, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY) != 0x00U)
 8000cd6:	e007      	b.n	8000ce8 <FLASH_WaitForLastOperation+0x80>
  {
    if (HAL_GetTick() >= timeout)
 8000cd8:	f7ff fdd6 	bl	8000888 <HAL_GetTick>
 8000cdc:	0002      	movs	r2, r0
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d801      	bhi.n	8000ce8 <FLASH_WaitForLastOperation+0x80>
    {
      return HAL_TIMEOUT;
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	e00e      	b.n	8000d06 <FLASH_WaitForLastOperation+0x9e>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY) != 0x00U)
 8000ce8:	4b09      	ldr	r3, [pc, #36]	@ (8000d10 <FLASH_WaitForLastOperation+0xa8>)
 8000cea:	691a      	ldr	r2, [r3, #16]
 8000cec:	2380      	movs	r3, #128	@ 0x80
 8000cee:	02db      	lsls	r3, r3, #11
 8000cf0:	401a      	ands	r2, r3
 8000cf2:	2380      	movs	r3, #128	@ 0x80
 8000cf4:	02db      	lsls	r3, r3, #11
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d101      	bne.n	8000cfe <FLASH_WaitForLastOperation+0x96>
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e000      	b.n	8000d00 <FLASH_WaitForLastOperation+0x98>
 8000cfe:	2300      	movs	r3, #0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d1e9      	bne.n	8000cd8 <FLASH_WaitForLastOperation+0x70>
    }
  }

  return HAL_OK;
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	0018      	movs	r0, r3
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	b004      	add	sp, #16
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	46c0      	nop			@ (mov r8, r8)
 8000d10:	40022000 	.word	0x40022000
 8000d14:	0000c3fa 	.word	0x0000c3fa
 8000d18:	20000184 	.word	0x20000184

08000d1c <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8000d1c:	b5b0      	push	{r4, r5, r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	60f8      	str	r0, [r7, #12]
 8000d24:	603a      	str	r2, [r7, #0]
 8000d26:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000d28:	4b0b      	ldr	r3, [pc, #44]	@ (8000d58 <FLASH_Program_DoubleWord+0x3c>)
 8000d2a:	695a      	ldr	r2, [r3, #20]
 8000d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000d58 <FLASH_Program_DoubleWord+0x3c>)
 8000d2e:	2101      	movs	r1, #1
 8000d30:	430a      	orrs	r2, r1
 8000d32:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	683a      	ldr	r2, [r7, #0]
 8000d38:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8000d3a:	f3bf 8f6f 	isb	sy
}
 8000d3e:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	001c      	movs	r4, r3
 8000d44:	2300      	movs	r3, #0
 8000d46:	001d      	movs	r5, r3
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	3304      	adds	r3, #4
 8000d4c:	0022      	movs	r2, r4
 8000d4e:	601a      	str	r2, [r3, #0]
}
 8000d50:	46c0      	nop			@ (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b004      	add	sp, #16
 8000d56:	bdb0      	pop	{r4, r5, r7, pc}
 8000d58:	40022000 	.word	0x40022000

08000d5c <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b086      	sub	sp, #24
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
 8000d64:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8000d66:	2300      	movs	r3, #0
 8000d68:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000d6a:	e14d      	b.n	8001008 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2101      	movs	r1, #1
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	4091      	lsls	r1, r2
 8000d76:	000a      	movs	r2, r1
 8000d78:	4013      	ands	r3, r2
 8000d7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d100      	bne.n	8000d84 <HAL_GPIO_Init+0x28>
 8000d82:	e13e      	b.n	8001002 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	2b02      	cmp	r3, #2
 8000d8a:	d003      	beq.n	8000d94 <HAL_GPIO_Init+0x38>
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	2b12      	cmp	r3, #18
 8000d92:	d125      	bne.n	8000de0 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000d94:	693b      	ldr	r3, [r7, #16]
 8000d96:	08da      	lsrs	r2, r3, #3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	3208      	adds	r2, #8
 8000d9c:	0092      	lsls	r2, r2, #2
 8000d9e:	58d3      	ldr	r3, [r2, r3]
 8000da0:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8000da2:	693b      	ldr	r3, [r7, #16]
 8000da4:	2207      	movs	r2, #7
 8000da6:	4013      	ands	r3, r2
 8000da8:	009b      	lsls	r3, r3, #2
 8000daa:	220f      	movs	r2, #15
 8000dac:	409a      	lsls	r2, r3
 8000dae:	0013      	movs	r3, r2
 8000db0:	43da      	mvns	r2, r3
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	4013      	ands	r3, r2
 8000db6:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	691b      	ldr	r3, [r3, #16]
 8000dbc:	220f      	movs	r2, #15
 8000dbe:	401a      	ands	r2, r3
 8000dc0:	693b      	ldr	r3, [r7, #16]
 8000dc2:	2107      	movs	r1, #7
 8000dc4:	400b      	ands	r3, r1
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	409a      	lsls	r2, r3
 8000dca:	0013      	movs	r3, r2
 8000dcc:	697a      	ldr	r2, [r7, #20]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	08da      	lsrs	r2, r3, #3
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	3208      	adds	r2, #8
 8000dda:	0092      	lsls	r2, r2, #2
 8000ddc:	6979      	ldr	r1, [r7, #20]
 8000dde:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8000de6:	693b      	ldr	r3, [r7, #16]
 8000de8:	005b      	lsls	r3, r3, #1
 8000dea:	2203      	movs	r2, #3
 8000dec:	409a      	lsls	r2, r3
 8000dee:	0013      	movs	r3, r2
 8000df0:	43da      	mvns	r2, r3
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	4013      	ands	r3, r2
 8000df6:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	2203      	movs	r2, #3
 8000dfe:	401a      	ands	r2, r3
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	409a      	lsls	r2, r3
 8000e06:	0013      	movs	r3, r2
 8000e08:	697a      	ldr	r2, [r7, #20]
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	697a      	ldr	r2, [r7, #20]
 8000e12:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d00b      	beq.n	8000e34 <HAL_GPIO_Init+0xd8>
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	2b02      	cmp	r3, #2
 8000e22:	d007      	beq.n	8000e34 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e28:	2b11      	cmp	r3, #17
 8000e2a:	d003      	beq.n	8000e34 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	2b12      	cmp	r3, #18
 8000e32:	d130      	bne.n	8000e96 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	2203      	movs	r2, #3
 8000e40:	409a      	lsls	r2, r3
 8000e42:	0013      	movs	r3, r2
 8000e44:	43da      	mvns	r2, r3
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	68da      	ldr	r2, [r3, #12]
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	409a      	lsls	r2, r3
 8000e56:	0013      	movs	r3, r2
 8000e58:	697a      	ldr	r2, [r7, #20]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	697a      	ldr	r2, [r7, #20]
 8000e62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	409a      	lsls	r2, r3
 8000e70:	0013      	movs	r3, r2
 8000e72:	43da      	mvns	r2, r3
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	4013      	ands	r3, r2
 8000e78:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	091b      	lsrs	r3, r3, #4
 8000e80:	2201      	movs	r2, #1
 8000e82:	401a      	ands	r2, r3
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	409a      	lsls	r2, r3
 8000e88:	0013      	movs	r3, r2
 8000e8a:	697a      	ldr	r2, [r7, #20]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	697a      	ldr	r2, [r7, #20]
 8000e94:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	2b03      	cmp	r3, #3
 8000e9c:	d017      	beq.n	8000ece <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	68db      	ldr	r3, [r3, #12]
 8000ea2:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8000ea4:	693b      	ldr	r3, [r7, #16]
 8000ea6:	005b      	lsls	r3, r3, #1
 8000ea8:	2203      	movs	r2, #3
 8000eaa:	409a      	lsls	r2, r3
 8000eac:	0013      	movs	r3, r2
 8000eae:	43da      	mvns	r2, r3
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	689a      	ldr	r2, [r3, #8]
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	409a      	lsls	r2, r3
 8000ec0:	0013      	movs	r3, r2
 8000ec2:	697a      	ldr	r2, [r7, #20]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	697a      	ldr	r2, [r7, #20]
 8000ecc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685a      	ldr	r2, [r3, #4]
 8000ed2:	2380      	movs	r3, #128	@ 0x80
 8000ed4:	055b      	lsls	r3, r3, #21
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	d100      	bne.n	8000edc <HAL_GPIO_Init+0x180>
 8000eda:	e092      	b.n	8001002 <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000edc:	4a50      	ldr	r2, [pc, #320]	@ (8001020 <HAL_GPIO_Init+0x2c4>)
 8000ede:	693b      	ldr	r3, [r7, #16]
 8000ee0:	089b      	lsrs	r3, r3, #2
 8000ee2:	3318      	adds	r3, #24
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	589b      	ldr	r3, [r3, r2]
 8000ee8:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	2203      	movs	r2, #3
 8000eee:	4013      	ands	r3, r2
 8000ef0:	00db      	lsls	r3, r3, #3
 8000ef2:	220f      	movs	r2, #15
 8000ef4:	409a      	lsls	r2, r3
 8000ef6:	0013      	movs	r3, r2
 8000ef8:	43da      	mvns	r2, r3
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	4013      	ands	r3, r2
 8000efe:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000f00:	687a      	ldr	r2, [r7, #4]
 8000f02:	23a0      	movs	r3, #160	@ 0xa0
 8000f04:	05db      	lsls	r3, r3, #23
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d013      	beq.n	8000f32 <HAL_GPIO_Init+0x1d6>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a45      	ldr	r2, [pc, #276]	@ (8001024 <HAL_GPIO_Init+0x2c8>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d00d      	beq.n	8000f2e <HAL_GPIO_Init+0x1d2>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4a44      	ldr	r2, [pc, #272]	@ (8001028 <HAL_GPIO_Init+0x2cc>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d007      	beq.n	8000f2a <HAL_GPIO_Init+0x1ce>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a43      	ldr	r2, [pc, #268]	@ (800102c <HAL_GPIO_Init+0x2d0>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d101      	bne.n	8000f26 <HAL_GPIO_Init+0x1ca>
 8000f22:	2305      	movs	r3, #5
 8000f24:	e006      	b.n	8000f34 <HAL_GPIO_Init+0x1d8>
 8000f26:	2306      	movs	r3, #6
 8000f28:	e004      	b.n	8000f34 <HAL_GPIO_Init+0x1d8>
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	e002      	b.n	8000f34 <HAL_GPIO_Init+0x1d8>
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e000      	b.n	8000f34 <HAL_GPIO_Init+0x1d8>
 8000f32:	2300      	movs	r3, #0
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	2103      	movs	r1, #3
 8000f38:	400a      	ands	r2, r1
 8000f3a:	00d2      	lsls	r2, r2, #3
 8000f3c:	4093      	lsls	r3, r2
 8000f3e:	697a      	ldr	r2, [r7, #20]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000f44:	4936      	ldr	r1, [pc, #216]	@ (8001020 <HAL_GPIO_Init+0x2c4>)
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	089b      	lsrs	r3, r3, #2
 8000f4a:	3318      	adds	r3, #24
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	697a      	ldr	r2, [r7, #20]
 8000f50:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8000f52:	4a33      	ldr	r2, [pc, #204]	@ (8001020 <HAL_GPIO_Init+0x2c4>)
 8000f54:	2380      	movs	r3, #128	@ 0x80
 8000f56:	58d3      	ldr	r3, [r2, r3]
 8000f58:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	43da      	mvns	r2, r3
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	4013      	ands	r3, r2
 8000f62:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685a      	ldr	r2, [r3, #4]
 8000f68:	2380      	movs	r3, #128	@ 0x80
 8000f6a:	025b      	lsls	r3, r3, #9
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	d003      	beq.n	8000f78 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8000f70:	697a      	ldr	r2, [r7, #20]
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8000f78:	4929      	ldr	r1, [pc, #164]	@ (8001020 <HAL_GPIO_Init+0x2c4>)
 8000f7a:	2280      	movs	r2, #128	@ 0x80
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8000f80:	4a27      	ldr	r2, [pc, #156]	@ (8001020 <HAL_GPIO_Init+0x2c4>)
 8000f82:	2384      	movs	r3, #132	@ 0x84
 8000f84:	58d3      	ldr	r3, [r2, r3]
 8000f86:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	43da      	mvns	r2, r3
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	4013      	ands	r3, r2
 8000f90:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685a      	ldr	r2, [r3, #4]
 8000f96:	2380      	movs	r3, #128	@ 0x80
 8000f98:	029b      	lsls	r3, r3, #10
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	d003      	beq.n	8000fa6 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8000f9e:	697a      	ldr	r2, [r7, #20]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8000fa6:	491e      	ldr	r1, [pc, #120]	@ (8001020 <HAL_GPIO_Init+0x2c4>)
 8000fa8:	2284      	movs	r2, #132	@ 0x84
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000fae:	4b1c      	ldr	r3, [pc, #112]	@ (8001020 <HAL_GPIO_Init+0x2c4>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	43da      	mvns	r2, r3
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	4013      	ands	r3, r2
 8000fbc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685a      	ldr	r2, [r3, #4]
 8000fc2:	2380      	movs	r3, #128	@ 0x80
 8000fc4:	035b      	lsls	r3, r3, #13
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	d003      	beq.n	8000fd2 <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8000fca:	697a      	ldr	r2, [r7, #20]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8000fd2:	4b13      	ldr	r3, [pc, #76]	@ (8001020 <HAL_GPIO_Init+0x2c4>)
 8000fd4:	697a      	ldr	r2, [r7, #20]
 8000fd6:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8000fd8:	4b11      	ldr	r3, [pc, #68]	@ (8001020 <HAL_GPIO_Init+0x2c4>)
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	43da      	mvns	r2, r3
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685a      	ldr	r2, [r3, #4]
 8000fec:	2380      	movs	r3, #128	@ 0x80
 8000fee:	039b      	lsls	r3, r3, #14
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	d003      	beq.n	8000ffc <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8000ff4:	697a      	ldr	r2, [r7, #20]
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8000ffc:	4b08      	ldr	r3, [pc, #32]	@ (8001020 <HAL_GPIO_Init+0x2c4>)
 8000ffe:	697a      	ldr	r2, [r7, #20]
 8001000:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	3301      	adds	r3, #1
 8001006:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	40da      	lsrs	r2, r3
 8001010:	1e13      	subs	r3, r2, #0
 8001012:	d000      	beq.n	8001016 <HAL_GPIO_Init+0x2ba>
 8001014:	e6aa      	b.n	8000d6c <HAL_GPIO_Init+0x10>
  }
}
 8001016:	46c0      	nop			@ (mov r8, r8)
 8001018:	46c0      	nop			@ (mov r8, r8)
 800101a:	46bd      	mov	sp, r7
 800101c:	b006      	add	sp, #24
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40021800 	.word	0x40021800
 8001024:	50000400 	.word	0x50000400
 8001028:	50000800 	.word	0x50000800
 800102c:	50001400 	.word	0x50001400

08001030 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	0008      	movs	r0, r1
 800103a:	0011      	movs	r1, r2
 800103c:	1cbb      	adds	r3, r7, #2
 800103e:	1c02      	adds	r2, r0, #0
 8001040:	801a      	strh	r2, [r3, #0]
 8001042:	1c7b      	adds	r3, r7, #1
 8001044:	1c0a      	adds	r2, r1, #0
 8001046:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001048:	1c7b      	adds	r3, r7, #1
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d004      	beq.n	800105a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001050:	1cbb      	adds	r3, r7, #2
 8001052:	881a      	ldrh	r2, [r3, #0]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001058:	e003      	b.n	8001062 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800105a:	1cbb      	adds	r3, r7, #2
 800105c:	881a      	ldrh	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001062:	46c0      	nop			@ (mov r8, r8)
 8001064:	46bd      	mov	sp, r7
 8001066:	b002      	add	sp, #8
 8001068:	bd80      	pop	{r7, pc}
	...

0800106c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d101      	bne.n	800107e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	e1d0      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2201      	movs	r2, #1
 8001084:	4013      	ands	r3, r2
 8001086:	d100      	bne.n	800108a <HAL_RCC_OscConfig+0x1e>
 8001088:	e069      	b.n	800115e <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800108a:	4bc8      	ldr	r3, [pc, #800]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	2238      	movs	r2, #56	@ 0x38
 8001090:	4013      	ands	r3, r2
 8001092:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	2b08      	cmp	r3, #8
 8001098:	d105      	bne.n	80010a6 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d15d      	bne.n	800115e <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e1bc      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685a      	ldr	r2, [r3, #4]
 80010aa:	2380      	movs	r3, #128	@ 0x80
 80010ac:	025b      	lsls	r3, r3, #9
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d107      	bne.n	80010c2 <HAL_RCC_OscConfig+0x56>
 80010b2:	4bbe      	ldr	r3, [pc, #760]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	4bbd      	ldr	r3, [pc, #756]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80010b8:	2180      	movs	r1, #128	@ 0x80
 80010ba:	0249      	lsls	r1, r1, #9
 80010bc:	430a      	orrs	r2, r1
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	e020      	b.n	8001104 <HAL_RCC_OscConfig+0x98>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	685a      	ldr	r2, [r3, #4]
 80010c6:	23a0      	movs	r3, #160	@ 0xa0
 80010c8:	02db      	lsls	r3, r3, #11
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d10e      	bne.n	80010ec <HAL_RCC_OscConfig+0x80>
 80010ce:	4bb7      	ldr	r3, [pc, #732]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	4bb6      	ldr	r3, [pc, #728]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80010d4:	2180      	movs	r1, #128	@ 0x80
 80010d6:	02c9      	lsls	r1, r1, #11
 80010d8:	430a      	orrs	r2, r1
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	4bb3      	ldr	r3, [pc, #716]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	4bb2      	ldr	r3, [pc, #712]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80010e2:	2180      	movs	r1, #128	@ 0x80
 80010e4:	0249      	lsls	r1, r1, #9
 80010e6:	430a      	orrs	r2, r1
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	e00b      	b.n	8001104 <HAL_RCC_OscConfig+0x98>
 80010ec:	4baf      	ldr	r3, [pc, #700]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	4bae      	ldr	r3, [pc, #696]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80010f2:	49af      	ldr	r1, [pc, #700]	@ (80013b0 <HAL_RCC_OscConfig+0x344>)
 80010f4:	400a      	ands	r2, r1
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	4bac      	ldr	r3, [pc, #688]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	4bab      	ldr	r3, [pc, #684]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80010fe:	49ad      	ldr	r1, [pc, #692]	@ (80013b4 <HAL_RCC_OscConfig+0x348>)
 8001100:	400a      	ands	r2, r1
 8001102:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d014      	beq.n	8001136 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800110c:	f7ff fbbc 	bl	8000888 <HAL_GetTick>
 8001110:	0003      	movs	r3, r0
 8001112:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001114:	e008      	b.n	8001128 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001116:	f7ff fbb7 	bl	8000888 <HAL_GetTick>
 800111a:	0002      	movs	r2, r0
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	1ad3      	subs	r3, r2, r3
 8001120:	2b64      	cmp	r3, #100	@ 0x64
 8001122:	d901      	bls.n	8001128 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001124:	2303      	movs	r3, #3
 8001126:	e17b      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001128:	4ba0      	ldr	r3, [pc, #640]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	2380      	movs	r3, #128	@ 0x80
 800112e:	029b      	lsls	r3, r3, #10
 8001130:	4013      	ands	r3, r2
 8001132:	d0f0      	beq.n	8001116 <HAL_RCC_OscConfig+0xaa>
 8001134:	e013      	b.n	800115e <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001136:	f7ff fba7 	bl	8000888 <HAL_GetTick>
 800113a:	0003      	movs	r3, r0
 800113c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800113e:	e008      	b.n	8001152 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001140:	f7ff fba2 	bl	8000888 <HAL_GetTick>
 8001144:	0002      	movs	r2, r0
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	2b64      	cmp	r3, #100	@ 0x64
 800114c:	d901      	bls.n	8001152 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 800114e:	2303      	movs	r3, #3
 8001150:	e166      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001152:	4b96      	ldr	r3, [pc, #600]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	2380      	movs	r3, #128	@ 0x80
 8001158:	029b      	lsls	r3, r3, #10
 800115a:	4013      	ands	r3, r2
 800115c:	d1f0      	bne.n	8001140 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2202      	movs	r2, #2
 8001164:	4013      	ands	r3, r2
 8001166:	d100      	bne.n	800116a <HAL_RCC_OscConfig+0xfe>
 8001168:	e086      	b.n	8001278 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800116a:	4b90      	ldr	r3, [pc, #576]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	2238      	movs	r2, #56	@ 0x38
 8001170:	4013      	ands	r3, r2
 8001172:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d12f      	bne.n	80011da <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	68db      	ldr	r3, [r3, #12]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d101      	bne.n	8001186 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e14c      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001186:	4b89      	ldr	r3, [pc, #548]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	4a8b      	ldr	r2, [pc, #556]	@ (80013b8 <HAL_RCC_OscConfig+0x34c>)
 800118c:	4013      	ands	r3, r2
 800118e:	0019      	movs	r1, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	695b      	ldr	r3, [r3, #20]
 8001194:	021a      	lsls	r2, r3, #8
 8001196:	4b85      	ldr	r3, [pc, #532]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001198:	430a      	orrs	r2, r1
 800119a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d112      	bne.n	80011c8 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80011a2:	4b82      	ldr	r3, [pc, #520]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a85      	ldr	r2, [pc, #532]	@ (80013bc <HAL_RCC_OscConfig+0x350>)
 80011a8:	4013      	ands	r3, r2
 80011aa:	0019      	movs	r1, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	691a      	ldr	r2, [r3, #16]
 80011b0:	4b7e      	ldr	r3, [pc, #504]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80011b2:	430a      	orrs	r2, r1
 80011b4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80011b6:	4b7d      	ldr	r3, [pc, #500]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	0adb      	lsrs	r3, r3, #11
 80011bc:	2207      	movs	r2, #7
 80011be:	4013      	ands	r3, r2
 80011c0:	4a7f      	ldr	r2, [pc, #508]	@ (80013c0 <HAL_RCC_OscConfig+0x354>)
 80011c2:	40da      	lsrs	r2, r3
 80011c4:	4b7f      	ldr	r3, [pc, #508]	@ (80013c4 <HAL_RCC_OscConfig+0x358>)
 80011c6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80011c8:	4b7f      	ldr	r3, [pc, #508]	@ (80013c8 <HAL_RCC_OscConfig+0x35c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	0018      	movs	r0, r3
 80011ce:	f7ff faff 	bl	80007d0 <HAL_InitTick>
 80011d2:	1e03      	subs	r3, r0, #0
 80011d4:	d050      	beq.n	8001278 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e122      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d030      	beq.n	8001244 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80011e2:	4b72      	ldr	r3, [pc, #456]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a75      	ldr	r2, [pc, #468]	@ (80013bc <HAL_RCC_OscConfig+0x350>)
 80011e8:	4013      	ands	r3, r2
 80011ea:	0019      	movs	r1, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	691a      	ldr	r2, [r3, #16]
 80011f0:	4b6e      	ldr	r3, [pc, #440]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80011f2:	430a      	orrs	r2, r1
 80011f4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 80011f6:	4b6d      	ldr	r3, [pc, #436]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	4b6c      	ldr	r3, [pc, #432]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80011fc:	2180      	movs	r1, #128	@ 0x80
 80011fe:	0049      	lsls	r1, r1, #1
 8001200:	430a      	orrs	r2, r1
 8001202:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001204:	f7ff fb40 	bl	8000888 <HAL_GetTick>
 8001208:	0003      	movs	r3, r0
 800120a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800120c:	e008      	b.n	8001220 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800120e:	f7ff fb3b 	bl	8000888 <HAL_GetTick>
 8001212:	0002      	movs	r2, r0
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d901      	bls.n	8001220 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e0ff      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001220:	4b62      	ldr	r3, [pc, #392]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	2380      	movs	r3, #128	@ 0x80
 8001226:	00db      	lsls	r3, r3, #3
 8001228:	4013      	ands	r3, r2
 800122a:	d0f0      	beq.n	800120e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800122c:	4b5f      	ldr	r3, [pc, #380]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	4a61      	ldr	r2, [pc, #388]	@ (80013b8 <HAL_RCC_OscConfig+0x34c>)
 8001232:	4013      	ands	r3, r2
 8001234:	0019      	movs	r1, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	695b      	ldr	r3, [r3, #20]
 800123a:	021a      	lsls	r2, r3, #8
 800123c:	4b5b      	ldr	r3, [pc, #364]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 800123e:	430a      	orrs	r2, r1
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	e019      	b.n	8001278 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8001244:	4b59      	ldr	r3, [pc, #356]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	4b58      	ldr	r3, [pc, #352]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 800124a:	4960      	ldr	r1, [pc, #384]	@ (80013cc <HAL_RCC_OscConfig+0x360>)
 800124c:	400a      	ands	r2, r1
 800124e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001250:	f7ff fb1a 	bl	8000888 <HAL_GetTick>
 8001254:	0003      	movs	r3, r0
 8001256:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001258:	e008      	b.n	800126c <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800125a:	f7ff fb15 	bl	8000888 <HAL_GetTick>
 800125e:	0002      	movs	r2, r0
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	2b02      	cmp	r3, #2
 8001266:	d901      	bls.n	800126c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001268:	2303      	movs	r3, #3
 800126a:	e0d9      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800126c:	4b4f      	ldr	r3, [pc, #316]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	2380      	movs	r3, #128	@ 0x80
 8001272:	00db      	lsls	r3, r3, #3
 8001274:	4013      	ands	r3, r2
 8001276:	d1f0      	bne.n	800125a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2208      	movs	r2, #8
 800127e:	4013      	ands	r3, r2
 8001280:	d042      	beq.n	8001308 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001282:	4b4a      	ldr	r3, [pc, #296]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	2238      	movs	r2, #56	@ 0x38
 8001288:	4013      	ands	r3, r2
 800128a:	2b18      	cmp	r3, #24
 800128c:	d105      	bne.n	800129a <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	699b      	ldr	r3, [r3, #24]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d138      	bne.n	8001308 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e0c2      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	699b      	ldr	r3, [r3, #24]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d019      	beq.n	80012d6 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80012a2:	4b42      	ldr	r3, [pc, #264]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80012a4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80012a6:	4b41      	ldr	r3, [pc, #260]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80012a8:	2101      	movs	r1, #1
 80012aa:	430a      	orrs	r2, r1
 80012ac:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ae:	f7ff faeb 	bl	8000888 <HAL_GetTick>
 80012b2:	0003      	movs	r3, r0
 80012b4:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80012b6:	e008      	b.n	80012ca <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80012b8:	f7ff fae6 	bl	8000888 <HAL_GetTick>
 80012bc:	0002      	movs	r2, r0
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d901      	bls.n	80012ca <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 80012c6:	2303      	movs	r3, #3
 80012c8:	e0aa      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80012ca:	4b38      	ldr	r3, [pc, #224]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80012cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012ce:	2202      	movs	r2, #2
 80012d0:	4013      	ands	r3, r2
 80012d2:	d0f1      	beq.n	80012b8 <HAL_RCC_OscConfig+0x24c>
 80012d4:	e018      	b.n	8001308 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80012d6:	4b35      	ldr	r3, [pc, #212]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80012d8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80012da:	4b34      	ldr	r3, [pc, #208]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 80012dc:	2101      	movs	r1, #1
 80012de:	438a      	bics	r2, r1
 80012e0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012e2:	f7ff fad1 	bl	8000888 <HAL_GetTick>
 80012e6:	0003      	movs	r3, r0
 80012e8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80012ea:	e008      	b.n	80012fe <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80012ec:	f7ff facc 	bl	8000888 <HAL_GetTick>
 80012f0:	0002      	movs	r2, r0
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	d901      	bls.n	80012fe <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e090      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80012fe:	4b2b      	ldr	r3, [pc, #172]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001302:	2202      	movs	r2, #2
 8001304:	4013      	ands	r3, r2
 8001306:	d1f1      	bne.n	80012ec <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2204      	movs	r2, #4
 800130e:	4013      	ands	r3, r2
 8001310:	d100      	bne.n	8001314 <HAL_RCC_OscConfig+0x2a8>
 8001312:	e084      	b.n	800141e <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001314:	230f      	movs	r3, #15
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	2200      	movs	r2, #0
 800131a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800131c:	4b23      	ldr	r3, [pc, #140]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	2238      	movs	r2, #56	@ 0x38
 8001322:	4013      	ands	r3, r2
 8001324:	2b20      	cmp	r3, #32
 8001326:	d106      	bne.n	8001336 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d000      	beq.n	8001332 <HAL_RCC_OscConfig+0x2c6>
 8001330:	e075      	b.n	800141e <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e074      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	2b01      	cmp	r3, #1
 800133c:	d106      	bne.n	800134c <HAL_RCC_OscConfig+0x2e0>
 800133e:	4b1b      	ldr	r3, [pc, #108]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001340:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001342:	4b1a      	ldr	r3, [pc, #104]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001344:	2101      	movs	r1, #1
 8001346:	430a      	orrs	r2, r1
 8001348:	65da      	str	r2, [r3, #92]	@ 0x5c
 800134a:	e01c      	b.n	8001386 <HAL_RCC_OscConfig+0x31a>
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	2b05      	cmp	r3, #5
 8001352:	d10c      	bne.n	800136e <HAL_RCC_OscConfig+0x302>
 8001354:	4b15      	ldr	r3, [pc, #84]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001356:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001358:	4b14      	ldr	r3, [pc, #80]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 800135a:	2104      	movs	r1, #4
 800135c:	430a      	orrs	r2, r1
 800135e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001360:	4b12      	ldr	r3, [pc, #72]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001362:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001364:	4b11      	ldr	r3, [pc, #68]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001366:	2101      	movs	r1, #1
 8001368:	430a      	orrs	r2, r1
 800136a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800136c:	e00b      	b.n	8001386 <HAL_RCC_OscConfig+0x31a>
 800136e:	4b0f      	ldr	r3, [pc, #60]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001370:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001372:	4b0e      	ldr	r3, [pc, #56]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001374:	2101      	movs	r1, #1
 8001376:	438a      	bics	r2, r1
 8001378:	65da      	str	r2, [r3, #92]	@ 0x5c
 800137a:	4b0c      	ldr	r3, [pc, #48]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 800137c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800137e:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <HAL_RCC_OscConfig+0x340>)
 8001380:	2104      	movs	r1, #4
 8001382:	438a      	bics	r2, r1
 8001384:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d028      	beq.n	80013e0 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800138e:	f7ff fa7b 	bl	8000888 <HAL_GetTick>
 8001392:	0003      	movs	r3, r0
 8001394:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001396:	e01d      	b.n	80013d4 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001398:	f7ff fa76 	bl	8000888 <HAL_GetTick>
 800139c:	0002      	movs	r2, r0
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	4a0b      	ldr	r2, [pc, #44]	@ (80013d0 <HAL_RCC_OscConfig+0x364>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d915      	bls.n	80013d4 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e039      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
 80013ac:	40021000 	.word	0x40021000
 80013b0:	fffeffff 	.word	0xfffeffff
 80013b4:	fffbffff 	.word	0xfffbffff
 80013b8:	ffff80ff 	.word	0xffff80ff
 80013bc:	ffffc7ff 	.word	0xffffc7ff
 80013c0:	02dc6c00 	.word	0x02dc6c00
 80013c4:	20000000 	.word	0x20000000
 80013c8:	20000004 	.word	0x20000004
 80013cc:	fffffeff 	.word	0xfffffeff
 80013d0:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80013d4:	4b14      	ldr	r3, [pc, #80]	@ (8001428 <HAL_RCC_OscConfig+0x3bc>)
 80013d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013d8:	2202      	movs	r2, #2
 80013da:	4013      	ands	r3, r2
 80013dc:	d0dc      	beq.n	8001398 <HAL_RCC_OscConfig+0x32c>
 80013de:	e013      	b.n	8001408 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013e0:	f7ff fa52 	bl	8000888 <HAL_GetTick>
 80013e4:	0003      	movs	r3, r0
 80013e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80013e8:	e009      	b.n	80013fe <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013ea:	f7ff fa4d 	bl	8000888 <HAL_GetTick>
 80013ee:	0002      	movs	r2, r0
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	1ad3      	subs	r3, r2, r3
 80013f4:	4a0d      	ldr	r2, [pc, #52]	@ (800142c <HAL_RCC_OscConfig+0x3c0>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e010      	b.n	8001420 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80013fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001428 <HAL_RCC_OscConfig+0x3bc>)
 8001400:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001402:	2202      	movs	r2, #2
 8001404:	4013      	ands	r3, r2
 8001406:	d1f0      	bne.n	80013ea <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001408:	230f      	movs	r3, #15
 800140a:	18fb      	adds	r3, r7, r3
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d105      	bne.n	800141e <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001412:	4b05      	ldr	r3, [pc, #20]	@ (8001428 <HAL_RCC_OscConfig+0x3bc>)
 8001414:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001416:	4b04      	ldr	r3, [pc, #16]	@ (8001428 <HAL_RCC_OscConfig+0x3bc>)
 8001418:	4905      	ldr	r1, [pc, #20]	@ (8001430 <HAL_RCC_OscConfig+0x3c4>)
 800141a:	400a      	ands	r2, r1
 800141c:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 800141e:	2300      	movs	r3, #0
}
 8001420:	0018      	movs	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	b006      	add	sp, #24
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40021000 	.word	0x40021000
 800142c:	00001388 	.word	0x00001388
 8001430:	efffffff 	.word	0xefffffff

08001434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d101      	bne.n	8001448 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e0e9      	b.n	800161c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001448:	4b76      	ldr	r3, [pc, #472]	@ (8001624 <HAL_RCC_ClockConfig+0x1f0>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2207      	movs	r2, #7
 800144e:	4013      	ands	r3, r2
 8001450:	683a      	ldr	r2, [r7, #0]
 8001452:	429a      	cmp	r2, r3
 8001454:	d91e      	bls.n	8001494 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001456:	4b73      	ldr	r3, [pc, #460]	@ (8001624 <HAL_RCC_ClockConfig+0x1f0>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2207      	movs	r2, #7
 800145c:	4393      	bics	r3, r2
 800145e:	0019      	movs	r1, r3
 8001460:	4b70      	ldr	r3, [pc, #448]	@ (8001624 <HAL_RCC_ClockConfig+0x1f0>)
 8001462:	683a      	ldr	r2, [r7, #0]
 8001464:	430a      	orrs	r2, r1
 8001466:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001468:	f7ff fa0e 	bl	8000888 <HAL_GetTick>
 800146c:	0003      	movs	r3, r0
 800146e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001470:	e009      	b.n	8001486 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001472:	f7ff fa09 	bl	8000888 <HAL_GetTick>
 8001476:	0002      	movs	r2, r0
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	4a6a      	ldr	r2, [pc, #424]	@ (8001628 <HAL_RCC_ClockConfig+0x1f4>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d901      	bls.n	8001486 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e0ca      	b.n	800161c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001486:	4b67      	ldr	r3, [pc, #412]	@ (8001624 <HAL_RCC_ClockConfig+0x1f0>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2207      	movs	r2, #7
 800148c:	4013      	ands	r3, r2
 800148e:	683a      	ldr	r2, [r7, #0]
 8001490:	429a      	cmp	r2, r3
 8001492:	d1ee      	bne.n	8001472 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2202      	movs	r2, #2
 800149a:	4013      	ands	r3, r2
 800149c:	d017      	beq.n	80014ce <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2204      	movs	r2, #4
 80014a4:	4013      	ands	r3, r2
 80014a6:	d008      	beq.n	80014ba <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80014a8:	4b60      	ldr	r3, [pc, #384]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	4a60      	ldr	r2, [pc, #384]	@ (8001630 <HAL_RCC_ClockConfig+0x1fc>)
 80014ae:	401a      	ands	r2, r3
 80014b0:	4b5e      	ldr	r3, [pc, #376]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 80014b2:	21b0      	movs	r1, #176	@ 0xb0
 80014b4:	0109      	lsls	r1, r1, #4
 80014b6:	430a      	orrs	r2, r1
 80014b8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014ba:	4b5c      	ldr	r3, [pc, #368]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	4a5d      	ldr	r2, [pc, #372]	@ (8001634 <HAL_RCC_ClockConfig+0x200>)
 80014c0:	4013      	ands	r3, r2
 80014c2:	0019      	movs	r1, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	68da      	ldr	r2, [r3, #12]
 80014c8:	4b58      	ldr	r3, [pc, #352]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 80014ca:	430a      	orrs	r2, r1
 80014cc:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2201      	movs	r2, #1
 80014d4:	4013      	ands	r3, r2
 80014d6:	d055      	beq.n	8001584 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 80014d8:	4b54      	ldr	r3, [pc, #336]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	221c      	movs	r2, #28
 80014de:	4393      	bics	r3, r2
 80014e0:	0019      	movs	r1, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	689a      	ldr	r2, [r3, #8]
 80014e6:	4b51      	ldr	r3, [pc, #324]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 80014e8:	430a      	orrs	r2, r1
 80014ea:	601a      	str	r2, [r3, #0]
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	2b01      	cmp	r3, #1
 80014f2:	d107      	bne.n	8001504 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014f4:	4b4d      	ldr	r3, [pc, #308]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	2380      	movs	r3, #128	@ 0x80
 80014fa:	029b      	lsls	r3, r3, #10
 80014fc:	4013      	ands	r3, r2
 80014fe:	d11f      	bne.n	8001540 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e08b      	b.n	800161c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d107      	bne.n	800151c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800150c:	4b47      	ldr	r3, [pc, #284]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	2380      	movs	r3, #128	@ 0x80
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	4013      	ands	r3, r2
 8001516:	d113      	bne.n	8001540 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	e07f      	b.n	800161c <HAL_RCC_ClockConfig+0x1e8>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	2b03      	cmp	r3, #3
 8001522:	d106      	bne.n	8001532 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001524:	4b41      	ldr	r3, [pc, #260]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 8001526:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001528:	2202      	movs	r2, #2
 800152a:	4013      	ands	r3, r2
 800152c:	d108      	bne.n	8001540 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e074      	b.n	800161c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001532:	4b3e      	ldr	r3, [pc, #248]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 8001534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001536:	2202      	movs	r2, #2
 8001538:	4013      	ands	r3, r2
 800153a:	d101      	bne.n	8001540 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e06d      	b.n	800161c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001540:	4b3a      	ldr	r3, [pc, #232]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	2207      	movs	r2, #7
 8001546:	4393      	bics	r3, r2
 8001548:	0019      	movs	r1, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	685a      	ldr	r2, [r3, #4]
 800154e:	4b37      	ldr	r3, [pc, #220]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 8001550:	430a      	orrs	r2, r1
 8001552:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001554:	f7ff f998 	bl	8000888 <HAL_GetTick>
 8001558:	0003      	movs	r3, r0
 800155a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800155c:	e009      	b.n	8001572 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800155e:	f7ff f993 	bl	8000888 <HAL_GetTick>
 8001562:	0002      	movs	r2, r0
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	4a2f      	ldr	r2, [pc, #188]	@ (8001628 <HAL_RCC_ClockConfig+0x1f4>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d901      	bls.n	8001572 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e054      	b.n	800161c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001572:	4b2e      	ldr	r3, [pc, #184]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	2238      	movs	r2, #56	@ 0x38
 8001578:	401a      	ands	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	429a      	cmp	r2, r3
 8001582:	d1ec      	bne.n	800155e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001584:	4b27      	ldr	r3, [pc, #156]	@ (8001624 <HAL_RCC_ClockConfig+0x1f0>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2207      	movs	r2, #7
 800158a:	4013      	ands	r3, r2
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	429a      	cmp	r2, r3
 8001590:	d21e      	bcs.n	80015d0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001592:	4b24      	ldr	r3, [pc, #144]	@ (8001624 <HAL_RCC_ClockConfig+0x1f0>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	2207      	movs	r2, #7
 8001598:	4393      	bics	r3, r2
 800159a:	0019      	movs	r1, r3
 800159c:	4b21      	ldr	r3, [pc, #132]	@ (8001624 <HAL_RCC_ClockConfig+0x1f0>)
 800159e:	683a      	ldr	r2, [r7, #0]
 80015a0:	430a      	orrs	r2, r1
 80015a2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80015a4:	f7ff f970 	bl	8000888 <HAL_GetTick>
 80015a8:	0003      	movs	r3, r0
 80015aa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015ac:	e009      	b.n	80015c2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80015ae:	f7ff f96b 	bl	8000888 <HAL_GetTick>
 80015b2:	0002      	movs	r2, r0
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	4a1b      	ldr	r2, [pc, #108]	@ (8001628 <HAL_RCC_ClockConfig+0x1f4>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e02c      	b.n	800161c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80015c2:	4b18      	ldr	r3, [pc, #96]	@ (8001624 <HAL_RCC_ClockConfig+0x1f0>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2207      	movs	r2, #7
 80015c8:	4013      	ands	r3, r2
 80015ca:	683a      	ldr	r2, [r7, #0]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d1ee      	bne.n	80015ae <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2204      	movs	r2, #4
 80015d6:	4013      	ands	r3, r2
 80015d8:	d009      	beq.n	80015ee <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80015da:	4b14      	ldr	r3, [pc, #80]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	4a16      	ldr	r2, [pc, #88]	@ (8001638 <HAL_RCC_ClockConfig+0x204>)
 80015e0:	4013      	ands	r3, r2
 80015e2:	0019      	movs	r1, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	691a      	ldr	r2, [r3, #16]
 80015e8:	4b10      	ldr	r3, [pc, #64]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 80015ea:	430a      	orrs	r2, r1
 80015ec:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80015ee:	f000 f82b 	bl	8001648 <HAL_RCC_GetSysClockFreq>
 80015f2:	0001      	movs	r1, r0
 80015f4:	4b0d      	ldr	r3, [pc, #52]	@ (800162c <HAL_RCC_ClockConfig+0x1f8>)
 80015f6:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80015f8:	0a1b      	lsrs	r3, r3, #8
 80015fa:	220f      	movs	r2, #15
 80015fc:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80015fe:	4b0f      	ldr	r3, [pc, #60]	@ (800163c <HAL_RCC_ClockConfig+0x208>)
 8001600:	0092      	lsls	r2, r2, #2
 8001602:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001604:	221f      	movs	r2, #31
 8001606:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8001608:	000a      	movs	r2, r1
 800160a:	40da      	lsrs	r2, r3
 800160c:	4b0c      	ldr	r3, [pc, #48]	@ (8001640 <HAL_RCC_ClockConfig+0x20c>)
 800160e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001610:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <HAL_RCC_ClockConfig+0x210>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	0018      	movs	r0, r3
 8001616:	f7ff f8db 	bl	80007d0 <HAL_InitTick>
 800161a:	0003      	movs	r3, r0
}
 800161c:	0018      	movs	r0, r3
 800161e:	46bd      	mov	sp, r7
 8001620:	b004      	add	sp, #16
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40022000 	.word	0x40022000
 8001628:	00001388 	.word	0x00001388
 800162c:	40021000 	.word	0x40021000
 8001630:	ffff84ff 	.word	0xffff84ff
 8001634:	fffff0ff 	.word	0xfffff0ff
 8001638:	ffff8fff 	.word	0xffff8fff
 800163c:	08002938 	.word	0x08002938
 8001640:	20000000 	.word	0x20000000
 8001644:	20000004 	.word	0x20000004

08001648 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 800164e:	4b23      	ldr	r3, [pc, #140]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x94>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	089b      	lsrs	r3, r3, #2
 8001654:	2207      	movs	r2, #7
 8001656:	4013      	ands	r3, r2
 8001658:	3301      	adds	r3, #1
 800165a:	60bb      	str	r3, [r7, #8]
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800165c:	4b1f      	ldr	r3, [pc, #124]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x94>)
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	2238      	movs	r2, #56	@ 0x38
 8001662:	4013      	ands	r3, r2
 8001664:	d10f      	bne.n	8001686 <HAL_RCC_GetSysClockFreq+0x3e>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001666:	4b1d      	ldr	r3, [pc, #116]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x94>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	0adb      	lsrs	r3, r3, #11
 800166c:	2207      	movs	r2, #7
 800166e:	4013      	ands	r3, r2
 8001670:	2201      	movs	r2, #1
 8001672:	409a      	lsls	r2, r3
 8001674:	0013      	movs	r3, r2
 8001676:	607b      	str	r3, [r7, #4]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001678:	6879      	ldr	r1, [r7, #4]
 800167a:	4819      	ldr	r0, [pc, #100]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0x98>)
 800167c:	f7fe fd44 	bl	8000108 <__udivsi3>
 8001680:	0003      	movs	r3, r0
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	e01e      	b.n	80016c4 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001686:	4b15      	ldr	r3, [pc, #84]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x94>)
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	2238      	movs	r2, #56	@ 0x38
 800168c:	4013      	ands	r3, r2
 800168e:	2b08      	cmp	r3, #8
 8001690:	d102      	bne.n	8001698 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001692:	4b14      	ldr	r3, [pc, #80]	@ (80016e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001694:	60fb      	str	r3, [r7, #12]
 8001696:	e015      	b.n	80016c4 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001698:	4b10      	ldr	r3, [pc, #64]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x94>)
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	2238      	movs	r2, #56	@ 0x38
 800169e:	4013      	ands	r3, r2
 80016a0:	2b20      	cmp	r3, #32
 80016a2:	d103      	bne.n	80016ac <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80016a4:	2380      	movs	r3, #128	@ 0x80
 80016a6:	021b      	lsls	r3, r3, #8
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	e00b      	b.n	80016c4 <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80016ac:	4b0b      	ldr	r3, [pc, #44]	@ (80016dc <HAL_RCC_GetSysClockFreq+0x94>)
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	2238      	movs	r2, #56	@ 0x38
 80016b2:	4013      	ands	r3, r2
 80016b4:	2b18      	cmp	r3, #24
 80016b6:	d103      	bne.n	80016c0 <HAL_RCC_GetSysClockFreq+0x78>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80016b8:	23fa      	movs	r3, #250	@ 0xfa
 80016ba:	01db      	lsls	r3, r3, #7
 80016bc:	60fb      	str	r3, [r7, #12]
 80016be:	e001      	b.n	80016c4 <HAL_RCC_GetSysClockFreq+0x7c>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 80016c0:	2300      	movs	r3, #0
 80016c2:	60fb      	str	r3, [r7, #12]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 80016c4:	68b9      	ldr	r1, [r7, #8]
 80016c6:	68f8      	ldr	r0, [r7, #12]
 80016c8:	f7fe fd1e 	bl	8000108 <__udivsi3>
 80016cc:	0003      	movs	r3, r0
 80016ce:	60fb      	str	r3, [r7, #12]
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 80016d0:	68fb      	ldr	r3, [r7, #12]
}
 80016d2:	0018      	movs	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	b004      	add	sp, #16
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	46c0      	nop			@ (mov r8, r8)
 80016dc:	40021000 	.word	0x40021000
 80016e0:	02dc6c00 	.word	0x02dc6c00
 80016e4:	007a1200 	.word	0x007a1200

080016e8 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80016f0:	2313      	movs	r3, #19
 80016f2:	18fb      	adds	r3, r7, r3
 80016f4:	2200      	movs	r2, #0
 80016f6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80016f8:	2312      	movs	r3, #18
 80016fa:	18fb      	adds	r3, r7, r3
 80016fc:	2200      	movs	r2, #0
 80016fe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2240      	movs	r2, #64	@ 0x40
 8001706:	4013      	ands	r3, r2
 8001708:	d100      	bne.n	800170c <HAL_RCCEx_PeriphCLKConfig+0x24>
 800170a:	e079      	b.n	8001800 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 800170c:	2011      	movs	r0, #17
 800170e:	183b      	adds	r3, r7, r0
 8001710:	2200      	movs	r2, #0
 8001712:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001714:	4b63      	ldr	r3, [pc, #396]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001716:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001718:	2380      	movs	r3, #128	@ 0x80
 800171a:	055b      	lsls	r3, r3, #21
 800171c:	4013      	ands	r3, r2
 800171e:	d110      	bne.n	8001742 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001720:	4b60      	ldr	r3, [pc, #384]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001722:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001724:	4b5f      	ldr	r3, [pc, #380]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001726:	2180      	movs	r1, #128	@ 0x80
 8001728:	0549      	lsls	r1, r1, #21
 800172a:	430a      	orrs	r2, r1
 800172c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800172e:	4b5d      	ldr	r3, [pc, #372]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001730:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001732:	2380      	movs	r3, #128	@ 0x80
 8001734:	055b      	lsls	r3, r3, #21
 8001736:	4013      	ands	r3, r2
 8001738:	60bb      	str	r3, [r7, #8]
 800173a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800173c:	183b      	adds	r3, r7, r0
 800173e:	2201      	movs	r2, #1
 8001740:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8001742:	4b58      	ldr	r3, [pc, #352]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001744:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001746:	23c0      	movs	r3, #192	@ 0xc0
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	4013      	ands	r3, r2
 800174c:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d019      	beq.n	8001788 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	697a      	ldr	r2, [r7, #20]
 800175a:	429a      	cmp	r2, r3
 800175c:	d014      	beq.n	8001788 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800175e:	4b51      	ldr	r3, [pc, #324]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001762:	4a51      	ldr	r2, [pc, #324]	@ (80018a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001764:	4013      	ands	r3, r2
 8001766:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001768:	4b4e      	ldr	r3, [pc, #312]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800176a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800176c:	4b4d      	ldr	r3, [pc, #308]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800176e:	2180      	movs	r1, #128	@ 0x80
 8001770:	0249      	lsls	r1, r1, #9
 8001772:	430a      	orrs	r2, r1
 8001774:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001776:	4b4b      	ldr	r3, [pc, #300]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001778:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800177a:	4b4a      	ldr	r3, [pc, #296]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800177c:	494b      	ldr	r1, [pc, #300]	@ (80018ac <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800177e:	400a      	ands	r2, r1
 8001780:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8001782:	4b48      	ldr	r3, [pc, #288]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	2201      	movs	r2, #1
 800178c:	4013      	ands	r3, r2
 800178e:	d016      	beq.n	80017be <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001790:	f7ff f87a 	bl	8000888 <HAL_GetTick>
 8001794:	0003      	movs	r3, r0
 8001796:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001798:	e00c      	b.n	80017b4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800179a:	f7ff f875 	bl	8000888 <HAL_GetTick>
 800179e:	0002      	movs	r2, r0
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	4a42      	ldr	r2, [pc, #264]	@ (80018b0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d904      	bls.n	80017b4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 80017aa:	2313      	movs	r3, #19
 80017ac:	18fb      	adds	r3, r7, r3
 80017ae:	2203      	movs	r2, #3
 80017b0:	701a      	strb	r2, [r3, #0]
          break;
 80017b2:	e004      	b.n	80017be <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80017b4:	4b3b      	ldr	r3, [pc, #236]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80017b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017b8:	2202      	movs	r2, #2
 80017ba:	4013      	ands	r3, r2
 80017bc:	d0ed      	beq.n	800179a <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 80017be:	2313      	movs	r3, #19
 80017c0:	18fb      	adds	r3, r7, r3
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d10a      	bne.n	80017de <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80017c8:	4b36      	ldr	r3, [pc, #216]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80017ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017cc:	4a36      	ldr	r2, [pc, #216]	@ (80018a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80017ce:	4013      	ands	r3, r2
 80017d0:	0019      	movs	r1, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	699a      	ldr	r2, [r3, #24]
 80017d6:	4b33      	ldr	r3, [pc, #204]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80017d8:	430a      	orrs	r2, r1
 80017da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80017dc:	e005      	b.n	80017ea <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80017de:	2312      	movs	r3, #18
 80017e0:	18fb      	adds	r3, r7, r3
 80017e2:	2213      	movs	r2, #19
 80017e4:	18ba      	adds	r2, r7, r2
 80017e6:	7812      	ldrb	r2, [r2, #0]
 80017e8:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80017ea:	2311      	movs	r3, #17
 80017ec:	18fb      	adds	r3, r7, r3
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d105      	bne.n	8001800 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017f4:	4b2b      	ldr	r3, [pc, #172]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80017f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017f8:	4b2a      	ldr	r3, [pc, #168]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80017fa:	492e      	ldr	r1, [pc, #184]	@ (80018b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80017fc:	400a      	ands	r2, r1
 80017fe:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2201      	movs	r2, #1
 8001806:	4013      	ands	r3, r2
 8001808:	d009      	beq.n	800181e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800180a:	4b26      	ldr	r3, [pc, #152]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800180c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800180e:	2203      	movs	r2, #3
 8001810:	4393      	bics	r3, r2
 8001812:	0019      	movs	r1, r3
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689a      	ldr	r2, [r3, #8]
 8001818:	4b22      	ldr	r3, [pc, #136]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800181a:	430a      	orrs	r2, r1
 800181c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2202      	movs	r2, #2
 8001824:	4013      	ands	r3, r2
 8001826:	d009      	beq.n	800183c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001828:	4b1e      	ldr	r3, [pc, #120]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800182a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800182c:	4a22      	ldr	r2, [pc, #136]	@ (80018b8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800182e:	4013      	ands	r3, r2
 8001830:	0019      	movs	r1, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	68da      	ldr	r2, [r3, #12]
 8001836:	4b1b      	ldr	r3, [pc, #108]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001838:	430a      	orrs	r2, r1
 800183a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2220      	movs	r2, #32
 8001842:	4013      	ands	r3, r2
 8001844:	d008      	beq.n	8001858 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001846:	4b17      	ldr	r3, [pc, #92]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	0899      	lsrs	r1, r3, #2
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	695a      	ldr	r2, [r3, #20]
 8001852:	4b14      	ldr	r3, [pc, #80]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001854:	430a      	orrs	r2, r1
 8001856:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);

  }
#endif /* USB_DRD_FS */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2204      	movs	r2, #4
 800185e:	4013      	ands	r3, r2
 8001860:	d009      	beq.n	8001876 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001862:	4b10      	ldr	r3, [pc, #64]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001866:	4a15      	ldr	r2, [pc, #84]	@ (80018bc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001868:	4013      	ands	r3, r2
 800186a:	0019      	movs	r1, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	691a      	ldr	r2, [r3, #16]
 8001870:	4b0c      	ldr	r3, [pc, #48]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001872:	430a      	orrs	r2, r1
 8001874:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2280      	movs	r2, #128	@ 0x80
 800187c:	4013      	ands	r3, r2
 800187e:	d009      	beq.n	8001894 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8001880:	4b08      	ldr	r3, [pc, #32]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	22e0      	movs	r2, #224	@ 0xe0
 8001886:	4393      	bics	r3, r2
 8001888:	0019      	movs	r1, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685a      	ldr	r2, [r3, #4]
 800188e:	4b05      	ldr	r3, [pc, #20]	@ (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001890:	430a      	orrs	r2, r1
 8001892:	601a      	str	r2, [r3, #0]
  }
  return status;
 8001894:	2312      	movs	r3, #18
 8001896:	18fb      	adds	r3, r7, r3
 8001898:	781b      	ldrb	r3, [r3, #0]
}
 800189a:	0018      	movs	r0, r3
 800189c:	46bd      	mov	sp, r7
 800189e:	b006      	add	sp, #24
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	46c0      	nop			@ (mov r8, r8)
 80018a4:	40021000 	.word	0x40021000
 80018a8:	fffffcff 	.word	0xfffffcff
 80018ac:	fffeffff 	.word	0xfffeffff
 80018b0:	00001388 	.word	0x00001388
 80018b4:	efffffff 	.word	0xefffffff
 80018b8:	ffffcfff 	.word	0xffffcfff
 80018bc:	ffff3fff 	.word	0xffff3fff

080018c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e0a8      	b.n	8001a24 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d109      	bne.n	80018ee <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685a      	ldr	r2, [r3, #4]
 80018de:	2382      	movs	r3, #130	@ 0x82
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d009      	beq.n	80018fa <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	61da      	str	r2, [r3, #28]
 80018ec:	e005      	b.n	80018fa <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2200      	movs	r2, #0
 80018f2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2200      	movs	r2, #0
 80018fe:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	225d      	movs	r2, #93	@ 0x5d
 8001904:	5c9b      	ldrb	r3, [r3, r2]
 8001906:	b2db      	uxtb	r3, r3
 8001908:	2b00      	cmp	r3, #0
 800190a:	d107      	bne.n	800191c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	225c      	movs	r2, #92	@ 0x5c
 8001910:	2100      	movs	r1, #0
 8001912:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	0018      	movs	r0, r3
 8001918:	f7fe fe68 	bl	80005ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	225d      	movs	r2, #93	@ 0x5d
 8001920:	2102      	movs	r1, #2
 8001922:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2140      	movs	r1, #64	@ 0x40
 8001930:	438a      	bics	r2, r1
 8001932:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	68da      	ldr	r2, [r3, #12]
 8001938:	23e0      	movs	r3, #224	@ 0xe0
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	429a      	cmp	r2, r3
 800193e:	d902      	bls.n	8001946 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
 8001944:	e002      	b.n	800194c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001946:	2380      	movs	r3, #128	@ 0x80
 8001948:	015b      	lsls	r3, r3, #5
 800194a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	68da      	ldr	r2, [r3, #12]
 8001950:	23f0      	movs	r3, #240	@ 0xf0
 8001952:	011b      	lsls	r3, r3, #4
 8001954:	429a      	cmp	r2, r3
 8001956:	d008      	beq.n	800196a <HAL_SPI_Init+0xaa>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	68da      	ldr	r2, [r3, #12]
 800195c:	23e0      	movs	r3, #224	@ 0xe0
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	429a      	cmp	r2, r3
 8001962:	d002      	beq.n	800196a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685a      	ldr	r2, [r3, #4]
 800196e:	2382      	movs	r3, #130	@ 0x82
 8001970:	005b      	lsls	r3, r3, #1
 8001972:	401a      	ands	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6899      	ldr	r1, [r3, #8]
 8001978:	2384      	movs	r3, #132	@ 0x84
 800197a:	021b      	lsls	r3, r3, #8
 800197c:	400b      	ands	r3, r1
 800197e:	431a      	orrs	r2, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	691b      	ldr	r3, [r3, #16]
 8001984:	2102      	movs	r1, #2
 8001986:	400b      	ands	r3, r1
 8001988:	431a      	orrs	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	695b      	ldr	r3, [r3, #20]
 800198e:	2101      	movs	r1, #1
 8001990:	400b      	ands	r3, r1
 8001992:	431a      	orrs	r2, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6999      	ldr	r1, [r3, #24]
 8001998:	2380      	movs	r3, #128	@ 0x80
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	400b      	ands	r3, r1
 800199e:	431a      	orrs	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	69db      	ldr	r3, [r3, #28]
 80019a4:	2138      	movs	r1, #56	@ 0x38
 80019a6:	400b      	ands	r3, r1
 80019a8:	431a      	orrs	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a1b      	ldr	r3, [r3, #32]
 80019ae:	2180      	movs	r1, #128	@ 0x80
 80019b0:	400b      	ands	r3, r1
 80019b2:	431a      	orrs	r2, r3
 80019b4:	0011      	movs	r1, r2
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80019ba:	2380      	movs	r3, #128	@ 0x80
 80019bc:	019b      	lsls	r3, r3, #6
 80019be:	401a      	ands	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	430a      	orrs	r2, r1
 80019c6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	0c1b      	lsrs	r3, r3, #16
 80019ce:	2204      	movs	r2, #4
 80019d0:	401a      	ands	r2, r3
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d6:	2110      	movs	r1, #16
 80019d8:	400b      	ands	r3, r1
 80019da:	431a      	orrs	r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019e0:	2108      	movs	r1, #8
 80019e2:	400b      	ands	r3, r1
 80019e4:	431a      	orrs	r2, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	68d9      	ldr	r1, [r3, #12]
 80019ea:	23f0      	movs	r3, #240	@ 0xf0
 80019ec:	011b      	lsls	r3, r3, #4
 80019ee:	400b      	ands	r3, r1
 80019f0:	431a      	orrs	r2, r3
 80019f2:	0011      	movs	r1, r2
 80019f4:	68fa      	ldr	r2, [r7, #12]
 80019f6:	2380      	movs	r3, #128	@ 0x80
 80019f8:	015b      	lsls	r3, r3, #5
 80019fa:	401a      	ands	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	430a      	orrs	r2, r1
 8001a02:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	69da      	ldr	r2, [r3, #28]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4907      	ldr	r1, [pc, #28]	@ (8001a2c <HAL_SPI_Init+0x16c>)
 8001a10:	400a      	ands	r2, r1
 8001a12:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2200      	movs	r2, #0
 8001a18:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	225d      	movs	r2, #93	@ 0x5d
 8001a1e:	2101      	movs	r1, #1
 8001a20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	0018      	movs	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	b004      	add	sp, #16
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	fffff7ff 	.word	0xfffff7ff

08001a30 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	1dbb      	adds	r3, r7, #6
 8001a3c:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d003      	beq.n	8001a4c <HAL_SPI_Transmit_IT+0x1c>
 8001a44:	1dbb      	adds	r3, r7, #6
 8001a46:	881b      	ldrh	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d101      	bne.n	8001a50 <HAL_SPI_Transmit_IT+0x20>
  {
    return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e072      	b.n	8001b36 <HAL_SPI_Transmit_IT+0x106>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	225d      	movs	r2, #93	@ 0x5d
 8001a54:	5c9b      	ldrb	r3, [r3, r2]
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d001      	beq.n	8001a60 <HAL_SPI_Transmit_IT+0x30>
  {
    return HAL_BUSY;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	e06a      	b.n	8001b36 <HAL_SPI_Transmit_IT+0x106>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	225c      	movs	r2, #92	@ 0x5c
 8001a64:	5c9b      	ldrb	r3, [r3, r2]
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d101      	bne.n	8001a6e <HAL_SPI_Transmit_IT+0x3e>
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	e063      	b.n	8001b36 <HAL_SPI_Transmit_IT+0x106>
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	225c      	movs	r2, #92	@ 0x5c
 8001a72:	2101      	movs	r1, #1
 8001a74:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	225d      	movs	r2, #93	@ 0x5d
 8001a7a:	2103      	movs	r1, #3
 8001a7c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	2200      	movs	r2, #0
 8001a82:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	68ba      	ldr	r2, [r7, #8]
 8001a88:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	1dba      	adds	r2, r7, #6
 8001a8e:	8812      	ldrh	r2, [r2, #0]
 8001a90:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	1dba      	adds	r2, r7, #6
 8001a96:	8812      	ldrh	r2, [r2, #0]
 8001a98:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2244      	movs	r2, #68	@ 0x44
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2246      	movs	r2, #70	@ 0x46
 8001aac:	2100      	movs	r1, #0
 8001aae:	5299      	strh	r1, [r3, r2]
  hspi->RxISR       = NULL;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	68da      	ldr	r2, [r3, #12]
 8001aba:	23e0      	movs	r3, #224	@ 0xe0
 8001abc:	00db      	lsls	r3, r3, #3
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	d903      	bls.n	8001aca <HAL_SPI_Transmit_IT+0x9a>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	4a1e      	ldr	r2, [pc, #120]	@ (8001b40 <HAL_SPI_Transmit_IT+0x110>)
 8001ac6:	651a      	str	r2, [r3, #80]	@ 0x50
 8001ac8:	e002      	b.n	8001ad0 <HAL_SPI_Transmit_IT+0xa0>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	4a1d      	ldr	r2, [pc, #116]	@ (8001b44 <HAL_SPI_Transmit_IT+0x114>)
 8001ace:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	2380      	movs	r3, #128	@ 0x80
 8001ad6:	021b      	lsls	r3, r3, #8
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d110      	bne.n	8001afe <HAL_SPI_Transmit_IT+0xce>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2140      	movs	r1, #64	@ 0x40
 8001ae8:	438a      	bics	r2, r1
 8001aea:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2180      	movs	r1, #128	@ 0x80
 8001af8:	01c9      	lsls	r1, r1, #7
 8001afa:	430a      	orrs	r2, r1
 8001afc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2240      	movs	r2, #64	@ 0x40
 8001b06:	4013      	ands	r3, r2
 8001b08:	2b40      	cmp	r3, #64	@ 0x40
 8001b0a:	d007      	beq.n	8001b1c <HAL_SPI_Transmit_IT+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2140      	movs	r1, #64	@ 0x40
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	225c      	movs	r2, #92	@ 0x5c
 8001b20:	2100      	movs	r1, #0
 8001b22:	5499      	strb	r1, [r3, r2]
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	685a      	ldr	r2, [r3, #4]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	21a0      	movs	r1, #160	@ 0xa0
 8001b30:	430a      	orrs	r2, r1
 8001b32:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	0018      	movs	r0, r3
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	b004      	add	sp, #16
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	46c0      	nop			@ (mov r8, r8)
 8001b40:	08002355 	.word	0x08002355
 8001b44:	0800230d 	.word	0x0800230d

08001b48 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	1dbb      	adds	r3, r7, #6
 8001b54:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	225d      	movs	r2, #93	@ 0x5d
 8001b5a:	5c9b      	ldrb	r3, [r3, r2]
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d001      	beq.n	8001b66 <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8001b62:	2302      	movs	r3, #2
 8001b64:	e09a      	b.n	8001c9c <HAL_SPI_Receive_IT+0x154>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d112      	bne.n	8001b94 <HAL_SPI_Receive_IT+0x4c>
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	685a      	ldr	r2, [r3, #4]
 8001b72:	2382      	movs	r3, #130	@ 0x82
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d10c      	bne.n	8001b94 <HAL_SPI_Receive_IT+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	225d      	movs	r2, #93	@ 0x5d
 8001b7e:	2104      	movs	r1, #4
 8001b80:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8001b82:	1dbb      	adds	r3, r7, #6
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	68ba      	ldr	r2, [r7, #8]
 8001b88:	68b9      	ldr	r1, [r7, #8]
 8001b8a:	68f8      	ldr	r0, [r7, #12]
 8001b8c:	f000 f892 	bl	8001cb4 <HAL_SPI_TransmitReceive_IT>
 8001b90:	0003      	movs	r3, r0
 8001b92:	e083      	b.n	8001c9c <HAL_SPI_Receive_IT+0x154>
  }


  if ((pData == NULL) || (Size == 0U))
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d003      	beq.n	8001ba2 <HAL_SPI_Receive_IT+0x5a>
 8001b9a:	1dbb      	adds	r3, r7, #6
 8001b9c:	881b      	ldrh	r3, [r3, #0]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d101      	bne.n	8001ba6 <HAL_SPI_Receive_IT+0x5e>
  {
    return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e07a      	b.n	8001c9c <HAL_SPI_Receive_IT+0x154>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	225c      	movs	r2, #92	@ 0x5c
 8001baa:	5c9b      	ldrb	r3, [r3, r2]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d101      	bne.n	8001bb4 <HAL_SPI_Receive_IT+0x6c>
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	e073      	b.n	8001c9c <HAL_SPI_Receive_IT+0x154>
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	225c      	movs	r2, #92	@ 0x5c
 8001bb8:	2101      	movs	r1, #1
 8001bba:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	225d      	movs	r2, #93	@ 0x5d
 8001bc0:	2104      	movs	r1, #4
 8001bc2:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	68ba      	ldr	r2, [r7, #8]
 8001bce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	1dba      	adds	r2, r7, #6
 8001bd4:	2144      	movs	r1, #68	@ 0x44
 8001bd6:	8812      	ldrh	r2, [r2, #0]
 8001bd8:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	1dba      	adds	r2, r7, #6
 8001bde:	2146      	movs	r1, #70	@ 0x46
 8001be0:	8812      	ldrh	r2, [r2, #0]
 8001be2:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2200      	movs	r2, #0
 8001be8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2200      	movs	r2, #0
 8001bee:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	68da      	ldr	r2, [r3, #12]
 8001c00:	23e0      	movs	r3, #224	@ 0xe0
 8001c02:	00db      	lsls	r3, r3, #3
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d90b      	bls.n	8001c20 <HAL_SPI_Receive_IT+0xd8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	685a      	ldr	r2, [r3, #4]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4924      	ldr	r1, [pc, #144]	@ (8001ca4 <HAL_SPI_Receive_IT+0x15c>)
 8001c14:	400a      	ands	r2, r1
 8001c16:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	4a23      	ldr	r2, [pc, #140]	@ (8001ca8 <HAL_SPI_Receive_IT+0x160>)
 8001c1c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001c1e:	e00b      	b.n	8001c38 <HAL_SPI_Receive_IT+0xf0>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	685a      	ldr	r2, [r3, #4]
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2180      	movs	r1, #128	@ 0x80
 8001c2c:	0149      	lsls	r1, r1, #5
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	4a1d      	ldr	r2, [pc, #116]	@ (8001cac <HAL_SPI_Receive_IT+0x164>)
 8001c36:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	689a      	ldr	r2, [r3, #8]
 8001c3c:	2380      	movs	r3, #128	@ 0x80
 8001c3e:	021b      	lsls	r3, r3, #8
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d10f      	bne.n	8001c64 <HAL_SPI_Receive_IT+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2140      	movs	r1, #64	@ 0x40
 8001c50:	438a      	bics	r2, r1
 8001c52:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4914      	ldr	r1, [pc, #80]	@ (8001cb0 <HAL_SPI_Receive_IT+0x168>)
 8001c60:	400a      	ands	r2, r1
 8001c62:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2240      	movs	r2, #64	@ 0x40
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	2b40      	cmp	r3, #64	@ 0x40
 8001c70:	d007      	beq.n	8001c82 <HAL_SPI_Receive_IT+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2140      	movs	r1, #64	@ 0x40
 8001c7e:	430a      	orrs	r2, r1
 8001c80:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	225c      	movs	r2, #92	@ 0x5c
 8001c86:	2100      	movs	r1, #0
 8001c88:	5499      	strb	r1, [r3, r2]
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	685a      	ldr	r2, [r3, #4]
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2160      	movs	r1, #96	@ 0x60
 8001c96:	430a      	orrs	r2, r1
 8001c98:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	0018      	movs	r0, r3
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	b004      	add	sp, #16
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	ffffefff 	.word	0xffffefff
 8001ca8:	080022bf 	.word	0x080022bf
 8001cac:	0800226d 	.word	0x0800226d
 8001cb0:	ffffbfff 	.word	0xffffbfff

08001cb4 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
 8001cc0:	001a      	movs	r2, r3
 8001cc2:	1cbb      	adds	r3, r7, #2
 8001cc4:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001cc6:	2017      	movs	r0, #23
 8001cc8:	183b      	adds	r3, r7, r0
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	215d      	movs	r1, #93	@ 0x5d
 8001cce:	5c52      	ldrb	r2, [r2, r1]
 8001cd0:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001cd8:	0001      	movs	r1, r0
 8001cda:	187b      	adds	r3, r7, r1
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d00e      	beq.n	8001d00 <HAL_SPI_TransmitReceive_IT+0x4c>
 8001ce2:	693a      	ldr	r2, [r7, #16]
 8001ce4:	2382      	movs	r3, #130	@ 0x82
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d107      	bne.n	8001cfc <HAL_SPI_TransmitReceive_IT+0x48>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d103      	bne.n	8001cfc <HAL_SPI_TransmitReceive_IT+0x48>
 8001cf4:	187b      	adds	r3, r7, r1
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	2b04      	cmp	r3, #4
 8001cfa:	d001      	beq.n	8001d00 <HAL_SPI_TransmitReceive_IT+0x4c>
  {
    return HAL_BUSY;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	e086      	b.n	8001e0e <HAL_SPI_TransmitReceive_IT+0x15a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d006      	beq.n	8001d14 <HAL_SPI_TransmitReceive_IT+0x60>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d003      	beq.n	8001d14 <HAL_SPI_TransmitReceive_IT+0x60>
 8001d0c:	1cbb      	adds	r3, r7, #2
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d101      	bne.n	8001d18 <HAL_SPI_TransmitReceive_IT+0x64>
  {
    return HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e07a      	b.n	8001e0e <HAL_SPI_TransmitReceive_IT+0x15a>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	225c      	movs	r2, #92	@ 0x5c
 8001d1c:	5c9b      	ldrb	r3, [r3, r2]
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d101      	bne.n	8001d26 <HAL_SPI_TransmitReceive_IT+0x72>
 8001d22:	2302      	movs	r3, #2
 8001d24:	e073      	b.n	8001e0e <HAL_SPI_TransmitReceive_IT+0x15a>
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	225c      	movs	r2, #92	@ 0x5c
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	225d      	movs	r2, #93	@ 0x5d
 8001d32:	5c9b      	ldrb	r3, [r3, r2]
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	d003      	beq.n	8001d42 <HAL_SPI_TransmitReceive_IT+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	225d      	movs	r2, #93	@ 0x5d
 8001d3e:	2105      	movs	r1, #5
 8001d40:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2200      	movs	r2, #0
 8001d46:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	68ba      	ldr	r2, [r7, #8]
 8001d4c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	1cba      	adds	r2, r7, #2
 8001d52:	8812      	ldrh	r2, [r2, #0]
 8001d54:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	1cba      	adds	r2, r7, #2
 8001d5a:	8812      	ldrh	r2, [r2, #0]
 8001d5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	1cba      	adds	r2, r7, #2
 8001d68:	2144      	movs	r1, #68	@ 0x44
 8001d6a:	8812      	ldrh	r2, [r2, #0]
 8001d6c:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	1cba      	adds	r2, r7, #2
 8001d72:	2146      	movs	r1, #70	@ 0x46
 8001d74:	8812      	ldrh	r2, [r2, #0]
 8001d76:	525a      	strh	r2, [r3, r1]

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	68da      	ldr	r2, [r3, #12]
 8001d7c:	23e0      	movs	r3, #224	@ 0xe0
 8001d7e:	00db      	lsls	r3, r3, #3
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d906      	bls.n	8001d92 <HAL_SPI_TransmitReceive_IT+0xde>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	4a24      	ldr	r2, [pc, #144]	@ (8001e18 <HAL_SPI_TransmitReceive_IT+0x164>)
 8001d88:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	4a23      	ldr	r2, [pc, #140]	@ (8001e1c <HAL_SPI_TransmitReceive_IT+0x168>)
 8001d8e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001d90:	e005      	b.n	8001d9e <HAL_SPI_TransmitReceive_IT+0xea>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	4a22      	ldr	r2, [pc, #136]	@ (8001e20 <HAL_SPI_TransmitReceive_IT+0x16c>)
 8001d96:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	4a22      	ldr	r2, [pc, #136]	@ (8001e24 <HAL_SPI_TransmitReceive_IT+0x170>)
 8001d9c:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	68da      	ldr	r2, [r3, #12]
 8001da2:	23e0      	movs	r3, #224	@ 0xe0
 8001da4:	00db      	lsls	r3, r3, #3
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d803      	bhi.n	8001db2 <HAL_SPI_TransmitReceive_IT+0xfe>
 8001daa:	1cbb      	adds	r3, r7, #2
 8001dac:	881b      	ldrh	r3, [r3, #0]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d908      	bls.n	8001dc4 <HAL_SPI_TransmitReceive_IT+0x110>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	685a      	ldr	r2, [r3, #4]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	491a      	ldr	r1, [pc, #104]	@ (8001e28 <HAL_SPI_TransmitReceive_IT+0x174>)
 8001dbe:	400a      	ands	r2, r1
 8001dc0:	605a      	str	r2, [r3, #4]
 8001dc2:	e008      	b.n	8001dd6 <HAL_SPI_TransmitReceive_IT+0x122>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	685a      	ldr	r2, [r3, #4]
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2180      	movs	r1, #128	@ 0x80
 8001dd0:	0149      	lsls	r1, r1, #5
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2240      	movs	r2, #64	@ 0x40
 8001dde:	4013      	ands	r3, r2
 8001de0:	2b40      	cmp	r3, #64	@ 0x40
 8001de2:	d007      	beq.n	8001df4 <HAL_SPI_TransmitReceive_IT+0x140>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2140      	movs	r1, #64	@ 0x40
 8001df0:	430a      	orrs	r2, r1
 8001df2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	225c      	movs	r2, #92	@ 0x5c
 8001df8:	2100      	movs	r1, #0
 8001dfa:	5499      	strb	r1, [r3, r2]
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	685a      	ldr	r2, [r3, #4]
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	21e0      	movs	r1, #224	@ 0xe0
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	0018      	movs	r0, r3
 8001e10:	46bd      	mov	sp, r7
 8001e12:	b006      	add	sp, #24
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	46c0      	nop			@ (mov r8, r8)
 8001e18:	080021a3 	.word	0x080021a3
 8001e1c:	0800220b 	.word	0x0800220b
 8001e20:	0800204d 	.word	0x0800204d
 8001e24:	0800210f 	.word	0x0800210f
 8001e28:	ffffefff 	.word	0xffffefff

08001e2c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b088      	sub	sp, #32
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	2240      	movs	r2, #64	@ 0x40
 8001e48:	4013      	ands	r3, r2
 8001e4a:	d10d      	bne.n	8001e68 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001e4c:	69bb      	ldr	r3, [r7, #24]
 8001e4e:	2201      	movs	r2, #1
 8001e50:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001e52:	d009      	beq.n	8001e68 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	2240      	movs	r2, #64	@ 0x40
 8001e58:	4013      	ands	r3, r2
 8001e5a:	d005      	beq.n	8001e68 <HAL_SPI_IRQHandler+0x3c>
  {
    hspi->RxISR(hspi);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	0010      	movs	r0, r2
 8001e64:	4798      	blx	r3
    return;
 8001e66:	e0c5      	b.n	8001ff4 <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	d009      	beq.n	8001e84 <HAL_SPI_IRQHandler+0x58>
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	2280      	movs	r2, #128	@ 0x80
 8001e74:	4013      	ands	r3, r2
 8001e76:	d005      	beq.n	8001e84 <HAL_SPI_IRQHandler+0x58>
  {
    hspi->TxISR(hspi);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	0010      	movs	r0, r2
 8001e80:	4798      	blx	r3
    return;
 8001e82:	e0b7      	b.n	8001ff4 <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	2220      	movs	r2, #32
 8001e88:	4013      	ands	r3, r2
 8001e8a:	d109      	bne.n	8001ea0 <HAL_SPI_IRQHandler+0x74>
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	2240      	movs	r2, #64	@ 0x40
 8001e90:	4013      	ands	r3, r2
 8001e92:	d105      	bne.n	8001ea0 <HAL_SPI_IRQHandler+0x74>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	2380      	movs	r3, #128	@ 0x80
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	d100      	bne.n	8001ea0 <HAL_SPI_IRQHandler+0x74>
 8001e9e:	e0a9      	b.n	8001ff4 <HAL_SPI_IRQHandler+0x1c8>
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	2220      	movs	r2, #32
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	d100      	bne.n	8001eaa <HAL_SPI_IRQHandler+0x7e>
 8001ea8:	e0a4      	b.n	8001ff4 <HAL_SPI_IRQHandler+0x1c8>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	2240      	movs	r2, #64	@ 0x40
 8001eae:	4013      	ands	r3, r2
 8001eb0:	d023      	beq.n	8001efa <HAL_SPI_IRQHandler+0xce>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	225d      	movs	r2, #93	@ 0x5d
 8001eb6:	5c9b      	ldrb	r3, [r3, r2]
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b03      	cmp	r3, #3
 8001ebc:	d011      	beq.n	8001ee2 <HAL_SPI_IRQHandler+0xb6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ec2:	2204      	movs	r2, #4
 8001ec4:	431a      	orrs	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001eca:	2300      	movs	r3, #0
 8001ecc:	617b      	str	r3, [r7, #20]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	617b      	str	r3, [r7, #20]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	617b      	str	r3, [r7, #20]
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	e00b      	b.n	8001efa <HAL_SPI_IRQHandler+0xce>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	613b      	str	r3, [r7, #16]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	613b      	str	r3, [r7, #16]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	613b      	str	r3, [r7, #16]
 8001ef6:	693b      	ldr	r3, [r7, #16]
        return;
 8001ef8:	e07c      	b.n	8001ff4 <HAL_SPI_IRQHandler+0x1c8>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	2220      	movs	r2, #32
 8001efe:	4013      	ands	r3, r2
 8001f00:	d014      	beq.n	8001f2c <HAL_SPI_IRQHandler+0x100>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f06:	2201      	movs	r2, #1
 8001f08:	431a      	orrs	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2140      	movs	r1, #64	@ 0x40
 8001f26:	438a      	bics	r2, r1
 8001f28:	601a      	str	r2, [r3, #0]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	2380      	movs	r3, #128	@ 0x80
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	4013      	ands	r3, r2
 8001f34:	d00c      	beq.n	8001f50 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f3a:	2208      	movs	r2, #8
 8001f3c:	431a      	orrs	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8001f42:	2300      	movs	r3, #0
 8001f44:	60bb      	str	r3, [r7, #8]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d04c      	beq.n	8001ff2 <HAL_SPI_IRQHandler+0x1c6>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	21e0      	movs	r1, #224	@ 0xe0
 8001f64:	438a      	bics	r2, r1
 8001f66:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	225d      	movs	r2, #93	@ 0x5d
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	2202      	movs	r2, #2
 8001f74:	4013      	ands	r3, r2
 8001f76:	d103      	bne.n	8001f80 <HAL_SPI_IRQHandler+0x154>
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	d032      	beq.n	8001fe6 <HAL_SPI_IRQHandler+0x1ba>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	685a      	ldr	r2, [r3, #4]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2103      	movs	r1, #3
 8001f8c:	438a      	bics	r2, r1
 8001f8e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d010      	beq.n	8001fba <HAL_SPI_IRQHandler+0x18e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f9c:	4a17      	ldr	r2, [pc, #92]	@ (8001ffc <HAL_SPI_IRQHandler+0x1d0>)
 8001f9e:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fa4:	0018      	movs	r0, r3
 8001fa6:	f7fe fd57 	bl	8000a58 <HAL_DMA_Abort_IT>
 8001faa:	1e03      	subs	r3, r0, #0
 8001fac:	d005      	beq.n	8001fba <HAL_SPI_IRQHandler+0x18e>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fb2:	2240      	movs	r2, #64	@ 0x40
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d016      	beq.n	8001ff0 <HAL_SPI_IRQHandler+0x1c4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fc6:	4a0d      	ldr	r2, [pc, #52]	@ (8001ffc <HAL_SPI_IRQHandler+0x1d0>)
 8001fc8:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f7fe fd42 	bl	8000a58 <HAL_DMA_Abort_IT>
 8001fd4:	1e03      	subs	r3, r0, #0
 8001fd6:	d00b      	beq.n	8001ff0 <HAL_SPI_IRQHandler+0x1c4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fdc:	2240      	movs	r2, #64	@ 0x40
 8001fde:	431a      	orrs	r2, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8001fe4:	e004      	b.n	8001ff0 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	0018      	movs	r0, r3
 8001fea:	f000 f811 	bl	8002010 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8001fee:	e000      	b.n	8001ff2 <HAL_SPI_IRQHandler+0x1c6>
        if (hspi->hdmatx != NULL)
 8001ff0:	46c0      	nop			@ (mov r8, r8)
    return;
 8001ff2:	46c0      	nop			@ (mov r8, r8)
  }
}
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	b008      	add	sp, #32
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	46c0      	nop			@ (mov r8, r8)
 8001ffc:	08002021 	.word	0x08002021

08002000 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8002008:	46c0      	nop			@ (mov r8, r8)
 800200a:	46bd      	mov	sp, r7
 800200c:	b002      	add	sp, #8
 800200e:	bd80      	pop	{r7, pc}

08002010 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002018:	46c0      	nop			@ (mov r8, r8)
 800201a:	46bd      	mov	sp, r7
 800201c:	b002      	add	sp, #8
 800201e:	bd80      	pop	{r7, pc}

08002020 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800202c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2246      	movs	r2, #70	@ 0x46
 8002032:	2100      	movs	r1, #0
 8002034:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2200      	movs	r2, #0
 800203a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	0018      	movs	r0, r3
 8002040:	f7ff ffe6 	bl	8002010 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002044:	46c0      	nop			@ (mov r8, r8)
 8002046:	46bd      	mov	sp, r7
 8002048:	b004      	add	sp, #16
 800204a:	bd80      	pop	{r7, pc}

0800204c <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2246      	movs	r2, #70	@ 0x46
 8002058:	5a9b      	ldrh	r3, [r3, r2]
 800205a:	b29b      	uxth	r3, r3
 800205c:	2b01      	cmp	r3, #1
 800205e:	d924      	bls.n	80020aa <SPI_2linesRxISR_8BIT+0x5e>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	68da      	ldr	r2, [r3, #12]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206a:	b292      	uxth	r2, r2
 800206c:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002072:	1c9a      	adds	r2, r3, #2
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2246      	movs	r2, #70	@ 0x46
 800207c:	5a9b      	ldrh	r3, [r3, r2]
 800207e:	b29b      	uxth	r3, r3
 8002080:	3b02      	subs	r3, #2
 8002082:	b299      	uxth	r1, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2246      	movs	r2, #70	@ 0x46
 8002088:	5299      	strh	r1, [r3, r2]
    if (hspi->RxXferCount == 1U)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2246      	movs	r2, #70	@ 0x46
 800208e:	5a9b      	ldrh	r3, [r3, r2]
 8002090:	b29b      	uxth	r3, r3
 8002092:	2b01      	cmp	r3, #1
 8002094:	d120      	bne.n	80020d8 <SPI_2linesRxISR_8BIT+0x8c>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2180      	movs	r1, #128	@ 0x80
 80020a2:	0149      	lsls	r1, r1, #5
 80020a4:	430a      	orrs	r2, r1
 80020a6:	605a      	str	r2, [r3, #4]
 80020a8:	e016      	b.n	80020d8 <SPI_2linesRxISR_8BIT+0x8c>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	330c      	adds	r3, #12
 80020b0:	001a      	movs	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b6:	7812      	ldrb	r2, [r2, #0]
 80020b8:	b2d2      	uxtb	r2, r2
 80020ba:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c0:	1c5a      	adds	r2, r3, #1
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2246      	movs	r2, #70	@ 0x46
 80020ca:	5a9b      	ldrh	r3, [r3, r2]
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	3b01      	subs	r3, #1
 80020d0:	b299      	uxth	r1, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2246      	movs	r2, #70	@ 0x46
 80020d6:	5299      	strh	r1, [r3, r2]
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2246      	movs	r2, #70	@ 0x46
 80020dc:	5a9b      	ldrh	r3, [r3, r2]
 80020de:	b29b      	uxth	r3, r3
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d110      	bne.n	8002106 <SPI_2linesRxISR_8BIT+0xba>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	685a      	ldr	r2, [r3, #4]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2160      	movs	r1, #96	@ 0x60
 80020f0:	438a      	bics	r2, r1
 80020f2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d103      	bne.n	8002106 <SPI_2linesRxISR_8BIT+0xba>
    {
      SPI_CloseRxTx_ISR(hspi);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	0018      	movs	r0, r3
 8002102:	f000 fb1f 	bl	8002744 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002106:	46c0      	nop			@ (mov r8, r8)
 8002108:	46bd      	mov	sp, r7
 800210a:	b002      	add	sp, #8
 800210c:	bd80      	pop	{r7, pc}

0800210e <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800210e:	b580      	push	{r7, lr}
 8002110:	b082      	sub	sp, #8
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800211a:	b29b      	uxth	r3, r3
 800211c:	2b01      	cmp	r3, #1
 800211e:	d912      	bls.n	8002146 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002124:	881a      	ldrh	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002130:	1c9a      	adds	r2, r3, #2
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800213a:	b29b      	uxth	r3, r3
 800213c:	3b02      	subs	r3, #2
 800213e:	b29a      	uxth	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002144:	e012      	b.n	800216c <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	330c      	adds	r3, #12
 8002150:	7812      	ldrb	r2, [r2, #0]
 8002152:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002158:	1c5a      	adds	r2, r3, #1
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002162:	b29b      	uxth	r3, r3
 8002164:	3b01      	subs	r3, #1
 8002166:	b29a      	uxth	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002170:	b29b      	uxth	r3, r3
 8002172:	2b00      	cmp	r3, #0
 8002174:	d111      	bne.n	800219a <SPI_2linesTxISR_8BIT+0x8c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	685a      	ldr	r2, [r3, #4]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2180      	movs	r1, #128	@ 0x80
 8002182:	438a      	bics	r2, r1
 8002184:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2246      	movs	r2, #70	@ 0x46
 800218a:	5a9b      	ldrh	r3, [r3, r2]
 800218c:	b29b      	uxth	r3, r3
 800218e:	2b00      	cmp	r3, #0
 8002190:	d103      	bne.n	800219a <SPI_2linesTxISR_8BIT+0x8c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	0018      	movs	r0, r3
 8002196:	f000 fad5 	bl	8002744 <SPI_CloseRxTx_ISR>
    }
  }
}
 800219a:	46c0      	nop			@ (mov r8, r8)
 800219c:	46bd      	mov	sp, r7
 800219e:	b002      	add	sp, #8
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b082      	sub	sp, #8
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	68da      	ldr	r2, [r3, #12]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b4:	b292      	uxth	r2, r2
 80021b6:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021bc:	1c9a      	adds	r2, r3, #2
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2246      	movs	r2, #70	@ 0x46
 80021c6:	5a9b      	ldrh	r3, [r3, r2]
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	3b01      	subs	r3, #1
 80021cc:	b299      	uxth	r1, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2246      	movs	r2, #70	@ 0x46
 80021d2:	5299      	strh	r1, [r3, r2]

  if (hspi->RxXferCount == 0U)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2246      	movs	r2, #70	@ 0x46
 80021d8:	5a9b      	ldrh	r3, [r3, r2]
 80021da:	b29b      	uxth	r3, r3
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d110      	bne.n	8002202 <SPI_2linesRxISR_16BIT+0x60>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	685a      	ldr	r2, [r3, #4]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2140      	movs	r1, #64	@ 0x40
 80021ec:	438a      	bics	r2, r1
 80021ee:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d103      	bne.n	8002202 <SPI_2linesRxISR_16BIT+0x60>
    {
      SPI_CloseRxTx_ISR(hspi);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	0018      	movs	r0, r3
 80021fe:	f000 faa1 	bl	8002744 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002202:	46c0      	nop			@ (mov r8, r8)
 8002204:	46bd      	mov	sp, r7
 8002206:	b002      	add	sp, #8
 8002208:	bd80      	pop	{r7, pc}

0800220a <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b082      	sub	sp, #8
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002216:	881a      	ldrh	r2, [r3, #0]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002222:	1c9a      	adds	r2, r3, #2
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800222c:	b29b      	uxth	r3, r3
 800222e:	3b01      	subs	r3, #1
 8002230:	b29a      	uxth	r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800223a:	b29b      	uxth	r3, r3
 800223c:	2b00      	cmp	r3, #0
 800223e:	d111      	bne.n	8002264 <SPI_2linesTxISR_16BIT+0x5a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	685a      	ldr	r2, [r3, #4]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2180      	movs	r1, #128	@ 0x80
 800224c:	438a      	bics	r2, r1
 800224e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2246      	movs	r2, #70	@ 0x46
 8002254:	5a9b      	ldrh	r3, [r3, r2]
 8002256:	b29b      	uxth	r3, r3
 8002258:	2b00      	cmp	r3, #0
 800225a:	d103      	bne.n	8002264 <SPI_2linesTxISR_16BIT+0x5a>
    {
      SPI_CloseRxTx_ISR(hspi);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	0018      	movs	r0, r3
 8002260:	f000 fa70 	bl	8002744 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002264:	46c0      	nop			@ (mov r8, r8)
 8002266:	46bd      	mov	sp, r7
 8002268:	b002      	add	sp, #8
 800226a:	bd80      	pop	{r7, pc}

0800226c <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	330c      	adds	r3, #12
 800227a:	001a      	movs	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002280:	7812      	ldrb	r2, [r2, #0]
 8002282:	b2d2      	uxtb	r2, r2
 8002284:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228a:	1c5a      	adds	r2, r3, #1
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2246      	movs	r2, #70	@ 0x46
 8002294:	5a9b      	ldrh	r3, [r3, r2]
 8002296:	b29b      	uxth	r3, r3
 8002298:	3b01      	subs	r3, #1
 800229a:	b299      	uxth	r1, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2246      	movs	r2, #70	@ 0x46
 80022a0:	5299      	strh	r1, [r3, r2]
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2246      	movs	r2, #70	@ 0x46
 80022a6:	5a9b      	ldrh	r3, [r3, r2]
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d103      	bne.n	80022b6 <SPI_RxISR_8BIT+0x4a>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	0018      	movs	r0, r3
 80022b2:	f000 fa8d 	bl	80027d0 <SPI_CloseRx_ISR>
  }
}
 80022b6:	46c0      	nop			@ (mov r8, r8)
 80022b8:	46bd      	mov	sp, r7
 80022ba:	b002      	add	sp, #8
 80022bc:	bd80      	pop	{r7, pc}

080022be <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b082      	sub	sp, #8
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68da      	ldr	r2, [r3, #12]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d0:	b292      	uxth	r2, r2
 80022d2:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d8:	1c9a      	adds	r2, r3, #2
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2246      	movs	r2, #70	@ 0x46
 80022e2:	5a9b      	ldrh	r3, [r3, r2]
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	3b01      	subs	r3, #1
 80022e8:	b299      	uxth	r1, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2246      	movs	r2, #70	@ 0x46
 80022ee:	5299      	strh	r1, [r3, r2]
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2246      	movs	r2, #70	@ 0x46
 80022f4:	5a9b      	ldrh	r3, [r3, r2]
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d103      	bne.n	8002304 <SPI_RxISR_16BIT+0x46>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	0018      	movs	r0, r3
 8002300:	f000 fa66 	bl	80027d0 <SPI_CloseRx_ISR>
  }
}
 8002304:	46c0      	nop			@ (mov r8, r8)
 8002306:	46bd      	mov	sp, r7
 8002308:	b002      	add	sp, #8
 800230a:	bd80      	pop	{r7, pc}

0800230c <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	330c      	adds	r3, #12
 800231e:	7812      	ldrb	r2, [r2, #0]
 8002320:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002326:	1c5a      	adds	r2, r3, #1
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002330:	b29b      	uxth	r3, r3
 8002332:	3b01      	subs	r3, #1
 8002334:	b29a      	uxth	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800233e:	b29b      	uxth	r3, r3
 8002340:	2b00      	cmp	r3, #0
 8002342:	d103      	bne.n	800234c <SPI_TxISR_8BIT+0x40>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	0018      	movs	r0, r3
 8002348:	f000 fa73 	bl	8002832 <SPI_CloseTx_ISR>
  }
}
 800234c:	46c0      	nop			@ (mov r8, r8)
 800234e:	46bd      	mov	sp, r7
 8002350:	b002      	add	sp, #8
 8002352:	bd80      	pop	{r7, pc}

08002354 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002360:	881a      	ldrh	r2, [r3, #0]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800236c:	1c9a      	adds	r2, r3, #2
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002376:	b29b      	uxth	r3, r3
 8002378:	3b01      	subs	r3, #1
 800237a:	b29a      	uxth	r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002384:	b29b      	uxth	r3, r3
 8002386:	2b00      	cmp	r3, #0
 8002388:	d103      	bne.n	8002392 <SPI_TxISR_16BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	0018      	movs	r0, r3
 800238e:	f000 fa50 	bl	8002832 <SPI_CloseTx_ISR>
  }
}
 8002392:	46c0      	nop			@ (mov r8, r8)
 8002394:	46bd      	mov	sp, r7
 8002396:	b002      	add	sp, #8
 8002398:	bd80      	pop	{r7, pc}
	...

0800239c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b088      	sub	sp, #32
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	603b      	str	r3, [r7, #0]
 80023a8:	1dfb      	adds	r3, r7, #7
 80023aa:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80023ac:	f7fe fa6c 	bl	8000888 <HAL_GetTick>
 80023b0:	0002      	movs	r2, r0
 80023b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023b4:	1a9b      	subs	r3, r3, r2
 80023b6:	683a      	ldr	r2, [r7, #0]
 80023b8:	18d3      	adds	r3, r2, r3
 80023ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80023bc:	f7fe fa64 	bl	8000888 <HAL_GetTick>
 80023c0:	0003      	movs	r3, r0
 80023c2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80023c4:	4b3a      	ldr	r3, [pc, #232]	@ (80024b0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	015b      	lsls	r3, r3, #5
 80023ca:	0d1b      	lsrs	r3, r3, #20
 80023cc:	69fa      	ldr	r2, [r7, #28]
 80023ce:	4353      	muls	r3, r2
 80023d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80023d2:	e058      	b.n	8002486 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	3301      	adds	r3, #1
 80023d8:	d055      	beq.n	8002486 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80023da:	f7fe fa55 	bl	8000888 <HAL_GetTick>
 80023de:	0002      	movs	r2, r0
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	69fa      	ldr	r2, [r7, #28]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d902      	bls.n	80023f0 <SPI_WaitFlagStateUntilTimeout+0x54>
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d142      	bne.n	8002476 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	685a      	ldr	r2, [r3, #4]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	21e0      	movs	r1, #224	@ 0xe0
 80023fc:	438a      	bics	r2, r1
 80023fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	2382      	movs	r3, #130	@ 0x82
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	429a      	cmp	r2, r3
 800240a:	d113      	bne.n	8002434 <SPI_WaitFlagStateUntilTimeout+0x98>
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	2380      	movs	r3, #128	@ 0x80
 8002412:	021b      	lsls	r3, r3, #8
 8002414:	429a      	cmp	r2, r3
 8002416:	d005      	beq.n	8002424 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	2380      	movs	r3, #128	@ 0x80
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	429a      	cmp	r2, r3
 8002422:	d107      	bne.n	8002434 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2140      	movs	r1, #64	@ 0x40
 8002430:	438a      	bics	r2, r1
 8002432:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002438:	2380      	movs	r3, #128	@ 0x80
 800243a:	019b      	lsls	r3, r3, #6
 800243c:	429a      	cmp	r2, r3
 800243e:	d110      	bne.n	8002462 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	491a      	ldr	r1, [pc, #104]	@ (80024b4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800244c:	400a      	ands	r2, r1
 800244e:	601a      	str	r2, [r3, #0]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2180      	movs	r1, #128	@ 0x80
 800245c:	0189      	lsls	r1, r1, #6
 800245e:	430a      	orrs	r2, r1
 8002460:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	225d      	movs	r2, #93	@ 0x5d
 8002466:	2101      	movs	r1, #1
 8002468:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	225c      	movs	r2, #92	@ 0x5c
 800246e:	2100      	movs	r1, #0
 8002470:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e017      	b.n	80024a6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d101      	bne.n	8002480 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800247c:	2300      	movs	r3, #0
 800247e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	3b01      	subs	r3, #1
 8002484:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	68ba      	ldr	r2, [r7, #8]
 800248e:	4013      	ands	r3, r2
 8002490:	68ba      	ldr	r2, [r7, #8]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	425a      	negs	r2, r3
 8002496:	4153      	adcs	r3, r2
 8002498:	b2db      	uxtb	r3, r3
 800249a:	001a      	movs	r2, r3
 800249c:	1dfb      	adds	r3, r7, #7
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d197      	bne.n	80023d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	0018      	movs	r0, r3
 80024a8:	46bd      	mov	sp, r7
 80024aa:	b008      	add	sp, #32
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	46c0      	nop			@ (mov r8, r8)
 80024b0:	20000000 	.word	0x20000000
 80024b4:	ffffdfff 	.word	0xffffdfff

080024b8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08a      	sub	sp, #40	@ 0x28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
 80024c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80024c6:	2317      	movs	r3, #23
 80024c8:	18fb      	adds	r3, r7, r3
 80024ca:	2200      	movs	r2, #0
 80024cc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80024ce:	f7fe f9db 	bl	8000888 <HAL_GetTick>
 80024d2:	0002      	movs	r2, r0
 80024d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024d6:	1a9b      	subs	r3, r3, r2
 80024d8:	683a      	ldr	r2, [r7, #0]
 80024da:	18d3      	adds	r3, r2, r3
 80024dc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80024de:	f7fe f9d3 	bl	8000888 <HAL_GetTick>
 80024e2:	0003      	movs	r3, r0
 80024e4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	330c      	adds	r3, #12
 80024ec:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80024ee:	4b41      	ldr	r3, [pc, #260]	@ (80025f4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	0013      	movs	r3, r2
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	189b      	adds	r3, r3, r2
 80024f8:	00da      	lsls	r2, r3, #3
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	0d1b      	lsrs	r3, r3, #20
 80024fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002500:	4353      	muls	r3, r2
 8002502:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002504:	e068      	b.n	80025d8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002506:	68ba      	ldr	r2, [r7, #8]
 8002508:	23c0      	movs	r3, #192	@ 0xc0
 800250a:	00db      	lsls	r3, r3, #3
 800250c:	429a      	cmp	r2, r3
 800250e:	d10a      	bne.n	8002526 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d107      	bne.n	8002526 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	b2da      	uxtb	r2, r3
 800251c:	2117      	movs	r1, #23
 800251e:	187b      	adds	r3, r7, r1
 8002520:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002522:	187b      	adds	r3, r7, r1
 8002524:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	3301      	adds	r3, #1
 800252a:	d055      	beq.n	80025d8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800252c:	f7fe f9ac 	bl	8000888 <HAL_GetTick>
 8002530:	0002      	movs	r2, r0
 8002532:	6a3b      	ldr	r3, [r7, #32]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002538:	429a      	cmp	r2, r3
 800253a:	d902      	bls.n	8002542 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800253c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800253e:	2b00      	cmp	r3, #0
 8002540:	d142      	bne.n	80025c8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	685a      	ldr	r2, [r3, #4]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	21e0      	movs	r1, #224	@ 0xe0
 800254e:	438a      	bics	r2, r1
 8002550:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	685a      	ldr	r2, [r3, #4]
 8002556:	2382      	movs	r3, #130	@ 0x82
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	429a      	cmp	r2, r3
 800255c:	d113      	bne.n	8002586 <SPI_WaitFifoStateUntilTimeout+0xce>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	689a      	ldr	r2, [r3, #8]
 8002562:	2380      	movs	r3, #128	@ 0x80
 8002564:	021b      	lsls	r3, r3, #8
 8002566:	429a      	cmp	r2, r3
 8002568:	d005      	beq.n	8002576 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	689a      	ldr	r2, [r3, #8]
 800256e:	2380      	movs	r3, #128	@ 0x80
 8002570:	00db      	lsls	r3, r3, #3
 8002572:	429a      	cmp	r2, r3
 8002574:	d107      	bne.n	8002586 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2140      	movs	r1, #64	@ 0x40
 8002582:	438a      	bics	r2, r1
 8002584:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800258a:	2380      	movs	r3, #128	@ 0x80
 800258c:	019b      	lsls	r3, r3, #6
 800258e:	429a      	cmp	r2, r3
 8002590:	d110      	bne.n	80025b4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4916      	ldr	r1, [pc, #88]	@ (80025f8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800259e:	400a      	ands	r2, r1
 80025a0:	601a      	str	r2, [r3, #0]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2180      	movs	r1, #128	@ 0x80
 80025ae:	0189      	lsls	r1, r1, #6
 80025b0:	430a      	orrs	r2, r1
 80025b2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	225d      	movs	r2, #93	@ 0x5d
 80025b8:	2101      	movs	r1, #1
 80025ba:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	225c      	movs	r2, #92	@ 0x5c
 80025c0:	2100      	movs	r1, #0
 80025c2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e010      	b.n	80025ea <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d101      	bne.n	80025d2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80025ce:	2300      	movs	r3, #0
 80025d0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	3b01      	subs	r3, #1
 80025d6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	68ba      	ldr	r2, [r7, #8]
 80025e0:	4013      	ands	r3, r2
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d18e      	bne.n	8002506 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	0018      	movs	r0, r3
 80025ec:	46bd      	mov	sp, r7
 80025ee:	b00a      	add	sp, #40	@ 0x28
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	46c0      	nop			@ (mov r8, r8)
 80025f4:	20000000 	.word	0x20000000
 80025f8:	ffffdfff 	.word	0xffffdfff

080025fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af02      	add	r7, sp, #8
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	685a      	ldr	r2, [r3, #4]
 800260c:	2382      	movs	r3, #130	@ 0x82
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	429a      	cmp	r2, r3
 8002612:	d113      	bne.n	800263c <SPI_EndRxTransaction+0x40>
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	2380      	movs	r3, #128	@ 0x80
 800261a:	021b      	lsls	r3, r3, #8
 800261c:	429a      	cmp	r2, r3
 800261e:	d005      	beq.n	800262c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	2380      	movs	r3, #128	@ 0x80
 8002626:	00db      	lsls	r3, r3, #3
 8002628:	429a      	cmp	r2, r3
 800262a:	d107      	bne.n	800263c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2140      	movs	r1, #64	@ 0x40
 8002638:	438a      	bics	r2, r1
 800263a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800263c:	68ba      	ldr	r2, [r7, #8]
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	9300      	str	r3, [sp, #0]
 8002644:	0013      	movs	r3, r2
 8002646:	2200      	movs	r2, #0
 8002648:	2180      	movs	r1, #128	@ 0x80
 800264a:	f7ff fea7 	bl	800239c <SPI_WaitFlagStateUntilTimeout>
 800264e:	1e03      	subs	r3, r0, #0
 8002650:	d007      	beq.n	8002662 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002656:	2220      	movs	r2, #32
 8002658:	431a      	orrs	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e026      	b.n	80026b0 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	685a      	ldr	r2, [r3, #4]
 8002666:	2382      	movs	r3, #130	@ 0x82
 8002668:	005b      	lsls	r3, r3, #1
 800266a:	429a      	cmp	r2, r3
 800266c:	d11f      	bne.n	80026ae <SPI_EndRxTransaction+0xb2>
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	2380      	movs	r3, #128	@ 0x80
 8002674:	021b      	lsls	r3, r3, #8
 8002676:	429a      	cmp	r2, r3
 8002678:	d005      	beq.n	8002686 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	689a      	ldr	r2, [r3, #8]
 800267e:	2380      	movs	r3, #128	@ 0x80
 8002680:	00db      	lsls	r3, r3, #3
 8002682:	429a      	cmp	r2, r3
 8002684:	d113      	bne.n	80026ae <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002686:	68ba      	ldr	r2, [r7, #8]
 8002688:	23c0      	movs	r3, #192	@ 0xc0
 800268a:	00d9      	lsls	r1, r3, #3
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	9300      	str	r3, [sp, #0]
 8002692:	0013      	movs	r3, r2
 8002694:	2200      	movs	r2, #0
 8002696:	f7ff ff0f 	bl	80024b8 <SPI_WaitFifoStateUntilTimeout>
 800269a:	1e03      	subs	r3, r0, #0
 800269c:	d007      	beq.n	80026ae <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026a2:	2220      	movs	r2, #32
 80026a4:	431a      	orrs	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e000      	b.n	80026b0 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	0018      	movs	r0, r3
 80026b2:	46bd      	mov	sp, r7
 80026b4:	b004      	add	sp, #16
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b086      	sub	sp, #24
 80026bc:	af02      	add	r7, sp, #8
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80026c4:	68ba      	ldr	r2, [r7, #8]
 80026c6:	23c0      	movs	r3, #192	@ 0xc0
 80026c8:	0159      	lsls	r1, r3, #5
 80026ca:	68f8      	ldr	r0, [r7, #12]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	9300      	str	r3, [sp, #0]
 80026d0:	0013      	movs	r3, r2
 80026d2:	2200      	movs	r2, #0
 80026d4:	f7ff fef0 	bl	80024b8 <SPI_WaitFifoStateUntilTimeout>
 80026d8:	1e03      	subs	r3, r0, #0
 80026da:	d007      	beq.n	80026ec <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026e0:	2220      	movs	r2, #32
 80026e2:	431a      	orrs	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e027      	b.n	800273c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80026ec:	68ba      	ldr	r2, [r7, #8]
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	9300      	str	r3, [sp, #0]
 80026f4:	0013      	movs	r3, r2
 80026f6:	2200      	movs	r2, #0
 80026f8:	2180      	movs	r1, #128	@ 0x80
 80026fa:	f7ff fe4f 	bl	800239c <SPI_WaitFlagStateUntilTimeout>
 80026fe:	1e03      	subs	r3, r0, #0
 8002700:	d007      	beq.n	8002712 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002706:	2220      	movs	r2, #32
 8002708:	431a      	orrs	r2, r3
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e014      	b.n	800273c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002712:	68ba      	ldr	r2, [r7, #8]
 8002714:	23c0      	movs	r3, #192	@ 0xc0
 8002716:	00d9      	lsls	r1, r3, #3
 8002718:	68f8      	ldr	r0, [r7, #12]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	9300      	str	r3, [sp, #0]
 800271e:	0013      	movs	r3, r2
 8002720:	2200      	movs	r2, #0
 8002722:	f7ff fec9 	bl	80024b8 <SPI_WaitFifoStateUntilTimeout>
 8002726:	1e03      	subs	r3, r0, #0
 8002728:	d007      	beq.n	800273a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800272e:	2220      	movs	r2, #32
 8002730:	431a      	orrs	r2, r3
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e000      	b.n	800273c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	0018      	movs	r0, r3
 800273e:	46bd      	mov	sp, r7
 8002740:	b004      	add	sp, #16
 8002742:	bd80      	pop	{r7, pc}

08002744 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800274c:	f7fe f89c 	bl	8000888 <HAL_GetTick>
 8002750:	0003      	movs	r3, r0
 8002752:	60fb      	str	r3, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2120      	movs	r1, #32
 8002760:	438a      	bics	r2, r1
 8002762:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2164      	movs	r1, #100	@ 0x64
 800276a:	0018      	movs	r0, r3
 800276c:	f7ff ffa4 	bl	80026b8 <SPI_EndRxTxTransaction>
 8002770:	1e03      	subs	r3, r0, #0
 8002772:	d005      	beq.n	8002780 <SPI_CloseRxTx_ISR+0x3c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002778:	2220      	movs	r2, #32
 800277a:	431a      	orrs	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002784:	2b00      	cmp	r3, #0
 8002786:	d117      	bne.n	80027b8 <SPI_CloseRxTx_ISR+0x74>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	225d      	movs	r2, #93	@ 0x5d
 800278c:	5c9b      	ldrb	r3, [r3, r2]
 800278e:	b2db      	uxtb	r3, r3
 8002790:	2b04      	cmp	r3, #4
 8002792:	d108      	bne.n	80027a6 <SPI_CloseRxTx_ISR+0x62>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	225d      	movs	r2, #93	@ 0x5d
 8002798:	2101      	movs	r1, #1
 800279a:	5499      	strb	r1, [r3, r2]
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	0018      	movs	r0, r3
 80027a0:	f7fd fd3e 	bl	8000220 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80027a4:	e010      	b.n	80027c8 <SPI_CloseRxTx_ISR+0x84>
        hspi->State = HAL_SPI_STATE_READY;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	225d      	movs	r2, #93	@ 0x5d
 80027aa:	2101      	movs	r1, #1
 80027ac:	5499      	strb	r1, [r3, r2]
        HAL_SPI_TxRxCpltCallback(hspi);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	0018      	movs	r0, r3
 80027b2:	f7ff fc25 	bl	8002000 <HAL_SPI_TxRxCpltCallback>
}
 80027b6:	e007      	b.n	80027c8 <SPI_CloseRxTx_ISR+0x84>
      hspi->State = HAL_SPI_STATE_READY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	225d      	movs	r2, #93	@ 0x5d
 80027bc:	2101      	movs	r1, #1
 80027be:	5499      	strb	r1, [r3, r2]
      HAL_SPI_ErrorCallback(hspi);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	0018      	movs	r0, r3
 80027c4:	f7ff fc24 	bl	8002010 <HAL_SPI_ErrorCallback>
}
 80027c8:	46c0      	nop			@ (mov r8, r8)
 80027ca:	46bd      	mov	sp, r7
 80027cc:	b004      	add	sp, #16
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	685a      	ldr	r2, [r3, #4]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2160      	movs	r1, #96	@ 0x60
 80027e4:	438a      	bics	r2, r1
 80027e6:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80027e8:	f7fe f84e 	bl	8000888 <HAL_GetTick>
 80027ec:	0002      	movs	r2, r0
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2164      	movs	r1, #100	@ 0x64
 80027f2:	0018      	movs	r0, r3
 80027f4:	f7ff ff02 	bl	80025fc <SPI_EndRxTransaction>
 80027f8:	1e03      	subs	r3, r0, #0
 80027fa:	d005      	beq.n	8002808 <SPI_CloseRx_ISR+0x38>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002800:	2220      	movs	r2, #32
 8002802:	431a      	orrs	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	225d      	movs	r2, #93	@ 0x5d
 800280c:	2101      	movs	r1, #1
 800280e:	5499      	strb	r1, [r3, r2]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002814:	2b00      	cmp	r3, #0
 8002816:	d104      	bne.n	8002822 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	0018      	movs	r0, r3
 800281c:	f7fd fd00 	bl	8000220 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8002820:	e003      	b.n	800282a <SPI_CloseRx_ISR+0x5a>
      HAL_SPI_ErrorCallback(hspi);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	0018      	movs	r0, r3
 8002826:	f7ff fbf3 	bl	8002010 <HAL_SPI_ErrorCallback>
}
 800282a:	46c0      	nop			@ (mov r8, r8)
 800282c:	46bd      	mov	sp, r7
 800282e:	b002      	add	sp, #8
 8002830:	bd80      	pop	{r7, pc}

08002832 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8002832:	b580      	push	{r7, lr}
 8002834:	b084      	sub	sp, #16
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800283a:	f7fe f825 	bl	8000888 <HAL_GetTick>
 800283e:	0003      	movs	r3, r0
 8002840:	60fb      	str	r3, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	21a0      	movs	r1, #160	@ 0xa0
 800284e:	438a      	bics	r2, r1
 8002850:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002852:	68fa      	ldr	r2, [r7, #12]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2164      	movs	r1, #100	@ 0x64
 8002858:	0018      	movs	r0, r3
 800285a:	f7ff ff2d 	bl	80026b8 <SPI_EndRxTxTransaction>
 800285e:	1e03      	subs	r3, r0, #0
 8002860:	d005      	beq.n	800286e <SPI_CloseTx_ISR+0x3c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002866:	2220      	movs	r2, #32
 8002868:	431a      	orrs	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d10a      	bne.n	800288c <SPI_CloseTx_ISR+0x5a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002876:	2300      	movs	r3, #0
 8002878:	60bb      	str	r3, [r7, #8]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	60bb      	str	r3, [r7, #8]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	60bb      	str	r3, [r7, #8]
 800288a:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	225d      	movs	r2, #93	@ 0x5d
 8002890:	2101      	movs	r1, #1
 8002892:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002898:	2b00      	cmp	r3, #0
 800289a:	d004      	beq.n	80028a6 <SPI_CloseTx_ISR+0x74>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	0018      	movs	r0, r3
 80028a0:	f7ff fbb6 	bl	8002010 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80028a4:	e003      	b.n	80028ae <SPI_CloseTx_ISR+0x7c>
    HAL_SPI_TxCpltCallback(hspi);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	0018      	movs	r0, r3
 80028aa:	f7fd fcd7 	bl	800025c <HAL_SPI_TxCpltCallback>
}
 80028ae:	46c0      	nop			@ (mov r8, r8)
 80028b0:	46bd      	mov	sp, r7
 80028b2:	b004      	add	sp, #16
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <memset>:
 80028b6:	0003      	movs	r3, r0
 80028b8:	1882      	adds	r2, r0, r2
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d100      	bne.n	80028c0 <memset+0xa>
 80028be:	4770      	bx	lr
 80028c0:	7019      	strb	r1, [r3, #0]
 80028c2:	3301      	adds	r3, #1
 80028c4:	e7f9      	b.n	80028ba <memset+0x4>
	...

080028c8 <__libc_init_array>:
 80028c8:	b570      	push	{r4, r5, r6, lr}
 80028ca:	2600      	movs	r6, #0
 80028cc:	4c0c      	ldr	r4, [pc, #48]	@ (8002900 <__libc_init_array+0x38>)
 80028ce:	4d0d      	ldr	r5, [pc, #52]	@ (8002904 <__libc_init_array+0x3c>)
 80028d0:	1b64      	subs	r4, r4, r5
 80028d2:	10a4      	asrs	r4, r4, #2
 80028d4:	42a6      	cmp	r6, r4
 80028d6:	d109      	bne.n	80028ec <__libc_init_array+0x24>
 80028d8:	2600      	movs	r6, #0
 80028da:	f000 f819 	bl	8002910 <_init>
 80028de:	4c0a      	ldr	r4, [pc, #40]	@ (8002908 <__libc_init_array+0x40>)
 80028e0:	4d0a      	ldr	r5, [pc, #40]	@ (800290c <__libc_init_array+0x44>)
 80028e2:	1b64      	subs	r4, r4, r5
 80028e4:	10a4      	asrs	r4, r4, #2
 80028e6:	42a6      	cmp	r6, r4
 80028e8:	d105      	bne.n	80028f6 <__libc_init_array+0x2e>
 80028ea:	bd70      	pop	{r4, r5, r6, pc}
 80028ec:	00b3      	lsls	r3, r6, #2
 80028ee:	58eb      	ldr	r3, [r5, r3]
 80028f0:	4798      	blx	r3
 80028f2:	3601      	adds	r6, #1
 80028f4:	e7ee      	b.n	80028d4 <__libc_init_array+0xc>
 80028f6:	00b3      	lsls	r3, r6, #2
 80028f8:	58eb      	ldr	r3, [r5, r3]
 80028fa:	4798      	blx	r3
 80028fc:	3601      	adds	r6, #1
 80028fe:	e7f2      	b.n	80028e6 <__libc_init_array+0x1e>
 8002900:	08002978 	.word	0x08002978
 8002904:	08002978 	.word	0x08002978
 8002908:	0800297c 	.word	0x0800297c
 800290c:	08002978 	.word	0x08002978

08002910 <_init>:
 8002910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002912:	46c0      	nop			@ (mov r8, r8)
 8002914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002916:	bc08      	pop	{r3}
 8002918:	469e      	mov	lr, r3
 800291a:	4770      	bx	lr

0800291c <_fini>:
 800291c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800291e:	46c0      	nop			@ (mov r8, r8)
 8002920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002922:	bc08      	pop	{r3}
 8002924:	469e      	mov	lr, r3
 8002926:	4770      	bx	lr

08002928 <__FLASH_Program_Fast_veneer>:
 8002928:	b401      	push	{r0}
 800292a:	4802      	ldr	r0, [pc, #8]	@ (8002934 <__FLASH_Program_Fast_veneer+0xc>)
 800292c:	4684      	mov	ip, r0
 800292e:	bc01      	pop	{r0}
 8002930:	4760      	bx	ip
 8002932:	bf00      	nop
 8002934:	2000000d 	.word	0x2000000d

Disassembly of section .data:

20000000 <SystemCoreClock>:
20000000:	00b71b00                                ....

20000004 <uwTickPrio>:
20000004:	00000004                                ....

20000008 <uwTickFreq>:
20000008:	00000001                                ....

2000000c <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
2000000c:	b580      	push	{r7, lr}
2000000e:	b088      	sub	sp, #32
20000010:	af00      	add	r7, sp, #0
20000012:	6078      	str	r0, [r7, #4]
20000014:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
20000016:	231f      	movs	r3, #31
20000018:	18fb      	adds	r3, r7, r3
2000001a:	2200      	movs	r2, #0
2000001c:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
2000001e:	687b      	ldr	r3, [r7, #4]
20000020:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20000022:	683b      	ldr	r3, [r7, #0]
20000024:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000026:	4b1a      	ldr	r3, [pc, #104]	@ (20000090 <FLASH_Program_Fast+0x84>)
20000028:	695a      	ldr	r2, [r3, #20]
2000002a:	4b19      	ldr	r3, [pc, #100]	@ (20000090 <FLASH_Program_Fast+0x84>)
2000002c:	2180      	movs	r1, #128	@ 0x80
2000002e:	02c9      	lsls	r1, r1, #11
20000030:	430a      	orrs	r2, r1
20000032:	615a      	str	r2, [r3, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20000034:	f3ef 8310 	mrs	r3, PRIMASK
20000038:	60fb      	str	r3, [r7, #12]
  return(result);
2000003a:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
2000003c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
2000003e:	b672      	cpsid	i
}
20000040:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000042:	e00f      	b.n	20000064 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000044:	697a      	ldr	r2, [r7, #20]
20000046:	69bb      	ldr	r3, [r7, #24]
20000048:	6812      	ldr	r2, [r2, #0]
2000004a:	601a      	str	r2, [r3, #0]
    src += 4U;
2000004c:	697b      	ldr	r3, [r7, #20]
2000004e:	3304      	adds	r3, #4
20000050:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000052:	69bb      	ldr	r3, [r7, #24]
20000054:	3304      	adds	r3, #4
20000056:	61bb      	str	r3, [r7, #24]
    index++;
20000058:	211f      	movs	r1, #31
2000005a:	187b      	adds	r3, r7, r1
2000005c:	781a      	ldrb	r2, [r3, #0]
2000005e:	187b      	adds	r3, r7, r1
20000060:	3201      	adds	r2, #1
20000062:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
20000064:	231f      	movs	r3, #31
20000066:	18fb      	adds	r3, r7, r3
20000068:	781b      	ldrb	r3, [r3, #0]
2000006a:	2b3f      	cmp	r3, #63	@ 0x3f
2000006c:	d9ea      	bls.n	20000044 <FLASH_Program_Fast+0x38>
  }

  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
2000006e:	46c0      	nop			@ (mov r8, r8)
20000070:	4b07      	ldr	r3, [pc, #28]	@ (20000090 <FLASH_Program_Fast+0x84>)
20000072:	691a      	ldr	r2, [r3, #16]
20000074:	2380      	movs	r3, #128	@ 0x80
20000076:	025b      	lsls	r3, r3, #9
20000078:	4013      	ands	r3, r2
2000007a:	d1f9      	bne.n	20000070 <FLASH_Program_Fast+0x64>
2000007c:	693b      	ldr	r3, [r7, #16]
2000007e:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000080:	68bb      	ldr	r3, [r7, #8]
20000082:	f383 8810 	msr	PRIMASK, r3
}
20000086:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
20000088:	46c0      	nop			@ (mov r8, r8)
2000008a:	46bd      	mov	sp, r7
2000008c:	b008      	add	sp, #32
2000008e:	bd80      	pop	{r7, pc}
20000090:	40022000 	.word	0x40022000
