<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p946" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_946{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_946{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_946{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_946{left:69px;bottom:1079px;letter-spacing:0.16px;}
#t5_946{left:150px;bottom:1079px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t6_946{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t7_946{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t8_946{left:69px;bottom:979px;letter-spacing:0.13px;}
#t9_946{left:151px;bottom:979px;letter-spacing:0.15px;word-spacing:0.01px;}
#ta_946{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tb_946{left:69px;bottom:928px;}
#tc_946{left:95px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#td_946{left:95px;bottom:915px;letter-spacing:-0.12px;}
#te_946{left:69px;bottom:889px;}
#tf_946{left:95px;bottom:892px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_946{left:69px;bottom:866px;}
#th_946{left:95px;bottom:869px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#ti_946{left:789px;bottom:876px;}
#tj_946{left:69px;bottom:843px;}
#tk_946{left:95px;bottom:846px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_946{left:95px;bottom:822px;}
#tm_946{left:121px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tn_946{left:95px;bottom:797px;}
#to_946{left:121px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_946{left:121px;bottom:781px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_946{left:121px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_946{left:95px;bottom:739px;}
#ts_946{left:121px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_946{left:95px;bottom:715px;}
#tu_946{left:121px;bottom:715px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tv_946{left:121px;bottom:688px;}
#tw_946{left:147px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_946{left:146px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_946{left:146px;bottom:657px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#tz_946{left:121px;bottom:630px;}
#t10_946{left:147px;bottom:632px;letter-spacing:-0.13px;word-spacing:-0.3px;}
#t11_946{left:279px;bottom:632px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t12_946{left:419px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_946{left:146px;bottom:616px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t14_946{left:716px;bottom:622px;}
#t15_946{left:121px;bottom:589px;}
#t16_946{left:147px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.3px;}
#t17_946{left:69px;bottom:255px;letter-spacing:-0.13px;}
#t18_946{left:91px;bottom:255px;letter-spacing:-0.12px;word-spacing:-0.38px;}
#t19_946{left:91px;bottom:238px;letter-spacing:-0.11px;}
#t1a_946{left:91px;bottom:221px;letter-spacing:-0.11px;word-spacing:-0.1px;}
#t1b_946{left:91px;bottom:204px;letter-spacing:-0.11px;}
#t1c_946{left:69px;bottom:183px;letter-spacing:-0.16px;}
#t1d_946{left:91px;bottom:183px;letter-spacing:-0.12px;}
#t1e_946{left:91px;bottom:166px;letter-spacing:-0.11px;}
#t1f_946{left:91px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1g_946{left:301px;bottom:156px;}
#t1h_946{left:316px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1i_946{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1j_946{left:621px;bottom:139px;}
#t1k_946{left:635px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.54px;}
#t1l_946{left:91px;bottom:116px;letter-spacing:-0.12px;}
#t1m_946{left:331px;bottom:539px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1n_946{left:416px;bottom:539px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t1o_946{left:81px;bottom:507px;letter-spacing:-0.1px;word-spacing:0.04px;}
#t1p_946{left:237px;bottom:507px;letter-spacing:-0.14px;}
#t1q_946{left:81px;bottom:478px;letter-spacing:-0.09px;}
#t1r_946{left:237px;bottom:478px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_946{left:81px;bottom:449px;}
#t1t_946{left:237px;bottom:449px;letter-spacing:-0.12px;}
#t1u_946{left:81px;bottom:420px;letter-spacing:-0.1px;}
#t1v_946{left:237px;bottom:420px;letter-spacing:-0.11px;}
#t1w_946{left:81px;bottom:391px;}
#t1x_946{left:237px;bottom:391px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_946{left:81px;bottom:362px;letter-spacing:-0.09px;}
#t1z_946{left:237px;bottom:362px;letter-spacing:-0.14px;}
#t20_946{left:81px;bottom:333px;letter-spacing:-0.13px;}
#t21_946{left:237px;bottom:333px;letter-spacing:-0.12px;}

.s1_946{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_946{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_946{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_946{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_946{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_946{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_946{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_946{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s9_946{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.sa_946{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sb_946{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sc_946{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts946" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg946Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg946" style="-webkit-user-select: none;"><object width="935" height="1210" data="946/946.svg" type="image/svg+xml" id="pdf946" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_946" class="t s1_946">25-4 </span><span id="t2_946" class="t s1_946">Vol. 3C </span>
<span id="t3_946" class="t s2_946">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_946" class="t s3_946">25.4 </span><span id="t5_946" class="t s3_946">GUEST-STATE AREA </span>
<span id="t6_946" class="t s4_946">This section describes fields contained in the guest-state area of the VMCS. VM entries load processor state from </span>
<span id="t7_946" class="t s4_946">these fields and VM exits store processor state into these fields. See Section 27.3.2 and Section 28.3 for details. </span>
<span id="t8_946" class="t s5_946">25.4.1 </span><span id="t9_946" class="t s5_946">Guest Register State </span>
<span id="ta_946" class="t s4_946">The following fields in the guest-state area correspond to processor registers: </span>
<span id="tb_946" class="t s6_946">• </span><span id="tc_946" class="t s4_946">Control registers CR0, CR3, and CR4 (64 bits each; 32 bits on processors that do not support Intel 64 archi- </span>
<span id="td_946" class="t s4_946">tecture). </span>
<span id="te_946" class="t s6_946">• </span><span id="tf_946" class="t s4_946">Debug register DR7 (64 bits; 32 bits on processors that do not support Intel 64 architecture). </span>
<span id="tg_946" class="t s6_946">• </span><span id="th_946" class="t s4_946">RSP, RIP, and RFLAGS (64 bits each; 32 bits on processors that do not support Intel 64 architecture). </span>
<span id="ti_946" class="t s7_946">1 </span>
<span id="tj_946" class="t s6_946">• </span><span id="tk_946" class="t s4_946">The following fields for each of the registers CS, SS, DS, ES, FS, GS, LDTR, and TR: </span>
<span id="tl_946" class="t s4_946">— </span><span id="tm_946" class="t s4_946">Selector (16 bits). </span>
<span id="tn_946" class="t s4_946">— </span><span id="to_946" class="t s4_946">Base address (64 bits; 32 bits on processors that do not support Intel 64 architecture). The base-address </span>
<span id="tp_946" class="t s4_946">fields for CS, SS, DS, and ES have only 32 architecturally-defined bits; nevertheless, the corresponding </span>
<span id="tq_946" class="t s4_946">VMCS fields have 64 bits on processors that support Intel 64 architecture. </span>
<span id="tr_946" class="t s4_946">— </span><span id="ts_946" class="t s4_946">Segment limit (32 bits). The limit field is always a measure in bytes. </span>
<span id="tt_946" class="t s4_946">— </span><span id="tu_946" class="t s4_946">Access rights (32 bits). The format of this field is given in Table 25-2 and detailed as follows: </span>
<span id="tv_946" class="t s8_946">• </span><span id="tw_946" class="t s4_946">The low 16 bits correspond to bits 23:8 of the upper 32 bits of a 64-bit segment descriptor. While bits </span>
<span id="tx_946" class="t s4_946">19:16 of code-segment and data-segment descriptors correspond to the upper 4 bits of the segment </span>
<span id="ty_946" class="t s4_946">limit, the corresponding bits (bits 11:8) are reserved in this VMCS field. </span>
<span id="tz_946" class="t s8_946">• </span><span id="t10_946" class="t s4_946">Bit 16 indicates an </span><span id="t11_946" class="t s9_946">unusable segment</span><span id="t12_946" class="t s4_946">. Attempts to use such a segment fault except in 64-bit mode. </span>
<span id="t13_946" class="t s4_946">In general, a segment register is unusable if it has been loaded with a null selector. </span>
<span id="t14_946" class="t s7_946">2 </span>
<span id="t15_946" class="t s8_946">• </span><span id="t16_946" class="t s4_946">Bits 31:17 are reserved. </span>
<span id="t17_946" class="t sa_946">1. </span><span id="t18_946" class="t sa_946">This chapter uses the notation RAX, RIP, RSP, RFLAGS, etc. for processor registers because most processors that support VMX oper- </span>
<span id="t19_946" class="t sa_946">ation also support Intel 64 architecture. For processors that do not support Intel 64 architecture, this notation refers to the 32-bit </span>
<span id="t1a_946" class="t sa_946">forms of those registers (EAX, EIP, ESP, EFLAGS, etc.). In a few places, notation such as EAX is used to refer specifically to lower 32 </span>
<span id="t1b_946" class="t sa_946">bits of the indicated register. </span>
<span id="t1c_946" class="t sa_946">2. </span><span id="t1d_946" class="t sa_946">There are a few exceptions to this statement. For example, a segment with a non-null selector may be unusable following a task </span>
<span id="t1e_946" class="t sa_946">switch that fails after its commit point; see “Interrupt 10—Invalid TSS Exception (#TS)” in Section 6.14, “Exception and Interrupt </span>
<span id="t1f_946" class="t sa_946">Handling in 64-bit Mode,” of the Intel </span>
<span id="t1g_946" class="t s7_946">® </span>
<span id="t1h_946" class="t sa_946">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A. In contrast, the TR reg- </span>
<span id="t1i_946" class="t sa_946">ister is usable after processor reset despite having a null selector; see Table 11-1 in the Intel </span>
<span id="t1j_946" class="t s7_946">® </span>
<span id="t1k_946" class="t sa_946">64 and IA-32 Architectures Software </span>
<span id="t1l_946" class="t sa_946">Developer’s Manual, Volume 3A. </span>
<span id="t1m_946" class="t sb_946">Table 25-2. </span><span id="t1n_946" class="t sb_946">Format of Access Rights </span>
<span id="t1o_946" class="t sc_946">Bit Position(s) </span><span id="t1p_946" class="t sc_946">Field </span>
<span id="t1q_946" class="t sa_946">3:0 </span><span id="t1r_946" class="t sa_946">Segment type </span>
<span id="t1s_946" class="t sa_946">4 </span><span id="t1t_946" class="t sa_946">S — Descriptor type (0 = system; 1 = code or data) </span>
<span id="t1u_946" class="t sa_946">6:5 </span><span id="t1v_946" class="t sa_946">DPL — Descriptor privilege level </span>
<span id="t1w_946" class="t sa_946">7 </span><span id="t1x_946" class="t sa_946">P — Segment present </span>
<span id="t1y_946" class="t sa_946">11:8 </span><span id="t1z_946" class="t sa_946">Reserved </span>
<span id="t20_946" class="t sa_946">12 </span><span id="t21_946" class="t sa_946">AVL — Available for use by system software </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
