{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-318,-154",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port GPIO_SW -pg 1 -lvl 8 -x 2290 -y 1000 -defaultsOSRD
preplace port UART -pg 1 -lvl 8 -x 2290 -y 840 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace portBus GPIO_LED -pg 1 -lvl 8 -x 2290 -y 680 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 260 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_100mhz right -pinY clk_100mhz 0R
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 320 -swap {0 2 1 3 4 5 6 7 9 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 40L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 220R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst uart_axi_iface -pg 1 -lvl 4 -x 1110 -y 640 -swap {4 1 2 3 8 5 6 7 0 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29} -defaultsOSRD -pinDir UART_TX_FIFO right -pinY UART_TX_FIFO 200R -pinDir UART_RX_FIFO right -pinY UART_RX_FIFO 220R -pinDir M_AXI right -pinY M_AXI 0R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 0L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 20L
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1540 -y 400 -swap {308 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 0 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 328 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 254 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 188 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 208 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 150 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 288 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 349 348} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 240L -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir S02_AXI left -pinY S02_AXI 40L -pinDir S03_AXI left -pinY S03_AXI 60L -pinDir S04_AXI left -pinY S04_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 300R -pinDir M01_AXI right -pinY M01_AXI 160R -pinDir M02_AXI right -pinY M02_AXI 0R -pinDir M03_AXI right -pinY M03_AXI 140R -pinDir M04_AXI left -pinY M04_AXI 80L -pinDir M05_AXI right -pinY M05_AXI 280R -pinDir aclk left -pinY aclk 280L -pinDir aresetn left -pinY aresetn 260L
preplace inst axi_uart -pg 1 -lvl 6 -x 1870 -y 840 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir UART right -pinY UART 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir interrupt left -pinY interrupt 60L
preplace inst axi_gpio_inputs -pg 1 -lvl 6 -x 1870 -y 1000 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst fifo_to_uart -pg 1 -lvl 5 -x 1540 -y 840 -defaultsOSRD -pinDir UART_TX_FIFO left -pinY UART_TX_FIFO 0L -pinDir UART_RX_FIFO left -pinY UART_RX_FIFO 20L -pinDir M_AXI right -pinY M_AXI 0R -pinDir UART_INT right -pinY UART_INT 60R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 40L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 60L
preplace inst axi_bram_ctrl -pg 1 -lvl 6 -x 1870 -y 400 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_bram -pg 1 -lvl 7 -x 2140 -y 400 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir rsta_busy right -pinY rsta_busy 0R
preplace inst system_ila_0 -pg 1 -lvl 5 -x 1540 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 50 46 47 51 49 48} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 220L -pinBusDir probe0 left -pinBusY probe0 20L -pinBusDir probe1 left -pinBusY probe1 40L -pinDir resetn left -pinY resetn 240L -pinBusDir probe2 left -pinBusY probe2 200L -pinBusDir probe3 left -pinBusY probe3 60L
preplace inst axi4_lite_slave_exam_0 -pg 1 -lvl 6 -x 1870 -y 540 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst fancy_blink -pg 1 -lvl 6 -x 1870 -y 680 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir LED right -pinBusY LED 0R
preplace inst h2f_ipc_core -pg 1 -lvl 4 -x 1110 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 60 57 58 59} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 120R -pinDir S_AXI right -pinY S_AXI 140R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 80L -pinDir DISPATCHER_IDLE left -pinY DISPATCHER_IDLE 20L -pinDir DISPATCHER_START left -pinY DISPATCHER_START 40L -pinBusDir FIRST_TOKEN left -pinBusY FIRST_TOKEN 60L
preplace inst h2f_ipc_example -pg 1 -lvl 3 -x 740 -y 260 -swap {0 1 4 6 5 2 3} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 140L -pinDir IDLE right -pinY IDLE 100R -pinBusDir TOKEN right -pinBusY TOKEN 140R -pinDir START right -pinY START 120R -pinDir LED_START right -pinY LED_START 0R -pinDir LED_IDLE right -pinY LED_IDLE 20R
preplace inst ipc_get_led -pg 1 -lvl 4 -x 1110 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 36 44 40 39 41 42 43 38} -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinBusDir DBG_TOKEN right -pinBusY DBG_TOKEN 40R -pinDir DBG_WREN right -pinY DBG_WREN 20R -pinDir clk left -pinY clk 140L -pinDir resetn left -pinY resetn 120L -pinDir START left -pinY START 100L -pinDir IDLE right -pinY IDLE 60R -pinDir FIFO_EMPTY right -pinY FIFO_EMPTY 120R -pinBusDir TOKEN right -pinBusY TOKEN 140R -pinDir FIFO_RD_EN left -pinY FIFO_RD_EN 80L
preplace netloc axi_uartlite_0_interrupt 1 5 1 N 900
preplace netloc clk_in1_0_1 1 0 1 NJ 260
preplace netloc ext_reset_in_0_1 1 0 2 NJ 360 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 4 610 460 910 580 1320 780 1730
preplace netloc system_clock_clk_100mhz 1 1 5 240 260 610 200 890 560 1300 760 1710
preplace netloc system_reset_interconnect_aresetn 1 2 3 NJ 540 NJ 540 1280
preplace netloc h2f_ipc_example_0_IDLE 1 3 1 N 360
preplace netloc h2f_ipc_core_FIRST_TOKEN 1 3 1 N 400
preplace netloc h2f_ipc_core_DISPATCHER_START 1 3 1 N 380
preplace netloc fancy_blink_0_LED 1 6 2 NJ 680 NJ
preplace netloc ipc_get_0_IDLE 1 3 2 N 280 1280
preplace netloc h2f_ipc_example_LED_START 1 3 2 870 260 N
preplace netloc DBG_WREN 1 4 1 N 80
preplace netloc DBG_TOKEN 1 4 1 N 100
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 NJ 400
preplace netloc axi_gpio_inputs_GPIO 1 6 2 NJ 1000 NJ
preplace netloc axi_interconnect_M00_AXI 1 5 1 1690 700n
preplace netloc axi_interconnect_M02_AXI 1 5 1 N 400
preplace netloc axi_interconnect_M03_AXI 1 5 1 N 540
preplace netloc axi_uart_UART 1 6 2 NJ 840 NJ
preplace netloc fifo_to_uart_M_AXI 1 5 1 N 840
preplace netloc uart_axi_iface_M_AXI 1 4 1 N 640
preplace netloc uart_axi_iface_UART_RX_FIFO 1 4 1 N 860
preplace netloc uart_axi_iface_UART_TX_FIFO 1 4 1 N 840
preplace netloc h2f_ipc_core_0_M_AXI 1 4 1 N 460
preplace netloc axi_interconnect_M04_AXI 1 4 1 N 480
preplace netloc axi_interconnect_M05_AXI 1 5 1 N 680
preplace netloc ipc_get_0_AXI 1 4 1 1340 60n
levelinfo -pg 1 0 130 430 740 1110 1540 1870 2140 2290
pagesize -pg 1 -db -bbox -sgen -150 0 2450 1100
",
   "No Loops_ScaleFactor":"0.90356",
   "No Loops_TopLeft":"615,-176",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 60 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 430 -y 100 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc reset_1 1 0 2 NJ 120 240J
preplace netloc system_clock_clk_100mhz 1 1 1 NJ 60
levelinfo -pg 1 0 130 430 620
pagesize -pg 1 -db -bbox -sgen -140 0 620 200
"
}
{
   "da_axi4_cnt":"17",
   "da_board_cnt":"4",
   "da_bram_cntlr_cnt":"4",
   "da_clkrst_cnt":"10"
}
