// Seed: 3443660701
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output tri0 id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output tri1 id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire [-1 : -1] id_18;
  wire id_19;
  assign id_13 = -1;
  assign id_7  = 1;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    output wor id_2,
    input supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    output supply0 id_9,
    input tri0 id_10,
    input wand id_11,
    output wor id_12,
    output tri0 id_13,
    input tri id_14,
    input tri1 id_15,
    input supply1 id_16
    , id_18
);
  logic id_19;
  ;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_18,
      id_19,
      id_20,
      id_19,
      id_20,
      id_20,
      id_18,
      id_18,
      id_19,
      id_18,
      id_19,
      id_20,
      id_20,
      id_20
  );
endmodule
