#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Nov  6 21:58:41 2018
# Process ID: 13822
# Current directory: /home/zhangshuai/develop/pico_vivado/src/mem_test_mpu/test/test.runs/impl_1
# Command line: vivado -log picosoc.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source picosoc.tcl -notrace
# Log file: /home/zhangshuai/develop/pico_vivado/src/mem_test_mpu/test/test.runs/impl_1/picosoc.vdi
# Journal file: /home/zhangshuai/develop/pico_vivado/src/mem_test_mpu/test/test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source picosoc.tcl -notrace
Command: link_design -top picosoc -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1560.301 ; gain = 381.828 ; free physical = 2717 ; free virtual = 11297
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1592.320 ; gain = 32.020 ; free physical = 2711 ; free virtual = 11292
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13ddf0914

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2072.805 ; gain = 0.000 ; free physical = 2320 ; free virtual = 10914
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
Phase 2 Constant propagation | Checksum: be502d90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2072.805 ; gain = 0.000 ; free physical = 2317 ; free virtual = 10911
INFO: [Opt 31-389] Phase Constant propagation created 94 cells and removed 29868 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1058bb806

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2072.805 ; gain = 0.000 ; free physical = 2326 ; free virtual = 10920
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 15255 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1058bb806

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2072.805 ; gain = 0.000 ; free physical = 2326 ; free virtual = 10920
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1058bb806

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2072.805 ; gain = 0.000 ; free physical = 2326 ; free virtual = 10920
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.805 ; gain = 0.000 ; free physical = 2326 ; free virtual = 10920
Ending Logic Optimization Task | Checksum: 1058bb806

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2072.805 ; gain = 0.000 ; free physical = 2326 ; free virtual = 10920

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 83412a8c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2072.809 ; gain = 0.004 ; free physical = 2328 ; free virtual = 10922
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2072.809 ; gain = 512.508 ; free physical = 2328 ; free virtual = 10922
INFO: [Common 17-1381] The checkpoint '/home/zhangshuai/develop/pico_vivado/src/mem_test_mpu/test/test.runs/impl_1/picosoc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file picosoc_drc_opted.rpt -pb picosoc_drc_opted.pb -rpx picosoc_drc_opted.rpx
Command: report_drc -file picosoc_drc_opted.rpt -pb picosoc_drc_opted.pb -rpx picosoc_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2017/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zhangshuai/develop/pico_vivado/src/mem_test_mpu/test/test.runs/impl_1/picosoc_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2104.828 ; gain = 0.000 ; free physical = 2315 ; free virtual = 10912
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2104.828 ; gain = 0.000 ; free physical = 2315 ; free virtual = 10912
Phase 1 Placer Initialization | Checksum: 00000000

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2104.828 ; gain = 0.000 ; free physical = 2314 ; free virtual = 10912
ERROR: [Place 30-494] The design is empty
Resolution: Check if opt_design has removed all the leaf cells of your design.  Check whether you have instantiated and connected all of the top level ports.
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2104.828 ; gain = 0.000 ; free physical = 2314 ; free virtual = 10912
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Tue Nov  6 21:59:50 2018...
