
Traffic_Light.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800200  00800200  0000030e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000029a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000001  00800200  00800200  0000030e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000030e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000340  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000090  00000000  00000000  00000380  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000fc5  00000000  00000000  00000410  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d4b  00000000  00000000  000013d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000621  00000000  00000000  00002120  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000dc  00000000  00000000  00002744  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005dd  00000000  00000000  00002820  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000007f  00000000  00000000  00002dfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000060  00000000  00000000  00002e7c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	81 c0       	rjmp	.+258    	; 0x108 <__bad_interrupt>
   6:	00 00       	nop
   8:	7f c0       	rjmp	.+254    	; 0x108 <__bad_interrupt>
   a:	00 00       	nop
   c:	7d c0       	rjmp	.+250    	; 0x108 <__bad_interrupt>
   e:	00 00       	nop
  10:	7b c0       	rjmp	.+246    	; 0x108 <__bad_interrupt>
  12:	00 00       	nop
  14:	cd c0       	rjmp	.+410    	; 0x1b0 <__vector_5>
  16:	00 00       	nop
  18:	77 c0       	rjmp	.+238    	; 0x108 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	75 c0       	rjmp	.+234    	; 0x108 <__bad_interrupt>
  1e:	00 00       	nop
  20:	73 c0       	rjmp	.+230    	; 0x108 <__bad_interrupt>
  22:	00 00       	nop
  24:	71 c0       	rjmp	.+226    	; 0x108 <__bad_interrupt>
  26:	00 00       	nop
  28:	6f c0       	rjmp	.+222    	; 0x108 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	6d c0       	rjmp	.+218    	; 0x108 <__bad_interrupt>
  2e:	00 00       	nop
  30:	6b c0       	rjmp	.+214    	; 0x108 <__bad_interrupt>
  32:	00 00       	nop
  34:	69 c0       	rjmp	.+210    	; 0x108 <__bad_interrupt>
  36:	00 00       	nop
  38:	67 c0       	rjmp	.+206    	; 0x108 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	65 c0       	rjmp	.+202    	; 0x108 <__bad_interrupt>
  3e:	00 00       	nop
  40:	63 c0       	rjmp	.+198    	; 0x108 <__bad_interrupt>
  42:	00 00       	nop
  44:	61 c0       	rjmp	.+194    	; 0x108 <__bad_interrupt>
  46:	00 00       	nop
  48:	5f c0       	rjmp	.+190    	; 0x108 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	5d c0       	rjmp	.+186    	; 0x108 <__bad_interrupt>
  4e:	00 00       	nop
  50:	5b c0       	rjmp	.+182    	; 0x108 <__bad_interrupt>
  52:	00 00       	nop
  54:	59 c0       	rjmp	.+178    	; 0x108 <__bad_interrupt>
  56:	00 00       	nop
  58:	57 c0       	rjmp	.+174    	; 0x108 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	55 c0       	rjmp	.+170    	; 0x108 <__bad_interrupt>
  5e:	00 00       	nop
  60:	53 c0       	rjmp	.+166    	; 0x108 <__bad_interrupt>
  62:	00 00       	nop
  64:	51 c0       	rjmp	.+162    	; 0x108 <__bad_interrupt>
  66:	00 00       	nop
  68:	4f c0       	rjmp	.+158    	; 0x108 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	4d c0       	rjmp	.+154    	; 0x108 <__bad_interrupt>
  6e:	00 00       	nop
  70:	4b c0       	rjmp	.+150    	; 0x108 <__bad_interrupt>
  72:	00 00       	nop
  74:	49 c0       	rjmp	.+146    	; 0x108 <__bad_interrupt>
  76:	00 00       	nop
  78:	47 c0       	rjmp	.+142    	; 0x108 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	45 c0       	rjmp	.+138    	; 0x108 <__bad_interrupt>
  7e:	00 00       	nop
  80:	43 c0       	rjmp	.+134    	; 0x108 <__bad_interrupt>
  82:	00 00       	nop
  84:	41 c0       	rjmp	.+130    	; 0x108 <__bad_interrupt>
  86:	00 00       	nop
  88:	3f c0       	rjmp	.+126    	; 0x108 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	3d c0       	rjmp	.+122    	; 0x108 <__bad_interrupt>
  8e:	00 00       	nop
  90:	3b c0       	rjmp	.+118    	; 0x108 <__bad_interrupt>
  92:	00 00       	nop
  94:	39 c0       	rjmp	.+114    	; 0x108 <__bad_interrupt>
  96:	00 00       	nop
  98:	37 c0       	rjmp	.+110    	; 0x108 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	35 c0       	rjmp	.+106    	; 0x108 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	33 c0       	rjmp	.+102    	; 0x108 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	31 c0       	rjmp	.+98     	; 0x108 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	2f c0       	rjmp	.+94     	; 0x108 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	2d c0       	rjmp	.+90     	; 0x108 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	2b c0       	rjmp	.+86     	; 0x108 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	29 c0       	rjmp	.+82     	; 0x108 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	27 c0       	rjmp	.+78     	; 0x108 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	25 c0       	rjmp	.+74     	; 0x108 <__bad_interrupt>
  be:	00 00       	nop
  c0:	23 c0       	rjmp	.+70     	; 0x108 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	21 c0       	rjmp	.+66     	; 0x108 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	1f c0       	rjmp	.+62     	; 0x108 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	1d c0       	rjmp	.+58     	; 0x108 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	1b c0       	rjmp	.+54     	; 0x108 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	19 c0       	rjmp	.+50     	; 0x108 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	17 c0       	rjmp	.+46     	; 0x108 <__bad_interrupt>
  da:	00 00       	nop
  dc:	15 c0       	rjmp	.+42     	; 0x108 <__bad_interrupt>
  de:	00 00       	nop
  e0:	13 c0       	rjmp	.+38     	; 0x108 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_clear_bss>:
  f4:	22 e0       	ldi	r18, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	01 c0       	rjmp	.+2      	; 0xfe <.do_clear_bss_start>

000000fc <.do_clear_bss_loop>:
  fc:	1d 92       	st	X+, r1

000000fe <.do_clear_bss_start>:
  fe:	a1 30       	cpi	r26, 0x01	; 1
 100:	b2 07       	cpc	r27, r18
 102:	e1 f7       	brne	.-8      	; 0xfc <.do_clear_bss_loop>
 104:	15 d0       	rcall	.+42     	; 0x130 <main>
 106:	c7 c0       	rjmp	.+398    	; 0x296 <_exit>

00000108 <__bad_interrupt>:
 108:	7b cf       	rjmp	.-266    	; 0x0 <__vectors>

0000010a <interrupt_init>:


void interrupt_init(void)
{
	
	DDRE = DDRE & ~(1<<PE4);		// Port E.4 for interrupt input from crosswalk button (interrupt 4)
 10a:	8d b1       	in	r24, 0x0d	; 13
 10c:	8f 7e       	andi	r24, 0xEF	; 239
 10e:	8d b9       	out	0x0d, r24	; 13
	PORTE = PORTE | (1<<PE4);		// Port E.4 enable pull-up resistor
 110:	8e b1       	in	r24, 0x0e	; 14
 112:	80 61       	ori	r24, 0x10	; 16
 114:	8e b9       	out	0x0e, r24	; 14
	
	EICRB = EICRB | (1<<ISC41);		// External interrupt 4 for falling edge on DT
 116:	ea e6       	ldi	r30, 0x6A	; 106
 118:	f0 e0       	ldi	r31, 0x00	; 0
 11a:	80 81       	ld	r24, Z
 11c:	82 60       	ori	r24, 0x02	; 2
 11e:	80 83       	st	Z, r24
 120:	08 95       	ret

00000122 <ports_init>:


void ports_init(void)
{
	
	 DDRA = DDRA | (1<<PA2) | (1<<PA1) | (1<<PA0);		// Ports A.0, A.1, and A.2 as output to control traffic light
 122:	81 b1       	in	r24, 0x01	; 1
 124:	87 60       	ori	r24, 0x07	; 7
 126:	81 b9       	out	0x01, r24	; 1
	 PORTA = PORTA & ~((1<<PA2) | (1<<PA1) | (1<<PA0));		// Ports A.0, A.1, and A.2 initial state
 128:	82 b1       	in	r24, 0x02	; 2
 12a:	88 7f       	andi	r24, 0xF8	; 248
 12c:	82 b9       	out	0x02, r24	; 2
 12e:	08 95       	ret

00000130 <main>:
{
	
	
	
	// ----- Initializations -----
	interrupt_init();		// Initialize interrupts
 130:	ec df       	rcall	.-40     	; 0x10a <interrupt_init>
	timers_init();		// Initialize timers
 132:	6c d0       	rcall	.+216    	; 0x20c <timers_init>
	ports_init();		// Initialize ports
 134:	f6 df       	rcall	.-20     	; 0x122 <ports_init>
 136:	78 94       	sei
	sei();		// Enable interrupts
 138:	8d b3       	in	r24, 0x1d	; 29
	
	
	
	// ----- Starting states -----
	EIMSK = EIMSK | (1<<INT4);		// Enable interrupt 4
 13a:	80 61       	ori	r24, 0x10	; 16
 13c:	8d bb       	out	0x1d, r24	; 29
	PORTA = green_light;		// Green light
 13e:	84 e0       	ldi	r24, 0x04	; 4
 140:	82 b9       	out	0x02, r24	; 2
	dont_walk_signal();		// Don't walk signal
 142:	8b d0       	rcall	.+278    	; 0x25a <dont_walk_signal>
 144:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__DATA_REGION_ORIGIN__>
	ped_status = 0;		// Initial pedestrian signal status
 148:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
    while (1)
    {
			
		
		
		if (ped_status)		// Crosswalk button has been pressed
 14c:	88 23       	and	r24, r24
 14e:	e1 f3       	breq	.-8      	; 0x148 <main+0x18>
		{
			
			delay_in_ms(1000);		// Wait 1 second
 150:	88 ee       	ldi	r24, 0xE8	; 232
 152:	93 e0       	ldi	r25, 0x03	; 3
 154:	3c d0       	rcall	.+120    	; 0x1ce <delay_in_ms>
			
			PORTA = yellow_light;		// Yellow light
 156:	82 e0       	ldi	r24, 0x02	; 2
 158:	82 b9       	out	0x02, r24	; 2
			delay_in_ms(4000);		// Wait 4 seconds
 15a:	80 ea       	ldi	r24, 0xA0	; 160
 15c:	9f e0       	ldi	r25, 0x0F	; 15
 15e:	37 d0       	rcall	.+110    	; 0x1ce <delay_in_ms>
			
			PORTA = red_light;		// Red light
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	82 b9       	out	0x02, r24	; 2
			delay_in_ms(2000);		// Wait 2 seconds
 164:	80 ed       	ldi	r24, 0xD0	; 208
 166:	97 e0       	ldi	r25, 0x07	; 7
 168:	32 d0       	rcall	.+100    	; 0x1ce <delay_in_ms>
 16a:	68 d0       	rcall	.+208    	; 0x23c <walk_signal>
			
			walk_signal();		// Walk signal
 16c:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__DATA_REGION_ORIGIN__>
			ped_status = 0;		// Reset crosswalk button status
 170:	8d b3       	in	r24, 0x1d	; 29
			EIMSK = EIMSK & ~(1<<INT4);		// Disable interrupt 4
 172:	8f 7e       	andi	r24, 0xEF	; 239
 174:	8d bb       	out	0x1d, r24	; 29
 176:	88 e8       	ldi	r24, 0x88	; 136
			delay_in_ms(5000);		// Wait 5 seconds
 178:	93 e1       	ldi	r25, 0x13	; 19
 17a:	29 d0       	rcall	.+82     	; 0x1ce <delay_in_ms>
 17c:	8d b3       	in	r24, 0x1d	; 29
			EIMSK = EIMSK | (1<<INT4);		// Enable interrupt 4
 17e:	80 61       	ori	r24, 0x10	; 16
 180:	8d bb       	out	0x1d, r24	; 29
			
			for (uint8_t i = 1; i <= 9; i++)		// Flash don't walk signal
 182:	c1 e0       	ldi	r28, 0x01	; 1
			{
				
				dont_walk_signal();
 184:	09 c0       	rjmp	.+18     	; 0x198 <main+0x68>
 186:	69 d0       	rcall	.+210    	; 0x25a <dont_walk_signal>
				delay_in_ms(500);
 188:	84 ef       	ldi	r24, 0xF4	; 244
 18a:	91 e0       	ldi	r25, 0x01	; 1
 18c:	20 d0       	rcall	.+64     	; 0x1ce <delay_in_ms>
				off();
 18e:	76 d0       	rcall	.+236    	; 0x27c <off>
 190:	84 ef       	ldi	r24, 0xF4	; 244
				delay_in_ms(500);
 192:	91 e0       	ldi	r25, 0x01	; 1
 194:	1c d0       	rcall	.+56     	; 0x1ce <delay_in_ms>
 196:	cf 5f       	subi	r28, 0xFF	; 255
			ped_status = 0;		// Reset crosswalk button status
			EIMSK = EIMSK & ~(1<<INT4);		// Disable interrupt 4
			delay_in_ms(5000);		// Wait 5 seconds
			EIMSK = EIMSK | (1<<INT4);		// Enable interrupt 4
			
			for (uint8_t i = 1; i <= 9; i++)		// Flash don't walk signal
 198:	ca 30       	cpi	r28, 0x0A	; 10
 19a:	a8 f3       	brcs	.-22     	; 0x186 <main+0x56>
 19c:	5e d0       	rcall	.+188    	; 0x25a <dont_walk_signal>
				off();
				delay_in_ms(500);
				
			}
			
			dont_walk_signal();		// Steady don't walk signal
 19e:	80 ed       	ldi	r24, 0xD0	; 208
 1a0:	97 e0       	ldi	r25, 0x07	; 7
			delay_in_ms(2000);		// Wait 2 seconds
 1a2:	15 d0       	rcall	.+42     	; 0x1ce <delay_in_ms>
 1a4:	84 e0       	ldi	r24, 0x04	; 4
 1a6:	82 b9       	out	0x02, r24	; 2
 1a8:	80 e1       	ldi	r24, 0x10	; 16
			
			PORTA = green_light;		// Green light
 1aa:	97 e2       	ldi	r25, 0x27	; 39
 1ac:	10 d0       	rcall	.+32     	; 0x1ce <delay_in_ms>
			
			delay_in_ms(10000);		// Cooldown for 10 seconds
 1ae:	cc cf       	rjmp	.-104    	; 0x148 <main+0x18>

000001b0 <__vector_5>:
 1b0:	1f 92       	push	r1
 1b2:	0f 92       	push	r0
 1b4:	0f b6       	in	r0, 0x3f	; 63
 1b6:	0f 92       	push	r0
}



ISR(INT4_vect)
{
 1b8:	11 24       	eor	r1, r1
 1ba:	8f 93       	push	r24
	
	ped_status = 1;
 1bc:	81 e0       	ldi	r24, 0x01	; 1
 1be:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
	
}
 1c2:	8f 91       	pop	r24
 1c4:	0f 90       	pop	r0
 1c6:	0f be       	out	0x3f, r0	; 63
 1c8:	0f 90       	pop	r0
 1ca:	1f 90       	pop	r1
 1cc:	18 95       	reti

000001ce <delay_in_ms>:

// ----- Variables -----
uint8_t time_in_ms;

void delay_in_ms(uint16_t time_in_ms)
{
 1ce:	fc 01       	movw	r30, r24

	for (uint16_t a = 1; a <= time_in_ms; a++)
 1d0:	41 e0       	ldi	r20, 0x01	; 1
 1d2:	50 e0       	ldi	r21, 0x00	; 0
 1d4:	17 c0       	rjmp	.+46     	; 0x204 <delay_in_ms+0x36>
	{
		
		TCNT0 = 6;		// Pre-load count to delay 1 ms with a clock pre-scale of 64
 1d6:	96 e0       	ldi	r25, 0x06	; 6
 1d8:	96 bd       	out	0x26, r25	; 38
		TCCR0B = TCCR0B | (1<<CS31) | (1<<CS30);		// Pre-scale clock by 64 and start counting
 1da:	95 b5       	in	r25, 0x25	; 37
 1dc:	93 60       	ori	r25, 0x03	; 3
 1de:	95 bd       	out	0x25, r25	; 37
		
		while (!(TIFR0 & (1<<TOV0)))		// Timer hasn't reached maximum
 1e0:	a8 9b       	sbis	0x15, 0	; 21
 1e2:	fe cf       	rjmp	.-4      	; 0x1e0 <delay_in_ms+0x12>
		{
			
		}
		
		TCCR0B = TCCR0B & ~( (1<<CS31) | (1<<CS30) );		// Stop counting
 1e4:	95 b5       	in	r25, 0x25	; 37
 1e6:	9c 7f       	andi	r25, 0xFC	; 252
 1e8:	95 bd       	out	0x25, r25	; 37
		
		TIFR0 = TIFR0 | (1<<TIFR0);		// Remove flag
 1ea:	95 b3       	in	r25, 0x15	; 21
 1ec:	65 b3       	in	r22, 0x15	; 21
 1ee:	21 e0       	ldi	r18, 0x01	; 1
 1f0:	30 e0       	ldi	r19, 0x00	; 0
 1f2:	02 c0       	rjmp	.+4      	; 0x1f8 <delay_in_ms+0x2a>
 1f4:	22 0f       	add	r18, r18
 1f6:	33 1f       	adc	r19, r19
 1f8:	6a 95       	dec	r22
 1fa:	e2 f7       	brpl	.-8      	; 0x1f4 <delay_in_ms+0x26>
 1fc:	29 2b       	or	r18, r25
 1fe:	25 bb       	out	0x15, r18	; 21
uint8_t time_in_ms;

void delay_in_ms(uint16_t time_in_ms)
{

	for (uint16_t a = 1; a <= time_in_ms; a++)
 200:	4f 5f       	subi	r20, 0xFF	; 255
 202:	5f 4f       	sbci	r21, 0xFF	; 255
 204:	e4 17       	cp	r30, r20
 206:	f5 07       	cpc	r31, r21
 208:	30 f7       	brcc	.-52     	; 0x1d6 <delay_in_ms+0x8>
		
		TIFR0 = TIFR0 | (1<<TIFR0);		// Remove flag
		
	}

}
 20a:	08 95       	ret

0000020c <timers_init>:
{
	
	
	
	// ----- Timer 0 (Normal Mode) -----
	TCCR0A = TCCR0A | 0x00;		// Set waveform generation mode
 20c:	84 b5       	in	r24, 0x24	; 36
 20e:	84 bd       	out	0x24, r24	; 36
	
	TCCR0B = TCCR0B | 0x00;		// Timer shouldn't be active
 210:	85 b5       	in	r24, 0x25	; 37
 212:	85 bd       	out	0x25, r24	; 37
	// ----------
	
	
	
	// ----- Timer 1 (PWM, Phase Correct, 8-bit) -----
	DDRB = DDRB | (1<<PB7) | (1<<PB6) | (1<<PB5);		// Configure Port E.5, E.6, and E.7 for OC1A, OC1B, and OC1C outputs
 214:	84 b1       	in	r24, 0x04	; 4
 216:	80 6e       	ori	r24, 0xE0	; 224
 218:	84 b9       	out	0x04, r24	; 4
	PORTB = DDRB & ~((1<<PB7) | (1<<PB6) | (1<<PB5));		// Ports E.5, E.6, and E.7 initial state
 21a:	84 b1       	in	r24, 0x04	; 4
 21c:	8f 71       	andi	r24, 0x1F	; 31
 21e:	85 b9       	out	0x05, r24	; 5
	
	TCCR1A = TCCR1A | (1<<WGM10);		// Set waveform generation mode
 220:	e0 e8       	ldi	r30, 0x80	; 128
 222:	f0 e0       	ldi	r31, 0x00	; 0
 224:	80 81       	ld	r24, Z
 226:	81 60       	ori	r24, 0x01	; 1
 228:	80 83       	st	Z, r24
	
	TCCR1A = TCCR1A | (1<<COM1A1) | (1<<COM1A0) | (1<<COM1B1) | (1<<COM1B0) | (1<<COM1C1) | (1<<COM1C0);		// Set OC1A, OC1B, and OC1C on OCR values during up counting, clear all three on OCR values during down counting 
 22a:	80 81       	ld	r24, Z
 22c:	8c 6f       	ori	r24, 0xFC	; 252
 22e:	80 83       	st	Z, r24
	
	TCCR1B = TCCR1B | (1<<CS11) | (1<<CS10);		// Pre-scale clock by 64 and start counting
 230:	e1 e8       	ldi	r30, 0x81	; 129
 232:	f0 e0       	ldi	r31, 0x00	; 0
 234:	80 81       	ld	r24, Z
 236:	83 60       	ori	r24, 0x03	; 3
 238:	80 83       	st	Z, r24
 23a:	08 95       	ret

0000023c <walk_signal>:
	
}

void walk_signal(void)
{
	OCR1A = 127;
 23c:	8f e7       	ldi	r24, 0x7F	; 127
 23e:	90 e0       	ldi	r25, 0x00	; 0
 240:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
 244:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
	OCR1B = 127;
 248:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7c008b>
 24c:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7c008a>
	OCR1C = 127;
 250:	90 93 8d 00 	sts	0x008D, r25	; 0x80008d <__TEXT_REGION_LENGTH__+0x7c008d>
 254:	80 93 8c 00 	sts	0x008C, r24	; 0x80008c <__TEXT_REGION_LENGTH__+0x7c008c>
 258:	08 95       	ret

0000025a <dont_walk_signal>:
}

void dont_walk_signal(void)
{
	OCR1A = 127;
 25a:	8f e7       	ldi	r24, 0x7F	; 127
 25c:	90 e0       	ldi	r25, 0x00	; 0
 25e:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
 262:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
	OCR1B = 7;
 266:	87 e0       	ldi	r24, 0x07	; 7
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7c008b>
 26e:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7c008a>
	OCR1C = 0;
 272:	10 92 8d 00 	sts	0x008D, r1	; 0x80008d <__TEXT_REGION_LENGTH__+0x7c008d>
 276:	10 92 8c 00 	sts	0x008C, r1	; 0x80008c <__TEXT_REGION_LENGTH__+0x7c008c>
 27a:	08 95       	ret

0000027c <off>:
}

void off(void)
{
	OCR1A = 0;
 27c:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
 280:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
	OCR1B = 0;
 284:	10 92 8b 00 	sts	0x008B, r1	; 0x80008b <__TEXT_REGION_LENGTH__+0x7c008b>
 288:	10 92 8a 00 	sts	0x008A, r1	; 0x80008a <__TEXT_REGION_LENGTH__+0x7c008a>
	OCR1C = 0;
 28c:	10 92 8d 00 	sts	0x008D, r1	; 0x80008d <__TEXT_REGION_LENGTH__+0x7c008d>
 290:	10 92 8c 00 	sts	0x008C, r1	; 0x80008c <__TEXT_REGION_LENGTH__+0x7c008c>
 294:	08 95       	ret

00000296 <_exit>:
 296:	f8 94       	cli

00000298 <__stop_program>:
 298:	ff cf       	rjmp	.-2      	; 0x298 <__stop_program>
