\hypertarget{stm32__ub__vga__screen_8h}{}\doxysection{stm32\+\_\+ub\+\_\+vga\+\_\+screen.\+h File Reference}
\label{stm32__ub__vga__screen_8h}\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
{\ttfamily \#include \char`\"{}main.\+h\char`\"{}}\newline
Include dependency graph for stm32\+\_\+ub\+\_\+vga\+\_\+screen.\+h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32__ub__vga__screen_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32__ub__vga__screen_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_v_g_a__t}{V\+G\+A\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a9fee0c95dea1cdd3eeb3605ece528a8a}{V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+B\+L\+A\+CK}}~0x00
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a9314f832988df57045bf9790f18de6fa}{V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+B\+L\+UE}}~0x03
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_acd643373461ea57a495e8403ba41eab7}{V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+G\+R\+E\+EN}}~0x1C
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a790cc430619a64faf356c303f8bdd3d4}{V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+R\+ED}}~0x\+E0
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a2ad592a88539ed90dd1fe6c33648a13b}{V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+W\+H\+I\+TE}}~0x\+FF
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a39a87dbbf6639be1a1312dbe9229c4a8}{V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+C\+Y\+AN}}~0x1F
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a9498759c02ab7d643c9af53a70d15ad5}{V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+M\+A\+G\+E\+N\+TA}}~0x\+E3
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a76575b7810719497e2b15a6709c1b6f0}{V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+Y\+E\+L\+L\+OW}}~0x\+FC
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_ace7f348dc91111917772d3e19f8821d3}{V\+G\+A\+\_\+\+D\+I\+S\+P\+L\+A\+Y\+\_\+X}}~320
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a9c3e46882b624fe1887d0ec6171d771b}{V\+G\+A\+\_\+\+D\+I\+S\+P\+L\+A\+Y\+\_\+Y}}~240
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a9934465d996215f7e3a39f574116cd16}{V\+G\+A\+\_\+\+T\+I\+M1\+\_\+\+P\+E\+R\+I\+O\+DE}}~11
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_ab20ff576649ab2c78f0f87b758c2705b}{V\+G\+A\+\_\+\+T\+I\+M1\+\_\+\+P\+R\+E\+S\+C\+A\+LE}}~0
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a6781ff356015bb423813eb349582faa3}{V\+G\+A\+\_\+\+T\+I\+M2\+\_\+\+H\+S\+Y\+N\+C\+\_\+\+P\+E\+R\+I\+O\+DE}}~2667
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_ae0124ad9d53b4c2af5902820421aea02}{V\+G\+A\+\_\+\+T\+I\+M2\+\_\+\+H\+S\+Y\+N\+C\+\_\+\+P\+R\+E\+S\+C\+A\+LE}}~0
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_ad3ef518a75a4d574f2a36ce343157676}{V\+G\+A\+\_\+\+T\+I\+M2\+\_\+\+H\+S\+Y\+N\+C\+\_\+\+I\+MP}}~320
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a5dabd74236cb9b42d94ccc7435176d40}{V\+G\+A\+\_\+\+T\+I\+M2\+\_\+\+H\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+T\+A\+RT}}~480
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_ae0447f6b6430a8c09536288b2b01abb4}{V\+G\+A\+\_\+\+T\+I\+M2\+\_\+\+D\+M\+A\+\_\+\+D\+E\+L\+AY}}~37
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a73e729af6a6a2eb20ef3804cf794e4bd}{V\+G\+A\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+P\+E\+R\+I\+O\+DE}}~525
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_ad3c951f66600690235db2c93e74bc82f}{V\+G\+A\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+I\+MP}}~2
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a1bf220647b6ad6187cc358cbffbb74fc}{V\+G\+A\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+B\+I\+L\+D\+\_\+\+S\+T\+A\+RT}}~36
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_abf14fb3313d4de9367100e2dcddcd39f}{V\+G\+A\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+B\+I\+L\+D\+\_\+\+S\+T\+OP}}~514
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a758dadcf25d5a3b26f4791e9a332f1bb}{V\+G\+A\+\_\+\+G\+P\+I\+O\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+DR}}~((uint32\+\_\+t)0x40021000)
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_af70daf7e1e57589c259536efc1187d6c}{V\+G\+A\+\_\+\+G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+F\+F\+S\+ET}}~((uint32\+\_\+t)0x00000014)
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_ac3336e31bfbbd8199e506f39164a19eb}{V\+G\+A\+\_\+\+G\+P\+I\+O\+\_\+\+B\+Y\+T\+E\+\_\+\+O\+F\+F\+S\+ET}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a2fb72da69dd330b1ebbff2b8550d1db2}{V\+G\+A\+\_\+\+G\+P\+I\+O\+E\+\_\+\+O\+D\+R\+\_\+\+A\+D\+D\+R\+E\+SS}}~(\mbox{\hyperlink{stm32__ub__vga__screen_8h_a758dadcf25d5a3b26f4791e9a332f1bb}{V\+G\+A\+\_\+\+G\+P\+I\+O\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+DR}} $\vert$ \mbox{\hyperlink{stm32__ub__vga__screen_8h_af70daf7e1e57589c259536efc1187d6c}{V\+G\+A\+\_\+\+G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+F\+F\+S\+ET}} $\vert$ \mbox{\hyperlink{stm32__ub__vga__screen_8h_ac3336e31bfbbd8199e506f39164a19eb}{V\+G\+A\+\_\+\+G\+P\+I\+O\+\_\+\+B\+Y\+T\+E\+\_\+\+O\+F\+F\+S\+ET}})
\item 
\#define \mbox{\hyperlink{stm32__ub__vga__screen_8h_a114dc879235023dc8e6f360a6f487a6b}{V\+G\+A\+\_\+\+G\+P\+I\+O\+\_\+\+H\+I\+N\+I\+B\+B\+LE}}~((uint16\+\_\+t)0x\+F\+F00)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{stm32__ub__vga__screen_8h_aa63128722f952ece5176141e8a99b6c1}{U\+B\+\_\+\+V\+G\+A\+\_\+\+Screen\+\_\+\+Init}} (void)
\item 
void \mbox{\hyperlink{stm32__ub__vga__screen_8h_a8afc87fd0f1737d58c7ee92629be9c92}{U\+B\+\_\+\+V\+G\+A\+\_\+\+Fill\+Screen}} (uint8\+\_\+t color)
\item 
void \mbox{\hyperlink{stm32__ub__vga__screen_8h_a1fd52b52c87572b4bfad9637ec34e621}{U\+B\+\_\+\+V\+G\+A\+\_\+\+Set\+Pixel}} (uint16\+\_\+t xp, uint16\+\_\+t yp, uint8\+\_\+t color)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_v_g_a__t}{V\+G\+A\+\_\+t}} \mbox{\hyperlink{stm32__ub__vga__screen_8h_a0642526bfd4eb59d888572150ee3032a}{V\+GA}}
\item 
uint8\+\_\+t \mbox{\hyperlink{stm32__ub__vga__screen_8h_adad76feab97da661d4015659c7a7f9a8}{V\+G\+A\+\_\+\+R\+A\+M1}} \mbox{[}(\mbox{\hyperlink{stm32__ub__vga__screen_8h_ace7f348dc91111917772d3e19f8821d3}{V\+G\+A\+\_\+\+D\+I\+S\+P\+L\+A\+Y\+\_\+X}}+1) $\ast$\mbox{\hyperlink{stm32__ub__vga__screen_8h_a9c3e46882b624fe1887d0ec6171d771b}{V\+G\+A\+\_\+\+D\+I\+S\+P\+L\+A\+Y\+\_\+Y}}\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a9fee0c95dea1cdd3eeb3605ece528a8a}\label{stm32__ub__vga__screen_8h_a9fee0c95dea1cdd3eeb3605ece528a8a}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_BLACK@{VGA\_COL\_BLACK}}
\index{VGA\_COL\_BLACK@{VGA\_COL\_BLACK}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_COL\_BLACK}{VGA\_COL\_BLACK}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+B\+L\+A\+CK~0x00}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a9314f832988df57045bf9790f18de6fa}\label{stm32__ub__vga__screen_8h_a9314f832988df57045bf9790f18de6fa}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_BLUE@{VGA\_COL\_BLUE}}
\index{VGA\_COL\_BLUE@{VGA\_COL\_BLUE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_COL\_BLUE}{VGA\_COL\_BLUE}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+B\+L\+UE~0x03}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a39a87dbbf6639be1a1312dbe9229c4a8}\label{stm32__ub__vga__screen_8h_a39a87dbbf6639be1a1312dbe9229c4a8}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_CYAN@{VGA\_COL\_CYAN}}
\index{VGA\_COL\_CYAN@{VGA\_COL\_CYAN}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_COL\_CYAN}{VGA\_COL\_CYAN}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+C\+Y\+AN~0x1F}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_acd643373461ea57a495e8403ba41eab7}\label{stm32__ub__vga__screen_8h_acd643373461ea57a495e8403ba41eab7}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_GREEN@{VGA\_COL\_GREEN}}
\index{VGA\_COL\_GREEN@{VGA\_COL\_GREEN}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_COL\_GREEN}{VGA\_COL\_GREEN}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+G\+R\+E\+EN~0x1C}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a9498759c02ab7d643c9af53a70d15ad5}\label{stm32__ub__vga__screen_8h_a9498759c02ab7d643c9af53a70d15ad5}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_MAGENTA@{VGA\_COL\_MAGENTA}}
\index{VGA\_COL\_MAGENTA@{VGA\_COL\_MAGENTA}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_COL\_MAGENTA}{VGA\_COL\_MAGENTA}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+M\+A\+G\+E\+N\+TA~0x\+E3}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a790cc430619a64faf356c303f8bdd3d4}\label{stm32__ub__vga__screen_8h_a790cc430619a64faf356c303f8bdd3d4}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_RED@{VGA\_COL\_RED}}
\index{VGA\_COL\_RED@{VGA\_COL\_RED}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_COL\_RED}{VGA\_COL\_RED}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+R\+ED~0x\+E0}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a2ad592a88539ed90dd1fe6c33648a13b}\label{stm32__ub__vga__screen_8h_a2ad592a88539ed90dd1fe6c33648a13b}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_WHITE@{VGA\_COL\_WHITE}}
\index{VGA\_COL\_WHITE@{VGA\_COL\_WHITE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_COL\_WHITE}{VGA\_COL\_WHITE}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+W\+H\+I\+TE~0x\+FF}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a76575b7810719497e2b15a6709c1b6f0}\label{stm32__ub__vga__screen_8h_a76575b7810719497e2b15a6709c1b6f0}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_YELLOW@{VGA\_COL\_YELLOW}}
\index{VGA\_COL\_YELLOW@{VGA\_COL\_YELLOW}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_COL\_YELLOW}{VGA\_COL\_YELLOW}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+C\+O\+L\+\_\+\+Y\+E\+L\+L\+OW~0x\+FC}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_ace7f348dc91111917772d3e19f8821d3}\label{stm32__ub__vga__screen_8h_ace7f348dc91111917772d3e19f8821d3}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_DISPLAY\_X@{VGA\_DISPLAY\_X}}
\index{VGA\_DISPLAY\_X@{VGA\_DISPLAY\_X}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_DISPLAY\_X}{VGA\_DISPLAY\_X}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+D\+I\+S\+P\+L\+A\+Y\+\_\+X~320}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a9c3e46882b624fe1887d0ec6171d771b}\label{stm32__ub__vga__screen_8h_a9c3e46882b624fe1887d0ec6171d771b}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_DISPLAY\_Y@{VGA\_DISPLAY\_Y}}
\index{VGA\_DISPLAY\_Y@{VGA\_DISPLAY\_Y}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_DISPLAY\_Y}{VGA\_DISPLAY\_Y}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+D\+I\+S\+P\+L\+A\+Y\+\_\+Y~240}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_ac3336e31bfbbd8199e506f39164a19eb}\label{stm32__ub__vga__screen_8h_ac3336e31bfbbd8199e506f39164a19eb}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_GPIO\_BYTE\_OFFSET@{VGA\_GPIO\_BYTE\_OFFSET}}
\index{VGA\_GPIO\_BYTE\_OFFSET@{VGA\_GPIO\_BYTE\_OFFSET}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_GPIO\_BYTE\_OFFSET}{VGA\_GPIO\_BYTE\_OFFSET}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+G\+P\+I\+O\+\_\+\+B\+Y\+T\+E\+\_\+\+O\+F\+F\+S\+ET~((uint32\+\_\+t)0x00000001)}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a114dc879235023dc8e6f360a6f487a6b}\label{stm32__ub__vga__screen_8h_a114dc879235023dc8e6f360a6f487a6b}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_GPIO\_HINIBBLE@{VGA\_GPIO\_HINIBBLE}}
\index{VGA\_GPIO\_HINIBBLE@{VGA\_GPIO\_HINIBBLE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_GPIO\_HINIBBLE}{VGA\_GPIO\_HINIBBLE}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+G\+P\+I\+O\+\_\+\+H\+I\+N\+I\+B\+B\+LE~((uint16\+\_\+t)0x\+F\+F00)}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_af70daf7e1e57589c259536efc1187d6c}\label{stm32__ub__vga__screen_8h_af70daf7e1e57589c259536efc1187d6c}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_GPIO\_ODR\_OFFSET@{VGA\_GPIO\_ODR\_OFFSET}}
\index{VGA\_GPIO\_ODR\_OFFSET@{VGA\_GPIO\_ODR\_OFFSET}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_GPIO\_ODR\_OFFSET}{VGA\_GPIO\_ODR\_OFFSET}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+F\+F\+S\+ET~((uint32\+\_\+t)0x00000014)}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a758dadcf25d5a3b26f4791e9a332f1bb}\label{stm32__ub__vga__screen_8h_a758dadcf25d5a3b26f4791e9a332f1bb}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_GPIOE\_BASE\_ADR@{VGA\_GPIOE\_BASE\_ADR}}
\index{VGA\_GPIOE\_BASE\_ADR@{VGA\_GPIOE\_BASE\_ADR}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_GPIOE\_BASE\_ADR}{VGA\_GPIOE\_BASE\_ADR}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+G\+P\+I\+O\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+DR~((uint32\+\_\+t)0x40021000)}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a2fb72da69dd330b1ebbff2b8550d1db2}\label{stm32__ub__vga__screen_8h_a2fb72da69dd330b1ebbff2b8550d1db2}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_GPIOE\_ODR\_ADDRESS@{VGA\_GPIOE\_ODR\_ADDRESS}}
\index{VGA\_GPIOE\_ODR\_ADDRESS@{VGA\_GPIOE\_ODR\_ADDRESS}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_GPIOE\_ODR\_ADDRESS}{VGA\_GPIOE\_ODR\_ADDRESS}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+G\+P\+I\+O\+E\+\_\+\+O\+D\+R\+\_\+\+A\+D\+D\+R\+E\+SS~(\mbox{\hyperlink{stm32__ub__vga__screen_8h_a758dadcf25d5a3b26f4791e9a332f1bb}{V\+G\+A\+\_\+\+G\+P\+I\+O\+E\+\_\+\+B\+A\+S\+E\+\_\+\+A\+DR}} $\vert$ \mbox{\hyperlink{stm32__ub__vga__screen_8h_af70daf7e1e57589c259536efc1187d6c}{V\+G\+A\+\_\+\+G\+P\+I\+O\+\_\+\+O\+D\+R\+\_\+\+O\+F\+F\+S\+ET}} $\vert$ \mbox{\hyperlink{stm32__ub__vga__screen_8h_ac3336e31bfbbd8199e506f39164a19eb}{V\+G\+A\+\_\+\+G\+P\+I\+O\+\_\+\+B\+Y\+T\+E\+\_\+\+O\+F\+F\+S\+ET}})}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a9934465d996215f7e3a39f574116cd16}\label{stm32__ub__vga__screen_8h_a9934465d996215f7e3a39f574116cd16}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM1\_PERIODE@{VGA\_TIM1\_PERIODE}}
\index{VGA\_TIM1\_PERIODE@{VGA\_TIM1\_PERIODE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_TIM1\_PERIODE}{VGA\_TIM1\_PERIODE}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+T\+I\+M1\+\_\+\+P\+E\+R\+I\+O\+DE~11}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_ab20ff576649ab2c78f0f87b758c2705b}\label{stm32__ub__vga__screen_8h_ab20ff576649ab2c78f0f87b758c2705b}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM1\_PRESCALE@{VGA\_TIM1\_PRESCALE}}
\index{VGA\_TIM1\_PRESCALE@{VGA\_TIM1\_PRESCALE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_TIM1\_PRESCALE}{VGA\_TIM1\_PRESCALE}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+T\+I\+M1\+\_\+\+P\+R\+E\+S\+C\+A\+LE~0}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_ae0447f6b6430a8c09536288b2b01abb4}\label{stm32__ub__vga__screen_8h_ae0447f6b6430a8c09536288b2b01abb4}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM2\_DMA\_DELAY@{VGA\_TIM2\_DMA\_DELAY}}
\index{VGA\_TIM2\_DMA\_DELAY@{VGA\_TIM2\_DMA\_DELAY}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_TIM2\_DMA\_DELAY}{VGA\_TIM2\_DMA\_DELAY}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+T\+I\+M2\+\_\+\+D\+M\+A\+\_\+\+D\+E\+L\+AY~37}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_ad3ef518a75a4d574f2a36ce343157676}\label{stm32__ub__vga__screen_8h_ad3ef518a75a4d574f2a36ce343157676}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM2\_HSYNC\_IMP@{VGA\_TIM2\_HSYNC\_IMP}}
\index{VGA\_TIM2\_HSYNC\_IMP@{VGA\_TIM2\_HSYNC\_IMP}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_TIM2\_HSYNC\_IMP}{VGA\_TIM2\_HSYNC\_IMP}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+T\+I\+M2\+\_\+\+H\+S\+Y\+N\+C\+\_\+\+I\+MP~320}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a6781ff356015bb423813eb349582faa3}\label{stm32__ub__vga__screen_8h_a6781ff356015bb423813eb349582faa3}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM2\_HSYNC\_PERIODE@{VGA\_TIM2\_HSYNC\_PERIODE}}
\index{VGA\_TIM2\_HSYNC\_PERIODE@{VGA\_TIM2\_HSYNC\_PERIODE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_TIM2\_HSYNC\_PERIODE}{VGA\_TIM2\_HSYNC\_PERIODE}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+T\+I\+M2\+\_\+\+H\+S\+Y\+N\+C\+\_\+\+P\+E\+R\+I\+O\+DE~2667}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_ae0124ad9d53b4c2af5902820421aea02}\label{stm32__ub__vga__screen_8h_ae0124ad9d53b4c2af5902820421aea02}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM2\_HSYNC\_PRESCALE@{VGA\_TIM2\_HSYNC\_PRESCALE}}
\index{VGA\_TIM2\_HSYNC\_PRESCALE@{VGA\_TIM2\_HSYNC\_PRESCALE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_TIM2\_HSYNC\_PRESCALE}{VGA\_TIM2\_HSYNC\_PRESCALE}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+T\+I\+M2\+\_\+\+H\+S\+Y\+N\+C\+\_\+\+P\+R\+E\+S\+C\+A\+LE~0}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a5dabd74236cb9b42d94ccc7435176d40}\label{stm32__ub__vga__screen_8h_a5dabd74236cb9b42d94ccc7435176d40}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM2\_HTRIGGER\_START@{VGA\_TIM2\_HTRIGGER\_START}}
\index{VGA\_TIM2\_HTRIGGER\_START@{VGA\_TIM2\_HTRIGGER\_START}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_TIM2\_HTRIGGER\_START}{VGA\_TIM2\_HTRIGGER\_START}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+T\+I\+M2\+\_\+\+H\+T\+R\+I\+G\+G\+E\+R\+\_\+\+S\+T\+A\+RT~480}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a1bf220647b6ad6187cc358cbffbb74fc}\label{stm32__ub__vga__screen_8h_a1bf220647b6ad6187cc358cbffbb74fc}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_VSYNC\_BILD\_START@{VGA\_VSYNC\_BILD\_START}}
\index{VGA\_VSYNC\_BILD\_START@{VGA\_VSYNC\_BILD\_START}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_VSYNC\_BILD\_START}{VGA\_VSYNC\_BILD\_START}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+B\+I\+L\+D\+\_\+\+S\+T\+A\+RT~36}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_abf14fb3313d4de9367100e2dcddcd39f}\label{stm32__ub__vga__screen_8h_abf14fb3313d4de9367100e2dcddcd39f}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_VSYNC\_BILD\_STOP@{VGA\_VSYNC\_BILD\_STOP}}
\index{VGA\_VSYNC\_BILD\_STOP@{VGA\_VSYNC\_BILD\_STOP}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_VSYNC\_BILD\_STOP}{VGA\_VSYNC\_BILD\_STOP}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+B\+I\+L\+D\+\_\+\+S\+T\+OP~514}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_ad3c951f66600690235db2c93e74bc82f}\label{stm32__ub__vga__screen_8h_ad3c951f66600690235db2c93e74bc82f}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_VSYNC\_IMP@{VGA\_VSYNC\_IMP}}
\index{VGA\_VSYNC\_IMP@{VGA\_VSYNC\_IMP}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_VSYNC\_IMP}{VGA\_VSYNC\_IMP}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+I\+MP~2}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a73e729af6a6a2eb20ef3804cf794e4bd}\label{stm32__ub__vga__screen_8h_a73e729af6a6a2eb20ef3804cf794e4bd}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_VSYNC\_PERIODE@{VGA\_VSYNC\_PERIODE}}
\index{VGA\_VSYNC\_PERIODE@{VGA\_VSYNC\_PERIODE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_VSYNC\_PERIODE}{VGA\_VSYNC\_PERIODE}}
{\footnotesize\ttfamily \#define V\+G\+A\+\_\+\+V\+S\+Y\+N\+C\+\_\+\+P\+E\+R\+I\+O\+DE~525}



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a8afc87fd0f1737d58c7ee92629be9c92}\label{stm32__ub__vga__screen_8h_a8afc87fd0f1737d58c7ee92629be9c92}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!UB\_VGA\_FillScreen@{UB\_VGA\_FillScreen}}
\index{UB\_VGA\_FillScreen@{UB\_VGA\_FillScreen}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{UB\_VGA\_FillScreen()}{UB\_VGA\_FillScreen()}}
{\footnotesize\ttfamily void U\+B\+\_\+\+V\+G\+A\+\_\+\+Fill\+Screen (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{color }\end{DoxyParamCaption})}

Here is the call graph for this function\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=319pt]{stm32__ub__vga__screen_8h_a8afc87fd0f1737d58c7ee92629be9c92_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32__ub__vga__screen_8h_a8afc87fd0f1737d58c7ee92629be9c92_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{stm32__ub__vga__screen_8h_aa63128722f952ece5176141e8a99b6c1}\label{stm32__ub__vga__screen_8h_aa63128722f952ece5176141e8a99b6c1}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!UB\_VGA\_Screen\_Init@{UB\_VGA\_Screen\_Init}}
\index{UB\_VGA\_Screen\_Init@{UB\_VGA\_Screen\_Init}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{UB\_VGA\_Screen\_Init()}{UB\_VGA\_Screen\_Init()}}
{\footnotesize\ttfamily void U\+B\+\_\+\+V\+G\+A\+\_\+\+Screen\+\_\+\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Here is the caller graph for this function\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=264pt]{stm32__ub__vga__screen_8h_aa63128722f952ece5176141e8a99b6c1_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a1fd52b52c87572b4bfad9637ec34e621}\label{stm32__ub__vga__screen_8h_a1fd52b52c87572b4bfad9637ec34e621}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!UB\_VGA\_SetPixel@{UB\_VGA\_SetPixel}}
\index{UB\_VGA\_SetPixel@{UB\_VGA\_SetPixel}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{UB\_VGA\_SetPixel()}{UB\_VGA\_SetPixel()}}
{\footnotesize\ttfamily void U\+B\+\_\+\+V\+G\+A\+\_\+\+Set\+Pixel (\begin{DoxyParamCaption}\item[{uint16\+\_\+t}]{xp,  }\item[{uint16\+\_\+t}]{yp,  }\item[{uint8\+\_\+t}]{color }\end{DoxyParamCaption})}

Here is the caller graph for this function\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32__ub__vga__screen_8h_a1fd52b52c87572b4bfad9637ec34e621_icgraph}
\end{center}
\end{figure}


\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{stm32__ub__vga__screen_8h_a0642526bfd4eb59d888572150ee3032a}\label{stm32__ub__vga__screen_8h_a0642526bfd4eb59d888572150ee3032a}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA@{VGA}}
\index{VGA@{VGA}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA}{VGA}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_v_g_a__t}{V\+G\+A\+\_\+t}} V\+GA}

\mbox{\Hypertarget{stm32__ub__vga__screen_8h_adad76feab97da661d4015659c7a7f9a8}\label{stm32__ub__vga__screen_8h_adad76feab97da661d4015659c7a7f9a8}} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_RAM1@{VGA\_RAM1}}
\index{VGA\_RAM1@{VGA\_RAM1}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{\texorpdfstring{VGA\_RAM1}{VGA\_RAM1}}
{\footnotesize\ttfamily uint8\+\_\+t V\+G\+A\+\_\+\+R\+A\+M1\mbox{[}(\mbox{\hyperlink{stm32__ub__vga__screen_8h_ace7f348dc91111917772d3e19f8821d3}{V\+G\+A\+\_\+\+D\+I\+S\+P\+L\+A\+Y\+\_\+X}}+1) $\ast$\mbox{\hyperlink{stm32__ub__vga__screen_8h_a9c3e46882b624fe1887d0ec6171d771b}{V\+G\+A\+\_\+\+D\+I\+S\+P\+L\+A\+Y\+\_\+Y}}\mbox{]}}

