<stg><name>k2c_affine_matmul</name>


<trans_list>

<trans id="2818" from="1" to="2">
<condition id="1604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="2" to="279">
<condition id="1605">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="2" to="3">
<condition id="1607">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="3" to="4">
<condition id="1608">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2976" from="3" to="279">
<condition id="1788">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
<literal name="exitcond2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2977" from="3" to="141">
<condition id="1790">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="4" to="5">
<condition id="1611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3463" from="5" to="21">
<condition id="2338">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3464" from="5" to="6">
<condition id="2354">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3448" from="6" to="7">
<condition id="2339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3449" from="7" to="8">
<condition id="2340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3450" from="8" to="9">
<condition id="2341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3451" from="9" to="10">
<condition id="2342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3452" from="10" to="11">
<condition id="2343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3453" from="11" to="12">
<condition id="2344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3454" from="12" to="13">
<condition id="2345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3455" from="13" to="14">
<condition id="2346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3456" from="14" to="15">
<condition id="2347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3457" from="15" to="16">
<condition id="2348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3458" from="16" to="17">
<condition id="2349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3459" from="17" to="18">
<condition id="2350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3460" from="18" to="19">
<condition id="2351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3461" from="19" to="20">
<condition id="2352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3462" from="20" to="5">
<condition id="2353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="21" to="22">
<condition id="1632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="22" to="23">
<condition id="1634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3480" from="23" to="38">
<condition id="2355">
<or_exp><and_exp><literal name="exitcond_0_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3481" from="23" to="24">
<condition id="2370">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3466" from="24" to="25">
<condition id="2356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3467" from="25" to="26">
<condition id="2357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3468" from="26" to="27">
<condition id="2358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3469" from="27" to="28">
<condition id="2359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3470" from="28" to="29">
<condition id="2360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3471" from="29" to="30">
<condition id="2361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3472" from="30" to="31">
<condition id="2362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3473" from="31" to="32">
<condition id="2363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3474" from="32" to="33">
<condition id="2364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3475" from="33" to="34">
<condition id="2365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3476" from="34" to="35">
<condition id="2366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3477" from="35" to="36">
<condition id="2367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3478" from="36" to="37">
<condition id="2368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3479" from="37" to="23">
<condition id="2369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="38" to="39">
<condition id="1654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="39" to="40">
<condition id="1656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3497" from="40" to="55">
<condition id="2371">
<or_exp><and_exp><literal name="exitcond_0_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3498" from="40" to="41">
<condition id="2386">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3483" from="41" to="42">
<condition id="2372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3484" from="42" to="43">
<condition id="2373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3485" from="43" to="44">
<condition id="2374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3486" from="44" to="45">
<condition id="2375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3487" from="45" to="46">
<condition id="2376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3488" from="46" to="47">
<condition id="2377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3489" from="47" to="48">
<condition id="2378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3490" from="48" to="49">
<condition id="2379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3491" from="49" to="50">
<condition id="2380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3492" from="50" to="51">
<condition id="2381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3493" from="51" to="52">
<condition id="2382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3494" from="52" to="53">
<condition id="2383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3495" from="53" to="54">
<condition id="2384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3496" from="54" to="40">
<condition id="2385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="55" to="56">
<condition id="1676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="56" to="57">
<condition id="1678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3514" from="57" to="72">
<condition id="2387">
<or_exp><and_exp><literal name="exitcond_0_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3515" from="57" to="58">
<condition id="2402">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3500" from="58" to="59">
<condition id="2388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3501" from="59" to="60">
<condition id="2389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3502" from="60" to="61">
<condition id="2390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3503" from="61" to="62">
<condition id="2391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3504" from="62" to="63">
<condition id="2392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3505" from="63" to="64">
<condition id="2393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3506" from="64" to="65">
<condition id="2394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3507" from="65" to="66">
<condition id="2395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3508" from="66" to="67">
<condition id="2396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3509" from="67" to="68">
<condition id="2397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3510" from="68" to="69">
<condition id="2398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3511" from="69" to="70">
<condition id="2399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3512" from="70" to="71">
<condition id="2400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3513" from="71" to="57">
<condition id="2401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="72" to="73">
<condition id="1698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="73" to="74">
<condition id="1700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3531" from="74" to="89">
<condition id="2403">
<or_exp><and_exp><literal name="exitcond_0_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3532" from="74" to="75">
<condition id="2418">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3517" from="75" to="76">
<condition id="2404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3518" from="76" to="77">
<condition id="2405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3519" from="77" to="78">
<condition id="2406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3520" from="78" to="79">
<condition id="2407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3521" from="79" to="80">
<condition id="2408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3522" from="80" to="81">
<condition id="2409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3523" from="81" to="82">
<condition id="2410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3524" from="82" to="83">
<condition id="2411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3525" from="83" to="84">
<condition id="2412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3526" from="84" to="85">
<condition id="2413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3527" from="85" to="86">
<condition id="2414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3528" from="86" to="87">
<condition id="2415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3529" from="87" to="88">
<condition id="2416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3530" from="88" to="74">
<condition id="2417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2918" from="89" to="90">
<condition id="1720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2919" from="90" to="91">
<condition id="1722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3548" from="91" to="106">
<condition id="2419">
<or_exp><and_exp><literal name="exitcond_0_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3549" from="91" to="92">
<condition id="2434">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3534" from="92" to="93">
<condition id="2420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3535" from="93" to="94">
<condition id="2421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3536" from="94" to="95">
<condition id="2422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3537" from="95" to="96">
<condition id="2423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3538" from="96" to="97">
<condition id="2424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3539" from="97" to="98">
<condition id="2425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3540" from="98" to="99">
<condition id="2426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3541" from="99" to="100">
<condition id="2427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3542" from="100" to="101">
<condition id="2428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3543" from="101" to="102">
<condition id="2429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3544" from="102" to="103">
<condition id="2430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3545" from="103" to="104">
<condition id="2431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3546" from="104" to="105">
<condition id="2432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3547" from="105" to="91">
<condition id="2433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2937" from="106" to="107">
<condition id="1742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2938" from="107" to="108">
<condition id="1744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3565" from="108" to="123">
<condition id="2435">
<or_exp><and_exp><literal name="exitcond_0_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3566" from="108" to="109">
<condition id="2450">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3551" from="109" to="110">
<condition id="2436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3552" from="110" to="111">
<condition id="2437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3553" from="111" to="112">
<condition id="2438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3554" from="112" to="113">
<condition id="2439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3555" from="113" to="114">
<condition id="2440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3556" from="114" to="115">
<condition id="2441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3557" from="115" to="116">
<condition id="2442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3558" from="116" to="117">
<condition id="2443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3559" from="117" to="118">
<condition id="2444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3560" from="118" to="119">
<condition id="2445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3561" from="119" to="120">
<condition id="2446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3562" from="120" to="121">
<condition id="2447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3563" from="121" to="122">
<condition id="2448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3564" from="122" to="108">
<condition id="2449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2956" from="123" to="124">
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2957" from="124" to="125">
<condition id="1766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3582" from="125" to="140">
<condition id="2451">
<or_exp><and_exp><literal name="exitcond_0_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3583" from="125" to="126">
<condition id="2466">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3568" from="126" to="127">
<condition id="2452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3569" from="127" to="128">
<condition id="2453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3570" from="128" to="129">
<condition id="2454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3571" from="129" to="130">
<condition id="2455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3572" from="130" to="131">
<condition id="2456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3573" from="131" to="132">
<condition id="2457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3574" from="132" to="133">
<condition id="2458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3575" from="133" to="134">
<condition id="2459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3576" from="134" to="135">
<condition id="2460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3577" from="135" to="136">
<condition id="2461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3578" from="136" to="137">
<condition id="2462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3579" from="137" to="138">
<condition id="2463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3580" from="138" to="139">
<condition id="2464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3581" from="139" to="125">
<condition id="2465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2975" from="140" to="3">
<condition id="1787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2978" from="141" to="142">
<condition id="1791">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3133" from="141" to="279">
<condition id="1971">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2980" from="142" to="143">
<condition id="1794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3600" from="143" to="159">
<condition id="2467">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3601" from="143" to="144">
<condition id="2483">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3585" from="144" to="145">
<condition id="2468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3586" from="145" to="146">
<condition id="2469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3587" from="146" to="147">
<condition id="2470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3588" from="147" to="148">
<condition id="2471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3589" from="148" to="149">
<condition id="2472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3590" from="149" to="150">
<condition id="2473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3591" from="150" to="151">
<condition id="2474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3592" from="151" to="152">
<condition id="2475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3593" from="152" to="153">
<condition id="2476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3594" from="153" to="154">
<condition id="2477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3595" from="154" to="155">
<condition id="2478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3596" from="155" to="156">
<condition id="2479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3597" from="156" to="157">
<condition id="2480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3598" from="157" to="158">
<condition id="2481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3599" from="158" to="143">
<condition id="2482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2999" from="159" to="160">
<condition id="1815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3000" from="160" to="161">
<condition id="1817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3617" from="161" to="176">
<condition id="2484">
<or_exp><and_exp><literal name="exitcond_1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3618" from="161" to="162">
<condition id="2499">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3603" from="162" to="163">
<condition id="2485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3604" from="163" to="164">
<condition id="2486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3605" from="164" to="165">
<condition id="2487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3606" from="165" to="166">
<condition id="2488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3607" from="166" to="167">
<condition id="2489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3608" from="167" to="168">
<condition id="2490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3609" from="168" to="169">
<condition id="2491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3610" from="169" to="170">
<condition id="2492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3611" from="170" to="171">
<condition id="2493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3612" from="171" to="172">
<condition id="2494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3613" from="172" to="173">
<condition id="2495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3614" from="173" to="174">
<condition id="2496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3615" from="174" to="175">
<condition id="2497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3616" from="175" to="161">
<condition id="2498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3018" from="176" to="177">
<condition id="1837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3019" from="177" to="178">
<condition id="1839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3634" from="178" to="193">
<condition id="2500">
<or_exp><and_exp><literal name="exitcond_1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3635" from="178" to="179">
<condition id="2515">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3620" from="179" to="180">
<condition id="2501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3621" from="180" to="181">
<condition id="2502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3622" from="181" to="182">
<condition id="2503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3623" from="182" to="183">
<condition id="2504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3624" from="183" to="184">
<condition id="2505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3625" from="184" to="185">
<condition id="2506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3626" from="185" to="186">
<condition id="2507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3627" from="186" to="187">
<condition id="2508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3628" from="187" to="188">
<condition id="2509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3629" from="188" to="189">
<condition id="2510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3630" from="189" to="190">
<condition id="2511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3631" from="190" to="191">
<condition id="2512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3632" from="191" to="192">
<condition id="2513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3633" from="192" to="178">
<condition id="2514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3037" from="193" to="194">
<condition id="1859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3038" from="194" to="195">
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3651" from="195" to="210">
<condition id="2516">
<or_exp><and_exp><literal name="exitcond_1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3652" from="195" to="196">
<condition id="2531">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3637" from="196" to="197">
<condition id="2517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3638" from="197" to="198">
<condition id="2518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3639" from="198" to="199">
<condition id="2519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3640" from="199" to="200">
<condition id="2520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3641" from="200" to="201">
<condition id="2521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3642" from="201" to="202">
<condition id="2522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3643" from="202" to="203">
<condition id="2523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3644" from="203" to="204">
<condition id="2524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3645" from="204" to="205">
<condition id="2525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3646" from="205" to="206">
<condition id="2526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3647" from="206" to="207">
<condition id="2527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3648" from="207" to="208">
<condition id="2528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3649" from="208" to="209">
<condition id="2529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3650" from="209" to="195">
<condition id="2530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3056" from="210" to="211">
<condition id="1881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3057" from="211" to="212">
<condition id="1883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3668" from="212" to="227">
<condition id="2532">
<or_exp><and_exp><literal name="exitcond_1_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3669" from="212" to="213">
<condition id="2547">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3654" from="213" to="214">
<condition id="2533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3655" from="214" to="215">
<condition id="2534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3656" from="215" to="216">
<condition id="2535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3657" from="216" to="217">
<condition id="2536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3658" from="217" to="218">
<condition id="2537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3659" from="218" to="219">
<condition id="2538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3660" from="219" to="220">
<condition id="2539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3661" from="220" to="221">
<condition id="2540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3662" from="221" to="222">
<condition id="2541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3663" from="222" to="223">
<condition id="2542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3664" from="223" to="224">
<condition id="2543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3665" from="224" to="225">
<condition id="2544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3666" from="225" to="226">
<condition id="2545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3667" from="226" to="212">
<condition id="2546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3075" from="227" to="228">
<condition id="1903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3076" from="228" to="229">
<condition id="1905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3685" from="229" to="244">
<condition id="2548">
<or_exp><and_exp><literal name="exitcond_1_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3686" from="229" to="230">
<condition id="2563">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3671" from="230" to="231">
<condition id="2549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3672" from="231" to="232">
<condition id="2550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3673" from="232" to="233">
<condition id="2551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3674" from="233" to="234">
<condition id="2552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3675" from="234" to="235">
<condition id="2553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3676" from="235" to="236">
<condition id="2554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3677" from="236" to="237">
<condition id="2555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3678" from="237" to="238">
<condition id="2556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3679" from="238" to="239">
<condition id="2557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3680" from="239" to="240">
<condition id="2558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3681" from="240" to="241">
<condition id="2559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3682" from="241" to="242">
<condition id="2560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3683" from="242" to="243">
<condition id="2561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3684" from="243" to="229">
<condition id="2562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="244" to="245">
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3095" from="245" to="246">
<condition id="1927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3702" from="246" to="261">
<condition id="2564">
<or_exp><and_exp><literal name="exitcond_1_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3703" from="246" to="247">
<condition id="2579">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3688" from="247" to="248">
<condition id="2565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3689" from="248" to="249">
<condition id="2566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3690" from="249" to="250">
<condition id="2567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3691" from="250" to="251">
<condition id="2568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3692" from="251" to="252">
<condition id="2569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3693" from="252" to="253">
<condition id="2570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3694" from="253" to="254">
<condition id="2571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3695" from="254" to="255">
<condition id="2572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3696" from="255" to="256">
<condition id="2573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3697" from="256" to="257">
<condition id="2574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3698" from="257" to="258">
<condition id="2575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3699" from="258" to="259">
<condition id="2576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3700" from="259" to="260">
<condition id="2577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3701" from="260" to="246">
<condition id="2578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3113" from="261" to="262">
<condition id="1947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="262" to="263">
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3719" from="263" to="278">
<condition id="2580">
<or_exp><and_exp><literal name="exitcond_1_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3720" from="263" to="264">
<condition id="2595">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3705" from="264" to="265">
<condition id="2581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3706" from="265" to="266">
<condition id="2582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3707" from="266" to="267">
<condition id="2583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3708" from="267" to="268">
<condition id="2584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3709" from="268" to="269">
<condition id="2585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3710" from="269" to="270">
<condition id="2586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3711" from="270" to="271">
<condition id="2587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3712" from="271" to="272">
<condition id="2588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3713" from="272" to="273">
<condition id="2589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3714" from="273" to="274">
<condition id="2590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3715" from="274" to="275">
<condition id="2591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3716" from="275" to="276">
<condition id="2592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3717" from="276" to="277">
<condition id="2593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3718" from="277" to="263">
<condition id="2594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="278" to="141">
<condition id="1970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="279" to="280">
<condition id="1974">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3290" from="279" to="417">
<condition id="2155">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3137" from="280" to="281">
<condition id="1977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3737" from="281" to="297">
<condition id="2596">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3738" from="281" to="282">
<condition id="2612">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3722" from="282" to="283">
<condition id="2597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3723" from="283" to="284">
<condition id="2598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3724" from="284" to="285">
<condition id="2599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3725" from="285" to="286">
<condition id="2600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3726" from="286" to="287">
<condition id="2601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3727" from="287" to="288">
<condition id="2602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3728" from="288" to="289">
<condition id="2603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3729" from="289" to="290">
<condition id="2604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3730" from="290" to="291">
<condition id="2605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3731" from="291" to="292">
<condition id="2606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3732" from="292" to="293">
<condition id="2607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3733" from="293" to="294">
<condition id="2608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3734" from="294" to="295">
<condition id="2609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3735" from="295" to="296">
<condition id="2610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3736" from="296" to="281">
<condition id="2611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="297" to="298">
<condition id="1998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="298" to="299">
<condition id="2000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3754" from="299" to="314">
<condition id="2613">
<or_exp><and_exp><literal name="exitcond_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3755" from="299" to="300">
<condition id="2628">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3740" from="300" to="301">
<condition id="2614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3741" from="301" to="302">
<condition id="2615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3742" from="302" to="303">
<condition id="2616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3743" from="303" to="304">
<condition id="2617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3744" from="304" to="305">
<condition id="2618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3745" from="305" to="306">
<condition id="2619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3746" from="306" to="307">
<condition id="2620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3747" from="307" to="308">
<condition id="2621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3748" from="308" to="309">
<condition id="2622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3749" from="309" to="310">
<condition id="2623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3750" from="310" to="311">
<condition id="2624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3751" from="311" to="312">
<condition id="2625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3752" from="312" to="313">
<condition id="2626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3753" from="313" to="299">
<condition id="2627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="314" to="315">
<condition id="2020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3176" from="315" to="316">
<condition id="2022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3771" from="316" to="331">
<condition id="2629">
<or_exp><and_exp><literal name="exitcond_2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3772" from="316" to="317">
<condition id="2644">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3757" from="317" to="318">
<condition id="2630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3758" from="318" to="319">
<condition id="2631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3759" from="319" to="320">
<condition id="2632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3760" from="320" to="321">
<condition id="2633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3761" from="321" to="322">
<condition id="2634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3762" from="322" to="323">
<condition id="2635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3763" from="323" to="324">
<condition id="2636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3764" from="324" to="325">
<condition id="2637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3765" from="325" to="326">
<condition id="2638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3766" from="326" to="327">
<condition id="2639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3767" from="327" to="328">
<condition id="2640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3768" from="328" to="329">
<condition id="2641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3769" from="329" to="330">
<condition id="2642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3770" from="330" to="316">
<condition id="2643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="331" to="332">
<condition id="2042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="332" to="333">
<condition id="2044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3788" from="333" to="348">
<condition id="2645">
<or_exp><and_exp><literal name="exitcond_2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3789" from="333" to="334">
<condition id="2660">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3774" from="334" to="335">
<condition id="2646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3775" from="335" to="336">
<condition id="2647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3776" from="336" to="337">
<condition id="2648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3777" from="337" to="338">
<condition id="2649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3778" from="338" to="339">
<condition id="2650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3779" from="339" to="340">
<condition id="2651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3780" from="340" to="341">
<condition id="2652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3781" from="341" to="342">
<condition id="2653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3782" from="342" to="343">
<condition id="2654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3783" from="343" to="344">
<condition id="2655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3784" from="344" to="345">
<condition id="2656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3785" from="345" to="346">
<condition id="2657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3786" from="346" to="347">
<condition id="2658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3787" from="347" to="333">
<condition id="2659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="348" to="349">
<condition id="2064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="349" to="350">
<condition id="2066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3805" from="350" to="365">
<condition id="2661">
<or_exp><and_exp><literal name="exitcond_2_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3806" from="350" to="351">
<condition id="2676">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3791" from="351" to="352">
<condition id="2662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3792" from="352" to="353">
<condition id="2663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3793" from="353" to="354">
<condition id="2664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3794" from="354" to="355">
<condition id="2665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3795" from="355" to="356">
<condition id="2666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3796" from="356" to="357">
<condition id="2667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3797" from="357" to="358">
<condition id="2668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3798" from="358" to="359">
<condition id="2669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3799" from="359" to="360">
<condition id="2670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3800" from="360" to="361">
<condition id="2671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3801" from="361" to="362">
<condition id="2672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3802" from="362" to="363">
<condition id="2673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3803" from="363" to="364">
<condition id="2674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3804" from="364" to="350">
<condition id="2675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3232" from="365" to="366">
<condition id="2086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3233" from="366" to="367">
<condition id="2088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3822" from="367" to="382">
<condition id="2677">
<or_exp><and_exp><literal name="exitcond_2_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3823" from="367" to="368">
<condition id="2692">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3808" from="368" to="369">
<condition id="2678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3809" from="369" to="370">
<condition id="2679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3810" from="370" to="371">
<condition id="2680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3811" from="371" to="372">
<condition id="2681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3812" from="372" to="373">
<condition id="2682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3813" from="373" to="374">
<condition id="2683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3814" from="374" to="375">
<condition id="2684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3815" from="375" to="376">
<condition id="2685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3816" from="376" to="377">
<condition id="2686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3817" from="377" to="378">
<condition id="2687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3818" from="378" to="379">
<condition id="2688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3819" from="379" to="380">
<condition id="2689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3820" from="380" to="381">
<condition id="2690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3821" from="381" to="367">
<condition id="2691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3251" from="382" to="383">
<condition id="2108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3252" from="383" to="384">
<condition id="2110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3839" from="384" to="399">
<condition id="2693">
<or_exp><and_exp><literal name="exitcond_2_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3840" from="384" to="385">
<condition id="2708">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3825" from="385" to="386">
<condition id="2694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3826" from="386" to="387">
<condition id="2695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3827" from="387" to="388">
<condition id="2696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3828" from="388" to="389">
<condition id="2697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3829" from="389" to="390">
<condition id="2698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3830" from="390" to="391">
<condition id="2699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3831" from="391" to="392">
<condition id="2700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3832" from="392" to="393">
<condition id="2701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3833" from="393" to="394">
<condition id="2702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3834" from="394" to="395">
<condition id="2703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3835" from="395" to="396">
<condition id="2704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3836" from="396" to="397">
<condition id="2705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3837" from="397" to="398">
<condition id="2706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3838" from="398" to="384">
<condition id="2707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3270" from="399" to="400">
<condition id="2130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3271" from="400" to="401">
<condition id="2132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3856" from="401" to="416">
<condition id="2709">
<or_exp><and_exp><literal name="exitcond_2_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3857" from="401" to="402">
<condition id="2724">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3842" from="402" to="403">
<condition id="2710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3843" from="403" to="404">
<condition id="2711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3844" from="404" to="405">
<condition id="2712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3845" from="405" to="406">
<condition id="2713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3846" from="406" to="407">
<condition id="2714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3847" from="407" to="408">
<condition id="2715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3848" from="408" to="409">
<condition id="2716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3849" from="409" to="410">
<condition id="2717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3850" from="410" to="411">
<condition id="2718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3851" from="411" to="412">
<condition id="2719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3852" from="412" to="413">
<condition id="2720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3853" from="413" to="414">
<condition id="2721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3854" from="414" to="415">
<condition id="2722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3855" from="415" to="401">
<condition id="2723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3289" from="416" to="279">
<condition id="2153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3291" from="417" to="418">
<condition id="2156">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3446" from="417" to="2">
<condition id="2337">
<or_exp><and_exp><literal name="exitcond1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3293" from="418" to="419">
<condition id="2159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3874" from="419" to="435">
<condition id="2725">
<or_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3875" from="419" to="420">
<condition id="2741">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3859" from="420" to="421">
<condition id="2726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3860" from="421" to="422">
<condition id="2727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3861" from="422" to="423">
<condition id="2728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3862" from="423" to="424">
<condition id="2729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3863" from="424" to="425">
<condition id="2730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3864" from="425" to="426">
<condition id="2731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3865" from="426" to="427">
<condition id="2732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3866" from="427" to="428">
<condition id="2733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3867" from="428" to="429">
<condition id="2734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3868" from="429" to="430">
<condition id="2735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3869" from="430" to="431">
<condition id="2736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3870" from="431" to="432">
<condition id="2737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3871" from="432" to="433">
<condition id="2738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3872" from="433" to="434">
<condition id="2739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3873" from="434" to="419">
<condition id="2740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3312" from="435" to="436">
<condition id="2180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3313" from="436" to="437">
<condition id="2182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3891" from="437" to="452">
<condition id="2742">
<or_exp><and_exp><literal name="exitcond_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3892" from="437" to="438">
<condition id="2757">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3877" from="438" to="439">
<condition id="2743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3878" from="439" to="440">
<condition id="2744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3879" from="440" to="441">
<condition id="2745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3880" from="441" to="442">
<condition id="2746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3881" from="442" to="443">
<condition id="2747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3882" from="443" to="444">
<condition id="2748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3883" from="444" to="445">
<condition id="2749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3884" from="445" to="446">
<condition id="2750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3885" from="446" to="447">
<condition id="2751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3886" from="447" to="448">
<condition id="2752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3887" from="448" to="449">
<condition id="2753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3888" from="449" to="450">
<condition id="2754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3889" from="450" to="451">
<condition id="2755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3890" from="451" to="437">
<condition id="2756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3331" from="452" to="453">
<condition id="2202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3332" from="453" to="454">
<condition id="2204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3908" from="454" to="469">
<condition id="2758">
<or_exp><and_exp><literal name="exitcond_3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3909" from="454" to="455">
<condition id="2773">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3894" from="455" to="456">
<condition id="2759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3895" from="456" to="457">
<condition id="2760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3896" from="457" to="458">
<condition id="2761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3897" from="458" to="459">
<condition id="2762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3898" from="459" to="460">
<condition id="2763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3899" from="460" to="461">
<condition id="2764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3900" from="461" to="462">
<condition id="2765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3901" from="462" to="463">
<condition id="2766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3902" from="463" to="464">
<condition id="2767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3903" from="464" to="465">
<condition id="2768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3904" from="465" to="466">
<condition id="2769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3905" from="466" to="467">
<condition id="2770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3906" from="467" to="468">
<condition id="2771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3907" from="468" to="454">
<condition id="2772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3350" from="469" to="470">
<condition id="2224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3351" from="470" to="471">
<condition id="2226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3925" from="471" to="486">
<condition id="2774">
<or_exp><and_exp><literal name="exitcond_3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3926" from="471" to="472">
<condition id="2789">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3911" from="472" to="473">
<condition id="2775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3912" from="473" to="474">
<condition id="2776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3913" from="474" to="475">
<condition id="2777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3914" from="475" to="476">
<condition id="2778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3915" from="476" to="477">
<condition id="2779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3916" from="477" to="478">
<condition id="2780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3917" from="478" to="479">
<condition id="2781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3918" from="479" to="480">
<condition id="2782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3919" from="480" to="481">
<condition id="2783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3920" from="481" to="482">
<condition id="2784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3921" from="482" to="483">
<condition id="2785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3922" from="483" to="484">
<condition id="2786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3923" from="484" to="485">
<condition id="2787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3924" from="485" to="471">
<condition id="2788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3369" from="486" to="487">
<condition id="2246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3370" from="487" to="488">
<condition id="2248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3942" from="488" to="503">
<condition id="2790">
<or_exp><and_exp><literal name="exitcond_3_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3943" from="488" to="489">
<condition id="2805">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3928" from="489" to="490">
<condition id="2791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3929" from="490" to="491">
<condition id="2792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3930" from="491" to="492">
<condition id="2793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3931" from="492" to="493">
<condition id="2794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3932" from="493" to="494">
<condition id="2795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3933" from="494" to="495">
<condition id="2796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3934" from="495" to="496">
<condition id="2797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3935" from="496" to="497">
<condition id="2798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3936" from="497" to="498">
<condition id="2799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3937" from="498" to="499">
<condition id="2800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3938" from="499" to="500">
<condition id="2801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3939" from="500" to="501">
<condition id="2802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3940" from="501" to="502">
<condition id="2803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3941" from="502" to="488">
<condition id="2804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3388" from="503" to="504">
<condition id="2268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3389" from="504" to="505">
<condition id="2270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3959" from="505" to="520">
<condition id="2806">
<or_exp><and_exp><literal name="exitcond_3_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3960" from="505" to="506">
<condition id="2821">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3945" from="506" to="507">
<condition id="2807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3946" from="507" to="508">
<condition id="2808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3947" from="508" to="509">
<condition id="2809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3948" from="509" to="510">
<condition id="2810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3949" from="510" to="511">
<condition id="2811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3950" from="511" to="512">
<condition id="2812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3951" from="512" to="513">
<condition id="2813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3952" from="513" to="514">
<condition id="2814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3953" from="514" to="515">
<condition id="2815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3954" from="515" to="516">
<condition id="2816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3955" from="516" to="517">
<condition id="2817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3956" from="517" to="518">
<condition id="2818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3957" from="518" to="519">
<condition id="2819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3958" from="519" to="505">
<condition id="2820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3407" from="520" to="521">
<condition id="2290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3408" from="521" to="522">
<condition id="2292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3976" from="522" to="537">
<condition id="2822">
<or_exp><and_exp><literal name="exitcond_3_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3977" from="522" to="523">
<condition id="2837">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3962" from="523" to="524">
<condition id="2823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3963" from="524" to="525">
<condition id="2824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3964" from="525" to="526">
<condition id="2825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3965" from="526" to="527">
<condition id="2826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3966" from="527" to="528">
<condition id="2827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3967" from="528" to="529">
<condition id="2828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3968" from="529" to="530">
<condition id="2829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3969" from="530" to="531">
<condition id="2830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3970" from="531" to="532">
<condition id="2831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3971" from="532" to="533">
<condition id="2832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3972" from="533" to="534">
<condition id="2833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3973" from="534" to="535">
<condition id="2834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3974" from="535" to="536">
<condition id="2835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3975" from="536" to="522">
<condition id="2836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3426" from="537" to="538">
<condition id="2312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3427" from="538" to="539">
<condition id="2314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3993" from="539" to="554">
<condition id="2838">
<or_exp><and_exp><literal name="exitcond_3_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3994" from="539" to="540">
<condition id="2853">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3979" from="540" to="541">
<condition id="2839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3980" from="541" to="542">
<condition id="2840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3981" from="542" to="543">
<condition id="2841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3982" from="543" to="544">
<condition id="2842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3983" from="544" to="545">
<condition id="2843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3984" from="545" to="546">
<condition id="2844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3985" from="546" to="547">
<condition id="2845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3986" from="547" to="548">
<condition id="2846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3987" from="548" to="549">
<condition id="2847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3988" from="549" to="550">
<condition id="2848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3989" from="550" to="551">
<condition id="2849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3990" from="551" to="552">
<condition id="2850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3991" from="552" to="553">
<condition id="2851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3992" from="553" to="539">
<condition id="2852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3445" from="554" to="417">
<condition id="2335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %outrows_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outrows)

]]></Node>
<StgValue><ssdm name="outrows_read"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i = phi i64 [ 0, %0 ], [ %i_33_3, %80 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond2 = icmp eq i64 %i, %outrows_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond2, label %82, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="64">
<![CDATA[
:0  %tmp = trunc i64 %i to i9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="64">
<![CDATA[
:1  %tmp_548 = trunc i64 %i to i5

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:2  %p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_548, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="64">
<![CDATA[
:3  %tmp_549 = trunc i64 %i to i7

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:4  %p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_549, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %inneridx = add i9 %p_shl1, %p_shl

]]></Node>
<StgValue><ssdm name="inneridx"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="567" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %j = phi i8 [ 0, %21 ], [ %j_14_0_7, %branch199 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond1 = icmp eq i8 %j, -128

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %20, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1510">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
:2  %j_cast9 = zext i8 %j to i64

]]></Node>
<StgValue><ssdm name="j_cast9"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1510">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr = getelementptr [128 x float]* %d, i64 0, i64 %j_cast9

]]></Node>
<StgValue><ssdm name="d_addr"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1510">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
:4  %d_load = load float* %d_addr, align 4

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_s = or i64 %i, 1

]]></Node>
<StgValue><ssdm name="i_33_s"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %i_33_cast = or i9 %tmp, 1

]]></Node>
<StgValue><ssdm name="i_33_cast"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond2_1 = icmp eq i64 %i_33_s, %outrows_read

]]></Node>
<StgValue><ssdm name="exitcond2_1"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2_1, label %82, label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1514">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_551 = shl i9 %i_33_cast, 4

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1514">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_552 = shl i9 %i_33_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1514">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %inneridx_1 = add i9 %tmp_551, %tmp_552

]]></Node>
<StgValue><ssdm name="inneridx_1"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1514">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
<literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="8">
<![CDATA[
:0  %j_cast7 = zext i8 %j to i12

]]></Node>
<StgValue><ssdm name="j_cast7"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="8">
<![CDATA[
:1  %tmp_550 = trunc i8 %j to i7

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
:4  %d_load = load float* %d_addr, align 4

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1 = phi float [ %d_load, %3 ], [ %sum_1, %5 ]

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k = phi i5 [ 0, %3 ], [ %k_2, %5 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond = icmp eq i5 %k, -12

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_246 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2 = add i5 %k, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %branch248, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_cast = zext i5 %k to i9

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_553 = trunc i5 %k to i3

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5 = add i9 %k_cast, %inneridx

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
:25  %tmp_313 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %k, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:26  %sum8 = add i12 %tmp_313, %j_cast7

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %newIndex122 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sum8, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="newIndex122"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex243_cast = zext i6 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex243_cast"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex243_cast

]]></Node>
<StgValue><ssdm name="A_0_addr"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load = load float* %A_0_addr, align 4

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex243_cast

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load = load float* %A_1_addr, align 4

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex243_cast

]]></Node>
<StgValue><ssdm name="A_2_addr"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load = load float* %A_2_addr, align 4

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex243_cast

]]></Node>
<StgValue><ssdm name="A_3_addr"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load = load float* %A_3_addr, align 4

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex243_cast

]]></Node>
<StgValue><ssdm name="A_4_addr"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load = load float* %A_4_addr, align 4

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex243_cast

]]></Node>
<StgValue><ssdm name="A_5_addr"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load = load float* %A_5_addr, align 4

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex243_cast

]]></Node>
<StgValue><ssdm name="A_6_addr"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load = load float* %A_6_addr, align 4

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex243_cast

]]></Node>
<StgValue><ssdm name="A_7_addr"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load = load float* %A_7_addr, align 4

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="9">
<![CDATA[
:28  %newIndex244_cast = zext i9 %newIndex122 to i64

]]></Node>
<StgValue><ssdm name="newIndex244_cast"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %dense_13_kernel_arra_24 = getelementptr [320 x float]* @dense_13_kernel_arra_7, i64 0, i64 %newIndex244_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_24"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="9">
<![CDATA[
:30  %dense_13_kernel_arra_25 = load float* %dense_13_kernel_arra_24, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_25"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="619" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo = zext i3 %tmp_553 to i64

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="620" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load = load float* %A_0_addr, align 4

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="621" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load = load float* %A_1_addr, align 4

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="622" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load = load float* %A_2_addr, align 4

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="623" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load = load float* %A_3_addr, align 4

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="624" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load = load float* %A_4_addr, align 4

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="625" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load = load float* %A_5_addr, align 4

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="626" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load = load float* %A_6_addr, align 4

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="627" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load = load float* %A_7_addr, align 4

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="628" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_341 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load, float %A_1_load, float %A_2_load, float %A_3_load, float %A_4_load, float %A_5_load, float %A_6_load, float %A_7_load, i64 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="629" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="9">
<![CDATA[
:30  %dense_13_kernel_arra_25 = load float* %dense_13_kernel_arra_24, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_25"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="630" st_id="8" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36 = fmul float %tmp_341, %dense_13_kernel_arra_25

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="631" st_id="9" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36 = fmul float %tmp_341, %dense_13_kernel_arra_25

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="632" st_id="10" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36 = fmul float %tmp_341, %dense_13_kernel_arra_25

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="633" st_id="11" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36 = fmul float %tmp_341, %dense_13_kernel_arra_25

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="634" st_id="12" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36 = fmul float %tmp_341, %dense_13_kernel_arra_25

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="635" st_id="13" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1 = fadd float %sum1, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="636" st_id="14" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1 = fadd float %sum1, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="637" st_id="15" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1 = fadd float %sum1, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="638" st_id="16" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1 = fadd float %sum1, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="639" st_id="17" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1 = fadd float %sum1, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="640" st_id="18" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1 = fadd float %sum1, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="641" st_id="19" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1 = fadd float %sum1, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="642" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="643" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="20" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1 = fadd float %sum1, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="645" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:33  %empty_247 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="646" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="647" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch248:4  %j_14_0_3 = or i7 %tmp_550, 1

]]></Node>
<StgValue><ssdm name="j_14_0_3"/></StgValue>
</operation>

<operation id="648" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="7">
<![CDATA[
branch248:5  %j_14_0_12_cast = zext i7 %j_14_0_3 to i64

]]></Node>
<StgValue><ssdm name="j_14_0_12_cast"/></StgValue>
</operation>

<operation id="649" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch248:6  %d_addr_63 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_12_cast

]]></Node>
<StgValue><ssdm name="d_addr_63"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="7">
<![CDATA[
branch248:7  %d_load_63 = load float* %d_addr_63, align 4

]]></Node>
<StgValue><ssdm name="d_load_63"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="651" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch248:0  %tmp_141 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %j, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="652" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="5">
<![CDATA[
branch248:1  %newIndex242_cast = zext i5 %tmp_141 to i64

]]></Node>
<StgValue><ssdm name="newIndex242_cast"/></StgValue>
</operation>

<operation id="653" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch248:2  %C_0_addr = getelementptr [16 x float]* %C_0, i64 0, i64 %newIndex242_cast

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="654" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch248:3  store float %sum1, float* %C_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="7">
<![CDATA[
branch248:7  %d_load_63 = load float* %d_addr_63, align 4

]]></Node>
<StgValue><ssdm name="d_load_63"/></StgValue>
</operation>

<operation id="656" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch248:8  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="657" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_0_1 = phi float [ %d_load_63, %branch248 ], [ %sum_1_0_1, %7 ]

]]></Node>
<StgValue><ssdm name="sum1_0_1"/></StgValue>
</operation>

<operation id="658" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_0_1 = phi i5 [ 0, %branch248 ], [ %k_2_0_1, %7 ]

]]></Node>
<StgValue><ssdm name="k_0_1"/></StgValue>
</operation>

<operation id="659" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_0_1 = icmp eq i5 %k_0_1, -12

]]></Node>
<StgValue><ssdm name="exitcond_0_1"/></StgValue>
</operation>

<operation id="660" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_248 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="661" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_0_1 = add i5 %k_0_1, 1

]]></Node>
<StgValue><ssdm name="k_2_0_1"/></StgValue>
</operation>

<operation id="662" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_1, label %branch241, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_0_1_cast = zext i5 %k_0_1 to i9

]]></Node>
<StgValue><ssdm name="k_0_1_cast"/></StgValue>
</operation>

<operation id="664" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_557 = trunc i5 %k_0_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="665" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_0_1 = add i9 %inneridx, %k_0_1_cast

]]></Node>
<StgValue><ssdm name="sum5_0_1"/></StgValue>
</operation>

<operation id="666" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex123 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_1, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex123"/></StgValue>
</operation>

<operation id="667" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex246_cast = zext i6 %newIndex123 to i64

]]></Node>
<StgValue><ssdm name="newIndex246_cast"/></StgValue>
</operation>

<operation id="668" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_1 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex246_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_1"/></StgValue>
</operation>

<operation id="669" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_1 = load float* %A_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_1"/></StgValue>
</operation>

<operation id="670" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_1 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex246_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_1"/></StgValue>
</operation>

<operation id="671" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_1 = load float* %A_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_1"/></StgValue>
</operation>

<operation id="672" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_1 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex246_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_1"/></StgValue>
</operation>

<operation id="673" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_1 = load float* %A_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_1"/></StgValue>
</operation>

<operation id="674" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_1 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex246_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_1"/></StgValue>
</operation>

<operation id="675" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_1 = load float* %A_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_1"/></StgValue>
</operation>

<operation id="676" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_1 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex246_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_1"/></StgValue>
</operation>

<operation id="677" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_1 = load float* %A_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_1"/></StgValue>
</operation>

<operation id="678" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_1 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex246_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_1"/></StgValue>
</operation>

<operation id="679" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_1 = load float* %A_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_1"/></StgValue>
</operation>

<operation id="680" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_1 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex246_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_1"/></StgValue>
</operation>

<operation id="681" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_1 = load float* %A_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_1"/></StgValue>
</operation>

<operation id="682" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_1 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex246_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_1"/></StgValue>
</operation>

<operation id="683" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_1 = load float* %A_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_1"/></StgValue>
</operation>

<operation id="684" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_145 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="685" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex124 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_1, i4 %tmp_145)

]]></Node>
<StgValue><ssdm name="newIndex124"/></StgValue>
</operation>

<operation id="686" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex247_cast = zext i9 %newIndex124 to i64

]]></Node>
<StgValue><ssdm name="newIndex247_cast"/></StgValue>
</operation>

<operation id="687" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_26 = getelementptr [320 x float]* @dense_13_kernel_arra_6, i64 0, i64 %newIndex247_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_26"/></StgValue>
</operation>

<operation id="688" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_27 = load float* %dense_13_kernel_arra_26, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_27"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="689" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo94 = zext i3 %tmp_557 to i64

]]></Node>
<StgValue><ssdm name="arrayNo94"/></StgValue>
</operation>

<operation id="690" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_1 = load float* %A_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_1"/></StgValue>
</operation>

<operation id="691" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_1 = load float* %A_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_1"/></StgValue>
</operation>

<operation id="692" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_1 = load float* %A_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_1"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_1 = load float* %A_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_1"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_1 = load float* %A_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_1"/></StgValue>
</operation>

<operation id="695" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_1 = load float* %A_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_1"/></StgValue>
</operation>

<operation id="696" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_1 = load float* %A_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_1"/></StgValue>
</operation>

<operation id="697" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_1 = load float* %A_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_1"/></StgValue>
</operation>

<operation id="698" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_343 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_1, float %A_1_load_1, float %A_2_load_1, float %A_3_load_1, float %A_4_load_1, float %A_5_load_1, float %A_6_load_1, float %A_7_load_1, i64 %arrayNo94)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="699" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_27 = load float* %dense_13_kernel_arra_26, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_27"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="700" st_id="25" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_0_1 = fmul float %tmp_343, %dense_13_kernel_arra_27

]]></Node>
<StgValue><ssdm name="tmp_36_0_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="701" st_id="26" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_0_1 = fmul float %tmp_343, %dense_13_kernel_arra_27

]]></Node>
<StgValue><ssdm name="tmp_36_0_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="702" st_id="27" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_0_1 = fmul float %tmp_343, %dense_13_kernel_arra_27

]]></Node>
<StgValue><ssdm name="tmp_36_0_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="703" st_id="28" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_0_1 = fmul float %tmp_343, %dense_13_kernel_arra_27

]]></Node>
<StgValue><ssdm name="tmp_36_0_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="704" st_id="29" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_0_1 = fmul float %tmp_343, %dense_13_kernel_arra_27

]]></Node>
<StgValue><ssdm name="tmp_36_0_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="705" st_id="30" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="706" st_id="31" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="707" st_id="32" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="708" st_id="33" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="709" st_id="34" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="710" st_id="35" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="711" st_id="36" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="712" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_314 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="713" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="37" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_0_1 = fadd float %sum1_0_1, %tmp_36_0_1

]]></Node>
<StgValue><ssdm name="sum_1_0_1"/></StgValue>
</operation>

<operation id="715" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_249 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_314)

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="716" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="717" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch241:4  %j_14_0_s = or i7 %tmp_550, 2

]]></Node>
<StgValue><ssdm name="j_14_0_s"/></StgValue>
</operation>

<operation id="718" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="7">
<![CDATA[
branch241:5  %j_14_0_cast = zext i7 %j_14_0_s to i64

]]></Node>
<StgValue><ssdm name="j_14_0_cast"/></StgValue>
</operation>

<operation id="719" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch241:6  %d_addr_65 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_cast

]]></Node>
<StgValue><ssdm name="d_addr_65"/></StgValue>
</operation>

<operation id="720" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="7">
<![CDATA[
branch241:7  %d_load_65 = load float* %d_addr_65, align 4

]]></Node>
<StgValue><ssdm name="d_load_65"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="721" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch241:0  %tmp_144 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="722" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="4">
<![CDATA[
branch241:1  %newIndex245_cast = zext i4 %tmp_144 to i64

]]></Node>
<StgValue><ssdm name="newIndex245_cast"/></StgValue>
</operation>

<operation id="723" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch241:2  %C_1_addr = getelementptr [16 x float]* %C_1, i64 0, i64 %newIndex245_cast

]]></Node>
<StgValue><ssdm name="C_1_addr"/></StgValue>
</operation>

<operation id="724" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch241:3  store float %sum1_0_1, float* %C_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="7">
<![CDATA[
branch241:7  %d_load_65 = load float* %d_addr_65, align 4

]]></Node>
<StgValue><ssdm name="d_load_65"/></StgValue>
</operation>

<operation id="726" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch241:8  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="727" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_0_2 = phi float [ %d_load_65, %branch241 ], [ %sum_1_0_2, %9 ]

]]></Node>
<StgValue><ssdm name="sum1_0_2"/></StgValue>
</operation>

<operation id="728" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_0_2 = phi i5 [ 0, %branch241 ], [ %k_2_0_2, %9 ]

]]></Node>
<StgValue><ssdm name="k_0_2"/></StgValue>
</operation>

<operation id="729" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_0_2 = icmp eq i5 %k_0_2, -12

]]></Node>
<StgValue><ssdm name="exitcond_0_2"/></StgValue>
</operation>

<operation id="730" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_250 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="731" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_0_2 = add i5 %k_0_2, 1

]]></Node>
<StgValue><ssdm name="k_2_0_2"/></StgValue>
</operation>

<operation id="732" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_2, label %branch234, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_0_2_cast = zext i5 %k_0_2 to i9

]]></Node>
<StgValue><ssdm name="k_0_2_cast"/></StgValue>
</operation>

<operation id="734" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_560 = trunc i5 %k_0_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="735" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_0_2 = add i9 %inneridx, %k_0_2_cast

]]></Node>
<StgValue><ssdm name="sum5_0_2"/></StgValue>
</operation>

<operation id="736" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex128 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_2, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex128"/></StgValue>
</operation>

<operation id="737" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex253_cast = zext i6 %newIndex128 to i64

]]></Node>
<StgValue><ssdm name="newIndex253_cast"/></StgValue>
</operation>

<operation id="738" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_3 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex253_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_3"/></StgValue>
</operation>

<operation id="739" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_3 = load float* %A_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_3"/></StgValue>
</operation>

<operation id="740" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_3 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex253_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_3"/></StgValue>
</operation>

<operation id="741" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_3 = load float* %A_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_3"/></StgValue>
</operation>

<operation id="742" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_3 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex253_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_3"/></StgValue>
</operation>

<operation id="743" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_3 = load float* %A_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_3"/></StgValue>
</operation>

<operation id="744" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_3 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex253_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_3"/></StgValue>
</operation>

<operation id="745" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_3 = load float* %A_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_3"/></StgValue>
</operation>

<operation id="746" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_3 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex253_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_3"/></StgValue>
</operation>

<operation id="747" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_3 = load float* %A_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_3"/></StgValue>
</operation>

<operation id="748" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_3 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex253_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_3"/></StgValue>
</operation>

<operation id="749" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_3 = load float* %A_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_3"/></StgValue>
</operation>

<operation id="750" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_3 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex253_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_3"/></StgValue>
</operation>

<operation id="751" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_3 = load float* %A_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_3"/></StgValue>
</operation>

<operation id="752" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_3 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex253_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_3"/></StgValue>
</operation>

<operation id="753" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_3 = load float* %A_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_3"/></StgValue>
</operation>

<operation id="754" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:25  %newIndex129 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_2, i4 %tmp_144)

]]></Node>
<StgValue><ssdm name="newIndex129"/></StgValue>
</operation>

<operation id="755" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="9">
<![CDATA[
:26  %newIndex254_cast = zext i9 %newIndex129 to i64

]]></Node>
<StgValue><ssdm name="newIndex254_cast"/></StgValue>
</operation>

<operation id="756" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dense_13_kernel_arra_28 = getelementptr [320 x float]* @dense_13_kernel_arra_5, i64 0, i64 %newIndex254_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_28"/></StgValue>
</operation>

<operation id="757" st_id="40" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_29 = load float* %dense_13_kernel_arra_28, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_29"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="758" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo96 = zext i3 %tmp_560 to i64

]]></Node>
<StgValue><ssdm name="arrayNo96"/></StgValue>
</operation>

<operation id="759" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_3 = load float* %A_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_3"/></StgValue>
</operation>

<operation id="760" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_3 = load float* %A_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_3"/></StgValue>
</operation>

<operation id="761" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_3 = load float* %A_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_3"/></StgValue>
</operation>

<operation id="762" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_3 = load float* %A_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_3"/></StgValue>
</operation>

<operation id="763" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_3 = load float* %A_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_3"/></StgValue>
</operation>

<operation id="764" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_3 = load float* %A_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_3"/></StgValue>
</operation>

<operation id="765" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_3 = load float* %A_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_3"/></StgValue>
</operation>

<operation id="766" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_3 = load float* %A_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_3"/></StgValue>
</operation>

<operation id="767" st_id="41" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_347 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_3, float %A_1_load_3, float %A_2_load_3, float %A_3_load_3, float %A_4_load_3, float %A_5_load_3, float %A_6_load_3, float %A_7_load_3, i64 %arrayNo96)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="768" st_id="41" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_29 = load float* %dense_13_kernel_arra_28, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_29"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="769" st_id="42" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_2 = fmul float %tmp_347, %dense_13_kernel_arra_29

]]></Node>
<StgValue><ssdm name="tmp_36_0_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="770" st_id="43" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_2 = fmul float %tmp_347, %dense_13_kernel_arra_29

]]></Node>
<StgValue><ssdm name="tmp_36_0_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="771" st_id="44" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_2 = fmul float %tmp_347, %dense_13_kernel_arra_29

]]></Node>
<StgValue><ssdm name="tmp_36_0_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="772" st_id="45" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_2 = fmul float %tmp_347, %dense_13_kernel_arra_29

]]></Node>
<StgValue><ssdm name="tmp_36_0_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="773" st_id="46" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_2 = fmul float %tmp_347, %dense_13_kernel_arra_29

]]></Node>
<StgValue><ssdm name="tmp_36_0_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="774" st_id="47" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="775" st_id="48" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="776" st_id="49" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="777" st_id="50" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="778" st_id="51" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="779" st_id="52" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="780" st_id="53" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="781" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_318 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="782" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="54" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_2 = fadd float %sum1_0_2, %tmp_36_0_2

]]></Node>
<StgValue><ssdm name="sum_1_0_2"/></StgValue>
</operation>

<operation id="784" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:31  %empty_251 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_318)

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="785" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="786" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch234:2  %j_14_0_4 = or i7 %tmp_550, 3

]]></Node>
<StgValue><ssdm name="j_14_0_4"/></StgValue>
</operation>

<operation id="787" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="7">
<![CDATA[
branch234:3  %j_14_0_13_cast = zext i7 %j_14_0_4 to i64

]]></Node>
<StgValue><ssdm name="j_14_0_13_cast"/></StgValue>
</operation>

<operation id="788" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch234:4  %d_addr_68 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_13_cast

]]></Node>
<StgValue><ssdm name="d_addr_68"/></StgValue>
</operation>

<operation id="789" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="7">
<![CDATA[
branch234:5  %d_load_68 = load float* %d_addr_68, align 4

]]></Node>
<StgValue><ssdm name="d_load_68"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="790" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch234:0  %C_2_addr = getelementptr [16 x float]* %C_2, i64 0, i64 %newIndex245_cast

]]></Node>
<StgValue><ssdm name="C_2_addr"/></StgValue>
</operation>

<operation id="791" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch234:1  store float %sum1_0_2, float* %C_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="7">
<![CDATA[
branch234:5  %d_load_68 = load float* %d_addr_68, align 4

]]></Node>
<StgValue><ssdm name="d_load_68"/></StgValue>
</operation>

<operation id="793" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
branch234:6  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="794" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_0_3 = phi float [ %d_load_68, %branch234 ], [ %sum_1_0_3, %11 ]

]]></Node>
<StgValue><ssdm name="sum1_0_3"/></StgValue>
</operation>

<operation id="795" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_0_3 = phi i5 [ 0, %branch234 ], [ %k_2_0_3, %11 ]

]]></Node>
<StgValue><ssdm name="k_0_3"/></StgValue>
</operation>

<operation id="796" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_0_3 = icmp eq i5 %k_0_3, -12

]]></Node>
<StgValue><ssdm name="exitcond_0_3"/></StgValue>
</operation>

<operation id="797" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_252 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="798" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_0_3 = add i5 %k_0_3, 1

]]></Node>
<StgValue><ssdm name="k_2_0_3"/></StgValue>
</operation>

<operation id="799" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_3, label %branch227, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_0_3_cast = zext i5 %k_0_3 to i9

]]></Node>
<StgValue><ssdm name="k_0_3_cast"/></StgValue>
</operation>

<operation id="801" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_565 = trunc i5 %k_0_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="802" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_0_3 = add i9 %inneridx, %k_0_3_cast

]]></Node>
<StgValue><ssdm name="sum5_0_3"/></StgValue>
</operation>

<operation id="803" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex136 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_3, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex136"/></StgValue>
</operation>

<operation id="804" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex261_cast = zext i6 %newIndex136 to i64

]]></Node>
<StgValue><ssdm name="newIndex261_cast"/></StgValue>
</operation>

<operation id="805" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_6 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex261_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_6"/></StgValue>
</operation>

<operation id="806" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_6 = load float* %A_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_6"/></StgValue>
</operation>

<operation id="807" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_6 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex261_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_6"/></StgValue>
</operation>

<operation id="808" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_6 = load float* %A_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_6"/></StgValue>
</operation>

<operation id="809" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_6 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex261_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_6"/></StgValue>
</operation>

<operation id="810" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_6 = load float* %A_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_6"/></StgValue>
</operation>

<operation id="811" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_6 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex261_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_6"/></StgValue>
</operation>

<operation id="812" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_6 = load float* %A_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_6"/></StgValue>
</operation>

<operation id="813" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_6 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex261_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_6"/></StgValue>
</operation>

<operation id="814" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_6 = load float* %A_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_6"/></StgValue>
</operation>

<operation id="815" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_6 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex261_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_6"/></StgValue>
</operation>

<operation id="816" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_6 = load float* %A_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_6"/></StgValue>
</operation>

<operation id="817" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_6 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex261_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_6"/></StgValue>
</operation>

<operation id="818" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_6 = load float* %A_6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_6"/></StgValue>
</operation>

<operation id="819" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_6 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex261_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_6"/></StgValue>
</operation>

<operation id="820" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_6 = load float* %A_7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_6"/></StgValue>
</operation>

<operation id="821" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:25  %newIndex137 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_3, i4 %tmp_144)

]]></Node>
<StgValue><ssdm name="newIndex137"/></StgValue>
</operation>

<operation id="822" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="9">
<![CDATA[
:26  %newIndex262_cast = zext i9 %newIndex137 to i64

]]></Node>
<StgValue><ssdm name="newIndex262_cast"/></StgValue>
</operation>

<operation id="823" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dense_13_kernel_arra_30 = getelementptr [320 x float]* @dense_13_kernel_arra_4, i64 0, i64 %newIndex262_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_30"/></StgValue>
</operation>

<operation id="824" st_id="57" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_31 = load float* %dense_13_kernel_arra_30, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_31"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="825" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo99 = zext i3 %tmp_565 to i64

]]></Node>
<StgValue><ssdm name="arrayNo99"/></StgValue>
</operation>

<operation id="826" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_6 = load float* %A_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_6"/></StgValue>
</operation>

<operation id="827" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_6 = load float* %A_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_6"/></StgValue>
</operation>

<operation id="828" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_6 = load float* %A_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_6"/></StgValue>
</operation>

<operation id="829" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_6 = load float* %A_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_6"/></StgValue>
</operation>

<operation id="830" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_6 = load float* %A_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_6"/></StgValue>
</operation>

<operation id="831" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_6 = load float* %A_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_6"/></StgValue>
</operation>

<operation id="832" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_6 = load float* %A_6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_6"/></StgValue>
</operation>

<operation id="833" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_6 = load float* %A_7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_6"/></StgValue>
</operation>

<operation id="834" st_id="58" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_353 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_6, float %A_1_load_6, float %A_2_load_6, float %A_3_load_6, float %A_4_load_6, float %A_5_load_6, float %A_6_load_6, float %A_7_load_6, i64 %arrayNo99)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="835" st_id="58" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_31 = load float* %dense_13_kernel_arra_30, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_31"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="836" st_id="59" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_3 = fmul float %tmp_353, %dense_13_kernel_arra_31

]]></Node>
<StgValue><ssdm name="tmp_36_0_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="837" st_id="60" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_3 = fmul float %tmp_353, %dense_13_kernel_arra_31

]]></Node>
<StgValue><ssdm name="tmp_36_0_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="838" st_id="61" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_3 = fmul float %tmp_353, %dense_13_kernel_arra_31

]]></Node>
<StgValue><ssdm name="tmp_36_0_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="839" st_id="62" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_3 = fmul float %tmp_353, %dense_13_kernel_arra_31

]]></Node>
<StgValue><ssdm name="tmp_36_0_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="840" st_id="63" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_3 = fmul float %tmp_353, %dense_13_kernel_arra_31

]]></Node>
<StgValue><ssdm name="tmp_36_0_3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="841" st_id="64" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="842" st_id="65" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="843" st_id="66" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="844" st_id="67" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="845" st_id="68" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="846" st_id="69" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="847" st_id="70" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="848" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_324 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="849" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="71" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_3 = fadd float %sum1_0_3, %tmp_36_0_3

]]></Node>
<StgValue><ssdm name="sum_1_0_3"/></StgValue>
</operation>

<operation id="851" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:31  %empty_253 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_324)

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="852" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="853" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch227:2  %j_14_0_5 = or i7 %tmp_550, 4

]]></Node>
<StgValue><ssdm name="j_14_0_5"/></StgValue>
</operation>

<operation id="854" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="7">
<![CDATA[
branch227:3  %j_14_0_14_cast = zext i7 %j_14_0_5 to i64

]]></Node>
<StgValue><ssdm name="j_14_0_14_cast"/></StgValue>
</operation>

<operation id="855" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch227:4  %d_addr_71 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_14_cast

]]></Node>
<StgValue><ssdm name="d_addr_71"/></StgValue>
</operation>

<operation id="856" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="7">
<![CDATA[
branch227:5  %d_load_71 = load float* %d_addr_71, align 4

]]></Node>
<StgValue><ssdm name="d_load_71"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="857" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch227:0  %C_3_addr = getelementptr [16 x float]* %C_3, i64 0, i64 %newIndex245_cast

]]></Node>
<StgValue><ssdm name="C_3_addr"/></StgValue>
</operation>

<operation id="858" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch227:1  store float %sum1_0_3, float* %C_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="7">
<![CDATA[
branch227:5  %d_load_71 = load float* %d_addr_71, align 4

]]></Node>
<StgValue><ssdm name="d_load_71"/></StgValue>
</operation>

<operation id="860" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch227:6  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="861" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_0_4 = phi float [ %d_load_71, %branch227 ], [ %sum_1_0_4, %13 ]

]]></Node>
<StgValue><ssdm name="sum1_0_4"/></StgValue>
</operation>

<operation id="862" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_0_4 = phi i5 [ 0, %branch227 ], [ %k_2_0_4, %13 ]

]]></Node>
<StgValue><ssdm name="k_0_4"/></StgValue>
</operation>

<operation id="863" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_0_4 = icmp eq i5 %k_0_4, -12

]]></Node>
<StgValue><ssdm name="exitcond_0_4"/></StgValue>
</operation>

<operation id="864" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_254 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="865" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_0_4 = add i5 %k_0_4, 1

]]></Node>
<StgValue><ssdm name="k_2_0_4"/></StgValue>
</operation>

<operation id="866" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_4, label %branch220, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_0_4_cast = zext i5 %k_0_4 to i9

]]></Node>
<StgValue><ssdm name="k_0_4_cast"/></StgValue>
</operation>

<operation id="868" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_569 = trunc i5 %k_0_4 to i3

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="869" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_0_4 = add i9 %inneridx, %k_0_4_cast

]]></Node>
<StgValue><ssdm name="sum5_0_4"/></StgValue>
</operation>

<operation id="870" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex143 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_4, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex143"/></StgValue>
</operation>

<operation id="871" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex268_cast = zext i6 %newIndex143 to i64

]]></Node>
<StgValue><ssdm name="newIndex268_cast"/></StgValue>
</operation>

<operation id="872" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_9 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex268_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_9"/></StgValue>
</operation>

<operation id="873" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_9 = load float* %A_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_9"/></StgValue>
</operation>

<operation id="874" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_9 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex268_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_9"/></StgValue>
</operation>

<operation id="875" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_9 = load float* %A_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_9"/></StgValue>
</operation>

<operation id="876" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_9 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex268_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_9"/></StgValue>
</operation>

<operation id="877" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_9 = load float* %A_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_9"/></StgValue>
</operation>

<operation id="878" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_9 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex268_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_9"/></StgValue>
</operation>

<operation id="879" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_9 = load float* %A_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_9"/></StgValue>
</operation>

<operation id="880" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_9 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex268_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_9"/></StgValue>
</operation>

<operation id="881" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_9 = load float* %A_4_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_9"/></StgValue>
</operation>

<operation id="882" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_9 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex268_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_9"/></StgValue>
</operation>

<operation id="883" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_9 = load float* %A_5_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_9"/></StgValue>
</operation>

<operation id="884" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_9 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex268_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_9"/></StgValue>
</operation>

<operation id="885" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_9 = load float* %A_6_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_9"/></StgValue>
</operation>

<operation id="886" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_9 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex268_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_9"/></StgValue>
</operation>

<operation id="887" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_9 = load float* %A_7_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_9"/></StgValue>
</operation>

<operation id="888" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:25  %newIndex144 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_4, i4 %tmp_144)

]]></Node>
<StgValue><ssdm name="newIndex144"/></StgValue>
</operation>

<operation id="889" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="9">
<![CDATA[
:26  %newIndex269_cast = zext i9 %newIndex144 to i64

]]></Node>
<StgValue><ssdm name="newIndex269_cast"/></StgValue>
</operation>

<operation id="890" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dense_13_kernel_arra_32 = getelementptr [320 x float]* @dense_13_kernel_arra_3, i64 0, i64 %newIndex269_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_32"/></StgValue>
</operation>

<operation id="891" st_id="74" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_33 = load float* %dense_13_kernel_arra_32, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_33"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="892" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo102 = zext i3 %tmp_569 to i64

]]></Node>
<StgValue><ssdm name="arrayNo102"/></StgValue>
</operation>

<operation id="893" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_9 = load float* %A_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_9"/></StgValue>
</operation>

<operation id="894" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_9 = load float* %A_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_9"/></StgValue>
</operation>

<operation id="895" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_9 = load float* %A_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_9"/></StgValue>
</operation>

<operation id="896" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_9 = load float* %A_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_9"/></StgValue>
</operation>

<operation id="897" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_9 = load float* %A_4_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_9"/></StgValue>
</operation>

<operation id="898" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_9 = load float* %A_5_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_9"/></StgValue>
</operation>

<operation id="899" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_9 = load float* %A_6_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_9"/></StgValue>
</operation>

<operation id="900" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_9 = load float* %A_7_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_9"/></StgValue>
</operation>

<operation id="901" st_id="75" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_359 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_9, float %A_1_load_9, float %A_2_load_9, float %A_3_load_9, float %A_4_load_9, float %A_5_load_9, float %A_6_load_9, float %A_7_load_9, i64 %arrayNo102)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="902" st_id="75" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_33 = load float* %dense_13_kernel_arra_32, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_33"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="903" st_id="76" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_4 = fmul float %tmp_359, %dense_13_kernel_arra_33

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="904" st_id="77" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_4 = fmul float %tmp_359, %dense_13_kernel_arra_33

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="905" st_id="78" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_4 = fmul float %tmp_359, %dense_13_kernel_arra_33

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="906" st_id="79" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_4 = fmul float %tmp_359, %dense_13_kernel_arra_33

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="907" st_id="80" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_4 = fmul float %tmp_359, %dense_13_kernel_arra_33

]]></Node>
<StgValue><ssdm name="tmp_36_0_4"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="908" st_id="81" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="909" st_id="82" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="910" st_id="83" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="911" st_id="84" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="912" st_id="85" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="913" st_id="86" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="914" st_id="87" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="915" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_330 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="916" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="88" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_4 = fadd float %sum1_0_4, %tmp_36_0_4

]]></Node>
<StgValue><ssdm name="sum_1_0_4"/></StgValue>
</operation>

<operation id="918" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:31  %empty_255 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_330)

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="919" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="920" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch220:2  %j_14_0_6 = or i7 %tmp_550, 5

]]></Node>
<StgValue><ssdm name="j_14_0_6"/></StgValue>
</operation>

<operation id="921" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="7">
<![CDATA[
branch220:3  %j_14_0_15_cast = zext i7 %j_14_0_6 to i64

]]></Node>
<StgValue><ssdm name="j_14_0_15_cast"/></StgValue>
</operation>

<operation id="922" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch220:4  %d_addr_75 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_15_cast

]]></Node>
<StgValue><ssdm name="d_addr_75"/></StgValue>
</operation>

<operation id="923" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="7">
<![CDATA[
branch220:5  %d_load_75 = load float* %d_addr_75, align 4

]]></Node>
<StgValue><ssdm name="d_load_75"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="924" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch220:0  %C_4_addr = getelementptr [16 x float]* %C_4, i64 0, i64 %newIndex245_cast

]]></Node>
<StgValue><ssdm name="C_4_addr"/></StgValue>
</operation>

<operation id="925" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch220:1  store float %sum1_0_4, float* %C_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="926" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="7">
<![CDATA[
branch220:5  %d_load_75 = load float* %d_addr_75, align 4

]]></Node>
<StgValue><ssdm name="d_load_75"/></StgValue>
</operation>

<operation id="927" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch220:6  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="928" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_0_5 = phi float [ %d_load_75, %branch220 ], [ %sum_1_0_5, %15 ]

]]></Node>
<StgValue><ssdm name="sum1_0_5"/></StgValue>
</operation>

<operation id="929" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_0_5 = phi i5 [ 0, %branch220 ], [ %k_2_0_5, %15 ]

]]></Node>
<StgValue><ssdm name="k_0_5"/></StgValue>
</operation>

<operation id="930" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_0_5 = icmp eq i5 %k_0_5, -12

]]></Node>
<StgValue><ssdm name="exitcond_0_5"/></StgValue>
</operation>

<operation id="931" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_256 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="932" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_0_5 = add i5 %k_0_5, 1

]]></Node>
<StgValue><ssdm name="k_2_0_5"/></StgValue>
</operation>

<operation id="933" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_5, label %branch213, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_0_5_cast = zext i5 %k_0_5 to i9

]]></Node>
<StgValue><ssdm name="k_0_5_cast"/></StgValue>
</operation>

<operation id="935" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_574 = trunc i5 %k_0_5 to i3

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="936" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_0_5 = add i9 %inneridx, %k_0_5_cast

]]></Node>
<StgValue><ssdm name="sum5_0_5"/></StgValue>
</operation>

<operation id="937" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex151 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_5, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex151"/></StgValue>
</operation>

<operation id="938" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex277_cast = zext i6 %newIndex151 to i64

]]></Node>
<StgValue><ssdm name="newIndex277_cast"/></StgValue>
</operation>

<operation id="939" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_13 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex277_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_13"/></StgValue>
</operation>

<operation id="940" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_13 = load float* %A_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_13"/></StgValue>
</operation>

<operation id="941" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_13 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex277_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_13"/></StgValue>
</operation>

<operation id="942" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_13 = load float* %A_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_13"/></StgValue>
</operation>

<operation id="943" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_13 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex277_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_13"/></StgValue>
</operation>

<operation id="944" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_13 = load float* %A_2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_13"/></StgValue>
</operation>

<operation id="945" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_13 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex277_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_13"/></StgValue>
</operation>

<operation id="946" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_13 = load float* %A_3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_13"/></StgValue>
</operation>

<operation id="947" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_13 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex277_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_13"/></StgValue>
</operation>

<operation id="948" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_13 = load float* %A_4_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_13"/></StgValue>
</operation>

<operation id="949" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_13 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex277_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_13"/></StgValue>
</operation>

<operation id="950" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_13 = load float* %A_5_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_13"/></StgValue>
</operation>

<operation id="951" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_13 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex277_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_13"/></StgValue>
</operation>

<operation id="952" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_13 = load float* %A_6_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_13"/></StgValue>
</operation>

<operation id="953" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_13 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex277_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_13"/></StgValue>
</operation>

<operation id="954" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_13 = load float* %A_7_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_13"/></StgValue>
</operation>

<operation id="955" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:25  %newIndex152 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_5, i4 %tmp_144)

]]></Node>
<StgValue><ssdm name="newIndex152"/></StgValue>
</operation>

<operation id="956" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="9">
<![CDATA[
:26  %newIndex278_cast = zext i9 %newIndex152 to i64

]]></Node>
<StgValue><ssdm name="newIndex278_cast"/></StgValue>
</operation>

<operation id="957" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dense_13_kernel_arra_34 = getelementptr [320 x float]* @dense_13_kernel_arra_2, i64 0, i64 %newIndex278_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_34"/></StgValue>
</operation>

<operation id="958" st_id="91" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_35 = load float* %dense_13_kernel_arra_34, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_35"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="959" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo106 = zext i3 %tmp_574 to i64

]]></Node>
<StgValue><ssdm name="arrayNo106"/></StgValue>
</operation>

<operation id="960" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_13 = load float* %A_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_13"/></StgValue>
</operation>

<operation id="961" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_13 = load float* %A_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_13"/></StgValue>
</operation>

<operation id="962" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_13 = load float* %A_2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_13"/></StgValue>
</operation>

<operation id="963" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_13 = load float* %A_3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_13"/></StgValue>
</operation>

<operation id="964" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_13 = load float* %A_4_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_13"/></StgValue>
</operation>

<operation id="965" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_13 = load float* %A_5_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_13"/></StgValue>
</operation>

<operation id="966" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_13 = load float* %A_6_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_13"/></StgValue>
</operation>

<operation id="967" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_13 = load float* %A_7_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_13"/></StgValue>
</operation>

<operation id="968" st_id="92" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_367 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_13, float %A_1_load_13, float %A_2_load_13, float %A_3_load_13, float %A_4_load_13, float %A_5_load_13, float %A_6_load_13, float %A_7_load_13, i64 %arrayNo106)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="969" st_id="92" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_35 = load float* %dense_13_kernel_arra_34, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_35"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="970" st_id="93" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_5 = fmul float %tmp_367, %dense_13_kernel_arra_35

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="971" st_id="94" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_5 = fmul float %tmp_367, %dense_13_kernel_arra_35

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="972" st_id="95" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_5 = fmul float %tmp_367, %dense_13_kernel_arra_35

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="973" st_id="96" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_5 = fmul float %tmp_367, %dense_13_kernel_arra_35

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="974" st_id="97" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_5 = fmul float %tmp_367, %dense_13_kernel_arra_35

]]></Node>
<StgValue><ssdm name="tmp_36_0_5"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="975" st_id="98" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="976" st_id="99" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="977" st_id="100" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="978" st_id="101" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="979" st_id="102" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="980" st_id="103" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="981" st_id="104" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="982" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_338 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="983" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="984" st_id="105" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_5 = fadd float %sum1_0_5, %tmp_36_0_5

]]></Node>
<StgValue><ssdm name="sum_1_0_5"/></StgValue>
</operation>

<operation id="985" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:31  %empty_257 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_338)

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="986" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="987" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch213:2  %j_14_0_8 = or i7 %tmp_550, 6

]]></Node>
<StgValue><ssdm name="j_14_0_8"/></StgValue>
</operation>

<operation id="988" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="7">
<![CDATA[
branch213:3  %j_14_0_16_cast = zext i7 %j_14_0_8 to i64

]]></Node>
<StgValue><ssdm name="j_14_0_16_cast"/></StgValue>
</operation>

<operation id="989" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch213:4  %d_addr_79 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_16_cast

]]></Node>
<StgValue><ssdm name="d_addr_79"/></StgValue>
</operation>

<operation id="990" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="7">
<![CDATA[
branch213:5  %d_load_79 = load float* %d_addr_79, align 4

]]></Node>
<StgValue><ssdm name="d_load_79"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="991" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch213:0  %C_5_addr = getelementptr [16 x float]* %C_5, i64 0, i64 %newIndex245_cast

]]></Node>
<StgValue><ssdm name="C_5_addr"/></StgValue>
</operation>

<operation id="992" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch213:1  store float %sum1_0_5, float* %C_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="993" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="7">
<![CDATA[
branch213:5  %d_load_79 = load float* %d_addr_79, align 4

]]></Node>
<StgValue><ssdm name="d_load_79"/></StgValue>
</operation>

<operation id="994" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch213:6  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="995" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_0_6 = phi float [ %d_load_79, %branch213 ], [ %sum_1_0_6, %17 ]

]]></Node>
<StgValue><ssdm name="sum1_0_6"/></StgValue>
</operation>

<operation id="996" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_0_6 = phi i5 [ 0, %branch213 ], [ %k_2_0_6, %17 ]

]]></Node>
<StgValue><ssdm name="k_0_6"/></StgValue>
</operation>

<operation id="997" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_0_6 = icmp eq i5 %k_0_6, -12

]]></Node>
<StgValue><ssdm name="exitcond_0_6"/></StgValue>
</operation>

<operation id="998" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_258 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="999" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_0_6 = add i5 %k_0_6, 1

]]></Node>
<StgValue><ssdm name="k_2_0_6"/></StgValue>
</operation>

<operation id="1000" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_6, label %branch206, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1001" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_0_6_cast = zext i5 %k_0_6 to i9

]]></Node>
<StgValue><ssdm name="k_0_6_cast"/></StgValue>
</operation>

<operation id="1002" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_578 = trunc i5 %k_0_6 to i3

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="1003" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_0_6 = add i9 %inneridx, %k_0_6_cast

]]></Node>
<StgValue><ssdm name="sum5_0_6"/></StgValue>
</operation>

<operation id="1004" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex159 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_6, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex159"/></StgValue>
</operation>

<operation id="1005" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex287_cast = zext i6 %newIndex159 to i64

]]></Node>
<StgValue><ssdm name="newIndex287_cast"/></StgValue>
</operation>

<operation id="1006" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_17 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex287_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_17"/></StgValue>
</operation>

<operation id="1007" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_17 = load float* %A_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_17"/></StgValue>
</operation>

<operation id="1008" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_17 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex287_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_17"/></StgValue>
</operation>

<operation id="1009" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_17 = load float* %A_1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_17"/></StgValue>
</operation>

<operation id="1010" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_17 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex287_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_17"/></StgValue>
</operation>

<operation id="1011" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_17 = load float* %A_2_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_17"/></StgValue>
</operation>

<operation id="1012" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_17 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex287_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_17"/></StgValue>
</operation>

<operation id="1013" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_17 = load float* %A_3_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_17"/></StgValue>
</operation>

<operation id="1014" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_17 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex287_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_17"/></StgValue>
</operation>

<operation id="1015" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_17 = load float* %A_4_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_17"/></StgValue>
</operation>

<operation id="1016" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_17 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex287_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_17"/></StgValue>
</operation>

<operation id="1017" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_17 = load float* %A_5_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_17"/></StgValue>
</operation>

<operation id="1018" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_17 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex287_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_17"/></StgValue>
</operation>

<operation id="1019" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_17 = load float* %A_6_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_17"/></StgValue>
</operation>

<operation id="1020" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_17 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex287_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_17"/></StgValue>
</operation>

<operation id="1021" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_17 = load float* %A_7_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_17"/></StgValue>
</operation>

<operation id="1022" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:25  %newIndex160 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_6, i4 %tmp_144)

]]></Node>
<StgValue><ssdm name="newIndex160"/></StgValue>
</operation>

<operation id="1023" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="9">
<![CDATA[
:26  %newIndex288_cast = zext i9 %newIndex160 to i64

]]></Node>
<StgValue><ssdm name="newIndex288_cast"/></StgValue>
</operation>

<operation id="1024" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dense_13_kernel_arra_36 = getelementptr [320 x float]* @dense_13_kernel_arra_1, i64 0, i64 %newIndex288_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_36"/></StgValue>
</operation>

<operation id="1025" st_id="108" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_37 = load float* %dense_13_kernel_arra_36, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_37"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1026" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo110 = zext i3 %tmp_578 to i64

]]></Node>
<StgValue><ssdm name="arrayNo110"/></StgValue>
</operation>

<operation id="1027" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_17 = load float* %A_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_17"/></StgValue>
</operation>

<operation id="1028" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_17 = load float* %A_1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_17"/></StgValue>
</operation>

<operation id="1029" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_17 = load float* %A_2_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_17"/></StgValue>
</operation>

<operation id="1030" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_17 = load float* %A_3_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_17"/></StgValue>
</operation>

<operation id="1031" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_17 = load float* %A_4_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_17"/></StgValue>
</operation>

<operation id="1032" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_17 = load float* %A_5_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_17"/></StgValue>
</operation>

<operation id="1033" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_17 = load float* %A_6_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_17"/></StgValue>
</operation>

<operation id="1034" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_17 = load float* %A_7_addr_17, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_17"/></StgValue>
</operation>

<operation id="1035" st_id="109" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_375 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_17, float %A_1_load_17, float %A_2_load_17, float %A_3_load_17, float %A_4_load_17, float %A_5_load_17, float %A_6_load_17, float %A_7_load_17, i64 %arrayNo110)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1036" st_id="109" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_37 = load float* %dense_13_kernel_arra_36, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_37"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1037" st_id="110" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_6 = fmul float %tmp_375, %dense_13_kernel_arra_37

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1038" st_id="111" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_6 = fmul float %tmp_375, %dense_13_kernel_arra_37

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1039" st_id="112" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_6 = fmul float %tmp_375, %dense_13_kernel_arra_37

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1040" st_id="113" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_6 = fmul float %tmp_375, %dense_13_kernel_arra_37

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1041" st_id="114" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_6 = fmul float %tmp_375, %dense_13_kernel_arra_37

]]></Node>
<StgValue><ssdm name="tmp_36_0_6"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1042" st_id="115" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1043" st_id="116" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1044" st_id="117" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1045" st_id="118" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1046" st_id="119" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1047" st_id="120" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1048" st_id="121" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1049" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_346 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1050" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="122" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_6 = fadd float %sum1_0_6, %tmp_36_0_6

]]></Node>
<StgValue><ssdm name="sum_1_0_6"/></StgValue>
</operation>

<operation id="1052" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:31  %empty_259 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_346)

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="1053" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1054" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch206:2  %j_14_0_9 = or i7 %tmp_550, 7

]]></Node>
<StgValue><ssdm name="j_14_0_9"/></StgValue>
</operation>

<operation id="1055" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="7">
<![CDATA[
branch206:3  %j_14_0_17_cast = zext i7 %j_14_0_9 to i64

]]></Node>
<StgValue><ssdm name="j_14_0_17_cast"/></StgValue>
</operation>

<operation id="1056" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch206:4  %d_addr_83 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_0_17_cast

]]></Node>
<StgValue><ssdm name="d_addr_83"/></StgValue>
</operation>

<operation id="1057" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="7">
<![CDATA[
branch206:5  %d_load_83 = load float* %d_addr_83, align 4

]]></Node>
<StgValue><ssdm name="d_load_83"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1058" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch206:0  %C_6_addr = getelementptr [16 x float]* %C_6, i64 0, i64 %newIndex245_cast

]]></Node>
<StgValue><ssdm name="C_6_addr"/></StgValue>
</operation>

<operation id="1059" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch206:1  store float %sum1_0_6, float* %C_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1060" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="7">
<![CDATA[
branch206:5  %d_load_83 = load float* %d_addr_83, align 4

]]></Node>
<StgValue><ssdm name="d_load_83"/></StgValue>
</operation>

<operation id="1061" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch206:6  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1062" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_0_7 = phi float [ %d_load_83, %branch206 ], [ %sum_1_0_7, %19 ]

]]></Node>
<StgValue><ssdm name="sum1_0_7"/></StgValue>
</operation>

<operation id="1063" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_0_7 = phi i5 [ 0, %branch206 ], [ %k_2_0_7, %19 ]

]]></Node>
<StgValue><ssdm name="k_0_7"/></StgValue>
</operation>

<operation id="1064" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_0_7 = icmp eq i5 %k_0_7, -12

]]></Node>
<StgValue><ssdm name="exitcond_0_7"/></StgValue>
</operation>

<operation id="1065" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_260 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="1066" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_0_7 = add i5 %k_0_7, 1

]]></Node>
<StgValue><ssdm name="k_2_0_7"/></StgValue>
</operation>

<operation id="1067" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_7, label %branch199, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1068" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_0_7_cast = zext i5 %k_0_7 to i9

]]></Node>
<StgValue><ssdm name="k_0_7_cast"/></StgValue>
</operation>

<operation id="1069" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_582 = trunc i5 %k_0_7 to i3

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="1070" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_0_7 = add i9 %inneridx, %k_0_7_cast

]]></Node>
<StgValue><ssdm name="sum5_0_7"/></StgValue>
</operation>

<operation id="1071" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex167 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_0_7, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex167"/></StgValue>
</operation>

<operation id="1072" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex295_cast = zext i6 %newIndex167 to i64

]]></Node>
<StgValue><ssdm name="newIndex295_cast"/></StgValue>
</operation>

<operation id="1073" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_21 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex295_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_21"/></StgValue>
</operation>

<operation id="1074" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_21 = load float* %A_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_21"/></StgValue>
</operation>

<operation id="1075" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_21 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex295_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_21"/></StgValue>
</operation>

<operation id="1076" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_21 = load float* %A_1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_21"/></StgValue>
</operation>

<operation id="1077" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_21 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex295_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_21"/></StgValue>
</operation>

<operation id="1078" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_21 = load float* %A_2_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_21"/></StgValue>
</operation>

<operation id="1079" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_21 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex295_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_21"/></StgValue>
</operation>

<operation id="1080" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_21 = load float* %A_3_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_21"/></StgValue>
</operation>

<operation id="1081" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_21 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex295_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_21"/></StgValue>
</operation>

<operation id="1082" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_21 = load float* %A_4_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_21"/></StgValue>
</operation>

<operation id="1083" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_21 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex295_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_21"/></StgValue>
</operation>

<operation id="1084" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_21 = load float* %A_5_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_21"/></StgValue>
</operation>

<operation id="1085" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_21 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex295_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_21"/></StgValue>
</operation>

<operation id="1086" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_21 = load float* %A_6_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_21"/></StgValue>
</operation>

<operation id="1087" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_21 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex295_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_21"/></StgValue>
</operation>

<operation id="1088" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_21 = load float* %A_7_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_21"/></StgValue>
</operation>

<operation id="1089" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:25  %newIndex168 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_0_7, i4 %tmp_144)

]]></Node>
<StgValue><ssdm name="newIndex168"/></StgValue>
</operation>

<operation id="1090" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="9">
<![CDATA[
:26  %newIndex296_cast = zext i9 %newIndex168 to i64

]]></Node>
<StgValue><ssdm name="newIndex296_cast"/></StgValue>
</operation>

<operation id="1091" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dense_13_kernel_arra_38 = getelementptr [320 x float]* @dense_13_kernel_arra, i64 0, i64 %newIndex296_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_38"/></StgValue>
</operation>

<operation id="1092" st_id="125" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_39 = load float* %dense_13_kernel_arra_38, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_39"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1093" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo114 = zext i3 %tmp_582 to i64

]]></Node>
<StgValue><ssdm name="arrayNo114"/></StgValue>
</operation>

<operation id="1094" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_21 = load float* %A_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_21"/></StgValue>
</operation>

<operation id="1095" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_21 = load float* %A_1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_21"/></StgValue>
</operation>

<operation id="1096" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_21 = load float* %A_2_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_21"/></StgValue>
</operation>

<operation id="1097" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_21 = load float* %A_3_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_21"/></StgValue>
</operation>

<operation id="1098" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_21 = load float* %A_4_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_21"/></StgValue>
</operation>

<operation id="1099" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_21 = load float* %A_5_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_21"/></StgValue>
</operation>

<operation id="1100" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_21 = load float* %A_6_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_21"/></StgValue>
</operation>

<operation id="1101" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_21 = load float* %A_7_addr_21, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_21"/></StgValue>
</operation>

<operation id="1102" st_id="126" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_379 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_21, float %A_1_load_21, float %A_2_load_21, float %A_3_load_21, float %A_4_load_21, float %A_5_load_21, float %A_6_load_21, float %A_7_load_21, i64 %arrayNo114)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="1103" st_id="126" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_39 = load float* %dense_13_kernel_arra_38, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_39"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1104" st_id="127" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_7 = fmul float %tmp_379, %dense_13_kernel_arra_39

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1105" st_id="128" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_7 = fmul float %tmp_379, %dense_13_kernel_arra_39

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1106" st_id="129" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_7 = fmul float %tmp_379, %dense_13_kernel_arra_39

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1107" st_id="130" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_7 = fmul float %tmp_379, %dense_13_kernel_arra_39

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1108" st_id="131" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_0_7 = fmul float %tmp_379, %dense_13_kernel_arra_39

]]></Node>
<StgValue><ssdm name="tmp_36_0_7"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1109" st_id="132" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1110" st_id="133" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1111" st_id="134" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1112" st_id="135" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1113" st_id="136" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1114" st_id="137" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1115" st_id="138" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1116" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_354 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1117" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1118" st_id="139" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_0_7 = fadd float %sum1_0_7, %tmp_36_0_7

]]></Node>
<StgValue><ssdm name="sum_1_0_7"/></StgValue>
</operation>

<operation id="1119" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:31  %empty_261 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_354)

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="1120" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1121" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch199:0  %C_7_addr = getelementptr [16 x float]* %C_7, i64 0, i64 %newIndex245_cast

]]></Node>
<StgValue><ssdm name="C_7_addr"/></StgValue>
</operation>

<operation id="1122" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch199:1  store float %sum1_0_7, float* %C_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1123" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch199:2  %j_14_0_7 = add i8 %j, 8

]]></Node>
<StgValue><ssdm name="j_14_0_7"/></StgValue>
</operation>

<operation id="1124" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch199:3  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1125" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %j_1 = phi i8 [ 0, %41 ], [ %j_14_1_7, %branch135 ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="1126" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond1_1 = icmp eq i8 %j_1, -128

]]></Node>
<StgValue><ssdm name="exitcond1_1"/></StgValue>
</operation>

<operation id="1127" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_262 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="1128" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_1, label %40, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1129" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1533">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="8">
<![CDATA[
:2  %j_1_cast9 = zext i8 %j_1 to i64

]]></Node>
<StgValue><ssdm name="j_1_cast9"/></StgValue>
</operation>

<operation id="1130" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1533">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %d_addr_64 = getelementptr [128 x float]* %d, i64 0, i64 %j_1_cast9

]]></Node>
<StgValue><ssdm name="d_addr_64"/></StgValue>
</operation>

<operation id="1131" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1533">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="7">
<![CDATA[
:5  %d_load_64 = load float* %d_addr_64, align 4

]]></Node>
<StgValue><ssdm name="d_load_64"/></StgValue>
</operation>

<operation id="1132" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_8 = or i64 %i, 2

]]></Node>
<StgValue><ssdm name="i_33_8"/></StgValue>
</operation>

<operation id="1133" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %i_33_8_cast = or i9 %tmp, 2

]]></Node>
<StgValue><ssdm name="i_33_8_cast"/></StgValue>
</operation>

<operation id="1134" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond2_2 = icmp eq i64 %i_33_8, %outrows_read

]]></Node>
<StgValue><ssdm name="exitcond2_2"/></StgValue>
</operation>

<operation id="1135" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2_2, label %82, label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1136" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_555 = shl i9 %i_33_8_cast, 4

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="1137" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_556 = shl i9 %i_33_8_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="1138" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %inneridx_2 = add i9 %tmp_555, %tmp_556

]]></Node>
<StgValue><ssdm name="inneridx_2"/></StgValue>
</operation>

<operation id="1139" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1140" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="8">
<![CDATA[
:0  %j_1_cast7 = zext i8 %j_1 to i12

]]></Node>
<StgValue><ssdm name="j_1_cast7"/></StgValue>
</operation>

<operation id="1141" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="7" op_0_bw="8">
<![CDATA[
:1  %tmp_554 = trunc i8 %j_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="1142" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="8">
<![CDATA[
:3  %j_1_cast = zext i8 %j_1 to i9

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="1143" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="7">
<![CDATA[
:5  %d_load_64 = load float* %d_addr_64, align 4

]]></Node>
<StgValue><ssdm name="d_load_64"/></StgValue>
</operation>

<operation id="1144" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1145" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_1 = phi float [ %d_load_64, %23 ], [ %sum_1_1, %25 ]

]]></Node>
<StgValue><ssdm name="sum1_1"/></StgValue>
</operation>

<operation id="1146" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_1 = phi i5 [ 0, %23 ], [ %k_2_1, %25 ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="1147" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_1 = icmp eq i5 %k_1, -12

]]></Node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="1148" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_263 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="1149" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_1 = add i5 %k_1, 1

]]></Node>
<StgValue><ssdm name="k_2_1"/></StgValue>
</operation>

<operation id="1150" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1, label %branch184, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1151" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_1_cast = zext i5 %k_1 to i9

]]></Node>
<StgValue><ssdm name="k_1_cast"/></StgValue>
</operation>

<operation id="1152" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_558 = trunc i5 %k_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="1153" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_1 = add i9 %k_1_cast, %inneridx_1

]]></Node>
<StgValue><ssdm name="sum5_1"/></StgValue>
</operation>

<operation id="1154" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex126 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex126"/></StgValue>
</operation>

<operation id="1155" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
:26  %tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %k_1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1156" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:27  %sum8_1 = add i12 %tmp_1, %j_1_cast7

]]></Node>
<StgValue><ssdm name="sum8_1"/></StgValue>
</operation>

<operation id="1157" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %newIndex127 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sum8_1, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="newIndex127"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1158" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex249_cast = zext i6 %newIndex126 to i64

]]></Node>
<StgValue><ssdm name="newIndex249_cast"/></StgValue>
</operation>

<operation id="1159" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_2 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex249_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_2"/></StgValue>
</operation>

<operation id="1160" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_2 = load float* %A_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_2"/></StgValue>
</operation>

<operation id="1161" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_2 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex249_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_2"/></StgValue>
</operation>

<operation id="1162" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_2 = load float* %A_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_2"/></StgValue>
</operation>

<operation id="1163" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_2 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex249_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_2"/></StgValue>
</operation>

<operation id="1164" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_2 = load float* %A_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_2"/></StgValue>
</operation>

<operation id="1165" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_2 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex249_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_2"/></StgValue>
</operation>

<operation id="1166" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_2 = load float* %A_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_2"/></StgValue>
</operation>

<operation id="1167" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_2 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex249_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_2"/></StgValue>
</operation>

<operation id="1168" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_2 = load float* %A_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_2"/></StgValue>
</operation>

<operation id="1169" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_2 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex249_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_2"/></StgValue>
</operation>

<operation id="1170" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_2 = load float* %A_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_2"/></StgValue>
</operation>

<operation id="1171" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_2 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex249_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_2"/></StgValue>
</operation>

<operation id="1172" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_2 = load float* %A_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_2"/></StgValue>
</operation>

<operation id="1173" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_2 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex249_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_2"/></StgValue>
</operation>

<operation id="1174" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_2 = load float* %A_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_2"/></StgValue>
</operation>

<operation id="1175" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="9">
<![CDATA[
:29  %newIndex250_cast = zext i9 %newIndex127 to i64

]]></Node>
<StgValue><ssdm name="newIndex250_cast"/></StgValue>
</operation>

<operation id="1176" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %dense_13_kernel_arra_40 = getelementptr [320 x float]* @dense_13_kernel_arra_7, i64 0, i64 %newIndex250_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_40"/></StgValue>
</operation>

<operation id="1177" st_id="144" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="9">
<![CDATA[
:31  %dense_13_kernel_arra_41 = load float* %dense_13_kernel_arra_40, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_41"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1178" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc = xor i3 %tmp_558, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc"/></StgValue>
</operation>

<operation id="1179" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo95 = zext i3 %arrayNo_trunc to i64

]]></Node>
<StgValue><ssdm name="arrayNo95"/></StgValue>
</operation>

<operation id="1180" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_2 = load float* %A_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_2"/></StgValue>
</operation>

<operation id="1181" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_2 = load float* %A_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_2"/></StgValue>
</operation>

<operation id="1182" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_2 = load float* %A_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_2"/></StgValue>
</operation>

<operation id="1183" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_2 = load float* %A_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_2"/></StgValue>
</operation>

<operation id="1184" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_2 = load float* %A_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_2"/></StgValue>
</operation>

<operation id="1185" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_2 = load float* %A_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_2"/></StgValue>
</operation>

<operation id="1186" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_2 = load float* %A_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_2"/></StgValue>
</operation>

<operation id="1187" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_2 = load float* %A_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_2"/></StgValue>
</operation>

<operation id="1188" st_id="145" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_345 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_2, float %A_1_load_2, float %A_2_load_2, float %A_3_load_2, float %A_4_load_2, float %A_5_load_2, float %A_6_load_2, float %A_7_load_2, i64 %arrayNo95)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1189" st_id="145" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="9">
<![CDATA[
:31  %dense_13_kernel_arra_41 = load float* %dense_13_kernel_arra_40, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_41"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1190" st_id="146" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_36_1 = fmul float %tmp_345, %dense_13_kernel_arra_41

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1191" st_id="147" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_36_1 = fmul float %tmp_345, %dense_13_kernel_arra_41

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1192" st_id="148" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_36_1 = fmul float %tmp_345, %dense_13_kernel_arra_41

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1193" st_id="149" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_36_1 = fmul float %tmp_345, %dense_13_kernel_arra_41

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1194" st_id="150" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_36_1 = fmul float %tmp_345, %dense_13_kernel_arra_41

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1195" st_id="151" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1196" st_id="152" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1197" st_id="153" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1198" st_id="154" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1199" st_id="155" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1200" st_id="156" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1201" st_id="157" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1202" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_316 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1203" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="158" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_1 = fadd float %sum1_1, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="1205" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:34  %empty_264 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_316)

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="1206" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1207" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
branch184:0  %sum2_1 = add i9 %j_1_cast, 128

]]></Node>
<StgValue><ssdm name="sum2_1"/></StgValue>
</operation>

<operation id="1208" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch184:1  %newIndex125 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum2_1, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex125"/></StgValue>
</operation>

<operation id="1209" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="6">
<![CDATA[
branch184:2  %newIndex248_cast = zext i6 %newIndex125 to i64

]]></Node>
<StgValue><ssdm name="newIndex248_cast"/></StgValue>
</operation>

<operation id="1210" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch184:3  %C_0_addr_1 = getelementptr [16 x float]* %C_0, i64 0, i64 %newIndex248_cast

]]></Node>
<StgValue><ssdm name="C_0_addr_1"/></StgValue>
</operation>

<operation id="1211" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch184:4  store float %sum1_1, float* %C_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch184:5  %j_14_1_s = or i7 %tmp_554, 1

]]></Node>
<StgValue><ssdm name="j_14_1_s"/></StgValue>
</operation>

<operation id="1213" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="7">
<![CDATA[
branch184:6  %j_14_1_cast = zext i7 %j_14_1_s to i64

]]></Node>
<StgValue><ssdm name="j_14_1_cast"/></StgValue>
</operation>

<operation id="1214" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch184:7  %d_addr_66 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_cast

]]></Node>
<StgValue><ssdm name="d_addr_66"/></StgValue>
</operation>

<operation id="1215" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="7">
<![CDATA[
branch184:8  %d_load_66 = load float* %d_addr_66, align 4

]]></Node>
<StgValue><ssdm name="d_load_66"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1216" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="7">
<![CDATA[
branch184:8  %d_load_66 = load float* %d_addr_66, align 4

]]></Node>
<StgValue><ssdm name="d_load_66"/></StgValue>
</operation>

<operation id="1217" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
branch184:9  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1218" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_1_1 = phi float [ %d_load_66, %branch184 ], [ %sum_1_1_1, %27 ]

]]></Node>
<StgValue><ssdm name="sum1_1_1"/></StgValue>
</operation>

<operation id="1219" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_1_1 = phi i5 [ 0, %branch184 ], [ %k_2_1_1, %27 ]

]]></Node>
<StgValue><ssdm name="k_1_1"/></StgValue>
</operation>

<operation id="1220" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_1_1 = icmp eq i5 %k_1_1, -12

]]></Node>
<StgValue><ssdm name="exitcond_1_1"/></StgValue>
</operation>

<operation id="1221" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_265 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="1222" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_1_1 = add i5 %k_1_1, 1

]]></Node>
<StgValue><ssdm name="k_2_1_1"/></StgValue>
</operation>

<operation id="1223" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_1, label %branch177, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_1_1_cast = zext i5 %k_1_1 to i9

]]></Node>
<StgValue><ssdm name="k_1_1_cast"/></StgValue>
</operation>

<operation id="1225" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_563 = trunc i5 %k_1_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="1226" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_1_1 = add i9 %inneridx_1, %k_1_1_cast

]]></Node>
<StgValue><ssdm name="sum5_1_1"/></StgValue>
</operation>

<operation id="1227" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex131 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_1, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex131"/></StgValue>
</operation>

<operation id="1228" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex256_cast = zext i6 %newIndex131 to i64

]]></Node>
<StgValue><ssdm name="newIndex256_cast"/></StgValue>
</operation>

<operation id="1229" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_4 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex256_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_4"/></StgValue>
</operation>

<operation id="1230" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_4 = load float* %A_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_4"/></StgValue>
</operation>

<operation id="1231" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_4 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex256_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_4"/></StgValue>
</operation>

<operation id="1232" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_4 = load float* %A_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_4"/></StgValue>
</operation>

<operation id="1233" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_4 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex256_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_4"/></StgValue>
</operation>

<operation id="1234" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_4 = load float* %A_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_4"/></StgValue>
</operation>

<operation id="1235" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_4 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex256_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_4"/></StgValue>
</operation>

<operation id="1236" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_4 = load float* %A_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_4"/></StgValue>
</operation>

<operation id="1237" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_4 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex256_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_4"/></StgValue>
</operation>

<operation id="1238" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_4 = load float* %A_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_4"/></StgValue>
</operation>

<operation id="1239" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_4 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex256_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_4"/></StgValue>
</operation>

<operation id="1240" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_4 = load float* %A_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_4"/></StgValue>
</operation>

<operation id="1241" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_4 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex256_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_4"/></StgValue>
</operation>

<operation id="1242" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_4 = load float* %A_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_4"/></StgValue>
</operation>

<operation id="1243" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_4 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex256_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_4"/></StgValue>
</operation>

<operation id="1244" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_4 = load float* %A_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_4"/></StgValue>
</operation>

<operation id="1245" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_150 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j_1, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1246" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:27  %newIndex132 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_1, i4 %tmp_150)

]]></Node>
<StgValue><ssdm name="newIndex132"/></StgValue>
</operation>

<operation id="1247" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="9">
<![CDATA[
:28  %newIndex257_cast = zext i9 %newIndex132 to i64

]]></Node>
<StgValue><ssdm name="newIndex257_cast"/></StgValue>
</operation>

<operation id="1248" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %dense_13_kernel_arra_42 = getelementptr [320 x float]* @dense_13_kernel_arra_6, i64 0, i64 %newIndex257_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_42"/></StgValue>
</operation>

<operation id="1249" st_id="161" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="9">
<![CDATA[
:30  %dense_13_kernel_arra_43 = load float* %dense_13_kernel_arra_42, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_43"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1250" st_id="162" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc16 = xor i3 %tmp_563, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc16"/></StgValue>
</operation>

<operation id="1251" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo97 = zext i3 %arrayNo_trunc16 to i64

]]></Node>
<StgValue><ssdm name="arrayNo97"/></StgValue>
</operation>

<operation id="1252" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_4 = load float* %A_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_4"/></StgValue>
</operation>

<operation id="1253" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_4 = load float* %A_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_4"/></StgValue>
</operation>

<operation id="1254" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_4 = load float* %A_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_4"/></StgValue>
</operation>

<operation id="1255" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_4 = load float* %A_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_4"/></StgValue>
</operation>

<operation id="1256" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_4 = load float* %A_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_4"/></StgValue>
</operation>

<operation id="1257" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_4 = load float* %A_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_4"/></StgValue>
</operation>

<operation id="1258" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_4 = load float* %A_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_4"/></StgValue>
</operation>

<operation id="1259" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_4 = load float* %A_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_4"/></StgValue>
</operation>

<operation id="1260" st_id="162" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_349 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_4, float %A_1_load_4, float %A_2_load_4, float %A_3_load_4, float %A_4_load_4, float %A_5_load_4, float %A_6_load_4, float %A_7_load_4, i64 %arrayNo97)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1261" st_id="162" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="9">
<![CDATA[
:30  %dense_13_kernel_arra_43 = load float* %dense_13_kernel_arra_42, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_43"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1262" st_id="163" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_1_1 = fmul float %tmp_349, %dense_13_kernel_arra_43

]]></Node>
<StgValue><ssdm name="tmp_36_1_1"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1263" st_id="164" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_1_1 = fmul float %tmp_349, %dense_13_kernel_arra_43

]]></Node>
<StgValue><ssdm name="tmp_36_1_1"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1264" st_id="165" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_1_1 = fmul float %tmp_349, %dense_13_kernel_arra_43

]]></Node>
<StgValue><ssdm name="tmp_36_1_1"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1265" st_id="166" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_1_1 = fmul float %tmp_349, %dense_13_kernel_arra_43

]]></Node>
<StgValue><ssdm name="tmp_36_1_1"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1266" st_id="167" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_1_1 = fmul float %tmp_349, %dense_13_kernel_arra_43

]]></Node>
<StgValue><ssdm name="tmp_36_1_1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1267" st_id="168" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1268" st_id="169" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1269" st_id="170" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1270" st_id="171" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1271" st_id="172" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1272" st_id="173" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1273" st_id="174" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1274" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_320 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="1275" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1276" st_id="175" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_1_1 = fadd float %sum1_1_1, %tmp_36_1_1

]]></Node>
<StgValue><ssdm name="sum_1_1_1"/></StgValue>
</operation>

<operation id="1277" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:33  %empty_266 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_320)

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="1278" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1279" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch177:5  %j_14_1_3 = or i7 %tmp_554, 2

]]></Node>
<StgValue><ssdm name="j_14_1_3"/></StgValue>
</operation>

<operation id="1280" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="7">
<![CDATA[
branch177:6  %j_14_1_12_cast = zext i7 %j_14_1_3 to i64

]]></Node>
<StgValue><ssdm name="j_14_1_12_cast"/></StgValue>
</operation>

<operation id="1281" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch177:7  %d_addr_69 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_12_cast

]]></Node>
<StgValue><ssdm name="d_addr_69"/></StgValue>
</operation>

<operation id="1282" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="7">
<![CDATA[
branch177:8  %d_load_69 = load float* %d_addr_69, align 4

]]></Node>
<StgValue><ssdm name="d_load_69"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1283" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch177:0  %tmp_149 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j_1, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1284" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
branch177:1  %newIndex130 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 1, i4 %tmp_149)

]]></Node>
<StgValue><ssdm name="newIndex130"/></StgValue>
</operation>

<operation id="1285" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="9">
<![CDATA[
branch177:2  %newIndex255_cast = zext i9 %newIndex130 to i64

]]></Node>
<StgValue><ssdm name="newIndex255_cast"/></StgValue>
</operation>

<operation id="1286" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch177:3  %C_1_addr_1 = getelementptr [16 x float]* %C_1, i64 0, i64 %newIndex255_cast

]]></Node>
<StgValue><ssdm name="C_1_addr_1"/></StgValue>
</operation>

<operation id="1287" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch177:4  store float %sum1_1_1, float* %C_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1288" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="7">
<![CDATA[
branch177:8  %d_load_69 = load float* %d_addr_69, align 4

]]></Node>
<StgValue><ssdm name="d_load_69"/></StgValue>
</operation>

<operation id="1289" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
branch177:9  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1290" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_1_2 = phi float [ %d_load_69, %branch177 ], [ %sum_1_1_2, %29 ]

]]></Node>
<StgValue><ssdm name="sum1_1_2"/></StgValue>
</operation>

<operation id="1291" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_1_2 = phi i5 [ 0, %branch177 ], [ %k_2_1_2, %29 ]

]]></Node>
<StgValue><ssdm name="k_1_2"/></StgValue>
</operation>

<operation id="1292" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_1_2 = icmp eq i5 %k_1_2, -12

]]></Node>
<StgValue><ssdm name="exitcond_1_2"/></StgValue>
</operation>

<operation id="1293" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_267 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="1294" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_1_2 = add i5 %k_1_2, 1

]]></Node>
<StgValue><ssdm name="k_2_1_2"/></StgValue>
</operation>

<operation id="1295" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_2, label %branch170, label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1296" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_1_2_cast = zext i5 %k_1_2 to i9

]]></Node>
<StgValue><ssdm name="k_1_2_cast"/></StgValue>
</operation>

<operation id="1297" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_567 = trunc i5 %k_1_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="1298" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_1_2 = add i9 %inneridx_1, %k_1_2_cast

]]></Node>
<StgValue><ssdm name="sum5_1_2"/></StgValue>
</operation>

<operation id="1299" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex138 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_2, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex138"/></StgValue>
</operation>

<operation id="1300" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex263_cast = zext i6 %newIndex138 to i64

]]></Node>
<StgValue><ssdm name="newIndex263_cast"/></StgValue>
</operation>

<operation id="1301" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_7 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex263_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_7"/></StgValue>
</operation>

<operation id="1302" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_7 = load float* %A_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_7"/></StgValue>
</operation>

<operation id="1303" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_7 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex263_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_7"/></StgValue>
</operation>

<operation id="1304" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_7 = load float* %A_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_7"/></StgValue>
</operation>

<operation id="1305" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_7 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex263_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_7"/></StgValue>
</operation>

<operation id="1306" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_7 = load float* %A_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_7"/></StgValue>
</operation>

<operation id="1307" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_7 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex263_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_7"/></StgValue>
</operation>

<operation id="1308" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_7 = load float* %A_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_7"/></StgValue>
</operation>

<operation id="1309" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_7 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex263_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_7"/></StgValue>
</operation>

<operation id="1310" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_7 = load float* %A_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_7"/></StgValue>
</operation>

<operation id="1311" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_7 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex263_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_7"/></StgValue>
</operation>

<operation id="1312" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_7 = load float* %A_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_7"/></StgValue>
</operation>

<operation id="1313" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_7 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex263_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_7"/></StgValue>
</operation>

<operation id="1314" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_7 = load float* %A_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_7"/></StgValue>
</operation>

<operation id="1315" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_7 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex263_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_7"/></StgValue>
</operation>

<operation id="1316" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_7 = load float* %A_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_7"/></StgValue>
</operation>

<operation id="1317" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex139 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_2, i4 %tmp_149)

]]></Node>
<StgValue><ssdm name="newIndex139"/></StgValue>
</operation>

<operation id="1318" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex264_cast = zext i9 %newIndex139 to i64

]]></Node>
<StgValue><ssdm name="newIndex264_cast"/></StgValue>
</operation>

<operation id="1319" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_44 = getelementptr [320 x float]* @dense_13_kernel_arra_5, i64 0, i64 %newIndex264_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_44"/></StgValue>
</operation>

<operation id="1320" st_id="178" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_45 = load float* %dense_13_kernel_arra_44, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_45"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1321" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc17 = xor i3 %tmp_567, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc17"/></StgValue>
</operation>

<operation id="1322" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo100 = zext i3 %arrayNo_trunc17 to i64

]]></Node>
<StgValue><ssdm name="arrayNo100"/></StgValue>
</operation>

<operation id="1323" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_7 = load float* %A_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_7"/></StgValue>
</operation>

<operation id="1324" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_7 = load float* %A_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_7"/></StgValue>
</operation>

<operation id="1325" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_7 = load float* %A_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_7"/></StgValue>
</operation>

<operation id="1326" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_7 = load float* %A_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_7"/></StgValue>
</operation>

<operation id="1327" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_7 = load float* %A_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_7"/></StgValue>
</operation>

<operation id="1328" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_7 = load float* %A_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_7"/></StgValue>
</operation>

<operation id="1329" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_7 = load float* %A_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_7"/></StgValue>
</operation>

<operation id="1330" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_7 = load float* %A_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_7"/></StgValue>
</operation>

<operation id="1331" st_id="179" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_355 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_7, float %A_1_load_7, float %A_2_load_7, float %A_3_load_7, float %A_4_load_7, float %A_5_load_7, float %A_6_load_7, float %A_7_load_7, i64 %arrayNo100)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1332" st_id="179" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_45 = load float* %dense_13_kernel_arra_44, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_45"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1333" st_id="180" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_2 = fmul float %tmp_355, %dense_13_kernel_arra_45

]]></Node>
<StgValue><ssdm name="tmp_36_1_2"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1334" st_id="181" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_2 = fmul float %tmp_355, %dense_13_kernel_arra_45

]]></Node>
<StgValue><ssdm name="tmp_36_1_2"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1335" st_id="182" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_2 = fmul float %tmp_355, %dense_13_kernel_arra_45

]]></Node>
<StgValue><ssdm name="tmp_36_1_2"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1336" st_id="183" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_2 = fmul float %tmp_355, %dense_13_kernel_arra_45

]]></Node>
<StgValue><ssdm name="tmp_36_1_2"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1337" st_id="184" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_2 = fmul float %tmp_355, %dense_13_kernel_arra_45

]]></Node>
<StgValue><ssdm name="tmp_36_1_2"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1338" st_id="185" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1339" st_id="186" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1340" st_id="187" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1341" st_id="188" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1342" st_id="189" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1343" st_id="190" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1344" st_id="191" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1345" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_326 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1346" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1347" st_id="192" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_2 = fadd float %sum1_1_2, %tmp_36_1_2

]]></Node>
<StgValue><ssdm name="sum_1_1_2"/></StgValue>
</operation>

<operation id="1348" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_268 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_326)

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="1349" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1350" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch170:2  %j_14_1_4 = or i7 %tmp_554, 3

]]></Node>
<StgValue><ssdm name="j_14_1_4"/></StgValue>
</operation>

<operation id="1351" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="7">
<![CDATA[
branch170:3  %j_14_1_13_cast = zext i7 %j_14_1_4 to i64

]]></Node>
<StgValue><ssdm name="j_14_1_13_cast"/></StgValue>
</operation>

<operation id="1352" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch170:4  %d_addr_73 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_13_cast

]]></Node>
<StgValue><ssdm name="d_addr_73"/></StgValue>
</operation>

<operation id="1353" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="7">
<![CDATA[
branch170:5  %d_load_73 = load float* %d_addr_73, align 4

]]></Node>
<StgValue><ssdm name="d_load_73"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1354" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch170:0  %C_2_addr_1 = getelementptr [16 x float]* %C_2, i64 0, i64 %newIndex255_cast

]]></Node>
<StgValue><ssdm name="C_2_addr_1"/></StgValue>
</operation>

<operation id="1355" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch170:1  store float %sum1_1_2, float* %C_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1356" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="7">
<![CDATA[
branch170:5  %d_load_73 = load float* %d_addr_73, align 4

]]></Node>
<StgValue><ssdm name="d_load_73"/></StgValue>
</operation>

<operation id="1357" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
branch170:6  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1358" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_1_3 = phi float [ %d_load_73, %branch170 ], [ %sum_1_1_3, %31 ]

]]></Node>
<StgValue><ssdm name="sum1_1_3"/></StgValue>
</operation>

<operation id="1359" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_1_3 = phi i5 [ 0, %branch170 ], [ %k_2_1_3, %31 ]

]]></Node>
<StgValue><ssdm name="k_1_3"/></StgValue>
</operation>

<operation id="1360" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_1_3 = icmp eq i5 %k_1_3, -12

]]></Node>
<StgValue><ssdm name="exitcond_1_3"/></StgValue>
</operation>

<operation id="1361" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_269 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="1362" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_1_3 = add i5 %k_1_3, 1

]]></Node>
<StgValue><ssdm name="k_2_1_3"/></StgValue>
</operation>

<operation id="1363" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_3, label %branch163, label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1364" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_1_3_cast = zext i5 %k_1_3 to i9

]]></Node>
<StgValue><ssdm name="k_1_3_cast"/></StgValue>
</operation>

<operation id="1365" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_572 = trunc i5 %k_1_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="1366" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_1_3 = add i9 %inneridx_1, %k_1_3_cast

]]></Node>
<StgValue><ssdm name="sum5_1_3"/></StgValue>
</operation>

<operation id="1367" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex147 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_3, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex147"/></StgValue>
</operation>

<operation id="1368" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex272_cast = zext i6 %newIndex147 to i64

]]></Node>
<StgValue><ssdm name="newIndex272_cast"/></StgValue>
</operation>

<operation id="1369" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_11 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex272_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_11"/></StgValue>
</operation>

<operation id="1370" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_11 = load float* %A_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_11"/></StgValue>
</operation>

<operation id="1371" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_11 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex272_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_11"/></StgValue>
</operation>

<operation id="1372" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_11 = load float* %A_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_11"/></StgValue>
</operation>

<operation id="1373" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_11 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex272_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_11"/></StgValue>
</operation>

<operation id="1374" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_11 = load float* %A_2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_11"/></StgValue>
</operation>

<operation id="1375" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_11 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex272_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_11"/></StgValue>
</operation>

<operation id="1376" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_11 = load float* %A_3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_11"/></StgValue>
</operation>

<operation id="1377" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_11 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex272_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_11"/></StgValue>
</operation>

<operation id="1378" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_11 = load float* %A_4_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_11"/></StgValue>
</operation>

<operation id="1379" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_11 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex272_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_11"/></StgValue>
</operation>

<operation id="1380" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_11 = load float* %A_5_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_11"/></StgValue>
</operation>

<operation id="1381" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_11 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex272_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_11"/></StgValue>
</operation>

<operation id="1382" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_11 = load float* %A_6_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_11"/></StgValue>
</operation>

<operation id="1383" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_11 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex272_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_11"/></StgValue>
</operation>

<operation id="1384" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_11 = load float* %A_7_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_11"/></StgValue>
</operation>

<operation id="1385" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex148 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_3, i4 %tmp_149)

]]></Node>
<StgValue><ssdm name="newIndex148"/></StgValue>
</operation>

<operation id="1386" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex273_cast = zext i9 %newIndex148 to i64

]]></Node>
<StgValue><ssdm name="newIndex273_cast"/></StgValue>
</operation>

<operation id="1387" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_46 = getelementptr [320 x float]* @dense_13_kernel_arra_4, i64 0, i64 %newIndex273_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_46"/></StgValue>
</operation>

<operation id="1388" st_id="195" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_47 = load float* %dense_13_kernel_arra_46, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_47"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1389" st_id="196" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc19 = xor i3 %tmp_572, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc19"/></StgValue>
</operation>

<operation id="1390" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo104 = zext i3 %arrayNo_trunc19 to i64

]]></Node>
<StgValue><ssdm name="arrayNo104"/></StgValue>
</operation>

<operation id="1391" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_11 = load float* %A_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_11"/></StgValue>
</operation>

<operation id="1392" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_11 = load float* %A_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_11"/></StgValue>
</operation>

<operation id="1393" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_11 = load float* %A_2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_11"/></StgValue>
</operation>

<operation id="1394" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_11 = load float* %A_3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_11"/></StgValue>
</operation>

<operation id="1395" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_11 = load float* %A_4_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_11"/></StgValue>
</operation>

<operation id="1396" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_11 = load float* %A_5_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_11"/></StgValue>
</operation>

<operation id="1397" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_11 = load float* %A_6_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_11"/></StgValue>
</operation>

<operation id="1398" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_11 = load float* %A_7_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_11"/></StgValue>
</operation>

<operation id="1399" st_id="196" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_363 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_11, float %A_1_load_11, float %A_2_load_11, float %A_3_load_11, float %A_4_load_11, float %A_5_load_11, float %A_6_load_11, float %A_7_load_11, i64 %arrayNo104)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="1400" st_id="196" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_47 = load float* %dense_13_kernel_arra_46, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_47"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1401" st_id="197" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_3 = fmul float %tmp_363, %dense_13_kernel_arra_47

]]></Node>
<StgValue><ssdm name="tmp_36_1_3"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1402" st_id="198" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_3 = fmul float %tmp_363, %dense_13_kernel_arra_47

]]></Node>
<StgValue><ssdm name="tmp_36_1_3"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1403" st_id="199" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_3 = fmul float %tmp_363, %dense_13_kernel_arra_47

]]></Node>
<StgValue><ssdm name="tmp_36_1_3"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1404" st_id="200" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_3 = fmul float %tmp_363, %dense_13_kernel_arra_47

]]></Node>
<StgValue><ssdm name="tmp_36_1_3"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1405" st_id="201" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_3 = fmul float %tmp_363, %dense_13_kernel_arra_47

]]></Node>
<StgValue><ssdm name="tmp_36_1_3"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1406" st_id="202" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1407" st_id="203" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1408" st_id="204" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1409" st_id="205" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1410" st_id="206" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1411" st_id="207" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1412" st_id="208" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1413" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_334 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1414" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1415" st_id="209" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_3 = fadd float %sum1_1_3, %tmp_36_1_3

]]></Node>
<StgValue><ssdm name="sum_1_1_3"/></StgValue>
</operation>

<operation id="1416" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_270 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_334)

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="1417" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1418" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch163:2  %j_14_1_5 = or i7 %tmp_554, 4

]]></Node>
<StgValue><ssdm name="j_14_1_5"/></StgValue>
</operation>

<operation id="1419" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="7">
<![CDATA[
branch163:3  %j_14_1_14_cast = zext i7 %j_14_1_5 to i64

]]></Node>
<StgValue><ssdm name="j_14_1_14_cast"/></StgValue>
</operation>

<operation id="1420" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch163:4  %d_addr_77 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_14_cast

]]></Node>
<StgValue><ssdm name="d_addr_77"/></StgValue>
</operation>

<operation id="1421" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="7">
<![CDATA[
branch163:5  %d_load_77 = load float* %d_addr_77, align 4

]]></Node>
<StgValue><ssdm name="d_load_77"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1422" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch163:0  %C_3_addr_1 = getelementptr [16 x float]* %C_3, i64 0, i64 %newIndex255_cast

]]></Node>
<StgValue><ssdm name="C_3_addr_1"/></StgValue>
</operation>

<operation id="1423" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch163:1  store float %sum1_1_3, float* %C_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1424" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="7">
<![CDATA[
branch163:5  %d_load_77 = load float* %d_addr_77, align 4

]]></Node>
<StgValue><ssdm name="d_load_77"/></StgValue>
</operation>

<operation id="1425" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
branch163:6  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1426" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_1_4 = phi float [ %d_load_77, %branch163 ], [ %sum_1_1_4, %33 ]

]]></Node>
<StgValue><ssdm name="sum1_1_4"/></StgValue>
</operation>

<operation id="1427" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_1_4 = phi i5 [ 0, %branch163 ], [ %k_2_1_4, %33 ]

]]></Node>
<StgValue><ssdm name="k_1_4"/></StgValue>
</operation>

<operation id="1428" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_1_4 = icmp eq i5 %k_1_4, -12

]]></Node>
<StgValue><ssdm name="exitcond_1_4"/></StgValue>
</operation>

<operation id="1429" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_271 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="1430" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_1_4 = add i5 %k_1_4, 1

]]></Node>
<StgValue><ssdm name="k_2_1_4"/></StgValue>
</operation>

<operation id="1431" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_4, label %branch156, label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1432" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_1_4_cast = zext i5 %k_1_4 to i9

]]></Node>
<StgValue><ssdm name="k_1_4_cast"/></StgValue>
</operation>

<operation id="1433" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_576 = trunc i5 %k_1_4 to i3

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="1434" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_1_4 = add i9 %inneridx_1, %k_1_4_cast

]]></Node>
<StgValue><ssdm name="sum5_1_4"/></StgValue>
</operation>

<operation id="1435" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex155 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_4, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex155"/></StgValue>
</operation>

<operation id="1436" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex281_cast = zext i6 %newIndex155 to i64

]]></Node>
<StgValue><ssdm name="newIndex281_cast"/></StgValue>
</operation>

<operation id="1437" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_15 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex281_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_15"/></StgValue>
</operation>

<operation id="1438" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_15 = load float* %A_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_15"/></StgValue>
</operation>

<operation id="1439" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_15 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex281_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_15"/></StgValue>
</operation>

<operation id="1440" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_15 = load float* %A_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_15"/></StgValue>
</operation>

<operation id="1441" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_15 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex281_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_15"/></StgValue>
</operation>

<operation id="1442" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_15 = load float* %A_2_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_15"/></StgValue>
</operation>

<operation id="1443" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_15 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex281_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_15"/></StgValue>
</operation>

<operation id="1444" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_15 = load float* %A_3_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_15"/></StgValue>
</operation>

<operation id="1445" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_15 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex281_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_15"/></StgValue>
</operation>

<operation id="1446" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_15 = load float* %A_4_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_15"/></StgValue>
</operation>

<operation id="1447" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_15 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex281_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_15"/></StgValue>
</operation>

<operation id="1448" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_15 = load float* %A_5_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_15"/></StgValue>
</operation>

<operation id="1449" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_15 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex281_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_15"/></StgValue>
</operation>

<operation id="1450" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_15 = load float* %A_6_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_15"/></StgValue>
</operation>

<operation id="1451" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_15 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex281_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_15"/></StgValue>
</operation>

<operation id="1452" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_15 = load float* %A_7_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_15"/></StgValue>
</operation>

<operation id="1453" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex156 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_4, i4 %tmp_149)

]]></Node>
<StgValue><ssdm name="newIndex156"/></StgValue>
</operation>

<operation id="1454" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex282_cast = zext i9 %newIndex156 to i64

]]></Node>
<StgValue><ssdm name="newIndex282_cast"/></StgValue>
</operation>

<operation id="1455" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_48 = getelementptr [320 x float]* @dense_13_kernel_arra_3, i64 0, i64 %newIndex282_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_48"/></StgValue>
</operation>

<operation id="1456" st_id="212" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_49 = load float* %dense_13_kernel_arra_48, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_49"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1457" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc21 = xor i3 %tmp_576, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc21"/></StgValue>
</operation>

<operation id="1458" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo108 = zext i3 %arrayNo_trunc21 to i64

]]></Node>
<StgValue><ssdm name="arrayNo108"/></StgValue>
</operation>

<operation id="1459" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_15 = load float* %A_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_15"/></StgValue>
</operation>

<operation id="1460" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_15 = load float* %A_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_15"/></StgValue>
</operation>

<operation id="1461" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_15 = load float* %A_2_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_15"/></StgValue>
</operation>

<operation id="1462" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_15 = load float* %A_3_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_15"/></StgValue>
</operation>

<operation id="1463" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_15 = load float* %A_4_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_15"/></StgValue>
</operation>

<operation id="1464" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_15 = load float* %A_5_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_15"/></StgValue>
</operation>

<operation id="1465" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_15 = load float* %A_6_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_15"/></StgValue>
</operation>

<operation id="1466" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_15 = load float* %A_7_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_15"/></StgValue>
</operation>

<operation id="1467" st_id="213" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_371 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_15, float %A_1_load_15, float %A_2_load_15, float %A_3_load_15, float %A_4_load_15, float %A_5_load_15, float %A_6_load_15, float %A_7_load_15, i64 %arrayNo108)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="1468" st_id="213" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_49 = load float* %dense_13_kernel_arra_48, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_49"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1469" st_id="214" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_4 = fmul float %tmp_371, %dense_13_kernel_arra_49

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1470" st_id="215" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_4 = fmul float %tmp_371, %dense_13_kernel_arra_49

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1471" st_id="216" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_4 = fmul float %tmp_371, %dense_13_kernel_arra_49

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1472" st_id="217" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_4 = fmul float %tmp_371, %dense_13_kernel_arra_49

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1473" st_id="218" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_4 = fmul float %tmp_371, %dense_13_kernel_arra_49

]]></Node>
<StgValue><ssdm name="tmp_36_1_4"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1474" st_id="219" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1475" st_id="220" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1476" st_id="221" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1477" st_id="222" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1478" st_id="223" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1479" st_id="224" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1480" st_id="225" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1481" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_342 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1482" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1483" st_id="226" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_4 = fadd float %sum1_1_4, %tmp_36_1_4

]]></Node>
<StgValue><ssdm name="sum_1_1_4"/></StgValue>
</operation>

<operation id="1484" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_272 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_342)

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="1485" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1486" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch156:2  %j_14_1_6 = or i7 %tmp_554, 5

]]></Node>
<StgValue><ssdm name="j_14_1_6"/></StgValue>
</operation>

<operation id="1487" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="7">
<![CDATA[
branch156:3  %j_14_1_15_cast = zext i7 %j_14_1_6 to i64

]]></Node>
<StgValue><ssdm name="j_14_1_15_cast"/></StgValue>
</operation>

<operation id="1488" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch156:4  %d_addr_81 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_15_cast

]]></Node>
<StgValue><ssdm name="d_addr_81"/></StgValue>
</operation>

<operation id="1489" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="7">
<![CDATA[
branch156:5  %d_load_81 = load float* %d_addr_81, align 4

]]></Node>
<StgValue><ssdm name="d_load_81"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1490" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch156:0  %C_4_addr_1 = getelementptr [16 x float]* %C_4, i64 0, i64 %newIndex255_cast

]]></Node>
<StgValue><ssdm name="C_4_addr_1"/></StgValue>
</operation>

<operation id="1491" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch156:1  store float %sum1_1_4, float* %C_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1492" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="7">
<![CDATA[
branch156:5  %d_load_81 = load float* %d_addr_81, align 4

]]></Node>
<StgValue><ssdm name="d_load_81"/></StgValue>
</operation>

<operation id="1493" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
branch156:6  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1494" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_1_5 = phi float [ %d_load_81, %branch156 ], [ %sum_1_1_5, %35 ]

]]></Node>
<StgValue><ssdm name="sum1_1_5"/></StgValue>
</operation>

<operation id="1495" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_1_5 = phi i5 [ 0, %branch156 ], [ %k_2_1_5, %35 ]

]]></Node>
<StgValue><ssdm name="k_1_5"/></StgValue>
</operation>

<operation id="1496" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_1_5 = icmp eq i5 %k_1_5, -12

]]></Node>
<StgValue><ssdm name="exitcond_1_5"/></StgValue>
</operation>

<operation id="1497" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_273 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="1498" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_1_5 = add i5 %k_1_5, 1

]]></Node>
<StgValue><ssdm name="k_2_1_5"/></StgValue>
</operation>

<operation id="1499" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_5, label %branch149, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1500" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_1_5_cast = zext i5 %k_1_5 to i9

]]></Node>
<StgValue><ssdm name="k_1_5_cast"/></StgValue>
</operation>

<operation id="1501" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_580 = trunc i5 %k_1_5 to i3

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="1502" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_1_5 = add i9 %inneridx_1, %k_1_5_cast

]]></Node>
<StgValue><ssdm name="sum5_1_5"/></StgValue>
</operation>

<operation id="1503" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex163 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_5, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex163"/></StgValue>
</operation>

<operation id="1504" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex291_cast = zext i6 %newIndex163 to i64

]]></Node>
<StgValue><ssdm name="newIndex291_cast"/></StgValue>
</operation>

<operation id="1505" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_19 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex291_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_19"/></StgValue>
</operation>

<operation id="1506" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_19 = load float* %A_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_19"/></StgValue>
</operation>

<operation id="1507" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_19 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex291_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_19"/></StgValue>
</operation>

<operation id="1508" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_19 = load float* %A_1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_19"/></StgValue>
</operation>

<operation id="1509" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_19 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex291_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_19"/></StgValue>
</operation>

<operation id="1510" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_19 = load float* %A_2_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_19"/></StgValue>
</operation>

<operation id="1511" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_19 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex291_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_19"/></StgValue>
</operation>

<operation id="1512" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_19 = load float* %A_3_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_19"/></StgValue>
</operation>

<operation id="1513" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_19 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex291_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_19"/></StgValue>
</operation>

<operation id="1514" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_19 = load float* %A_4_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_19"/></StgValue>
</operation>

<operation id="1515" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_19 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex291_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_19"/></StgValue>
</operation>

<operation id="1516" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_19 = load float* %A_5_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_19"/></StgValue>
</operation>

<operation id="1517" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_19 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex291_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_19"/></StgValue>
</operation>

<operation id="1518" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_19 = load float* %A_6_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_19"/></StgValue>
</operation>

<operation id="1519" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_19 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex291_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_19"/></StgValue>
</operation>

<operation id="1520" st_id="229" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_19 = load float* %A_7_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_19"/></StgValue>
</operation>

<operation id="1521" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex164 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_5, i4 %tmp_149)

]]></Node>
<StgValue><ssdm name="newIndex164"/></StgValue>
</operation>

<operation id="1522" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex292_cast = zext i9 %newIndex164 to i64

]]></Node>
<StgValue><ssdm name="newIndex292_cast"/></StgValue>
</operation>

<operation id="1523" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_50 = getelementptr [320 x float]* @dense_13_kernel_arra_2, i64 0, i64 %newIndex292_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_50"/></StgValue>
</operation>

<operation id="1524" st_id="229" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_51 = load float* %dense_13_kernel_arra_50, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_51"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1525" st_id="230" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc23 = xor i3 %tmp_580, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc23"/></StgValue>
</operation>

<operation id="1526" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo112 = zext i3 %arrayNo_trunc23 to i64

]]></Node>
<StgValue><ssdm name="arrayNo112"/></StgValue>
</operation>

<operation id="1527" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_19 = load float* %A_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_19"/></StgValue>
</operation>

<operation id="1528" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_19 = load float* %A_1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_19"/></StgValue>
</operation>

<operation id="1529" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_19 = load float* %A_2_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_19"/></StgValue>
</operation>

<operation id="1530" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_19 = load float* %A_3_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_19"/></StgValue>
</operation>

<operation id="1531" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_19 = load float* %A_4_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_19"/></StgValue>
</operation>

<operation id="1532" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_19 = load float* %A_5_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_19"/></StgValue>
</operation>

<operation id="1533" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_19 = load float* %A_6_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_19"/></StgValue>
</operation>

<operation id="1534" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_19 = load float* %A_7_addr_19, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_19"/></StgValue>
</operation>

<operation id="1535" st_id="230" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_377 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_19, float %A_1_load_19, float %A_2_load_19, float %A_3_load_19, float %A_4_load_19, float %A_5_load_19, float %A_6_load_19, float %A_7_load_19, i64 %arrayNo112)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="1536" st_id="230" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_51 = load float* %dense_13_kernel_arra_50, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_51"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1537" st_id="231" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_5 = fmul float %tmp_377, %dense_13_kernel_arra_51

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1538" st_id="232" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_5 = fmul float %tmp_377, %dense_13_kernel_arra_51

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1539" st_id="233" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_5 = fmul float %tmp_377, %dense_13_kernel_arra_51

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1540" st_id="234" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_5 = fmul float %tmp_377, %dense_13_kernel_arra_51

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1541" st_id="235" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_5 = fmul float %tmp_377, %dense_13_kernel_arra_51

]]></Node>
<StgValue><ssdm name="tmp_36_1_5"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1542" st_id="236" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1543" st_id="237" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1544" st_id="238" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1545" st_id="239" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1546" st_id="240" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1547" st_id="241" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1548" st_id="242" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1549" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_350 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1550" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1551" st_id="243" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_5 = fadd float %sum1_1_5, %tmp_36_1_5

]]></Node>
<StgValue><ssdm name="sum_1_1_5"/></StgValue>
</operation>

<operation id="1552" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_274 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_350)

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="1553" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1554" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch149:2  %j_14_1_8 = or i7 %tmp_554, 6

]]></Node>
<StgValue><ssdm name="j_14_1_8"/></StgValue>
</operation>

<operation id="1555" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="7">
<![CDATA[
branch149:3  %j_14_1_16_cast = zext i7 %j_14_1_8 to i64

]]></Node>
<StgValue><ssdm name="j_14_1_16_cast"/></StgValue>
</operation>

<operation id="1556" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch149:4  %d_addr_85 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_16_cast

]]></Node>
<StgValue><ssdm name="d_addr_85"/></StgValue>
</operation>

<operation id="1557" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="7">
<![CDATA[
branch149:5  %d_load_85 = load float* %d_addr_85, align 4

]]></Node>
<StgValue><ssdm name="d_load_85"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1558" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch149:0  %C_5_addr_1 = getelementptr [16 x float]* %C_5, i64 0, i64 %newIndex255_cast

]]></Node>
<StgValue><ssdm name="C_5_addr_1"/></StgValue>
</operation>

<operation id="1559" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch149:1  store float %sum1_1_5, float* %C_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1560" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="7">
<![CDATA[
branch149:5  %d_load_85 = load float* %d_addr_85, align 4

]]></Node>
<StgValue><ssdm name="d_load_85"/></StgValue>
</operation>

<operation id="1561" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
branch149:6  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1562" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_1_6 = phi float [ %d_load_85, %branch149 ], [ %sum_1_1_6, %37 ]

]]></Node>
<StgValue><ssdm name="sum1_1_6"/></StgValue>
</operation>

<operation id="1563" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_1_6 = phi i5 [ 0, %branch149 ], [ %k_2_1_6, %37 ]

]]></Node>
<StgValue><ssdm name="k_1_6"/></StgValue>
</operation>

<operation id="1564" st_id="246" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_1_6 = icmp eq i5 %k_1_6, -12

]]></Node>
<StgValue><ssdm name="exitcond_1_6"/></StgValue>
</operation>

<operation id="1565" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_275 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="1566" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_1_6 = add i5 %k_1_6, 1

]]></Node>
<StgValue><ssdm name="k_2_1_6"/></StgValue>
</operation>

<operation id="1567" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_6, label %branch142, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1568" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_1_6_cast = zext i5 %k_1_6 to i9

]]></Node>
<StgValue><ssdm name="k_1_6_cast"/></StgValue>
</operation>

<operation id="1569" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_584 = trunc i5 %k_1_6 to i3

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="1570" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_1_6 = add i9 %inneridx_1, %k_1_6_cast

]]></Node>
<StgValue><ssdm name="sum5_1_6"/></StgValue>
</operation>

<operation id="1571" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex171 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_6, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex171"/></StgValue>
</operation>

<operation id="1572" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex299_cast = zext i6 %newIndex171 to i64

]]></Node>
<StgValue><ssdm name="newIndex299_cast"/></StgValue>
</operation>

<operation id="1573" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_23 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex299_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_23"/></StgValue>
</operation>

<operation id="1574" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_23 = load float* %A_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_23"/></StgValue>
</operation>

<operation id="1575" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_23 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex299_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_23"/></StgValue>
</operation>

<operation id="1576" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_23 = load float* %A_1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_23"/></StgValue>
</operation>

<operation id="1577" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_23 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex299_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_23"/></StgValue>
</operation>

<operation id="1578" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_23 = load float* %A_2_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_23"/></StgValue>
</operation>

<operation id="1579" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_23 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex299_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_23"/></StgValue>
</operation>

<operation id="1580" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_23 = load float* %A_3_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_23"/></StgValue>
</operation>

<operation id="1581" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_23 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex299_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_23"/></StgValue>
</operation>

<operation id="1582" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_23 = load float* %A_4_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_23"/></StgValue>
</operation>

<operation id="1583" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_23 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex299_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_23"/></StgValue>
</operation>

<operation id="1584" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_23 = load float* %A_5_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_23"/></StgValue>
</operation>

<operation id="1585" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_23 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex299_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_23"/></StgValue>
</operation>

<operation id="1586" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_23 = load float* %A_6_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_23"/></StgValue>
</operation>

<operation id="1587" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_23 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex299_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_23"/></StgValue>
</operation>

<operation id="1588" st_id="246" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_23 = load float* %A_7_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_23"/></StgValue>
</operation>

<operation id="1589" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex172 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_6, i4 %tmp_149)

]]></Node>
<StgValue><ssdm name="newIndex172"/></StgValue>
</operation>

<operation id="1590" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex300_cast = zext i9 %newIndex172 to i64

]]></Node>
<StgValue><ssdm name="newIndex300_cast"/></StgValue>
</operation>

<operation id="1591" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_52 = getelementptr [320 x float]* @dense_13_kernel_arra_1, i64 0, i64 %newIndex300_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_52"/></StgValue>
</operation>

<operation id="1592" st_id="246" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_53 = load float* %dense_13_kernel_arra_52, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_53"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1593" st_id="247" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc25 = xor i3 %tmp_584, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc25"/></StgValue>
</operation>

<operation id="1594" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo116 = zext i3 %arrayNo_trunc25 to i64

]]></Node>
<StgValue><ssdm name="arrayNo116"/></StgValue>
</operation>

<operation id="1595" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_23 = load float* %A_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_23"/></StgValue>
</operation>

<operation id="1596" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_23 = load float* %A_1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_23"/></StgValue>
</operation>

<operation id="1597" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_23 = load float* %A_2_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_23"/></StgValue>
</operation>

<operation id="1598" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_23 = load float* %A_3_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_23"/></StgValue>
</operation>

<operation id="1599" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_23 = load float* %A_4_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_23"/></StgValue>
</operation>

<operation id="1600" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_23 = load float* %A_5_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_23"/></StgValue>
</operation>

<operation id="1601" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_23 = load float* %A_6_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_23"/></StgValue>
</operation>

<operation id="1602" st_id="247" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_23 = load float* %A_7_addr_23, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_23"/></StgValue>
</operation>

<operation id="1603" st_id="247" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_381 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_23, float %A_1_load_23, float %A_2_load_23, float %A_3_load_23, float %A_4_load_23, float %A_5_load_23, float %A_6_load_23, float %A_7_load_23, i64 %arrayNo116)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="1604" st_id="247" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_53 = load float* %dense_13_kernel_arra_52, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_53"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1605" st_id="248" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_6 = fmul float %tmp_381, %dense_13_kernel_arra_53

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1606" st_id="249" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_6 = fmul float %tmp_381, %dense_13_kernel_arra_53

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1607" st_id="250" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_6 = fmul float %tmp_381, %dense_13_kernel_arra_53

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1608" st_id="251" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_6 = fmul float %tmp_381, %dense_13_kernel_arra_53

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1609" st_id="252" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_6 = fmul float %tmp_381, %dense_13_kernel_arra_53

]]></Node>
<StgValue><ssdm name="tmp_36_1_6"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1610" st_id="253" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1611" st_id="254" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1612" st_id="255" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1613" st_id="256" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1614" st_id="257" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1615" st_id="258" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1616" st_id="259" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1617" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_358 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1618" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1619" st_id="260" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_6 = fadd float %sum1_1_6, %tmp_36_1_6

]]></Node>
<StgValue><ssdm name="sum_1_1_6"/></StgValue>
</operation>

<operation id="1620" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_276 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_358)

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="1621" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1622" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch142:2  %j_14_1_9 = or i7 %tmp_554, 7

]]></Node>
<StgValue><ssdm name="j_14_1_9"/></StgValue>
</operation>

<operation id="1623" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="7">
<![CDATA[
branch142:3  %j_14_1_17_cast = zext i7 %j_14_1_9 to i64

]]></Node>
<StgValue><ssdm name="j_14_1_17_cast"/></StgValue>
</operation>

<operation id="1624" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch142:4  %d_addr_88 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_1_17_cast

]]></Node>
<StgValue><ssdm name="d_addr_88"/></StgValue>
</operation>

<operation id="1625" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="7">
<![CDATA[
branch142:5  %d_load_88 = load float* %d_addr_88, align 4

]]></Node>
<StgValue><ssdm name="d_load_88"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1626" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch142:0  %C_6_addr_1 = getelementptr [16 x float]* %C_6, i64 0, i64 %newIndex255_cast

]]></Node>
<StgValue><ssdm name="C_6_addr_1"/></StgValue>
</operation>

<operation id="1627" st_id="262" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch142:1  store float %sum1_1_6, float* %C_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1628" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="7">
<![CDATA[
branch142:5  %d_load_88 = load float* %d_addr_88, align 4

]]></Node>
<StgValue><ssdm name="d_load_88"/></StgValue>
</operation>

<operation id="1629" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
branch142:6  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1630" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_1_7 = phi float [ %d_load_88, %branch142 ], [ %sum_1_1_7, %39 ]

]]></Node>
<StgValue><ssdm name="sum1_1_7"/></StgValue>
</operation>

<operation id="1631" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_1_7 = phi i5 [ 0, %branch142 ], [ %k_2_1_7, %39 ]

]]></Node>
<StgValue><ssdm name="k_1_7"/></StgValue>
</operation>

<operation id="1632" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_1_7 = icmp eq i5 %k_1_7, -12

]]></Node>
<StgValue><ssdm name="exitcond_1_7"/></StgValue>
</operation>

<operation id="1633" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_277 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="1634" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_1_7 = add i5 %k_1_7, 1

]]></Node>
<StgValue><ssdm name="k_2_1_7"/></StgValue>
</operation>

<operation id="1635" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_7, label %branch135, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1636" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_1_7_cast = zext i5 %k_1_7 to i9

]]></Node>
<StgValue><ssdm name="k_1_7_cast"/></StgValue>
</operation>

<operation id="1637" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_587 = trunc i5 %k_1_7 to i3

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="1638" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_1_7 = add i9 %inneridx_1, %k_1_7_cast

]]></Node>
<StgValue><ssdm name="sum5_1_7"/></StgValue>
</operation>

<operation id="1639" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex177 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_1_7, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex177"/></StgValue>
</operation>

<operation id="1640" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex305_cast = zext i6 %newIndex177 to i64

]]></Node>
<StgValue><ssdm name="newIndex305_cast"/></StgValue>
</operation>

<operation id="1641" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_26 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex305_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_26"/></StgValue>
</operation>

<operation id="1642" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_26 = load float* %A_0_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_26"/></StgValue>
</operation>

<operation id="1643" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_26 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex305_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_26"/></StgValue>
</operation>

<operation id="1644" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_26 = load float* %A_1_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_26"/></StgValue>
</operation>

<operation id="1645" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_26 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex305_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_26"/></StgValue>
</operation>

<operation id="1646" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_26 = load float* %A_2_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_26"/></StgValue>
</operation>

<operation id="1647" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_26 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex305_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_26"/></StgValue>
</operation>

<operation id="1648" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_26 = load float* %A_3_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_26"/></StgValue>
</operation>

<operation id="1649" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_26 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex305_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_26"/></StgValue>
</operation>

<operation id="1650" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_26 = load float* %A_4_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_26"/></StgValue>
</operation>

<operation id="1651" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_26 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex305_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_26"/></StgValue>
</operation>

<operation id="1652" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_26 = load float* %A_5_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_26"/></StgValue>
</operation>

<operation id="1653" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_26 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex305_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_26"/></StgValue>
</operation>

<operation id="1654" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_26 = load float* %A_6_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_26"/></StgValue>
</operation>

<operation id="1655" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_26 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex305_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_26"/></StgValue>
</operation>

<operation id="1656" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_26 = load float* %A_7_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_26"/></StgValue>
</operation>

<operation id="1657" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex178 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_1_7, i4 %tmp_149)

]]></Node>
<StgValue><ssdm name="newIndex178"/></StgValue>
</operation>

<operation id="1658" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex306_cast = zext i9 %newIndex178 to i64

]]></Node>
<StgValue><ssdm name="newIndex306_cast"/></StgValue>
</operation>

<operation id="1659" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_54 = getelementptr [320 x float]* @dense_13_kernel_arra, i64 0, i64 %newIndex306_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_54"/></StgValue>
</operation>

<operation id="1660" st_id="263" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_55 = load float* %dense_13_kernel_arra_54, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_55"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1661" st_id="264" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc27 = xor i3 %tmp_587, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc27"/></StgValue>
</operation>

<operation id="1662" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo119 = zext i3 %arrayNo_trunc27 to i64

]]></Node>
<StgValue><ssdm name="arrayNo119"/></StgValue>
</operation>

<operation id="1663" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_26 = load float* %A_0_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_26"/></StgValue>
</operation>

<operation id="1664" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_26 = load float* %A_1_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_26"/></StgValue>
</operation>

<operation id="1665" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_26 = load float* %A_2_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_26"/></StgValue>
</operation>

<operation id="1666" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_26 = load float* %A_3_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_26"/></StgValue>
</operation>

<operation id="1667" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_26 = load float* %A_4_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_26"/></StgValue>
</operation>

<operation id="1668" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_26 = load float* %A_5_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_26"/></StgValue>
</operation>

<operation id="1669" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_26 = load float* %A_6_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_26"/></StgValue>
</operation>

<operation id="1670" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_26 = load float* %A_7_addr_26, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_26"/></StgValue>
</operation>

<operation id="1671" st_id="264" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_384 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_26, float %A_1_load_26, float %A_2_load_26, float %A_3_load_26, float %A_4_load_26, float %A_5_load_26, float %A_6_load_26, float %A_7_load_26, i64 %arrayNo119)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="1672" st_id="264" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_55 = load float* %dense_13_kernel_arra_54, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_55"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1673" st_id="265" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_7 = fmul float %tmp_384, %dense_13_kernel_arra_55

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1674" st_id="266" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_7 = fmul float %tmp_384, %dense_13_kernel_arra_55

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1675" st_id="267" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_7 = fmul float %tmp_384, %dense_13_kernel_arra_55

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1676" st_id="268" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_7 = fmul float %tmp_384, %dense_13_kernel_arra_55

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1677" st_id="269" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_1_7 = fmul float %tmp_384, %dense_13_kernel_arra_55

]]></Node>
<StgValue><ssdm name="tmp_36_1_7"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1678" st_id="270" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1679" st_id="271" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1680" st_id="272" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1681" st_id="273" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1682" st_id="274" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1683" st_id="275" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1684" st_id="276" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1685" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_364 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1686" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1687" st_id="277" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_1_7 = fadd float %sum1_1_7, %tmp_36_1_7

]]></Node>
<StgValue><ssdm name="sum_1_1_7"/></StgValue>
</operation>

<operation id="1688" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_278 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_364)

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="1689" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1690" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch135:0  %C_7_addr_1 = getelementptr [16 x float]* %C_7, i64 0, i64 %newIndex255_cast

]]></Node>
<StgValue><ssdm name="C_7_addr_1"/></StgValue>
</operation>

<operation id="1691" st_id="278" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch135:1  store float %sum1_1_7, float* %C_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1692" st_id="278" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch135:2  %j_14_1_7 = add i8 %j_1, 8

]]></Node>
<StgValue><ssdm name="j_14_1_7"/></StgValue>
</operation>

<operation id="1693" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
branch135:3  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1694" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %j_2 = phi i8 [ 0, %61 ], [ %j_14_2_7, %branch71 ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="1695" st_id="279" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond1_2 = icmp eq i8 %j_2, -128

]]></Node>
<StgValue><ssdm name="exitcond1_2"/></StgValue>
</operation>

<operation id="1696" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_279 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="1697" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_2, label %60, label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1698" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="8">
<![CDATA[
:2  %j_2_cast9 = zext i8 %j_2 to i64

]]></Node>
<StgValue><ssdm name="j_2_cast9"/></StgValue>
</operation>

<operation id="1699" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_67 = getelementptr [128 x float]* %d, i64 0, i64 %j_2_cast9

]]></Node>
<StgValue><ssdm name="d_addr_67"/></StgValue>
</operation>

<operation id="1700" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="7">
<![CDATA[
:4  %d_load_67 = load float* %d_addr_67, align 4

]]></Node>
<StgValue><ssdm name="d_load_67"/></StgValue>
</operation>

<operation id="1701" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1558">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_9 = or i64 %i, 3

]]></Node>
<StgValue><ssdm name="i_33_9"/></StgValue>
</operation>

<operation id="1702" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1558">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %i_33_9_cast = or i9 %tmp, 3

]]></Node>
<StgValue><ssdm name="i_33_9_cast"/></StgValue>
</operation>

<operation id="1703" st_id="279" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1558">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond2_3 = icmp eq i64 %i_33_9, %outrows_read

]]></Node>
<StgValue><ssdm name="exitcond2_3"/></StgValue>
</operation>

<operation id="1704" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1558">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2_3, label %82, label %81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1705" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1560">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_561 = shl i9 %i_33_9_cast, 4

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="1706" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1560">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_562 = shl i9 %i_33_9_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="1707" st_id="279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1560">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %inneridx_3 = add i9 %tmp_561, %tmp_562

]]></Node>
<StgValue><ssdm name="inneridx_3"/></StgValue>
</operation>

<operation id="1708" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1560">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond1_2" val="1"/>
<literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1709" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1565">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp><and_exp><literal name="exitcond2_2" val="1"/>
</and_exp><and_exp><literal name="exitcond1_2" val="1"/>
<literal name="exitcond2_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1710" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="8">
<![CDATA[
:0  %j_2_cast7 = zext i8 %j_2 to i12

]]></Node>
<StgValue><ssdm name="j_2_cast7"/></StgValue>
</operation>

<operation id="1711" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="7" op_0_bw="8">
<![CDATA[
:1  %tmp_559 = trunc i8 %j_2 to i7

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="1712" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="7">
<![CDATA[
:4  %d_load_67 = load float* %d_addr_67, align 4

]]></Node>
<StgValue><ssdm name="d_load_67"/></StgValue>
</operation>

<operation id="1713" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1714" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_2 = phi float [ %d_load_67, %43 ], [ %sum_1_2, %45 ]

]]></Node>
<StgValue><ssdm name="sum1_2"/></StgValue>
</operation>

<operation id="1715" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_s = phi i5 [ 0, %43 ], [ %k_2_2, %45 ]

]]></Node>
<StgValue><ssdm name="k_s"/></StgValue>
</operation>

<operation id="1716" st_id="281" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_2 = icmp eq i5 %k_s, -12

]]></Node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="1717" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_280 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="1718" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_2 = add i5 %k_s, 1

]]></Node>
<StgValue><ssdm name="k_2_2"/></StgValue>
</operation>

<operation id="1719" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2, label %branch120, label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1720" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_cast_281 = zext i5 %k_s to i9

]]></Node>
<StgValue><ssdm name="k_cast_281"/></StgValue>
</operation>

<operation id="1721" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_564 = trunc i5 %k_s to i3

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="1722" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_2 = add i9 %k_cast_281, %inneridx_2

]]></Node>
<StgValue><ssdm name="sum5_2"/></StgValue>
</operation>

<operation id="1723" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex134 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex134"/></StgValue>
</operation>

<operation id="1724" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
:25  %tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %k_s, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1725" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:26  %sum8_2 = add i12 %tmp_2, %j_2_cast7

]]></Node>
<StgValue><ssdm name="sum8_2"/></StgValue>
</operation>

<operation id="1726" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %newIndex135 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sum8_2, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="newIndex135"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1727" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex258_cast = zext i6 %newIndex134 to i64

]]></Node>
<StgValue><ssdm name="newIndex258_cast"/></StgValue>
</operation>

<operation id="1728" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_5 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex258_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_5"/></StgValue>
</operation>

<operation id="1729" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_5 = load float* %A_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_5"/></StgValue>
</operation>

<operation id="1730" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_5 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex258_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_5"/></StgValue>
</operation>

<operation id="1731" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_5 = load float* %A_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_5"/></StgValue>
</operation>

<operation id="1732" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_5 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex258_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_5"/></StgValue>
</operation>

<operation id="1733" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_5 = load float* %A_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_5"/></StgValue>
</operation>

<operation id="1734" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_5 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex258_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_5"/></StgValue>
</operation>

<operation id="1735" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_5 = load float* %A_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_5"/></StgValue>
</operation>

<operation id="1736" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_5 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex258_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_5"/></StgValue>
</operation>

<operation id="1737" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_5 = load float* %A_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_5"/></StgValue>
</operation>

<operation id="1738" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_5 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex258_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_5"/></StgValue>
</operation>

<operation id="1739" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_5 = load float* %A_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_5"/></StgValue>
</operation>

<operation id="1740" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_5 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex258_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_5"/></StgValue>
</operation>

<operation id="1741" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_5 = load float* %A_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_5"/></StgValue>
</operation>

<operation id="1742" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_5 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex258_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_5"/></StgValue>
</operation>

<operation id="1743" st_id="282" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_5 = load float* %A_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_5"/></StgValue>
</operation>

<operation id="1744" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="9">
<![CDATA[
:28  %newIndex259_cast = zext i9 %newIndex135 to i64

]]></Node>
<StgValue><ssdm name="newIndex259_cast"/></StgValue>
</operation>

<operation id="1745" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %dense_13_kernel_arra_56 = getelementptr [320 x float]* @dense_13_kernel_arra_7, i64 0, i64 %newIndex259_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_56"/></StgValue>
</operation>

<operation id="1746" st_id="282" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="9">
<![CDATA[
:30  %dense_13_kernel_arra_57 = load float* %dense_13_kernel_arra_56, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_57"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1747" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo98 = zext i3 %tmp_564 to i64

]]></Node>
<StgValue><ssdm name="arrayNo98"/></StgValue>
</operation>

<operation id="1748" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_5 = load float* %A_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_5"/></StgValue>
</operation>

<operation id="1749" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_5 = load float* %A_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_5"/></StgValue>
</operation>

<operation id="1750" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_5 = load float* %A_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_5"/></StgValue>
</operation>

<operation id="1751" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_5 = load float* %A_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_5"/></StgValue>
</operation>

<operation id="1752" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_5 = load float* %A_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_5"/></StgValue>
</operation>

<operation id="1753" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_5 = load float* %A_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_5"/></StgValue>
</operation>

<operation id="1754" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_5 = load float* %A_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_5"/></StgValue>
</operation>

<operation id="1755" st_id="283" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_5 = load float* %A_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_5"/></StgValue>
</operation>

<operation id="1756" st_id="283" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_351 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_5, float %A_1_load_5, float %A_2_load_5, float %A_3_load_5, float %A_4_load_5, float %A_5_load_5, float %A_6_load_5, float %A_7_load_5, i64 %arrayNo98)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1757" st_id="283" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="9">
<![CDATA[
:30  %dense_13_kernel_arra_57 = load float* %dense_13_kernel_arra_56, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_57"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1758" st_id="284" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_2 = fmul float %tmp_351, %dense_13_kernel_arra_57

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1759" st_id="285" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_2 = fmul float %tmp_351, %dense_13_kernel_arra_57

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1760" st_id="286" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_2 = fmul float %tmp_351, %dense_13_kernel_arra_57

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1761" st_id="287" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_2 = fmul float %tmp_351, %dense_13_kernel_arra_57

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1762" st_id="288" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_2 = fmul float %tmp_351, %dense_13_kernel_arra_57

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1763" st_id="289" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1764" st_id="290" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1765" st_id="291" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1766" st_id="292" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1767" st_id="293" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1768" st_id="294" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1769" st_id="295" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1770" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_322 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1771" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1772" st_id="296" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_2 = fadd float %sum1_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="1773" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:33  %empty_282 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_322)

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="1774" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1775" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch120:5  %j_14_2_s = or i7 %tmp_559, 1

]]></Node>
<StgValue><ssdm name="j_14_2_s"/></StgValue>
</operation>

<operation id="1776" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="7">
<![CDATA[
branch120:6  %j_14_2_cast = zext i7 %j_14_2_s to i64

]]></Node>
<StgValue><ssdm name="j_14_2_cast"/></StgValue>
</operation>

<operation id="1777" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch120:7  %d_addr_70 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_cast

]]></Node>
<StgValue><ssdm name="d_addr_70"/></StgValue>
</operation>

<operation id="1778" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="7">
<![CDATA[
branch120:8  %d_load_70 = load float* %d_addr_70, align 4

]]></Node>
<StgValue><ssdm name="d_load_70"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1779" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch120:0  %tmp_151 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %j_2, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1780" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
branch120:1  %newIndex133 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 1, i5 %tmp_151)

]]></Node>
<StgValue><ssdm name="newIndex133"/></StgValue>
</operation>

<operation id="1781" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="9">
<![CDATA[
branch120:2  %newIndex185_cast = zext i9 %newIndex133 to i64

]]></Node>
<StgValue><ssdm name="newIndex185_cast"/></StgValue>
</operation>

<operation id="1782" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch120:3  %C_0_addr_2 = getelementptr [16 x float]* %C_0, i64 0, i64 %newIndex185_cast

]]></Node>
<StgValue><ssdm name="C_0_addr_2"/></StgValue>
</operation>

<operation id="1783" st_id="298" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch120:4  store float %sum1_2, float* %C_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1784" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="7">
<![CDATA[
branch120:8  %d_load_70 = load float* %d_addr_70, align 4

]]></Node>
<StgValue><ssdm name="d_load_70"/></StgValue>
</operation>

<operation id="1785" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
branch120:9  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1786" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_2_1 = phi float [ %d_load_70, %branch120 ], [ %sum_1_2_1, %47 ]

]]></Node>
<StgValue><ssdm name="sum1_2_1"/></StgValue>
</operation>

<operation id="1787" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_214_1 = phi i5 [ 0, %branch120 ], [ %k_2_2_1, %47 ]

]]></Node>
<StgValue><ssdm name="k_214_1"/></StgValue>
</operation>

<operation id="1788" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_2_1 = icmp eq i5 %k_214_1, -12

]]></Node>
<StgValue><ssdm name="exitcond_2_1"/></StgValue>
</operation>

<operation id="1789" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_283 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="1790" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_2_1 = add i5 %k_214_1, 1

]]></Node>
<StgValue><ssdm name="k_2_2_1"/></StgValue>
</operation>

<operation id="1791" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_1, label %branch113, label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1792" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_214_1_cast = zext i5 %k_214_1 to i9

]]></Node>
<StgValue><ssdm name="k_214_1_cast"/></StgValue>
</operation>

<operation id="1793" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_568 = trunc i5 %k_214_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="1794" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_2_1 = add i9 %inneridx_2, %k_214_1_cast

]]></Node>
<StgValue><ssdm name="sum5_2_1"/></StgValue>
</operation>

<operation id="1795" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex141 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_1, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex141"/></StgValue>
</operation>

<operation id="1796" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex265_cast = zext i6 %newIndex141 to i64

]]></Node>
<StgValue><ssdm name="newIndex265_cast"/></StgValue>
</operation>

<operation id="1797" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_8 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex265_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_8"/></StgValue>
</operation>

<operation id="1798" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_8 = load float* %A_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_8"/></StgValue>
</operation>

<operation id="1799" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_8 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex265_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_8"/></StgValue>
</operation>

<operation id="1800" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_8 = load float* %A_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_8"/></StgValue>
</operation>

<operation id="1801" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_8 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex265_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_8"/></StgValue>
</operation>

<operation id="1802" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_8 = load float* %A_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_8"/></StgValue>
</operation>

<operation id="1803" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_8 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex265_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_8"/></StgValue>
</operation>

<operation id="1804" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_8 = load float* %A_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_8"/></StgValue>
</operation>

<operation id="1805" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_8 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex265_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_8"/></StgValue>
</operation>

<operation id="1806" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_8 = load float* %A_4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_8"/></StgValue>
</operation>

<operation id="1807" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_8 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex265_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_8"/></StgValue>
</operation>

<operation id="1808" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_8 = load float* %A_5_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_8"/></StgValue>
</operation>

<operation id="1809" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_8 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex265_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_8"/></StgValue>
</operation>

<operation id="1810" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_8 = load float* %A_6_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_8"/></StgValue>
</operation>

<operation id="1811" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_8 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex265_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_8"/></StgValue>
</operation>

<operation id="1812" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_8 = load float* %A_7_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_8"/></StgValue>
</operation>

<operation id="1813" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_155 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j_2, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1814" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex142 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_1, i4 %tmp_155)

]]></Node>
<StgValue><ssdm name="newIndex142"/></StgValue>
</operation>

<operation id="1815" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex266_cast = zext i9 %newIndex142 to i64

]]></Node>
<StgValue><ssdm name="newIndex266_cast"/></StgValue>
</operation>

<operation id="1816" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_58 = getelementptr [320 x float]* @dense_13_kernel_arra_6, i64 0, i64 %newIndex266_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_58"/></StgValue>
</operation>

<operation id="1817" st_id="299" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_59 = load float* %dense_13_kernel_arra_58, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_59"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1818" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo101 = zext i3 %tmp_568 to i64

]]></Node>
<StgValue><ssdm name="arrayNo101"/></StgValue>
</operation>

<operation id="1819" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_8 = load float* %A_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_8"/></StgValue>
</operation>

<operation id="1820" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_8 = load float* %A_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_8"/></StgValue>
</operation>

<operation id="1821" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_8 = load float* %A_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_8"/></StgValue>
</operation>

<operation id="1822" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_8 = load float* %A_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_8"/></StgValue>
</operation>

<operation id="1823" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_8 = load float* %A_4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_8"/></StgValue>
</operation>

<operation id="1824" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_8 = load float* %A_5_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_8"/></StgValue>
</operation>

<operation id="1825" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_8 = load float* %A_6_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_8"/></StgValue>
</operation>

<operation id="1826" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_8 = load float* %A_7_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_8"/></StgValue>
</operation>

<operation id="1827" st_id="300" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_357 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_8, float %A_1_load_8, float %A_2_load_8, float %A_3_load_8, float %A_4_load_8, float %A_5_load_8, float %A_6_load_8, float %A_7_load_8, i64 %arrayNo101)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1828" st_id="300" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_59 = load float* %dense_13_kernel_arra_58, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_59"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1829" st_id="301" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_2_1 = fmul float %tmp_357, %dense_13_kernel_arra_59

]]></Node>
<StgValue><ssdm name="tmp_36_2_1"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1830" st_id="302" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_2_1 = fmul float %tmp_357, %dense_13_kernel_arra_59

]]></Node>
<StgValue><ssdm name="tmp_36_2_1"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1831" st_id="303" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_2_1 = fmul float %tmp_357, %dense_13_kernel_arra_59

]]></Node>
<StgValue><ssdm name="tmp_36_2_1"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1832" st_id="304" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_2_1 = fmul float %tmp_357, %dense_13_kernel_arra_59

]]></Node>
<StgValue><ssdm name="tmp_36_2_1"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1833" st_id="305" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_2_1 = fmul float %tmp_357, %dense_13_kernel_arra_59

]]></Node>
<StgValue><ssdm name="tmp_36_2_1"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1834" st_id="306" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1835" st_id="307" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1836" st_id="308" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1837" st_id="309" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1838" st_id="310" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1839" st_id="311" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1840" st_id="312" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1841" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_328 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1842" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1843" st_id="313" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_2_1 = fadd float %sum1_2_1, %tmp_36_2_1

]]></Node>
<StgValue><ssdm name="sum_1_2_1"/></StgValue>
</operation>

<operation id="1844" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_284 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_328)

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="1845" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1846" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch113:5  %j_14_2_3 = or i7 %tmp_559, 2

]]></Node>
<StgValue><ssdm name="j_14_2_3"/></StgValue>
</operation>

<operation id="1847" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="7">
<![CDATA[
branch113:6  %j_14_2_12_cast = zext i7 %j_14_2_3 to i64

]]></Node>
<StgValue><ssdm name="j_14_2_12_cast"/></StgValue>
</operation>

<operation id="1848" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch113:7  %d_addr_74 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_12_cast

]]></Node>
<StgValue><ssdm name="d_addr_74"/></StgValue>
</operation>

<operation id="1849" st_id="314" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="7">
<![CDATA[
branch113:8  %d_load_74 = load float* %d_addr_74, align 4

]]></Node>
<StgValue><ssdm name="d_load_74"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1850" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch113:0  %tmp_154 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j_2, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1851" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
branch113:1  %newIndex140 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 2, i4 %tmp_154)

]]></Node>
<StgValue><ssdm name="newIndex140"/></StgValue>
</operation>

<operation id="1852" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="9">
<![CDATA[
branch113:2  %newIndex174_cast = zext i9 %newIndex140 to i64

]]></Node>
<StgValue><ssdm name="newIndex174_cast"/></StgValue>
</operation>

<operation id="1853" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch113:3  %C_1_addr_2 = getelementptr [16 x float]* %C_1, i64 0, i64 %newIndex174_cast

]]></Node>
<StgValue><ssdm name="C_1_addr_2"/></StgValue>
</operation>

<operation id="1854" st_id="315" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch113:4  store float %sum1_2_1, float* %C_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1855" st_id="315" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="7">
<![CDATA[
branch113:8  %d_load_74 = load float* %d_addr_74, align 4

]]></Node>
<StgValue><ssdm name="d_load_74"/></StgValue>
</operation>

<operation id="1856" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="0">
<![CDATA[
branch113:9  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1857" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_2_2 = phi float [ %d_load_74, %branch113 ], [ %sum_1_2_2, %49 ]

]]></Node>
<StgValue><ssdm name="sum1_2_2"/></StgValue>
</operation>

<operation id="1858" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_214_2 = phi i5 [ 0, %branch113 ], [ %k_2_2_2, %49 ]

]]></Node>
<StgValue><ssdm name="k_214_2"/></StgValue>
</operation>

<operation id="1859" st_id="316" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_2_2 = icmp eq i5 %k_214_2, -12

]]></Node>
<StgValue><ssdm name="exitcond_2_2"/></StgValue>
</operation>

<operation id="1860" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_285 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="1861" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_2_2 = add i5 %k_214_2, 1

]]></Node>
<StgValue><ssdm name="k_2_2_2"/></StgValue>
</operation>

<operation id="1862" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_2, label %branch106, label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1863" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_214_2_cast = zext i5 %k_214_2 to i9

]]></Node>
<StgValue><ssdm name="k_214_2_cast"/></StgValue>
</operation>

<operation id="1864" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_573 = trunc i5 %k_214_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="1865" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_2_2 = add i9 %inneridx_2, %k_214_2_cast

]]></Node>
<StgValue><ssdm name="sum5_2_2"/></StgValue>
</operation>

<operation id="1866" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex149 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_2, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex149"/></StgValue>
</operation>

<operation id="1867" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex274_cast = zext i6 %newIndex149 to i64

]]></Node>
<StgValue><ssdm name="newIndex274_cast"/></StgValue>
</operation>

<operation id="1868" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_12 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex274_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_12"/></StgValue>
</operation>

<operation id="1869" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_12 = load float* %A_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_12"/></StgValue>
</operation>

<operation id="1870" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_12 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex274_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_12"/></StgValue>
</operation>

<operation id="1871" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_12 = load float* %A_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_12"/></StgValue>
</operation>

<operation id="1872" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_12 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex274_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_12"/></StgValue>
</operation>

<operation id="1873" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_12 = load float* %A_2_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_12"/></StgValue>
</operation>

<operation id="1874" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_12 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex274_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_12"/></StgValue>
</operation>

<operation id="1875" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_12 = load float* %A_3_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_12"/></StgValue>
</operation>

<operation id="1876" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_12 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex274_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_12"/></StgValue>
</operation>

<operation id="1877" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_12 = load float* %A_4_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_12"/></StgValue>
</operation>

<operation id="1878" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_12 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex274_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_12"/></StgValue>
</operation>

<operation id="1879" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_12 = load float* %A_5_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_12"/></StgValue>
</operation>

<operation id="1880" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_12 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex274_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_12"/></StgValue>
</operation>

<operation id="1881" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_12 = load float* %A_6_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_12"/></StgValue>
</operation>

<operation id="1882" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_12 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex274_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_12"/></StgValue>
</operation>

<operation id="1883" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_12 = load float* %A_7_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_12"/></StgValue>
</operation>

<operation id="1884" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:25  %newIndex150 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_2, i4 %tmp_154)

]]></Node>
<StgValue><ssdm name="newIndex150"/></StgValue>
</operation>

<operation id="1885" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="9">
<![CDATA[
:26  %newIndex275_cast = zext i9 %newIndex150 to i64

]]></Node>
<StgValue><ssdm name="newIndex275_cast"/></StgValue>
</operation>

<operation id="1886" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dense_13_kernel_arra_60 = getelementptr [320 x float]* @dense_13_kernel_arra_5, i64 0, i64 %newIndex275_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_60"/></StgValue>
</operation>

<operation id="1887" st_id="316" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_61 = load float* %dense_13_kernel_arra_60, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_61"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1888" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo105 = zext i3 %tmp_573 to i64

]]></Node>
<StgValue><ssdm name="arrayNo105"/></StgValue>
</operation>

<operation id="1889" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_12 = load float* %A_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_12"/></StgValue>
</operation>

<operation id="1890" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_12 = load float* %A_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_12"/></StgValue>
</operation>

<operation id="1891" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_12 = load float* %A_2_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_12"/></StgValue>
</operation>

<operation id="1892" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_12 = load float* %A_3_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_12"/></StgValue>
</operation>

<operation id="1893" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_12 = load float* %A_4_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_12"/></StgValue>
</operation>

<operation id="1894" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_12 = load float* %A_5_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_12"/></StgValue>
</operation>

<operation id="1895" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_12 = load float* %A_6_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_12"/></StgValue>
</operation>

<operation id="1896" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_12 = load float* %A_7_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_12"/></StgValue>
</operation>

<operation id="1897" st_id="317" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_365 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_12, float %A_1_load_12, float %A_2_load_12, float %A_3_load_12, float %A_4_load_12, float %A_5_load_12, float %A_6_load_12, float %A_7_load_12, i64 %arrayNo105)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="1898" st_id="317" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_61 = load float* %dense_13_kernel_arra_60, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_61"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1899" st_id="318" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_2 = fmul float %tmp_365, %dense_13_kernel_arra_61

]]></Node>
<StgValue><ssdm name="tmp_36_2_2"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1900" st_id="319" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_2 = fmul float %tmp_365, %dense_13_kernel_arra_61

]]></Node>
<StgValue><ssdm name="tmp_36_2_2"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1901" st_id="320" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_2 = fmul float %tmp_365, %dense_13_kernel_arra_61

]]></Node>
<StgValue><ssdm name="tmp_36_2_2"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1902" st_id="321" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_2 = fmul float %tmp_365, %dense_13_kernel_arra_61

]]></Node>
<StgValue><ssdm name="tmp_36_2_2"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1903" st_id="322" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_2 = fmul float %tmp_365, %dense_13_kernel_arra_61

]]></Node>
<StgValue><ssdm name="tmp_36_2_2"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1904" st_id="323" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1905" st_id="324" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1906" st_id="325" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1907" st_id="326" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1908" st_id="327" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1909" st_id="328" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1910" st_id="329" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1911" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_336 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1912" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1913" st_id="330" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_2 = fadd float %sum1_2_2, %tmp_36_2_2

]]></Node>
<StgValue><ssdm name="sum_1_2_2"/></StgValue>
</operation>

<operation id="1914" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:31  %empty_286 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_336)

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="1915" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1916" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch106:2  %j_14_2_4 = or i7 %tmp_559, 3

]]></Node>
<StgValue><ssdm name="j_14_2_4"/></StgValue>
</operation>

<operation id="1917" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="7">
<![CDATA[
branch106:3  %j_14_2_13_cast = zext i7 %j_14_2_4 to i64

]]></Node>
<StgValue><ssdm name="j_14_2_13_cast"/></StgValue>
</operation>

<operation id="1918" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch106:4  %d_addr_78 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_13_cast

]]></Node>
<StgValue><ssdm name="d_addr_78"/></StgValue>
</operation>

<operation id="1919" st_id="331" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="7">
<![CDATA[
branch106:5  %d_load_78 = load float* %d_addr_78, align 4

]]></Node>
<StgValue><ssdm name="d_load_78"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1920" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch106:0  %C_2_addr_2 = getelementptr [16 x float]* %C_2, i64 0, i64 %newIndex174_cast

]]></Node>
<StgValue><ssdm name="C_2_addr_2"/></StgValue>
</operation>

<operation id="1921" st_id="332" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch106:1  store float %sum1_2_2, float* %C_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1922" st_id="332" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="7">
<![CDATA[
branch106:5  %d_load_78 = load float* %d_addr_78, align 4

]]></Node>
<StgValue><ssdm name="d_load_78"/></StgValue>
</operation>

<operation id="1923" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
branch106:6  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1924" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_2_3 = phi float [ %d_load_78, %branch106 ], [ %sum_1_2_3, %51 ]

]]></Node>
<StgValue><ssdm name="sum1_2_3"/></StgValue>
</operation>

<operation id="1925" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_214_3 = phi i5 [ 0, %branch106 ], [ %k_2_2_3, %51 ]

]]></Node>
<StgValue><ssdm name="k_214_3"/></StgValue>
</operation>

<operation id="1926" st_id="333" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_2_3 = icmp eq i5 %k_214_3, -12

]]></Node>
<StgValue><ssdm name="exitcond_2_3"/></StgValue>
</operation>

<operation id="1927" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_287 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="1928" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_2_3 = add i5 %k_214_3, 1

]]></Node>
<StgValue><ssdm name="k_2_2_3"/></StgValue>
</operation>

<operation id="1929" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_3, label %branch99, label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1930" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_214_3_cast = zext i5 %k_214_3 to i9

]]></Node>
<StgValue><ssdm name="k_214_3_cast"/></StgValue>
</operation>

<operation id="1931" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_577 = trunc i5 %k_214_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="1932" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_2_3 = add i9 %inneridx_2, %k_214_3_cast

]]></Node>
<StgValue><ssdm name="sum5_2_3"/></StgValue>
</operation>

<operation id="1933" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex157 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_3, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex157"/></StgValue>
</operation>

<operation id="1934" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex283_cast = zext i6 %newIndex157 to i64

]]></Node>
<StgValue><ssdm name="newIndex283_cast"/></StgValue>
</operation>

<operation id="1935" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_16 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex283_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_16"/></StgValue>
</operation>

<operation id="1936" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_16 = load float* %A_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_16"/></StgValue>
</operation>

<operation id="1937" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_16 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex283_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_16"/></StgValue>
</operation>

<operation id="1938" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_16 = load float* %A_1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_16"/></StgValue>
</operation>

<operation id="1939" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_16 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex283_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_16"/></StgValue>
</operation>

<operation id="1940" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_16 = load float* %A_2_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_16"/></StgValue>
</operation>

<operation id="1941" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_16 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex283_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_16"/></StgValue>
</operation>

<operation id="1942" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_16 = load float* %A_3_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_16"/></StgValue>
</operation>

<operation id="1943" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_16 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex283_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_16"/></StgValue>
</operation>

<operation id="1944" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_16 = load float* %A_4_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_16"/></StgValue>
</operation>

<operation id="1945" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_16 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex283_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_16"/></StgValue>
</operation>

<operation id="1946" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_16 = load float* %A_5_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_16"/></StgValue>
</operation>

<operation id="1947" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_16 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex283_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_16"/></StgValue>
</operation>

<operation id="1948" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_16 = load float* %A_6_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_16"/></StgValue>
</operation>

<operation id="1949" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_16 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex283_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_16"/></StgValue>
</operation>

<operation id="1950" st_id="333" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_16 = load float* %A_7_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_16"/></StgValue>
</operation>

<operation id="1951" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:25  %newIndex158 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_3, i4 %tmp_154)

]]></Node>
<StgValue><ssdm name="newIndex158"/></StgValue>
</operation>

<operation id="1952" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="9">
<![CDATA[
:26  %newIndex285_cast = zext i9 %newIndex158 to i64

]]></Node>
<StgValue><ssdm name="newIndex285_cast"/></StgValue>
</operation>

<operation id="1953" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dense_13_kernel_arra_62 = getelementptr [320 x float]* @dense_13_kernel_arra_4, i64 0, i64 %newIndex285_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_62"/></StgValue>
</operation>

<operation id="1954" st_id="333" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_63 = load float* %dense_13_kernel_arra_62, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_63"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1955" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo109 = zext i3 %tmp_577 to i64

]]></Node>
<StgValue><ssdm name="arrayNo109"/></StgValue>
</operation>

<operation id="1956" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_16 = load float* %A_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_16"/></StgValue>
</operation>

<operation id="1957" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_16 = load float* %A_1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_16"/></StgValue>
</operation>

<operation id="1958" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_16 = load float* %A_2_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_16"/></StgValue>
</operation>

<operation id="1959" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_16 = load float* %A_3_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_16"/></StgValue>
</operation>

<operation id="1960" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_16 = load float* %A_4_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_16"/></StgValue>
</operation>

<operation id="1961" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_16 = load float* %A_5_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_16"/></StgValue>
</operation>

<operation id="1962" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_16 = load float* %A_6_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_16"/></StgValue>
</operation>

<operation id="1963" st_id="334" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_16 = load float* %A_7_addr_16, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_16"/></StgValue>
</operation>

<operation id="1964" st_id="334" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_373 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_16, float %A_1_load_16, float %A_2_load_16, float %A_3_load_16, float %A_4_load_16, float %A_5_load_16, float %A_6_load_16, float %A_7_load_16, i64 %arrayNo109)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="1965" st_id="334" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_63 = load float* %dense_13_kernel_arra_62, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_63"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1966" st_id="335" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_3 = fmul float %tmp_373, %dense_13_kernel_arra_63

]]></Node>
<StgValue><ssdm name="tmp_36_2_3"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1967" st_id="336" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_3 = fmul float %tmp_373, %dense_13_kernel_arra_63

]]></Node>
<StgValue><ssdm name="tmp_36_2_3"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1968" st_id="337" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_3 = fmul float %tmp_373, %dense_13_kernel_arra_63

]]></Node>
<StgValue><ssdm name="tmp_36_2_3"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1969" st_id="338" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_3 = fmul float %tmp_373, %dense_13_kernel_arra_63

]]></Node>
<StgValue><ssdm name="tmp_36_2_3"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1970" st_id="339" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_3 = fmul float %tmp_373, %dense_13_kernel_arra_63

]]></Node>
<StgValue><ssdm name="tmp_36_2_3"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1971" st_id="340" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1972" st_id="341" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1973" st_id="342" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1974" st_id="343" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1975" st_id="344" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1976" st_id="345" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1977" st_id="346" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1978" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_344 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1979" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1980" st_id="347" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_3 = fadd float %sum1_2_3, %tmp_36_2_3

]]></Node>
<StgValue><ssdm name="sum_1_2_3"/></StgValue>
</operation>

<operation id="1981" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:31  %empty_288 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_344)

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="1982" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1983" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch99:2  %j_14_2_5 = or i7 %tmp_559, 4

]]></Node>
<StgValue><ssdm name="j_14_2_5"/></StgValue>
</operation>

<operation id="1984" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="7">
<![CDATA[
branch99:3  %j_14_2_14_cast = zext i7 %j_14_2_5 to i64

]]></Node>
<StgValue><ssdm name="j_14_2_14_cast"/></StgValue>
</operation>

<operation id="1985" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch99:4  %d_addr_82 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_14_cast

]]></Node>
<StgValue><ssdm name="d_addr_82"/></StgValue>
</operation>

<operation id="1986" st_id="348" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="7">
<![CDATA[
branch99:5  %d_load_82 = load float* %d_addr_82, align 4

]]></Node>
<StgValue><ssdm name="d_load_82"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1987" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch99:0  %C_3_addr_2 = getelementptr [16 x float]* %C_3, i64 0, i64 %newIndex174_cast

]]></Node>
<StgValue><ssdm name="C_3_addr_2"/></StgValue>
</operation>

<operation id="1988" st_id="349" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch99:1  store float %sum1_2_3, float* %C_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1989" st_id="349" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="7">
<![CDATA[
branch99:5  %d_load_82 = load float* %d_addr_82, align 4

]]></Node>
<StgValue><ssdm name="d_load_82"/></StgValue>
</operation>

<operation id="1990" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0">
<![CDATA[
branch99:6  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1991" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_2_4 = phi float [ %d_load_82, %branch99 ], [ %sum_1_2_4, %53 ]

]]></Node>
<StgValue><ssdm name="sum1_2_4"/></StgValue>
</operation>

<operation id="1992" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_214_4 = phi i5 [ 0, %branch99 ], [ %k_2_2_4, %53 ]

]]></Node>
<StgValue><ssdm name="k_214_4"/></StgValue>
</operation>

<operation id="1993" st_id="350" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_2_4 = icmp eq i5 %k_214_4, -12

]]></Node>
<StgValue><ssdm name="exitcond_2_4"/></StgValue>
</operation>

<operation id="1994" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_289 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="1995" st_id="350" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_2_4 = add i5 %k_214_4, 1

]]></Node>
<StgValue><ssdm name="k_2_2_4"/></StgValue>
</operation>

<operation id="1996" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_4, label %branch92, label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1997" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_214_4_cast = zext i5 %k_214_4 to i9

]]></Node>
<StgValue><ssdm name="k_214_4_cast"/></StgValue>
</operation>

<operation id="1998" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_581 = trunc i5 %k_214_4 to i3

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="1999" st_id="350" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_2_4 = add i9 %inneridx_2, %k_214_4_cast

]]></Node>
<StgValue><ssdm name="sum5_2_4"/></StgValue>
</operation>

<operation id="2000" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex165 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_4, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex165"/></StgValue>
</operation>

<operation id="2001" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex293_cast = zext i6 %newIndex165 to i64

]]></Node>
<StgValue><ssdm name="newIndex293_cast"/></StgValue>
</operation>

<operation id="2002" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_20 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex293_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_20"/></StgValue>
</operation>

<operation id="2003" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_20 = load float* %A_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_20"/></StgValue>
</operation>

<operation id="2004" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_20 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex293_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_20"/></StgValue>
</operation>

<operation id="2005" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_20 = load float* %A_1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_20"/></StgValue>
</operation>

<operation id="2006" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_20 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex293_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_20"/></StgValue>
</operation>

<operation id="2007" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_20 = load float* %A_2_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_20"/></StgValue>
</operation>

<operation id="2008" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_20 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex293_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_20"/></StgValue>
</operation>

<operation id="2009" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_20 = load float* %A_3_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_20"/></StgValue>
</operation>

<operation id="2010" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_20 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex293_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_20"/></StgValue>
</operation>

<operation id="2011" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_20 = load float* %A_4_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_20"/></StgValue>
</operation>

<operation id="2012" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_20 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex293_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_20"/></StgValue>
</operation>

<operation id="2013" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_20 = load float* %A_5_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_20"/></StgValue>
</operation>

<operation id="2014" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_20 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex293_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_20"/></StgValue>
</operation>

<operation id="2015" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_20 = load float* %A_6_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_20"/></StgValue>
</operation>

<operation id="2016" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_20 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex293_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_20"/></StgValue>
</operation>

<operation id="2017" st_id="350" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_20 = load float* %A_7_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_20"/></StgValue>
</operation>

<operation id="2018" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:25  %newIndex166 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_4, i4 %tmp_154)

]]></Node>
<StgValue><ssdm name="newIndex166"/></StgValue>
</operation>

<operation id="2019" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="9">
<![CDATA[
:26  %newIndex294_cast = zext i9 %newIndex166 to i64

]]></Node>
<StgValue><ssdm name="newIndex294_cast"/></StgValue>
</operation>

<operation id="2020" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dense_13_kernel_arra_64 = getelementptr [320 x float]* @dense_13_kernel_arra_3, i64 0, i64 %newIndex294_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_64"/></StgValue>
</operation>

<operation id="2021" st_id="350" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_65 = load float* %dense_13_kernel_arra_64, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_65"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="2022" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo113 = zext i3 %tmp_581 to i64

]]></Node>
<StgValue><ssdm name="arrayNo113"/></StgValue>
</operation>

<operation id="2023" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_20 = load float* %A_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_20"/></StgValue>
</operation>

<operation id="2024" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_20 = load float* %A_1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_20"/></StgValue>
</operation>

<operation id="2025" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_20 = load float* %A_2_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_20"/></StgValue>
</operation>

<operation id="2026" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_20 = load float* %A_3_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_20"/></StgValue>
</operation>

<operation id="2027" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_20 = load float* %A_4_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_20"/></StgValue>
</operation>

<operation id="2028" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_20 = load float* %A_5_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_20"/></StgValue>
</operation>

<operation id="2029" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_20 = load float* %A_6_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_20"/></StgValue>
</operation>

<operation id="2030" st_id="351" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_20 = load float* %A_7_addr_20, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_20"/></StgValue>
</operation>

<operation id="2031" st_id="351" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_378 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_20, float %A_1_load_20, float %A_2_load_20, float %A_3_load_20, float %A_4_load_20, float %A_5_load_20, float %A_6_load_20, float %A_7_load_20, i64 %arrayNo113)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="2032" st_id="351" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_65 = load float* %dense_13_kernel_arra_64, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_65"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="2033" st_id="352" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_4 = fmul float %tmp_378, %dense_13_kernel_arra_65

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="2034" st_id="353" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_4 = fmul float %tmp_378, %dense_13_kernel_arra_65

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="2035" st_id="354" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_4 = fmul float %tmp_378, %dense_13_kernel_arra_65

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="2036" st_id="355" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_4 = fmul float %tmp_378, %dense_13_kernel_arra_65

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="2037" st_id="356" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_4 = fmul float %tmp_378, %dense_13_kernel_arra_65

]]></Node>
<StgValue><ssdm name="tmp_36_2_4"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="2038" st_id="357" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="2039" st_id="358" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="2040" st_id="359" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="2041" st_id="360" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="2042" st_id="361" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="2043" st_id="362" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="2044" st_id="363" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="2045" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_352 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="2046" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2047" st_id="364" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_4 = fadd float %sum1_2_4, %tmp_36_2_4

]]></Node>
<StgValue><ssdm name="sum_1_2_4"/></StgValue>
</operation>

<operation id="2048" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:31  %empty_290 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_352)

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="2049" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="2050" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch92:2  %j_14_2_6 = or i7 %tmp_559, 5

]]></Node>
<StgValue><ssdm name="j_14_2_6"/></StgValue>
</operation>

<operation id="2051" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="7">
<![CDATA[
branch92:3  %j_14_2_15_cast = zext i7 %j_14_2_6 to i64

]]></Node>
<StgValue><ssdm name="j_14_2_15_cast"/></StgValue>
</operation>

<operation id="2052" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch92:4  %d_addr_86 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_15_cast

]]></Node>
<StgValue><ssdm name="d_addr_86"/></StgValue>
</operation>

<operation id="2053" st_id="365" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="7">
<![CDATA[
branch92:5  %d_load_86 = load float* %d_addr_86, align 4

]]></Node>
<StgValue><ssdm name="d_load_86"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="2054" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch92:0  %C_4_addr_2 = getelementptr [16 x float]* %C_4, i64 0, i64 %newIndex174_cast

]]></Node>
<StgValue><ssdm name="C_4_addr_2"/></StgValue>
</operation>

<operation id="2055" st_id="366" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch92:1  store float %sum1_2_4, float* %C_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2056" st_id="366" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="7">
<![CDATA[
branch92:5  %d_load_86 = load float* %d_addr_86, align 4

]]></Node>
<StgValue><ssdm name="d_load_86"/></StgValue>
</operation>

<operation id="2057" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0">
<![CDATA[
branch92:6  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="2058" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_2_5 = phi float [ %d_load_86, %branch92 ], [ %sum_1_2_5, %55 ]

]]></Node>
<StgValue><ssdm name="sum1_2_5"/></StgValue>
</operation>

<operation id="2059" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_214_5 = phi i5 [ 0, %branch92 ], [ %k_2_2_5, %55 ]

]]></Node>
<StgValue><ssdm name="k_214_5"/></StgValue>
</operation>

<operation id="2060" st_id="367" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_2_5 = icmp eq i5 %k_214_5, -12

]]></Node>
<StgValue><ssdm name="exitcond_2_5"/></StgValue>
</operation>

<operation id="2061" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_291 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="2062" st_id="367" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_2_5 = add i5 %k_214_5, 1

]]></Node>
<StgValue><ssdm name="k_2_2_5"/></StgValue>
</operation>

<operation id="2063" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_5, label %branch85, label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2064" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_214_5_cast = zext i5 %k_214_5 to i9

]]></Node>
<StgValue><ssdm name="k_214_5_cast"/></StgValue>
</operation>

<operation id="2065" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_585 = trunc i5 %k_214_5 to i3

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="2066" st_id="367" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_2_5 = add i9 %inneridx_2, %k_214_5_cast

]]></Node>
<StgValue><ssdm name="sum5_2_5"/></StgValue>
</operation>

<operation id="2067" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex173 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_5, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex173"/></StgValue>
</operation>

<operation id="2068" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex301_cast = zext i6 %newIndex173 to i64

]]></Node>
<StgValue><ssdm name="newIndex301_cast"/></StgValue>
</operation>

<operation id="2069" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_24 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex301_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_24"/></StgValue>
</operation>

<operation id="2070" st_id="367" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_24 = load float* %A_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_24"/></StgValue>
</operation>

<operation id="2071" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_24 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex301_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_24"/></StgValue>
</operation>

<operation id="2072" st_id="367" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_24 = load float* %A_1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_24"/></StgValue>
</operation>

<operation id="2073" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_24 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex301_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_24"/></StgValue>
</operation>

<operation id="2074" st_id="367" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_24 = load float* %A_2_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_24"/></StgValue>
</operation>

<operation id="2075" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_24 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex301_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_24"/></StgValue>
</operation>

<operation id="2076" st_id="367" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_24 = load float* %A_3_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_24"/></StgValue>
</operation>

<operation id="2077" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_24 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex301_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_24"/></StgValue>
</operation>

<operation id="2078" st_id="367" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_24 = load float* %A_4_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_24"/></StgValue>
</operation>

<operation id="2079" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_24 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex301_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_24"/></StgValue>
</operation>

<operation id="2080" st_id="367" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_24 = load float* %A_5_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_24"/></StgValue>
</operation>

<operation id="2081" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_24 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex301_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_24"/></StgValue>
</operation>

<operation id="2082" st_id="367" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_24 = load float* %A_6_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_24"/></StgValue>
</operation>

<operation id="2083" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_24 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex301_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_24"/></StgValue>
</operation>

<operation id="2084" st_id="367" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_24 = load float* %A_7_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_24"/></StgValue>
</operation>

<operation id="2085" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:25  %newIndex174 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_5, i4 %tmp_154)

]]></Node>
<StgValue><ssdm name="newIndex174"/></StgValue>
</operation>

<operation id="2086" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="9">
<![CDATA[
:26  %newIndex302_cast = zext i9 %newIndex174 to i64

]]></Node>
<StgValue><ssdm name="newIndex302_cast"/></StgValue>
</operation>

<operation id="2087" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dense_13_kernel_arra_66 = getelementptr [320 x float]* @dense_13_kernel_arra_2, i64 0, i64 %newIndex302_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_66"/></StgValue>
</operation>

<operation id="2088" st_id="367" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_67 = load float* %dense_13_kernel_arra_66, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_67"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="2089" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo117 = zext i3 %tmp_585 to i64

]]></Node>
<StgValue><ssdm name="arrayNo117"/></StgValue>
</operation>

<operation id="2090" st_id="368" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_24 = load float* %A_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_24"/></StgValue>
</operation>

<operation id="2091" st_id="368" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_24 = load float* %A_1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_24"/></StgValue>
</operation>

<operation id="2092" st_id="368" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_24 = load float* %A_2_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_24"/></StgValue>
</operation>

<operation id="2093" st_id="368" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_24 = load float* %A_3_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_24"/></StgValue>
</operation>

<operation id="2094" st_id="368" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_24 = load float* %A_4_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_24"/></StgValue>
</operation>

<operation id="2095" st_id="368" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_24 = load float* %A_5_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_24"/></StgValue>
</operation>

<operation id="2096" st_id="368" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_24 = load float* %A_6_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_24"/></StgValue>
</operation>

<operation id="2097" st_id="368" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_24 = load float* %A_7_addr_24, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_24"/></StgValue>
</operation>

<operation id="2098" st_id="368" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_382 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_24, float %A_1_load_24, float %A_2_load_24, float %A_3_load_24, float %A_4_load_24, float %A_5_load_24, float %A_6_load_24, float %A_7_load_24, i64 %arrayNo117)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="2099" st_id="368" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_67 = load float* %dense_13_kernel_arra_66, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_67"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="2100" st_id="369" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_5 = fmul float %tmp_382, %dense_13_kernel_arra_67

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="2101" st_id="370" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_5 = fmul float %tmp_382, %dense_13_kernel_arra_67

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="2102" st_id="371" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_5 = fmul float %tmp_382, %dense_13_kernel_arra_67

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="2103" st_id="372" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_5 = fmul float %tmp_382, %dense_13_kernel_arra_67

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="2104" st_id="373" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_5 = fmul float %tmp_382, %dense_13_kernel_arra_67

]]></Node>
<StgValue><ssdm name="tmp_36_2_5"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="2105" st_id="374" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="2106" st_id="375" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="2107" st_id="376" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="2108" st_id="377" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="2109" st_id="378" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="2110" st_id="379" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="2111" st_id="380" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="2112" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_360 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="2113" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2114" st_id="381" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_5 = fadd float %sum1_2_5, %tmp_36_2_5

]]></Node>
<StgValue><ssdm name="sum_1_2_5"/></StgValue>
</operation>

<operation id="2115" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:31  %empty_292 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_360)

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="2116" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="2117" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch85:2  %j_14_2_8 = or i7 %tmp_559, 6

]]></Node>
<StgValue><ssdm name="j_14_2_8"/></StgValue>
</operation>

<operation id="2118" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="7">
<![CDATA[
branch85:3  %j_14_2_16_cast = zext i7 %j_14_2_8 to i64

]]></Node>
<StgValue><ssdm name="j_14_2_16_cast"/></StgValue>
</operation>

<operation id="2119" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch85:4  %d_addr_89 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_16_cast

]]></Node>
<StgValue><ssdm name="d_addr_89"/></StgValue>
</operation>

<operation id="2120" st_id="382" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="7">
<![CDATA[
branch85:5  %d_load_89 = load float* %d_addr_89, align 4

]]></Node>
<StgValue><ssdm name="d_load_89"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="2121" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch85:0  %C_5_addr_2 = getelementptr [16 x float]* %C_5, i64 0, i64 %newIndex174_cast

]]></Node>
<StgValue><ssdm name="C_5_addr_2"/></StgValue>
</operation>

<operation id="2122" st_id="383" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch85:1  store float %sum1_2_5, float* %C_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2123" st_id="383" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="7">
<![CDATA[
branch85:5  %d_load_89 = load float* %d_addr_89, align 4

]]></Node>
<StgValue><ssdm name="d_load_89"/></StgValue>
</operation>

<operation id="2124" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0">
<![CDATA[
branch85:6  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="2125" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_2_6 = phi float [ %d_load_89, %branch85 ], [ %sum_1_2_6, %57 ]

]]></Node>
<StgValue><ssdm name="sum1_2_6"/></StgValue>
</operation>

<operation id="2126" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_214_6 = phi i5 [ 0, %branch85 ], [ %k_2_2_6, %57 ]

]]></Node>
<StgValue><ssdm name="k_214_6"/></StgValue>
</operation>

<operation id="2127" st_id="384" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_2_6 = icmp eq i5 %k_214_6, -12

]]></Node>
<StgValue><ssdm name="exitcond_2_6"/></StgValue>
</operation>

<operation id="2128" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_293 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="2129" st_id="384" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_2_6 = add i5 %k_214_6, 1

]]></Node>
<StgValue><ssdm name="k_2_2_6"/></StgValue>
</operation>

<operation id="2130" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_6, label %branch78, label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2131" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_214_6_cast = zext i5 %k_214_6 to i9

]]></Node>
<StgValue><ssdm name="k_214_6_cast"/></StgValue>
</operation>

<operation id="2132" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_588 = trunc i5 %k_214_6 to i3

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="2133" st_id="384" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_2_6 = add i9 %inneridx_2, %k_214_6_cast

]]></Node>
<StgValue><ssdm name="sum5_2_6"/></StgValue>
</operation>

<operation id="2134" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex179 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_6, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex179"/></StgValue>
</operation>

<operation id="2135" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex307_cast = zext i6 %newIndex179 to i64

]]></Node>
<StgValue><ssdm name="newIndex307_cast"/></StgValue>
</operation>

<operation id="2136" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_27 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex307_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_27"/></StgValue>
</operation>

<operation id="2137" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_27 = load float* %A_0_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_27"/></StgValue>
</operation>

<operation id="2138" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_27 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex307_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_27"/></StgValue>
</operation>

<operation id="2139" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_27 = load float* %A_1_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_27"/></StgValue>
</operation>

<operation id="2140" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_27 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex307_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_27"/></StgValue>
</operation>

<operation id="2141" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_27 = load float* %A_2_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_27"/></StgValue>
</operation>

<operation id="2142" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_27 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex307_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_27"/></StgValue>
</operation>

<operation id="2143" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_27 = load float* %A_3_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_27"/></StgValue>
</operation>

<operation id="2144" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_27 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex307_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_27"/></StgValue>
</operation>

<operation id="2145" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_27 = load float* %A_4_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_27"/></StgValue>
</operation>

<operation id="2146" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_27 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex307_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_27"/></StgValue>
</operation>

<operation id="2147" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_27 = load float* %A_5_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_27"/></StgValue>
</operation>

<operation id="2148" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_27 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex307_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_27"/></StgValue>
</operation>

<operation id="2149" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_27 = load float* %A_6_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_27"/></StgValue>
</operation>

<operation id="2150" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_27 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex307_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_27"/></StgValue>
</operation>

<operation id="2151" st_id="384" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_27 = load float* %A_7_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_27"/></StgValue>
</operation>

<operation id="2152" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:25  %newIndex180 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_6, i4 %tmp_154)

]]></Node>
<StgValue><ssdm name="newIndex180"/></StgValue>
</operation>

<operation id="2153" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="9">
<![CDATA[
:26  %newIndex308_cast = zext i9 %newIndex180 to i64

]]></Node>
<StgValue><ssdm name="newIndex308_cast"/></StgValue>
</operation>

<operation id="2154" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dense_13_kernel_arra_68 = getelementptr [320 x float]* @dense_13_kernel_arra_1, i64 0, i64 %newIndex308_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_68"/></StgValue>
</operation>

<operation id="2155" st_id="384" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_69 = load float* %dense_13_kernel_arra_68, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_69"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="2156" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo120 = zext i3 %tmp_588 to i64

]]></Node>
<StgValue><ssdm name="arrayNo120"/></StgValue>
</operation>

<operation id="2157" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_27 = load float* %A_0_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_27"/></StgValue>
</operation>

<operation id="2158" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_27 = load float* %A_1_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_27"/></StgValue>
</operation>

<operation id="2159" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_27 = load float* %A_2_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_27"/></StgValue>
</operation>

<operation id="2160" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_27 = load float* %A_3_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_27"/></StgValue>
</operation>

<operation id="2161" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_27 = load float* %A_4_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_27"/></StgValue>
</operation>

<operation id="2162" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_27 = load float* %A_5_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_27"/></StgValue>
</operation>

<operation id="2163" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_27 = load float* %A_6_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_27"/></StgValue>
</operation>

<operation id="2164" st_id="385" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_27 = load float* %A_7_addr_27, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_27"/></StgValue>
</operation>

<operation id="2165" st_id="385" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_385 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_27, float %A_1_load_27, float %A_2_load_27, float %A_3_load_27, float %A_4_load_27, float %A_5_load_27, float %A_6_load_27, float %A_7_load_27, i64 %arrayNo120)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="2166" st_id="385" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_69 = load float* %dense_13_kernel_arra_68, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_69"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="2167" st_id="386" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_6 = fmul float %tmp_385, %dense_13_kernel_arra_69

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="2168" st_id="387" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_6 = fmul float %tmp_385, %dense_13_kernel_arra_69

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="2169" st_id="388" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_6 = fmul float %tmp_385, %dense_13_kernel_arra_69

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2170" st_id="389" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_6 = fmul float %tmp_385, %dense_13_kernel_arra_69

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2171" st_id="390" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_6 = fmul float %tmp_385, %dense_13_kernel_arra_69

]]></Node>
<StgValue><ssdm name="tmp_36_2_6"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2172" st_id="391" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2173" st_id="392" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2174" st_id="393" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2175" st_id="394" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="2176" st_id="395" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="2177" st_id="396" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="2178" st_id="397" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="2179" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_366 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="2180" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2181" st_id="398" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_6 = fadd float %sum1_2_6, %tmp_36_2_6

]]></Node>
<StgValue><ssdm name="sum_1_2_6"/></StgValue>
</operation>

<operation id="2182" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:31  %empty_294 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_366)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="2183" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="2184" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch78:2  %j_14_2_9 = or i7 %tmp_559, 7

]]></Node>
<StgValue><ssdm name="j_14_2_9"/></StgValue>
</operation>

<operation id="2185" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="7">
<![CDATA[
branch78:3  %j_14_2_17_cast = zext i7 %j_14_2_9 to i64

]]></Node>
<StgValue><ssdm name="j_14_2_17_cast"/></StgValue>
</operation>

<operation id="2186" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch78:4  %d_addr_91 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_2_17_cast

]]></Node>
<StgValue><ssdm name="d_addr_91"/></StgValue>
</operation>

<operation id="2187" st_id="399" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="7">
<![CDATA[
branch78:5  %d_load_91 = load float* %d_addr_91, align 4

]]></Node>
<StgValue><ssdm name="d_load_91"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="2188" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch78:0  %C_6_addr_2 = getelementptr [16 x float]* %C_6, i64 0, i64 %newIndex174_cast

]]></Node>
<StgValue><ssdm name="C_6_addr_2"/></StgValue>
</operation>

<operation id="2189" st_id="400" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch78:1  store float %sum1_2_6, float* %C_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2190" st_id="400" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="7">
<![CDATA[
branch78:5  %d_load_91 = load float* %d_addr_91, align 4

]]></Node>
<StgValue><ssdm name="d_load_91"/></StgValue>
</operation>

<operation id="2191" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0">
<![CDATA[
branch78:6  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="2192" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_2_7 = phi float [ %d_load_91, %branch78 ], [ %sum_1_2_7, %59 ]

]]></Node>
<StgValue><ssdm name="sum1_2_7"/></StgValue>
</operation>

<operation id="2193" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_214_7 = phi i5 [ 0, %branch78 ], [ %k_2_2_7, %59 ]

]]></Node>
<StgValue><ssdm name="k_214_7"/></StgValue>
</operation>

<operation id="2194" st_id="401" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_2_7 = icmp eq i5 %k_214_7, -12

]]></Node>
<StgValue><ssdm name="exitcond_2_7"/></StgValue>
</operation>

<operation id="2195" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_295 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="2196" st_id="401" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_2_7 = add i5 %k_214_7, 1

]]></Node>
<StgValue><ssdm name="k_2_2_7"/></StgValue>
</operation>

<operation id="2197" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_7, label %branch71, label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2198" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_214_7_cast = zext i5 %k_214_7 to i9

]]></Node>
<StgValue><ssdm name="k_214_7_cast"/></StgValue>
</operation>

<operation id="2199" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_590 = trunc i5 %k_214_7 to i3

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="2200" st_id="401" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_2_7 = add i9 %inneridx_2, %k_214_7_cast

]]></Node>
<StgValue><ssdm name="sum5_2_7"/></StgValue>
</operation>

<operation id="2201" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %newIndex183 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_2_7, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex183"/></StgValue>
</operation>

<operation id="2202" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="6">
<![CDATA[
:7  %newIndex311_cast = zext i6 %newIndex183 to i64

]]></Node>
<StgValue><ssdm name="newIndex311_cast"/></StgValue>
</operation>

<operation id="2203" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_0_addr_29 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex311_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_29"/></StgValue>
</operation>

<operation id="2204" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_29 = load float* %A_0_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_29"/></StgValue>
</operation>

<operation id="2205" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_1_addr_29 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex311_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_29"/></StgValue>
</operation>

<operation id="2206" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_29 = load float* %A_1_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_29"/></StgValue>
</operation>

<operation id="2207" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_2_addr_29 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex311_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_29"/></StgValue>
</operation>

<operation id="2208" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_29 = load float* %A_2_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_29"/></StgValue>
</operation>

<operation id="2209" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_3_addr_29 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex311_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_29"/></StgValue>
</operation>

<operation id="2210" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_29 = load float* %A_3_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_29"/></StgValue>
</operation>

<operation id="2211" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_4_addr_29 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex311_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_29"/></StgValue>
</operation>

<operation id="2212" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_29 = load float* %A_4_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_29"/></StgValue>
</operation>

<operation id="2213" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_5_addr_29 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex311_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_29"/></StgValue>
</operation>

<operation id="2214" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_29 = load float* %A_5_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_29"/></StgValue>
</operation>

<operation id="2215" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_6_addr_29 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex311_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_29"/></StgValue>
</operation>

<operation id="2216" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_29 = load float* %A_6_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_29"/></StgValue>
</operation>

<operation id="2217" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_7_addr_29 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex311_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_29"/></StgValue>
</operation>

<operation id="2218" st_id="401" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_29 = load float* %A_7_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_29"/></StgValue>
</operation>

<operation id="2219" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:25  %newIndex184 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_214_7, i4 %tmp_154)

]]></Node>
<StgValue><ssdm name="newIndex184"/></StgValue>
</operation>

<operation id="2220" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="9">
<![CDATA[
:26  %newIndex312_cast = zext i9 %newIndex184 to i64

]]></Node>
<StgValue><ssdm name="newIndex312_cast"/></StgValue>
</operation>

<operation id="2221" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %dense_13_kernel_arra_70 = getelementptr [320 x float]* @dense_13_kernel_arra, i64 0, i64 %newIndex312_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_70"/></StgValue>
</operation>

<operation id="2222" st_id="401" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_71 = load float* %dense_13_kernel_arra_70, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_71"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="2223" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="3">
<![CDATA[
:5  %arrayNo122 = zext i3 %tmp_590 to i64

]]></Node>
<StgValue><ssdm name="arrayNo122"/></StgValue>
</operation>

<operation id="2224" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="4">
<![CDATA[
:9  %A_0_load_29 = load float* %A_0_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_29"/></StgValue>
</operation>

<operation id="2225" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_1_load_29 = load float* %A_1_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_29"/></StgValue>
</operation>

<operation id="2226" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="4">
<![CDATA[
:13  %A_2_load_29 = load float* %A_2_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_29"/></StgValue>
</operation>

<operation id="2227" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_3_load_29 = load float* %A_3_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_29"/></StgValue>
</operation>

<operation id="2228" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="4">
<![CDATA[
:17  %A_4_load_29 = load float* %A_4_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_29"/></StgValue>
</operation>

<operation id="2229" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="4">
<![CDATA[
:19  %A_5_load_29 = load float* %A_5_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_29"/></StgValue>
</operation>

<operation id="2230" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="4">
<![CDATA[
:21  %A_6_load_29 = load float* %A_6_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_29"/></StgValue>
</operation>

<operation id="2231" st_id="402" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="4">
<![CDATA[
:23  %A_7_load_29 = load float* %A_7_addr_29, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_29"/></StgValue>
</operation>

<operation id="2232" st_id="402" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:24  %tmp_387 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_29, float %A_1_load_29, float %A_2_load_29, float %A_3_load_29, float %A_4_load_29, float %A_5_load_29, float %A_6_load_29, float %A_7_load_29, i64 %arrayNo122)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="2233" st_id="402" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="9">
<![CDATA[
:28  %dense_13_kernel_arra_71 = load float* %dense_13_kernel_arra_70, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_71"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2234" st_id="403" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_7 = fmul float %tmp_387, %dense_13_kernel_arra_71

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2235" st_id="404" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_7 = fmul float %tmp_387, %dense_13_kernel_arra_71

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="2236" st_id="405" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_7 = fmul float %tmp_387, %dense_13_kernel_arra_71

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="2237" st_id="406" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_7 = fmul float %tmp_387, %dense_13_kernel_arra_71

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2238" st_id="407" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_36_2_7 = fmul float %tmp_387, %dense_13_kernel_arra_71

]]></Node>
<StgValue><ssdm name="tmp_36_2_7"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2239" st_id="408" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2240" st_id="409" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2241" st_id="410" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2242" st_id="411" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="2243" st_id="412" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="2244" st_id="413" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="2245" st_id="414" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="2246" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_370 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="2247" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2248" st_id="415" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %sum_1_2_7 = fadd float %sum1_2_7, %tmp_36_2_7

]]></Node>
<StgValue><ssdm name="sum_1_2_7"/></StgValue>
</operation>

<operation id="2249" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:31  %empty_296 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_370)

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="2250" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="2251" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch71:0  %C_7_addr_2 = getelementptr [16 x float]* %C_7, i64 0, i64 %newIndex174_cast

]]></Node>
<StgValue><ssdm name="C_7_addr_2"/></StgValue>
</operation>

<operation id="2252" st_id="416" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch71:1  store float %sum1_2_7, float* %C_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2253" st_id="416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch71:2  %j_14_2_7 = add i8 %j_2, 8

]]></Node>
<StgValue><ssdm name="j_14_2_7"/></StgValue>
</operation>

<operation id="2254" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0">
<![CDATA[
branch71:3  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="2255" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %j_3 = phi i8 [ 0, %81 ], [ %j_14_3_7, %branch7 ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="2256" st_id="417" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond1_3 = icmp eq i8 %j_3, -128

]]></Node>
<StgValue><ssdm name="exitcond1_3"/></StgValue>
</operation>

<operation id="2257" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_297 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="2258" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_3, label %80, label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2259" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="8">
<![CDATA[
:2  %j_3_cast9 = zext i8 %j_3 to i64

]]></Node>
<StgValue><ssdm name="j_3_cast9"/></StgValue>
</operation>

<operation id="2260" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_72 = getelementptr [128 x float]* %d, i64 0, i64 %j_3_cast9

]]></Node>
<StgValue><ssdm name="d_addr_72"/></StgValue>
</operation>

<operation id="2261" st_id="417" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="7">
<![CDATA[
:4  %d_load_72 = load float* %d_addr_72, align 4

]]></Node>
<StgValue><ssdm name="d_load_72"/></StgValue>
</operation>

<operation id="2262" st_id="417" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1586">
<or_exp><and_exp><literal name="exitcond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_3 = add i64 %i, 4

]]></Node>
<StgValue><ssdm name="i_33_3"/></StgValue>
</operation>

<operation id="2263" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1586">
<or_exp><and_exp><literal name="exitcond1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="2264" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="12" op_0_bw="8">
<![CDATA[
:0  %j_3_cast7 = zext i8 %j_3 to i12

]]></Node>
<StgValue><ssdm name="j_3_cast7"/></StgValue>
</operation>

<operation id="2265" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="7" op_0_bw="8">
<![CDATA[
:1  %tmp_566 = trunc i8 %j_3 to i7

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="2266" st_id="418" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="7">
<![CDATA[
:4  %d_load_72 = load float* %d_addr_72, align 4

]]></Node>
<StgValue><ssdm name="d_load_72"/></StgValue>
</operation>

<operation id="2267" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="2268" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_3 = phi float [ %d_load_72, %63 ], [ %sum_1_3, %65 ]

]]></Node>
<StgValue><ssdm name="sum1_3"/></StgValue>
</operation>

<operation id="2269" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_3 = phi i5 [ 0, %63 ], [ %k_2_3, %65 ]

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="2270" st_id="419" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_3 = icmp eq i5 %k_3, -12

]]></Node>
<StgValue><ssdm name="exitcond_3"/></StgValue>
</operation>

<operation id="2271" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_298 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="2272" st_id="419" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_3 = add i5 %k_3, 1

]]></Node>
<StgValue><ssdm name="k_2_3"/></StgValue>
</operation>

<operation id="2273" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3, label %branch56, label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2274" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_3_cast = zext i5 %k_3 to i9

]]></Node>
<StgValue><ssdm name="k_3_cast"/></StgValue>
</operation>

<operation id="2275" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_571 = trunc i5 %k_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="2276" st_id="419" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_3 = add i9 %k_3_cast, %inneridx_3

]]></Node>
<StgValue><ssdm name="sum5_3"/></StgValue>
</operation>

<operation id="2277" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex145 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex145"/></StgValue>
</operation>

<operation id="2278" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
:26  %tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %k_3, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="2279" st_id="419" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:27  %sum8_3 = add i12 %tmp_3, %j_3_cast7

]]></Node>
<StgValue><ssdm name="sum8_3"/></StgValue>
</operation>

<operation id="2280" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %newIndex146 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sum8_3, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="newIndex146"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="2281" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex270_cast = zext i6 %newIndex145 to i64

]]></Node>
<StgValue><ssdm name="newIndex270_cast"/></StgValue>
</operation>

<operation id="2282" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_10 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex270_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_10"/></StgValue>
</operation>

<operation id="2283" st_id="420" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_10 = load float* %A_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_10"/></StgValue>
</operation>

<operation id="2284" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_10 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex270_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_10"/></StgValue>
</operation>

<operation id="2285" st_id="420" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_10 = load float* %A_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_10"/></StgValue>
</operation>

<operation id="2286" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_10 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex270_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_10"/></StgValue>
</operation>

<operation id="2287" st_id="420" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_10 = load float* %A_2_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_10"/></StgValue>
</operation>

<operation id="2288" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_10 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex270_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_10"/></StgValue>
</operation>

<operation id="2289" st_id="420" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_10 = load float* %A_3_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_10"/></StgValue>
</operation>

<operation id="2290" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_10 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex270_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_10"/></StgValue>
</operation>

<operation id="2291" st_id="420" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_10 = load float* %A_4_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_10"/></StgValue>
</operation>

<operation id="2292" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_10 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex270_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_10"/></StgValue>
</operation>

<operation id="2293" st_id="420" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_10 = load float* %A_5_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_10"/></StgValue>
</operation>

<operation id="2294" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_10 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex270_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_10"/></StgValue>
</operation>

<operation id="2295" st_id="420" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_10 = load float* %A_6_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_10"/></StgValue>
</operation>

<operation id="2296" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_10 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex270_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_10"/></StgValue>
</operation>

<operation id="2297" st_id="420" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_10 = load float* %A_7_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_10"/></StgValue>
</operation>

<operation id="2298" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="9">
<![CDATA[
:29  %newIndex271_cast = zext i9 %newIndex146 to i64

]]></Node>
<StgValue><ssdm name="newIndex271_cast"/></StgValue>
</operation>

<operation id="2299" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %dense_13_kernel_arra_72 = getelementptr [320 x float]* @dense_13_kernel_arra_7, i64 0, i64 %newIndex271_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_72"/></StgValue>
</operation>

<operation id="2300" st_id="420" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="9">
<![CDATA[
:31  %dense_13_kernel_arra_73 = load float* %dense_13_kernel_arra_72, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_73"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="2301" st_id="421" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc18 = xor i3 %tmp_571, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc18"/></StgValue>
</operation>

<operation id="2302" st_id="421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo103 = zext i3 %arrayNo_trunc18 to i64

]]></Node>
<StgValue><ssdm name="arrayNo103"/></StgValue>
</operation>

<operation id="2303" st_id="421" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_10 = load float* %A_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_10"/></StgValue>
</operation>

<operation id="2304" st_id="421" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_10 = load float* %A_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_10"/></StgValue>
</operation>

<operation id="2305" st_id="421" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_10 = load float* %A_2_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_10"/></StgValue>
</operation>

<operation id="2306" st_id="421" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_10 = load float* %A_3_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_10"/></StgValue>
</operation>

<operation id="2307" st_id="421" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_10 = load float* %A_4_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_10"/></StgValue>
</operation>

<operation id="2308" st_id="421" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_10 = load float* %A_5_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_10"/></StgValue>
</operation>

<operation id="2309" st_id="421" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_10 = load float* %A_6_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_10"/></StgValue>
</operation>

<operation id="2310" st_id="421" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_10 = load float* %A_7_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_10"/></StgValue>
</operation>

<operation id="2311" st_id="421" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_361 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_10, float %A_1_load_10, float %A_2_load_10, float %A_3_load_10, float %A_4_load_10, float %A_5_load_10, float %A_6_load_10, float %A_7_load_10, i64 %arrayNo103)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2312" st_id="421" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="9">
<![CDATA[
:31  %dense_13_kernel_arra_73 = load float* %dense_13_kernel_arra_72, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_73"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="2313" st_id="422" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_36_3 = fmul float %tmp_361, %dense_13_kernel_arra_73

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="2314" st_id="423" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_36_3 = fmul float %tmp_361, %dense_13_kernel_arra_73

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="2315" st_id="424" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_36_3 = fmul float %tmp_361, %dense_13_kernel_arra_73

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="2316" st_id="425" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_36_3 = fmul float %tmp_361, %dense_13_kernel_arra_73

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="2317" st_id="426" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_36_3 = fmul float %tmp_361, %dense_13_kernel_arra_73

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="2318" st_id="427" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="2319" st_id="428" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="2320" st_id="429" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="2321" st_id="430" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="2322" st_id="431" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="2323" st_id="432" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="2324" st_id="433" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="2325" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_332 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="2326" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2327" st_id="434" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %sum_1_3 = fadd float %sum1_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="2328" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:34  %empty_299 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_332)

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="2329" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="2330" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch56:6  %j_14_3_s = or i7 %tmp_566, 1

]]></Node>
<StgValue><ssdm name="j_14_3_s"/></StgValue>
</operation>

<operation id="2331" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="7">
<![CDATA[
branch56:7  %j_14_3_cast = zext i7 %j_14_3_s to i64

]]></Node>
<StgValue><ssdm name="j_14_3_cast"/></StgValue>
</operation>

<operation id="2332" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch56:8  %d_addr_76 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_cast

]]></Node>
<StgValue><ssdm name="d_addr_76"/></StgValue>
</operation>

<operation id="2333" st_id="435" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="7">
<![CDATA[
branch56:9  %d_load_76 = load float* %d_addr_76, align 4

]]></Node>
<StgValue><ssdm name="d_load_76"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="2334" st_id="436" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch56:0  %sum2_3 = xor i8 %j_3, -128

]]></Node>
<StgValue><ssdm name="sum2_3"/></StgValue>
</operation>

<operation id="2335" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch56:1  %tmp_570 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sum2_3, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="2336" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="6" op_0_bw="5">
<![CDATA[
branch56:2  %newIndex97 = sext i5 %tmp_570 to i6

]]></Node>
<StgValue><ssdm name="newIndex97"/></StgValue>
</operation>

<operation id="2337" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="6">
<![CDATA[
branch56:3  %newIndex97_cast = zext i6 %newIndex97 to i64

]]></Node>
<StgValue><ssdm name="newIndex97_cast"/></StgValue>
</operation>

<operation id="2338" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch56:4  %C_0_addr_3 = getelementptr [16 x float]* %C_0, i64 0, i64 %newIndex97_cast

]]></Node>
<StgValue><ssdm name="C_0_addr_3"/></StgValue>
</operation>

<operation id="2339" st_id="436" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch56:5  store float %sum1_3, float* %C_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2340" st_id="436" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="7">
<![CDATA[
branch56:9  %d_load_76 = load float* %d_addr_76, align 4

]]></Node>
<StgValue><ssdm name="d_load_76"/></StgValue>
</operation>

<operation id="2341" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="0">
<![CDATA[
branch56:10  br label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="2342" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_3_1 = phi float [ %d_load_76, %branch56 ], [ %sum_1_3_1, %67 ]

]]></Node>
<StgValue><ssdm name="sum1_3_1"/></StgValue>
</operation>

<operation id="2343" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_3_1 = phi i5 [ 0, %branch56 ], [ %k_2_3_1, %67 ]

]]></Node>
<StgValue><ssdm name="k_3_1"/></StgValue>
</operation>

<operation id="2344" st_id="437" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_3_1 = icmp eq i5 %k_3_1, -12

]]></Node>
<StgValue><ssdm name="exitcond_3_1"/></StgValue>
</operation>

<operation id="2345" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_300 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="2346" st_id="437" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_3_1 = add i5 %k_3_1, 1

]]></Node>
<StgValue><ssdm name="k_2_3_1"/></StgValue>
</operation>

<operation id="2347" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_1, label %branch49, label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2348" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_3_1_cast = zext i5 %k_3_1 to i9

]]></Node>
<StgValue><ssdm name="k_3_1_cast"/></StgValue>
</operation>

<operation id="2349" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_575 = trunc i5 %k_3_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="2350" st_id="437" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_3_1 = add i9 %inneridx_3, %k_3_1_cast

]]></Node>
<StgValue><ssdm name="sum5_3_1"/></StgValue>
</operation>

<operation id="2351" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex153 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_1, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex153"/></StgValue>
</operation>

<operation id="2352" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex279_cast = zext i6 %newIndex153 to i64

]]></Node>
<StgValue><ssdm name="newIndex279_cast"/></StgValue>
</operation>

<operation id="2353" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_14 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex279_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_14"/></StgValue>
</operation>

<operation id="2354" st_id="437" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_14 = load float* %A_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_14"/></StgValue>
</operation>

<operation id="2355" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_14 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex279_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_14"/></StgValue>
</operation>

<operation id="2356" st_id="437" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_14 = load float* %A_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_14"/></StgValue>
</operation>

<operation id="2357" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_14 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex279_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_14"/></StgValue>
</operation>

<operation id="2358" st_id="437" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_14 = load float* %A_2_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_14"/></StgValue>
</operation>

<operation id="2359" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_14 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex279_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_14"/></StgValue>
</operation>

<operation id="2360" st_id="437" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_14 = load float* %A_3_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_14"/></StgValue>
</operation>

<operation id="2361" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_14 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex279_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_14"/></StgValue>
</operation>

<operation id="2362" st_id="437" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_14 = load float* %A_4_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_14"/></StgValue>
</operation>

<operation id="2363" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_14 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex279_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_14"/></StgValue>
</operation>

<operation id="2364" st_id="437" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_14 = load float* %A_5_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_14"/></StgValue>
</operation>

<operation id="2365" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_14 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex279_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_14"/></StgValue>
</operation>

<operation id="2366" st_id="437" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_14 = load float* %A_6_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_14"/></StgValue>
</operation>

<operation id="2367" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_14 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex279_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_14"/></StgValue>
</operation>

<operation id="2368" st_id="437" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_14 = load float* %A_7_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_14"/></StgValue>
</operation>

<operation id="2369" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26  %tmp_161 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j_3, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2370" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:27  %newIndex154 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_1, i4 %tmp_161)

]]></Node>
<StgValue><ssdm name="newIndex154"/></StgValue>
</operation>

<operation id="2371" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="9">
<![CDATA[
:28  %newIndex280_cast = zext i9 %newIndex154 to i64

]]></Node>
<StgValue><ssdm name="newIndex280_cast"/></StgValue>
</operation>

<operation id="2372" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %dense_13_kernel_arra_74 = getelementptr [320 x float]* @dense_13_kernel_arra_6, i64 0, i64 %newIndex280_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_74"/></StgValue>
</operation>

<operation id="2373" st_id="437" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="9">
<![CDATA[
:30  %dense_13_kernel_arra_75 = load float* %dense_13_kernel_arra_74, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_75"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="2374" st_id="438" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc20 = xor i3 %tmp_575, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc20"/></StgValue>
</operation>

<operation id="2375" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo107 = zext i3 %arrayNo_trunc20 to i64

]]></Node>
<StgValue><ssdm name="arrayNo107"/></StgValue>
</operation>

<operation id="2376" st_id="438" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_14 = load float* %A_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_14"/></StgValue>
</operation>

<operation id="2377" st_id="438" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_14 = load float* %A_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_14"/></StgValue>
</operation>

<operation id="2378" st_id="438" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_14 = load float* %A_2_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_14"/></StgValue>
</operation>

<operation id="2379" st_id="438" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_14 = load float* %A_3_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_14"/></StgValue>
</operation>

<operation id="2380" st_id="438" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_14 = load float* %A_4_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_14"/></StgValue>
</operation>

<operation id="2381" st_id="438" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_14 = load float* %A_5_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_14"/></StgValue>
</operation>

<operation id="2382" st_id="438" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_14 = load float* %A_6_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_14"/></StgValue>
</operation>

<operation id="2383" st_id="438" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_14 = load float* %A_7_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_14"/></StgValue>
</operation>

<operation id="2384" st_id="438" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_369 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_14, float %A_1_load_14, float %A_2_load_14, float %A_3_load_14, float %A_4_load_14, float %A_5_load_14, float %A_6_load_14, float %A_7_load_14, i64 %arrayNo107)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="2385" st_id="438" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="9">
<![CDATA[
:30  %dense_13_kernel_arra_75 = load float* %dense_13_kernel_arra_74, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_75"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="2386" st_id="439" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_3_1 = fmul float %tmp_369, %dense_13_kernel_arra_75

]]></Node>
<StgValue><ssdm name="tmp_36_3_1"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="2387" st_id="440" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_3_1 = fmul float %tmp_369, %dense_13_kernel_arra_75

]]></Node>
<StgValue><ssdm name="tmp_36_3_1"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="2388" st_id="441" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_3_1 = fmul float %tmp_369, %dense_13_kernel_arra_75

]]></Node>
<StgValue><ssdm name="tmp_36_3_1"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="2389" st_id="442" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_3_1 = fmul float %tmp_369, %dense_13_kernel_arra_75

]]></Node>
<StgValue><ssdm name="tmp_36_3_1"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="2390" st_id="443" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_36_3_1 = fmul float %tmp_369, %dense_13_kernel_arra_75

]]></Node>
<StgValue><ssdm name="tmp_36_3_1"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="2391" st_id="444" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="2392" st_id="445" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="2393" st_id="446" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="2394" st_id="447" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="2395" st_id="448" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="2396" st_id="449" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="2397" st_id="450" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="2398" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_340 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="2399" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2400" st_id="451" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %sum_1_3_1 = fadd float %sum1_3_1, %tmp_36_3_1

]]></Node>
<StgValue><ssdm name="sum_1_3_1"/></StgValue>
</operation>

<operation id="2401" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:33  %empty_301 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_340)

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="2402" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0">
<![CDATA[
:34  br label %66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="2403" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch49:5  %j_14_3_3 = or i7 %tmp_566, 2

]]></Node>
<StgValue><ssdm name="j_14_3_3"/></StgValue>
</operation>

<operation id="2404" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="7">
<![CDATA[
branch49:6  %j_14_3_12_cast = zext i7 %j_14_3_3 to i64

]]></Node>
<StgValue><ssdm name="j_14_3_12_cast"/></StgValue>
</operation>

<operation id="2405" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch49:7  %d_addr_80 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_12_cast

]]></Node>
<StgValue><ssdm name="d_addr_80"/></StgValue>
</operation>

<operation id="2406" st_id="452" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="7">
<![CDATA[
branch49:8  %d_load_80 = load float* %d_addr_80, align 4

]]></Node>
<StgValue><ssdm name="d_load_80"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="2407" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch49:0  %tmp_160 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %j_3, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2408" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
branch49:1  %newIndex86 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 3, i4 %tmp_160)

]]></Node>
<StgValue><ssdm name="newIndex86"/></StgValue>
</operation>

<operation id="2409" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="9">
<![CDATA[
branch49:2  %newIndex86_cast = zext i9 %newIndex86 to i64

]]></Node>
<StgValue><ssdm name="newIndex86_cast"/></StgValue>
</operation>

<operation id="2410" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch49:3  %C_1_addr_3 = getelementptr [16 x float]* %C_1, i64 0, i64 %newIndex86_cast

]]></Node>
<StgValue><ssdm name="C_1_addr_3"/></StgValue>
</operation>

<operation id="2411" st_id="453" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch49:4  store float %sum1_3_1, float* %C_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2412" st_id="453" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="7">
<![CDATA[
branch49:8  %d_load_80 = load float* %d_addr_80, align 4

]]></Node>
<StgValue><ssdm name="d_load_80"/></StgValue>
</operation>

<operation id="2413" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0">
<![CDATA[
branch49:9  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="2414" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_3_2 = phi float [ %d_load_80, %branch49 ], [ %sum_1_3_2, %69 ]

]]></Node>
<StgValue><ssdm name="sum1_3_2"/></StgValue>
</operation>

<operation id="2415" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_3_2 = phi i5 [ 0, %branch49 ], [ %k_2_3_2, %69 ]

]]></Node>
<StgValue><ssdm name="k_3_2"/></StgValue>
</operation>

<operation id="2416" st_id="454" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_3_2 = icmp eq i5 %k_3_2, -12

]]></Node>
<StgValue><ssdm name="exitcond_3_2"/></StgValue>
</operation>

<operation id="2417" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_302 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="2418" st_id="454" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_3_2 = add i5 %k_3_2, 1

]]></Node>
<StgValue><ssdm name="k_2_3_2"/></StgValue>
</operation>

<operation id="2419" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_2, label %branch42, label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2420" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_3_2_cast = zext i5 %k_3_2 to i9

]]></Node>
<StgValue><ssdm name="k_3_2_cast"/></StgValue>
</operation>

<operation id="2421" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_579 = trunc i5 %k_3_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="2422" st_id="454" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_3_2 = add i9 %inneridx_3, %k_3_2_cast

]]></Node>
<StgValue><ssdm name="sum5_3_2"/></StgValue>
</operation>

<operation id="2423" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex161 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_2, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex161"/></StgValue>
</operation>

<operation id="2424" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex289_cast = zext i6 %newIndex161 to i64

]]></Node>
<StgValue><ssdm name="newIndex289_cast"/></StgValue>
</operation>

<operation id="2425" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_18 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex289_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_18"/></StgValue>
</operation>

<operation id="2426" st_id="454" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_18 = load float* %A_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_18"/></StgValue>
</operation>

<operation id="2427" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_18 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex289_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_18"/></StgValue>
</operation>

<operation id="2428" st_id="454" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_18 = load float* %A_1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_18"/></StgValue>
</operation>

<operation id="2429" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_18 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex289_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_18"/></StgValue>
</operation>

<operation id="2430" st_id="454" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_18 = load float* %A_2_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_18"/></StgValue>
</operation>

<operation id="2431" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_18 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex289_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_18"/></StgValue>
</operation>

<operation id="2432" st_id="454" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_18 = load float* %A_3_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_18"/></StgValue>
</operation>

<operation id="2433" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_18 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex289_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_18"/></StgValue>
</operation>

<operation id="2434" st_id="454" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_18 = load float* %A_4_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_18"/></StgValue>
</operation>

<operation id="2435" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_18 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex289_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_18"/></StgValue>
</operation>

<operation id="2436" st_id="454" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_18 = load float* %A_5_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_18"/></StgValue>
</operation>

<operation id="2437" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_18 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex289_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_18"/></StgValue>
</operation>

<operation id="2438" st_id="454" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_18 = load float* %A_6_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_18"/></StgValue>
</operation>

<operation id="2439" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_18 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex289_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_18"/></StgValue>
</operation>

<operation id="2440" st_id="454" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_18 = load float* %A_7_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_18"/></StgValue>
</operation>

<operation id="2441" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex162 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_2, i4 %tmp_160)

]]></Node>
<StgValue><ssdm name="newIndex162"/></StgValue>
</operation>

<operation id="2442" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex290_cast = zext i9 %newIndex162 to i64

]]></Node>
<StgValue><ssdm name="newIndex290_cast"/></StgValue>
</operation>

<operation id="2443" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_76 = getelementptr [320 x float]* @dense_13_kernel_arra_5, i64 0, i64 %newIndex290_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_76"/></StgValue>
</operation>

<operation id="2444" st_id="454" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_77 = load float* %dense_13_kernel_arra_76, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_77"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="2445" st_id="455" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc22 = xor i3 %tmp_579, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc22"/></StgValue>
</operation>

<operation id="2446" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo111 = zext i3 %arrayNo_trunc22 to i64

]]></Node>
<StgValue><ssdm name="arrayNo111"/></StgValue>
</operation>

<operation id="2447" st_id="455" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_18 = load float* %A_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_18"/></StgValue>
</operation>

<operation id="2448" st_id="455" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_18 = load float* %A_1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_18"/></StgValue>
</operation>

<operation id="2449" st_id="455" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_18 = load float* %A_2_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_18"/></StgValue>
</operation>

<operation id="2450" st_id="455" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_18 = load float* %A_3_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_18"/></StgValue>
</operation>

<operation id="2451" st_id="455" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_18 = load float* %A_4_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_18"/></StgValue>
</operation>

<operation id="2452" st_id="455" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_18 = load float* %A_5_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_18"/></StgValue>
</operation>

<operation id="2453" st_id="455" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_18 = load float* %A_6_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_18"/></StgValue>
</operation>

<operation id="2454" st_id="455" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_18 = load float* %A_7_addr_18, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_18"/></StgValue>
</operation>

<operation id="2455" st_id="455" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_376 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_18, float %A_1_load_18, float %A_2_load_18, float %A_3_load_18, float %A_4_load_18, float %A_5_load_18, float %A_6_load_18, float %A_7_load_18, i64 %arrayNo111)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="2456" st_id="455" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_77 = load float* %dense_13_kernel_arra_76, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_77"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="2457" st_id="456" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_2 = fmul float %tmp_376, %dense_13_kernel_arra_77

]]></Node>
<StgValue><ssdm name="tmp_36_3_2"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="2458" st_id="457" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_2 = fmul float %tmp_376, %dense_13_kernel_arra_77

]]></Node>
<StgValue><ssdm name="tmp_36_3_2"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="2459" st_id="458" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_2 = fmul float %tmp_376, %dense_13_kernel_arra_77

]]></Node>
<StgValue><ssdm name="tmp_36_3_2"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="2460" st_id="459" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_2 = fmul float %tmp_376, %dense_13_kernel_arra_77

]]></Node>
<StgValue><ssdm name="tmp_36_3_2"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="2461" st_id="460" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_2 = fmul float %tmp_376, %dense_13_kernel_arra_77

]]></Node>
<StgValue><ssdm name="tmp_36_3_2"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="2462" st_id="461" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="2463" st_id="462" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="2464" st_id="463" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="2465" st_id="464" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="2466" st_id="465" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="2467" st_id="466" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="2468" st_id="467" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="2469" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_348 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="2470" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2471" st_id="468" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_2 = fadd float %sum1_3_2, %tmp_36_3_2

]]></Node>
<StgValue><ssdm name="sum_1_3_2"/></StgValue>
</operation>

<operation id="2472" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_303 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_348)

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="2473" st_id="468" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="2474" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch42:2  %j_14_3_4 = or i7 %tmp_566, 3

]]></Node>
<StgValue><ssdm name="j_14_3_4"/></StgValue>
</operation>

<operation id="2475" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="7">
<![CDATA[
branch42:3  %j_14_3_13_cast = zext i7 %j_14_3_4 to i64

]]></Node>
<StgValue><ssdm name="j_14_3_13_cast"/></StgValue>
</operation>

<operation id="2476" st_id="469" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch42:4  %d_addr_84 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_13_cast

]]></Node>
<StgValue><ssdm name="d_addr_84"/></StgValue>
</operation>

<operation id="2477" st_id="469" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="7">
<![CDATA[
branch42:5  %d_load_84 = load float* %d_addr_84, align 4

]]></Node>
<StgValue><ssdm name="d_load_84"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="2478" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch42:0  %C_2_addr_3 = getelementptr [16 x float]* %C_2, i64 0, i64 %newIndex86_cast

]]></Node>
<StgValue><ssdm name="C_2_addr_3"/></StgValue>
</operation>

<operation id="2479" st_id="470" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch42:1  store float %sum1_3_2, float* %C_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2480" st_id="470" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="7">
<![CDATA[
branch42:5  %d_load_84 = load float* %d_addr_84, align 4

]]></Node>
<StgValue><ssdm name="d_load_84"/></StgValue>
</operation>

<operation id="2481" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="0">
<![CDATA[
branch42:6  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="2482" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_3_3 = phi float [ %d_load_84, %branch42 ], [ %sum_1_3_3, %71 ]

]]></Node>
<StgValue><ssdm name="sum1_3_3"/></StgValue>
</operation>

<operation id="2483" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_3_3 = phi i5 [ 0, %branch42 ], [ %k_2_3_3, %71 ]

]]></Node>
<StgValue><ssdm name="k_3_3"/></StgValue>
</operation>

<operation id="2484" st_id="471" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_3_3 = icmp eq i5 %k_3_3, -12

]]></Node>
<StgValue><ssdm name="exitcond_3_3"/></StgValue>
</operation>

<operation id="2485" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_304 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="2486" st_id="471" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_3_3 = add i5 %k_3_3, 1

]]></Node>
<StgValue><ssdm name="k_2_3_3"/></StgValue>
</operation>

<operation id="2487" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_3, label %branch35, label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2488" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_3_3_cast = zext i5 %k_3_3 to i9

]]></Node>
<StgValue><ssdm name="k_3_3_cast"/></StgValue>
</operation>

<operation id="2489" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_583 = trunc i5 %k_3_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="2490" st_id="471" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_3_3 = add i9 %inneridx_3, %k_3_3_cast

]]></Node>
<StgValue><ssdm name="sum5_3_3"/></StgValue>
</operation>

<operation id="2491" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex169 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_3, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex169"/></StgValue>
</operation>

<operation id="2492" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex297_cast = zext i6 %newIndex169 to i64

]]></Node>
<StgValue><ssdm name="newIndex297_cast"/></StgValue>
</operation>

<operation id="2493" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_22 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex297_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_22"/></StgValue>
</operation>

<operation id="2494" st_id="471" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_22 = load float* %A_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_22"/></StgValue>
</operation>

<operation id="2495" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_22 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex297_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_22"/></StgValue>
</operation>

<operation id="2496" st_id="471" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_22 = load float* %A_1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_22"/></StgValue>
</operation>

<operation id="2497" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_22 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex297_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_22"/></StgValue>
</operation>

<operation id="2498" st_id="471" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_22 = load float* %A_2_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_22"/></StgValue>
</operation>

<operation id="2499" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_22 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex297_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_22"/></StgValue>
</operation>

<operation id="2500" st_id="471" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_22 = load float* %A_3_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_22"/></StgValue>
</operation>

<operation id="2501" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_22 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex297_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_22"/></StgValue>
</operation>

<operation id="2502" st_id="471" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_22 = load float* %A_4_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_22"/></StgValue>
</operation>

<operation id="2503" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_22 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex297_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_22"/></StgValue>
</operation>

<operation id="2504" st_id="471" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_22 = load float* %A_5_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_22"/></StgValue>
</operation>

<operation id="2505" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_22 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex297_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_22"/></StgValue>
</operation>

<operation id="2506" st_id="471" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_22 = load float* %A_6_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_22"/></StgValue>
</operation>

<operation id="2507" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_22 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex297_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_22"/></StgValue>
</operation>

<operation id="2508" st_id="471" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_22 = load float* %A_7_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_22"/></StgValue>
</operation>

<operation id="2509" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex170 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_3, i4 %tmp_160)

]]></Node>
<StgValue><ssdm name="newIndex170"/></StgValue>
</operation>

<operation id="2510" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex298_cast = zext i9 %newIndex170 to i64

]]></Node>
<StgValue><ssdm name="newIndex298_cast"/></StgValue>
</operation>

<operation id="2511" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_78 = getelementptr [320 x float]* @dense_13_kernel_arra_4, i64 0, i64 %newIndex298_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_78"/></StgValue>
</operation>

<operation id="2512" st_id="471" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_79 = load float* %dense_13_kernel_arra_78, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_79"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="2513" st_id="472" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc24 = xor i3 %tmp_583, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc24"/></StgValue>
</operation>

<operation id="2514" st_id="472" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo115 = zext i3 %arrayNo_trunc24 to i64

]]></Node>
<StgValue><ssdm name="arrayNo115"/></StgValue>
</operation>

<operation id="2515" st_id="472" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_22 = load float* %A_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_22"/></StgValue>
</operation>

<operation id="2516" st_id="472" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_22 = load float* %A_1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_22"/></StgValue>
</operation>

<operation id="2517" st_id="472" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_22 = load float* %A_2_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_22"/></StgValue>
</operation>

<operation id="2518" st_id="472" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_22 = load float* %A_3_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_22"/></StgValue>
</operation>

<operation id="2519" st_id="472" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_22 = load float* %A_4_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_22"/></StgValue>
</operation>

<operation id="2520" st_id="472" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_22 = load float* %A_5_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_22"/></StgValue>
</operation>

<operation id="2521" st_id="472" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_22 = load float* %A_6_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_22"/></StgValue>
</operation>

<operation id="2522" st_id="472" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_22 = load float* %A_7_addr_22, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_22"/></StgValue>
</operation>

<operation id="2523" st_id="472" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_380 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_22, float %A_1_load_22, float %A_2_load_22, float %A_3_load_22, float %A_4_load_22, float %A_5_load_22, float %A_6_load_22, float %A_7_load_22, i64 %arrayNo115)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="2524" st_id="472" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_79 = load float* %dense_13_kernel_arra_78, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_79"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="2525" st_id="473" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_3 = fmul float %tmp_380, %dense_13_kernel_arra_79

]]></Node>
<StgValue><ssdm name="tmp_36_3_3"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="2526" st_id="474" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_3 = fmul float %tmp_380, %dense_13_kernel_arra_79

]]></Node>
<StgValue><ssdm name="tmp_36_3_3"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="2527" st_id="475" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_3 = fmul float %tmp_380, %dense_13_kernel_arra_79

]]></Node>
<StgValue><ssdm name="tmp_36_3_3"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="2528" st_id="476" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_3 = fmul float %tmp_380, %dense_13_kernel_arra_79

]]></Node>
<StgValue><ssdm name="tmp_36_3_3"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="2529" st_id="477" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_3 = fmul float %tmp_380, %dense_13_kernel_arra_79

]]></Node>
<StgValue><ssdm name="tmp_36_3_3"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="2530" st_id="478" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="2531" st_id="479" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="2532" st_id="480" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="2533" st_id="481" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="2534" st_id="482" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="2535" st_id="483" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="2536" st_id="484" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="2537" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_356 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="2538" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2539" st_id="485" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_3 = fadd float %sum1_3_3, %tmp_36_3_3

]]></Node>
<StgValue><ssdm name="sum_1_3_3"/></StgValue>
</operation>

<operation id="2540" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_305 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_356)

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="2541" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="2542" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch35:2  %j_14_3_5 = or i7 %tmp_566, 4

]]></Node>
<StgValue><ssdm name="j_14_3_5"/></StgValue>
</operation>

<operation id="2543" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="7">
<![CDATA[
branch35:3  %j_14_3_14_cast = zext i7 %j_14_3_5 to i64

]]></Node>
<StgValue><ssdm name="j_14_3_14_cast"/></StgValue>
</operation>

<operation id="2544" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch35:4  %d_addr_87 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_14_cast

]]></Node>
<StgValue><ssdm name="d_addr_87"/></StgValue>
</operation>

<operation id="2545" st_id="486" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="7">
<![CDATA[
branch35:5  %d_load_87 = load float* %d_addr_87, align 4

]]></Node>
<StgValue><ssdm name="d_load_87"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="2546" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch35:0  %C_3_addr_3 = getelementptr [16 x float]* %C_3, i64 0, i64 %newIndex86_cast

]]></Node>
<StgValue><ssdm name="C_3_addr_3"/></StgValue>
</operation>

<operation id="2547" st_id="487" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch35:1  store float %sum1_3_3, float* %C_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2548" st_id="487" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="7">
<![CDATA[
branch35:5  %d_load_87 = load float* %d_addr_87, align 4

]]></Node>
<StgValue><ssdm name="d_load_87"/></StgValue>
</operation>

<operation id="2549" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="0">
<![CDATA[
branch35:6  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="2550" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_3_4 = phi float [ %d_load_87, %branch35 ], [ %sum_1_3_4, %73 ]

]]></Node>
<StgValue><ssdm name="sum1_3_4"/></StgValue>
</operation>

<operation id="2551" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_3_4 = phi i5 [ 0, %branch35 ], [ %k_2_3_4, %73 ]

]]></Node>
<StgValue><ssdm name="k_3_4"/></StgValue>
</operation>

<operation id="2552" st_id="488" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_3_4 = icmp eq i5 %k_3_4, -12

]]></Node>
<StgValue><ssdm name="exitcond_3_4"/></StgValue>
</operation>

<operation id="2553" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_306 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="2554" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_3_4 = add i5 %k_3_4, 1

]]></Node>
<StgValue><ssdm name="k_2_3_4"/></StgValue>
</operation>

<operation id="2555" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_4, label %branch28, label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2556" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_3_4_cast = zext i5 %k_3_4 to i9

]]></Node>
<StgValue><ssdm name="k_3_4_cast"/></StgValue>
</operation>

<operation id="2557" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_586 = trunc i5 %k_3_4 to i3

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="2558" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_3_4 = add i9 %inneridx_3, %k_3_4_cast

]]></Node>
<StgValue><ssdm name="sum5_3_4"/></StgValue>
</operation>

<operation id="2559" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex175 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_4, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex175"/></StgValue>
</operation>

<operation id="2560" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex303_cast = zext i6 %newIndex175 to i64

]]></Node>
<StgValue><ssdm name="newIndex303_cast"/></StgValue>
</operation>

<operation id="2561" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_25 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex303_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_25"/></StgValue>
</operation>

<operation id="2562" st_id="488" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_25 = load float* %A_0_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_25"/></StgValue>
</operation>

<operation id="2563" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_25 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex303_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_25"/></StgValue>
</operation>

<operation id="2564" st_id="488" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_25 = load float* %A_1_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_25"/></StgValue>
</operation>

<operation id="2565" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_25 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex303_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_25"/></StgValue>
</operation>

<operation id="2566" st_id="488" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_25 = load float* %A_2_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_25"/></StgValue>
</operation>

<operation id="2567" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_25 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex303_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_25"/></StgValue>
</operation>

<operation id="2568" st_id="488" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_25 = load float* %A_3_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_25"/></StgValue>
</operation>

<operation id="2569" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_25 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex303_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_25"/></StgValue>
</operation>

<operation id="2570" st_id="488" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_25 = load float* %A_4_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_25"/></StgValue>
</operation>

<operation id="2571" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_25 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex303_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_25"/></StgValue>
</operation>

<operation id="2572" st_id="488" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_25 = load float* %A_5_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_25"/></StgValue>
</operation>

<operation id="2573" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_25 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex303_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_25"/></StgValue>
</operation>

<operation id="2574" st_id="488" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_25 = load float* %A_6_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_25"/></StgValue>
</operation>

<operation id="2575" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_25 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex303_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_25"/></StgValue>
</operation>

<operation id="2576" st_id="488" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_25 = load float* %A_7_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_25"/></StgValue>
</operation>

<operation id="2577" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex176 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_4, i4 %tmp_160)

]]></Node>
<StgValue><ssdm name="newIndex176"/></StgValue>
</operation>

<operation id="2578" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex304_cast = zext i9 %newIndex176 to i64

]]></Node>
<StgValue><ssdm name="newIndex304_cast"/></StgValue>
</operation>

<operation id="2579" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_80 = getelementptr [320 x float]* @dense_13_kernel_arra_3, i64 0, i64 %newIndex304_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_80"/></StgValue>
</operation>

<operation id="2580" st_id="488" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_81 = load float* %dense_13_kernel_arra_80, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_81"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="2581" st_id="489" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc26 = xor i3 %tmp_586, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc26"/></StgValue>
</operation>

<operation id="2582" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo118 = zext i3 %arrayNo_trunc26 to i64

]]></Node>
<StgValue><ssdm name="arrayNo118"/></StgValue>
</operation>

<operation id="2583" st_id="489" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_25 = load float* %A_0_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_25"/></StgValue>
</operation>

<operation id="2584" st_id="489" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_25 = load float* %A_1_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_25"/></StgValue>
</operation>

<operation id="2585" st_id="489" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_25 = load float* %A_2_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_25"/></StgValue>
</operation>

<operation id="2586" st_id="489" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_25 = load float* %A_3_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_25"/></StgValue>
</operation>

<operation id="2587" st_id="489" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_25 = load float* %A_4_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_25"/></StgValue>
</operation>

<operation id="2588" st_id="489" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_25 = load float* %A_5_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_25"/></StgValue>
</operation>

<operation id="2589" st_id="489" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_25 = load float* %A_6_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_25"/></StgValue>
</operation>

<operation id="2590" st_id="489" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_25 = load float* %A_7_addr_25, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_25"/></StgValue>
</operation>

<operation id="2591" st_id="489" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_383 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_25, float %A_1_load_25, float %A_2_load_25, float %A_3_load_25, float %A_4_load_25, float %A_5_load_25, float %A_6_load_25, float %A_7_load_25, i64 %arrayNo118)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="2592" st_id="489" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_81 = load float* %dense_13_kernel_arra_80, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_81"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="2593" st_id="490" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_4 = fmul float %tmp_383, %dense_13_kernel_arra_81

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="2594" st_id="491" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_4 = fmul float %tmp_383, %dense_13_kernel_arra_81

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="2595" st_id="492" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_4 = fmul float %tmp_383, %dense_13_kernel_arra_81

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="2596" st_id="493" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_4 = fmul float %tmp_383, %dense_13_kernel_arra_81

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="2597" st_id="494" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_4 = fmul float %tmp_383, %dense_13_kernel_arra_81

]]></Node>
<StgValue><ssdm name="tmp_36_3_4"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="2598" st_id="495" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="2599" st_id="496" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="2600" st_id="497" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="2601" st_id="498" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="2602" st_id="499" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="2603" st_id="500" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="2604" st_id="501" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="2605" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_362 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="2606" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2607" st_id="502" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_4 = fadd float %sum1_3_4, %tmp_36_3_4

]]></Node>
<StgValue><ssdm name="sum_1_3_4"/></StgValue>
</operation>

<operation id="2608" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_307 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_362)

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="2609" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="2610" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch28:2  %j_14_3_6 = or i7 %tmp_566, 5

]]></Node>
<StgValue><ssdm name="j_14_3_6"/></StgValue>
</operation>

<operation id="2611" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="7">
<![CDATA[
branch28:3  %j_14_3_15_cast = zext i7 %j_14_3_6 to i64

]]></Node>
<StgValue><ssdm name="j_14_3_15_cast"/></StgValue>
</operation>

<operation id="2612" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch28:4  %d_addr_90 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_15_cast

]]></Node>
<StgValue><ssdm name="d_addr_90"/></StgValue>
</operation>

<operation id="2613" st_id="503" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="7">
<![CDATA[
branch28:5  %d_load_90 = load float* %d_addr_90, align 4

]]></Node>
<StgValue><ssdm name="d_load_90"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="2614" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch28:0  %C_4_addr_3 = getelementptr [16 x float]* %C_4, i64 0, i64 %newIndex86_cast

]]></Node>
<StgValue><ssdm name="C_4_addr_3"/></StgValue>
</operation>

<operation id="2615" st_id="504" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch28:1  store float %sum1_3_4, float* %C_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2616" st_id="504" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="7">
<![CDATA[
branch28:5  %d_load_90 = load float* %d_addr_90, align 4

]]></Node>
<StgValue><ssdm name="d_load_90"/></StgValue>
</operation>

<operation id="2617" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0">
<![CDATA[
branch28:6  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="2618" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_3_5 = phi float [ %d_load_90, %branch28 ], [ %sum_1_3_5, %75 ]

]]></Node>
<StgValue><ssdm name="sum1_3_5"/></StgValue>
</operation>

<operation id="2619" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_3_5 = phi i5 [ 0, %branch28 ], [ %k_2_3_5, %75 ]

]]></Node>
<StgValue><ssdm name="k_3_5"/></StgValue>
</operation>

<operation id="2620" st_id="505" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_3_5 = icmp eq i5 %k_3_5, -12

]]></Node>
<StgValue><ssdm name="exitcond_3_5"/></StgValue>
</operation>

<operation id="2621" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_308 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="2622" st_id="505" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_3_5 = add i5 %k_3_5, 1

]]></Node>
<StgValue><ssdm name="k_2_3_5"/></StgValue>
</operation>

<operation id="2623" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_5, label %branch21, label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2624" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_3_5_cast = zext i5 %k_3_5 to i9

]]></Node>
<StgValue><ssdm name="k_3_5_cast"/></StgValue>
</operation>

<operation id="2625" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_589 = trunc i5 %k_3_5 to i3

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="2626" st_id="505" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_3_5 = add i9 %inneridx_3, %k_3_5_cast

]]></Node>
<StgValue><ssdm name="sum5_3_5"/></StgValue>
</operation>

<operation id="2627" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex181 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_5, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex181"/></StgValue>
</operation>

<operation id="2628" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex309_cast = zext i6 %newIndex181 to i64

]]></Node>
<StgValue><ssdm name="newIndex309_cast"/></StgValue>
</operation>

<operation id="2629" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_28 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex309_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_28"/></StgValue>
</operation>

<operation id="2630" st_id="505" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_28 = load float* %A_0_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_28"/></StgValue>
</operation>

<operation id="2631" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_28 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex309_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_28"/></StgValue>
</operation>

<operation id="2632" st_id="505" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_28 = load float* %A_1_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_28"/></StgValue>
</operation>

<operation id="2633" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_28 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex309_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_28"/></StgValue>
</operation>

<operation id="2634" st_id="505" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_28 = load float* %A_2_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_28"/></StgValue>
</operation>

<operation id="2635" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_28 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex309_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_28"/></StgValue>
</operation>

<operation id="2636" st_id="505" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_28 = load float* %A_3_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_28"/></StgValue>
</operation>

<operation id="2637" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_28 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex309_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_28"/></StgValue>
</operation>

<operation id="2638" st_id="505" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_28 = load float* %A_4_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_28"/></StgValue>
</operation>

<operation id="2639" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_28 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex309_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_28"/></StgValue>
</operation>

<operation id="2640" st_id="505" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_28 = load float* %A_5_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_28"/></StgValue>
</operation>

<operation id="2641" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_28 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex309_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_28"/></StgValue>
</operation>

<operation id="2642" st_id="505" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_28 = load float* %A_6_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_28"/></StgValue>
</operation>

<operation id="2643" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_28 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex309_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_28"/></StgValue>
</operation>

<operation id="2644" st_id="505" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_28 = load float* %A_7_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_28"/></StgValue>
</operation>

<operation id="2645" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex182 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_5, i4 %tmp_160)

]]></Node>
<StgValue><ssdm name="newIndex182"/></StgValue>
</operation>

<operation id="2646" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex310_cast = zext i9 %newIndex182 to i64

]]></Node>
<StgValue><ssdm name="newIndex310_cast"/></StgValue>
</operation>

<operation id="2647" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_82 = getelementptr [320 x float]* @dense_13_kernel_arra_2, i64 0, i64 %newIndex310_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_82"/></StgValue>
</operation>

<operation id="2648" st_id="505" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_83 = load float* %dense_13_kernel_arra_82, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_83"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="2649" st_id="506" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc28 = xor i3 %tmp_589, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc28"/></StgValue>
</operation>

<operation id="2650" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo121 = zext i3 %arrayNo_trunc28 to i64

]]></Node>
<StgValue><ssdm name="arrayNo121"/></StgValue>
</operation>

<operation id="2651" st_id="506" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_28 = load float* %A_0_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_28"/></StgValue>
</operation>

<operation id="2652" st_id="506" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_28 = load float* %A_1_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_28"/></StgValue>
</operation>

<operation id="2653" st_id="506" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_28 = load float* %A_2_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_28"/></StgValue>
</operation>

<operation id="2654" st_id="506" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_28 = load float* %A_3_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_28"/></StgValue>
</operation>

<operation id="2655" st_id="506" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_28 = load float* %A_4_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_28"/></StgValue>
</operation>

<operation id="2656" st_id="506" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_28 = load float* %A_5_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_28"/></StgValue>
</operation>

<operation id="2657" st_id="506" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_28 = load float* %A_6_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_28"/></StgValue>
</operation>

<operation id="2658" st_id="506" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_28 = load float* %A_7_addr_28, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_28"/></StgValue>
</operation>

<operation id="2659" st_id="506" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_386 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_28, float %A_1_load_28, float %A_2_load_28, float %A_3_load_28, float %A_4_load_28, float %A_5_load_28, float %A_6_load_28, float %A_7_load_28, i64 %arrayNo121)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="2660" st_id="506" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_83 = load float* %dense_13_kernel_arra_82, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_83"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="2661" st_id="507" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_5 = fmul float %tmp_386, %dense_13_kernel_arra_83

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="2662" st_id="508" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_5 = fmul float %tmp_386, %dense_13_kernel_arra_83

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="2663" st_id="509" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_5 = fmul float %tmp_386, %dense_13_kernel_arra_83

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="2664" st_id="510" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_5 = fmul float %tmp_386, %dense_13_kernel_arra_83

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="2665" st_id="511" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_5 = fmul float %tmp_386, %dense_13_kernel_arra_83

]]></Node>
<StgValue><ssdm name="tmp_36_3_5"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="2666" st_id="512" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="2667" st_id="513" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="2668" st_id="514" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="2669" st_id="515" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="2670" st_id="516" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="2671" st_id="517" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="2672" st_id="518" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="2673" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_368 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="2674" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2675" st_id="519" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_5 = fadd float %sum1_3_5, %tmp_36_3_5

]]></Node>
<StgValue><ssdm name="sum_1_3_5"/></StgValue>
</operation>

<operation id="2676" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_309 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_368)

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="2677" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="2678" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch21:2  %j_14_3_8 = or i7 %tmp_566, 6

]]></Node>
<StgValue><ssdm name="j_14_3_8"/></StgValue>
</operation>

<operation id="2679" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="7">
<![CDATA[
branch21:3  %j_14_3_16_cast = zext i7 %j_14_3_8 to i64

]]></Node>
<StgValue><ssdm name="j_14_3_16_cast"/></StgValue>
</operation>

<operation id="2680" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch21:4  %d_addr_92 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_16_cast

]]></Node>
<StgValue><ssdm name="d_addr_92"/></StgValue>
</operation>

<operation id="2681" st_id="520" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="7">
<![CDATA[
branch21:5  %d_load_92 = load float* %d_addr_92, align 4

]]></Node>
<StgValue><ssdm name="d_load_92"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="2682" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch21:0  %C_5_addr_3 = getelementptr [16 x float]* %C_5, i64 0, i64 %newIndex86_cast

]]></Node>
<StgValue><ssdm name="C_5_addr_3"/></StgValue>
</operation>

<operation id="2683" st_id="521" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch21:1  store float %sum1_3_5, float* %C_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2684" st_id="521" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="7">
<![CDATA[
branch21:5  %d_load_92 = load float* %d_addr_92, align 4

]]></Node>
<StgValue><ssdm name="d_load_92"/></StgValue>
</operation>

<operation id="2685" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="0">
<![CDATA[
branch21:6  br label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="2686" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_3_6 = phi float [ %d_load_92, %branch21 ], [ %sum_1_3_6, %77 ]

]]></Node>
<StgValue><ssdm name="sum1_3_6"/></StgValue>
</operation>

<operation id="2687" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_3_6 = phi i5 [ 0, %branch21 ], [ %k_2_3_6, %77 ]

]]></Node>
<StgValue><ssdm name="k_3_6"/></StgValue>
</operation>

<operation id="2688" st_id="522" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_3_6 = icmp eq i5 %k_3_6, -12

]]></Node>
<StgValue><ssdm name="exitcond_3_6"/></StgValue>
</operation>

<operation id="2689" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_310 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="2690" st_id="522" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_3_6 = add i5 %k_3_6, 1

]]></Node>
<StgValue><ssdm name="k_2_3_6"/></StgValue>
</operation>

<operation id="2691" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_6, label %branch14, label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2692" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_3_6_cast6 = zext i5 %k_3_6 to i9

]]></Node>
<StgValue><ssdm name="k_3_6_cast6"/></StgValue>
</operation>

<operation id="2693" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_591 = trunc i5 %k_3_6 to i3

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="2694" st_id="522" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_3_6 = add i9 %inneridx_3, %k_3_6_cast6

]]></Node>
<StgValue><ssdm name="sum5_3_6"/></StgValue>
</operation>

<operation id="2695" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex185 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_6, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex185"/></StgValue>
</operation>

<operation id="2696" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex313_cast = zext i6 %newIndex185 to i64

]]></Node>
<StgValue><ssdm name="newIndex313_cast"/></StgValue>
</operation>

<operation id="2697" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_30 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex313_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_30"/></StgValue>
</operation>

<operation id="2698" st_id="522" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_30 = load float* %A_0_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_30"/></StgValue>
</operation>

<operation id="2699" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_30 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex313_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_30"/></StgValue>
</operation>

<operation id="2700" st_id="522" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_30 = load float* %A_1_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_30"/></StgValue>
</operation>

<operation id="2701" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_30 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex313_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_30"/></StgValue>
</operation>

<operation id="2702" st_id="522" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_30 = load float* %A_2_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_30"/></StgValue>
</operation>

<operation id="2703" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_30 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex313_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_30"/></StgValue>
</operation>

<operation id="2704" st_id="522" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_30 = load float* %A_3_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_30"/></StgValue>
</operation>

<operation id="2705" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_30 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex313_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_30"/></StgValue>
</operation>

<operation id="2706" st_id="522" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_30 = load float* %A_4_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_30"/></StgValue>
</operation>

<operation id="2707" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_30 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex313_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_30"/></StgValue>
</operation>

<operation id="2708" st_id="522" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_30 = load float* %A_5_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_30"/></StgValue>
</operation>

<operation id="2709" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_30 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex313_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_30"/></StgValue>
</operation>

<operation id="2710" st_id="522" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_30 = load float* %A_6_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_30"/></StgValue>
</operation>

<operation id="2711" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_30 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex313_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_30"/></StgValue>
</operation>

<operation id="2712" st_id="522" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_30 = load float* %A_7_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_30"/></StgValue>
</operation>

<operation id="2713" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex186 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_6, i4 %tmp_160)

]]></Node>
<StgValue><ssdm name="newIndex186"/></StgValue>
</operation>

<operation id="2714" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex314_cast = zext i9 %newIndex186 to i64

]]></Node>
<StgValue><ssdm name="newIndex314_cast"/></StgValue>
</operation>

<operation id="2715" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_84 = getelementptr [320 x float]* @dense_13_kernel_arra_1, i64 0, i64 %newIndex314_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_84"/></StgValue>
</operation>

<operation id="2716" st_id="522" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_85 = load float* %dense_13_kernel_arra_84, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_85"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="2717" st_id="523" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc29 = xor i3 %tmp_591, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc29"/></StgValue>
</operation>

<operation id="2718" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo123 = zext i3 %arrayNo_trunc29 to i64

]]></Node>
<StgValue><ssdm name="arrayNo123"/></StgValue>
</operation>

<operation id="2719" st_id="523" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_30 = load float* %A_0_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_30"/></StgValue>
</operation>

<operation id="2720" st_id="523" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_30 = load float* %A_1_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_30"/></StgValue>
</operation>

<operation id="2721" st_id="523" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_30 = load float* %A_2_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_30"/></StgValue>
</operation>

<operation id="2722" st_id="523" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_30 = load float* %A_3_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_30"/></StgValue>
</operation>

<operation id="2723" st_id="523" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_30 = load float* %A_4_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_30"/></StgValue>
</operation>

<operation id="2724" st_id="523" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_30 = load float* %A_5_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_30"/></StgValue>
</operation>

<operation id="2725" st_id="523" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_30 = load float* %A_6_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_30"/></StgValue>
</operation>

<operation id="2726" st_id="523" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_30 = load float* %A_7_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_30"/></StgValue>
</operation>

<operation id="2727" st_id="523" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_388 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_30, float %A_1_load_30, float %A_2_load_30, float %A_3_load_30, float %A_4_load_30, float %A_5_load_30, float %A_6_load_30, float %A_7_load_30, i64 %arrayNo123)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="2728" st_id="523" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_85 = load float* %dense_13_kernel_arra_84, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_85"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="2729" st_id="524" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_6 = fmul float %tmp_388, %dense_13_kernel_arra_85

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="2730" st_id="525" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_6 = fmul float %tmp_388, %dense_13_kernel_arra_85

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="2731" st_id="526" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_6 = fmul float %tmp_388, %dense_13_kernel_arra_85

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="2732" st_id="527" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_6 = fmul float %tmp_388, %dense_13_kernel_arra_85

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="2733" st_id="528" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_6 = fmul float %tmp_388, %dense_13_kernel_arra_85

]]></Node>
<StgValue><ssdm name="tmp_36_3_6"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="2734" st_id="529" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="2735" st_id="530" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="2736" st_id="531" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="2737" st_id="532" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="2738" st_id="533" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="2739" st_id="534" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="2740" st_id="535" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="2741" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_372 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="2742" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2743" st_id="536" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_6 = fadd float %sum1_3_6, %tmp_36_3_6

]]></Node>
<StgValue><ssdm name="sum_1_3_6"/></StgValue>
</operation>

<operation id="2744" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_311 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_372)

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="2745" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="2746" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch14:2  %j_14_3_9 = or i7 %tmp_566, 7

]]></Node>
<StgValue><ssdm name="j_14_3_9"/></StgValue>
</operation>

<operation id="2747" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="7">
<![CDATA[
branch14:3  %j_14_3_17_cast = zext i7 %j_14_3_9 to i64

]]></Node>
<StgValue><ssdm name="j_14_3_17_cast"/></StgValue>
</operation>

<operation id="2748" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:4  %d_addr_93 = getelementptr [128 x float]* %d, i64 0, i64 %j_14_3_17_cast

]]></Node>
<StgValue><ssdm name="d_addr_93"/></StgValue>
</operation>

<operation id="2749" st_id="537" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="7">
<![CDATA[
branch14:5  %d_load_93 = load float* %d_addr_93, align 4

]]></Node>
<StgValue><ssdm name="d_load_93"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="2750" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:0  %C_6_addr_3 = getelementptr [16 x float]* %C_6, i64 0, i64 %newIndex86_cast

]]></Node>
<StgValue><ssdm name="C_6_addr_3"/></StgValue>
</operation>

<operation id="2751" st_id="538" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch14:1  store float %sum1_3_6, float* %C_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2752" st_id="538" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="7">
<![CDATA[
branch14:5  %d_load_93 = load float* %d_addr_93, align 4

]]></Node>
<StgValue><ssdm name="d_load_93"/></StgValue>
</operation>

<operation id="2753" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="0">
<![CDATA[
branch14:6  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="2754" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum1_3_7 = phi float [ %d_load_93, %branch14 ], [ %sum_1_3_7, %79 ]

]]></Node>
<StgValue><ssdm name="sum1_3_7"/></StgValue>
</operation>

<operation id="2755" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_3_7 = phi i5 [ 0, %branch14 ], [ %k_2_3_7, %79 ]

]]></Node>
<StgValue><ssdm name="k_3_7"/></StgValue>
</operation>

<operation id="2756" st_id="539" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_3_7 = icmp eq i5 %k_3_7, -12

]]></Node>
<StgValue><ssdm name="exitcond_3_7"/></StgValue>
</operation>

<operation id="2757" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_312 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="2758" st_id="539" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %k_2_3_7 = add i5 %k_3_7, 1

]]></Node>
<StgValue><ssdm name="k_2_3_7"/></StgValue>
</operation>

<operation id="2759" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_7, label %branch7, label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2760" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_3_7_cast3 = zext i5 %k_3_7 to i9

]]></Node>
<StgValue><ssdm name="k_3_7_cast3"/></StgValue>
</operation>

<operation id="2761" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="3" op_0_bw="5">
<![CDATA[
:3  %tmp_592 = trunc i5 %k_3_7 to i3

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="2762" st_id="539" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum5_3_7 = add i9 %inneridx_3, %k_3_7_cast3

]]></Node>
<StgValue><ssdm name="sum5_3_7"/></StgValue>
</operation>

<operation id="2763" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex187 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum5_3_7, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex187"/></StgValue>
</operation>

<operation id="2764" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="6">
<![CDATA[
:8  %newIndex315_cast = zext i6 %newIndex187 to i64

]]></Node>
<StgValue><ssdm name="newIndex315_cast"/></StgValue>
</operation>

<operation id="2765" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_0_addr_31 = getelementptr [16 x float]* %A_0, i64 0, i64 %newIndex315_cast

]]></Node>
<StgValue><ssdm name="A_0_addr_31"/></StgValue>
</operation>

<operation id="2766" st_id="539" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_31 = load float* %A_0_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_31"/></StgValue>
</operation>

<operation id="2767" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_1_addr_31 = getelementptr [16 x float]* %A_1, i64 0, i64 %newIndex315_cast

]]></Node>
<StgValue><ssdm name="A_1_addr_31"/></StgValue>
</operation>

<operation id="2768" st_id="539" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_31 = load float* %A_1_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_31"/></StgValue>
</operation>

<operation id="2769" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_2_addr_31 = getelementptr [16 x float]* %A_2, i64 0, i64 %newIndex315_cast

]]></Node>
<StgValue><ssdm name="A_2_addr_31"/></StgValue>
</operation>

<operation id="2770" st_id="539" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_31 = load float* %A_2_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_31"/></StgValue>
</operation>

<operation id="2771" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_3_addr_31 = getelementptr [16 x float]* %A_3, i64 0, i64 %newIndex315_cast

]]></Node>
<StgValue><ssdm name="A_3_addr_31"/></StgValue>
</operation>

<operation id="2772" st_id="539" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_31 = load float* %A_3_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_31"/></StgValue>
</operation>

<operation id="2773" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_4_addr_31 = getelementptr [16 x float]* %A_4, i64 0, i64 %newIndex315_cast

]]></Node>
<StgValue><ssdm name="A_4_addr_31"/></StgValue>
</operation>

<operation id="2774" st_id="539" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_31 = load float* %A_4_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_31"/></StgValue>
</operation>

<operation id="2775" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_5_addr_31 = getelementptr [16 x float]* %A_5, i64 0, i64 %newIndex315_cast

]]></Node>
<StgValue><ssdm name="A_5_addr_31"/></StgValue>
</operation>

<operation id="2776" st_id="539" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_31 = load float* %A_5_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_31"/></StgValue>
</operation>

<operation id="2777" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_6_addr_31 = getelementptr [16 x float]* %A_6, i64 0, i64 %newIndex315_cast

]]></Node>
<StgValue><ssdm name="A_6_addr_31"/></StgValue>
</operation>

<operation id="2778" st_id="539" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_31 = load float* %A_6_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_31"/></StgValue>
</operation>

<operation id="2779" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_31 = getelementptr [16 x float]* %A_7, i64 0, i64 %newIndex315_cast

]]></Node>
<StgValue><ssdm name="A_7_addr_31"/></StgValue>
</operation>

<operation id="2780" st_id="539" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_31 = load float* %A_7_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_31"/></StgValue>
</operation>

<operation id="2781" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:26  %newIndex188 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %k_3_7, i4 %tmp_160)

]]></Node>
<StgValue><ssdm name="newIndex188"/></StgValue>
</operation>

<operation id="2782" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="9">
<![CDATA[
:27  %newIndex316_cast = zext i9 %newIndex188 to i64

]]></Node>
<StgValue><ssdm name="newIndex316_cast"/></StgValue>
</operation>

<operation id="2783" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %dense_13_kernel_arra_86 = getelementptr [320 x float]* @dense_13_kernel_arra, i64 0, i64 %newIndex316_cast

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_86"/></StgValue>
</operation>

<operation id="2784" st_id="539" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_87 = load float* %dense_13_kernel_arra_86, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_87"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="2785" st_id="540" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %arrayNo_trunc30 = xor i3 %tmp_592, -4

]]></Node>
<StgValue><ssdm name="arrayNo_trunc30"/></StgValue>
</operation>

<operation id="2786" st_id="540" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="3">
<![CDATA[
:6  %arrayNo124 = zext i3 %arrayNo_trunc30 to i64

]]></Node>
<StgValue><ssdm name="arrayNo124"/></StgValue>
</operation>

<operation id="2787" st_id="540" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="4">
<![CDATA[
:10  %A_0_load_31 = load float* %A_0_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_31"/></StgValue>
</operation>

<operation id="2788" st_id="540" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="4">
<![CDATA[
:12  %A_1_load_31 = load float* %A_1_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_31"/></StgValue>
</operation>

<operation id="2789" st_id="540" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="4">
<![CDATA[
:14  %A_2_load_31 = load float* %A_2_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_31"/></StgValue>
</operation>

<operation id="2790" st_id="540" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="4">
<![CDATA[
:16  %A_3_load_31 = load float* %A_3_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_31"/></StgValue>
</operation>

<operation id="2791" st_id="540" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="4">
<![CDATA[
:18  %A_4_load_31 = load float* %A_4_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_31"/></StgValue>
</operation>

<operation id="2792" st_id="540" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="4">
<![CDATA[
:20  %A_5_load_31 = load float* %A_5_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_31"/></StgValue>
</operation>

<operation id="2793" st_id="540" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="4">
<![CDATA[
:22  %A_6_load_31 = load float* %A_6_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_31"/></StgValue>
</operation>

<operation id="2794" st_id="540" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="4">
<![CDATA[
:24  %A_7_load_31 = load float* %A_7_addr_31, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_31"/></StgValue>
</operation>

<operation id="2795" st_id="540" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:25  %tmp_389 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_0_load_31, float %A_1_load_31, float %A_2_load_31, float %A_3_load_31, float %A_4_load_31, float %A_5_load_31, float %A_6_load_31, float %A_7_load_31, i64 %arrayNo124)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="2796" st_id="540" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="9">
<![CDATA[
:29  %dense_13_kernel_arra_87 = load float* %dense_13_kernel_arra_86, align 4

]]></Node>
<StgValue><ssdm name="dense_13_kernel_arra_87"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="2797" st_id="541" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_7 = fmul float %tmp_389, %dense_13_kernel_arra_87

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="2798" st_id="542" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_7 = fmul float %tmp_389, %dense_13_kernel_arra_87

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="2799" st_id="543" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_7 = fmul float %tmp_389, %dense_13_kernel_arra_87

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="2800" st_id="544" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_7 = fmul float %tmp_389, %dense_13_kernel_arra_87

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="2801" st_id="545" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_36_3_7 = fmul float %tmp_389, %dense_13_kernel_arra_87

]]></Node>
<StgValue><ssdm name="tmp_36_3_7"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="2802" st_id="546" stage="8" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="2803" st_id="547" stage="7" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="2804" st_id="548" stage="6" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="2805" st_id="549" stage="5" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="2806" st_id="550" stage="4" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="2807" st_id="551" stage="3" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="2808" st_id="552" stage="2" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="2809" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_374 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="2810" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2811" st_id="553" stage="1" lat="8">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sum_1_3_7 = fadd float %sum1_3_7, %tmp_36_3_7

]]></Node>
<StgValue><ssdm name="sum_1_3_7"/></StgValue>
</operation>

<operation id="2812" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:32  %empty_313 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_374)

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="2813" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="2814" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0  %C_7_addr_3 = getelementptr [16 x float]* %C_7, i64 0, i64 %newIndex86_cast

]]></Node>
<StgValue><ssdm name="C_7_addr_3"/></StgValue>
</operation>

<operation id="2815" st_id="554" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
branch7:1  store float %sum1_3_7, float* %C_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2816" st_id="554" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:2  %j_14_3_7 = add i8 %j_3, 8

]]></Node>
<StgValue><ssdm name="j_14_3_7"/></StgValue>
</operation>

<operation id="2817" st_id="554" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="0">
<![CDATA[
branch7:3  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
