<stg><name>add_patch.111</name>


<trans_list>

<trans id="839" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="1" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="icmp_ln336" val="0"/>
</and_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="6" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="icmp_ln335" val="1"/>
<literal name="icmp_ln336" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="7" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln346" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln346" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="20" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %n_patches_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_patches_read

]]></Node>
<StgValue><ssdm name="n_patches_read_8"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %wp_superpoints_addr = getelementptr i64 %wp_superpoints, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %wp_superpoints_addr_5 = getelementptr i64 %wp_superpoints, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %wp_superpoints1_addr = getelementptr i64 %wp_superpoints1, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %wp_superpoints1_addr_5 = getelementptr i64 %wp_superpoints1, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %wp_superpoints2_addr = getelementptr i64 %wp_superpoints2, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %wp_superpoints2_addr_5 = getelementptr i64 %wp_superpoints2, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %wp_superpoints3_addr = getelementptr i64 %wp_superpoints3, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %wp_superpoints3_addr_5 = getelementptr i64 %wp_superpoints3, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %wp_superpoints4_addr = getelementptr i64 %wp_superpoints4, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %wp_superpoints4_addr_5 = getelementptr i64 %wp_superpoints4, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_29, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_28, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_27, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_26, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_25, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_24, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_23, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_22, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_21, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_20, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_19, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_18, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_17, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_16, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_14, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_13, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_12, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_11, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_10, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_9, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_8, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_7, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_6, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_5, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_4, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_3, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_2, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_1, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48 %icmp_ln295 = icmp_eq  i32 %n_patches_read_8, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:49 %br_ln295 = br i1 %icmp_ln295, void %arrayidx493.case.4, void %arrayidx1941.case.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx493.case.4:0 %sub = add i32 %n_patches_read_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
arrayidx493.case.4:1 %tmp_154 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub, i2 0

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
arrayidx493.case.4:2 %empty_157 = or i34 %tmp_154, i34 1

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="34">
<![CDATA[
arrayidx493.case.4:3 %empty_158 = trunc i34 %empty_157

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
arrayidx493.case.4:4 %p_shl7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %empty_158, i3 0

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="34">
<![CDATA[
arrayidx493.case.4:5 %empty_159 = trunc i34 %empty_157

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
arrayidx493.case.4:6 %p_shl8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %empty_159, i1 0

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx493.case.4:7 %empty_160 = sub i10 %p_shl7_cast, i10 %p_shl8_cast

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="10">
<![CDATA[
arrayidx493.case.4:8 %p_cast = zext i10 %empty_160

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx493.case.4:9 %patches_parameters_4_addr = getelementptr i64 %patches_parameters_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="10">
<![CDATA[
arrayidx493.case.4:10 %patches_parameters_4_load = load i10 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1941.case.0.preheader:0 %br_ln298 = br void %arrayidx1941.case.0

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="10">
<![CDATA[
arrayidx493.case.4:10 %patches_parameters_4_load = load i10 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
arrayidx493.case.4:11 %empty_161 = trunc i64 %patches_parameters_4_load

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx493.case.4:12 %icmp_ln333 = icmp_sgt  i32 %empty_161, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln333"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx493.case.4:13 %br_ln333 = br i1 %icmp_ln333, void %.loopexit, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:0 %wp_superpoints_load = load i8 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:1 %wp_superpoints1_load = load i8 %wp_superpoints1_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:2 %wp_superpoints2_load = load i8 %wp_superpoints2_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:3 %wp_superpoints3_load = load i8 %wp_superpoints3_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:4 %wp_superpoints4_load = load i8 %wp_superpoints4_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:5 %wp_superpoints_load_5 = load i8 %wp_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_5"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:6 %wp_superpoints1_load_5 = load i8 %wp_superpoints1_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_5"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:7 %wp_superpoints2_load_5 = load i8 %wp_superpoints2_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_5"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:8 %wp_superpoints3_load_5 = load i8 %wp_superpoints3_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_5"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:9 %wp_superpoints4_load_5 = load i8 %wp_superpoints4_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:0 %wp_superpoints_load = load i8 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:1 %wp_superpoints1_load = load i8 %wp_superpoints1_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:2 %wp_superpoints2_load = load i8 %wp_superpoints2_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:3 %wp_superpoints3_load = load i8 %wp_superpoints3_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:4 %wp_superpoints4_load = load i8 %wp_superpoints4_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:5 %wp_superpoints_load_5 = load i8 %wp_superpoints_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_5"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:6 %wp_superpoints1_load_5 = load i8 %wp_superpoints1_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_5"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:7 %wp_superpoints2_load_5 = load i8 %wp_superpoints2_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_5"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:8 %wp_superpoints3_load_5 = load i8 %wp_superpoints3_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_5"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="8">
<![CDATA[
.lr.ph.preheader:9 %wp_superpoints4_load_5 = load i8 %wp_superpoints4_addr_5

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:10 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i = phi i31 %add_ln333, void, i31 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph:1 %i_cast = zext i31 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3 %icmp_ln333_2 = icmp_slt  i32 %i_cast, i32 %empty_161

]]></Node>
<StgValue><ssdm name="icmp_ln333_2"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph:4 %add_ln333 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln333"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:5 %br_ln333 = br i1 %icmp_ln333_2, void %.loopexit.loopexit, void %.split175

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="31">
<![CDATA[
.split175:0 %trunc_ln335 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln335"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.split175:1 %tmp_347_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln335, i7 0

]]></Node>
<StgValue><ssdm name="tmp_347_cast"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="31">
<![CDATA[
.split175:2 %trunc_ln335_3 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln335_3"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.split175:3 %tmp_348_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln335_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_348_cast"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split175:4 %add_ln335 = add i10 %tmp_347_cast, i10 %tmp_348_cast

]]></Node>
<StgValue><ssdm name="add_ln335"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split175:5 %add_ln335_3 = add i10 %add_ln335, i10 99

]]></Node>
<StgValue><ssdm name="add_ln335_3"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="10">
<![CDATA[
.split175:6 %zext_ln335 = zext i10 %add_ln335_3

]]></Node>
<StgValue><ssdm name="zext_ln335"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:7 %patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split175:8 %add_ln336 = add i10 %add_ln335, i10 102

]]></Node>
<StgValue><ssdm name="add_ln336"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="10">
<![CDATA[
.split175:9 %zext_ln336 = zext i10 %add_ln336

]]></Node>
<StgValue><ssdm name="zext_ln336"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:10 %patches_superpoints_0_addr_9 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_9"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:11 %patches_superpoints_1_addr = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:12 %patches_superpoints_1_addr_8 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_8"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:13 %patches_superpoints_2_addr = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:14 %patches_superpoints_2_addr_8 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_8"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:15 %patches_superpoints_3_addr = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:16 %patches_superpoints_3_addr_8 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_8"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:17 %patches_superpoints_4_addr = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:18 %patches_superpoints_4_addr_8 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_8"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:19 %patches_superpoints_5_addr = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:20 %patches_superpoints_5_addr_8 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_8"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:21 %patches_superpoints_6_addr = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:22 %patches_superpoints_6_addr_8 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_8"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:23 %patches_superpoints_7_addr = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:24 %patches_superpoints_7_addr_8 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_8"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:25 %patches_superpoints_8_addr = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:26 %patches_superpoints_8_addr_8 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_8"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:27 %patches_superpoints_9_addr = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:28 %patches_superpoints_9_addr_8 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_8"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:29 %patches_superpoints_10_addr = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:30 %patches_superpoints_10_addr_8 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_8"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:31 %patches_superpoints_11_addr = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:32 %patches_superpoints_11_addr_8 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_8"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:33 %patches_superpoints_12_addr = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:34 %patches_superpoints_12_addr_8 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_8"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:35 %patches_superpoints_13_addr = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:36 %patches_superpoints_13_addr_8 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_8"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:37 %patches_superpoints_14_addr = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:38 %patches_superpoints_14_addr_8 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_8"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:39 %patches_superpoints_15_addr = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:40 %patches_superpoints_15_addr_8 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_8"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:41 %patches_superpoints_16_addr = getelementptr i64 %patches_superpoints_16, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_addr"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:42 %patches_superpoints_16_addr_8 = getelementptr i64 %patches_superpoints_16, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_addr_8"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:43 %patches_superpoints_17_addr = getelementptr i64 %patches_superpoints_17, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_addr"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:44 %patches_superpoints_17_addr_8 = getelementptr i64 %patches_superpoints_17, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_addr_8"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:45 %patches_superpoints_18_addr = getelementptr i64 %patches_superpoints_18, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_addr"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:46 %patches_superpoints_18_addr_8 = getelementptr i64 %patches_superpoints_18, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_addr_8"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:47 %patches_superpoints_19_addr = getelementptr i64 %patches_superpoints_19, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_addr"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:48 %patches_superpoints_19_addr_8 = getelementptr i64 %patches_superpoints_19, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_addr_8"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:49 %patches_superpoints_20_addr = getelementptr i64 %patches_superpoints_20, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_addr"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:50 %patches_superpoints_20_addr_8 = getelementptr i64 %patches_superpoints_20, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_addr_8"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:51 %patches_superpoints_21_addr = getelementptr i64 %patches_superpoints_21, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_addr"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:52 %patches_superpoints_21_addr_8 = getelementptr i64 %patches_superpoints_21, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_addr_8"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:53 %patches_superpoints_22_addr = getelementptr i64 %patches_superpoints_22, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_addr"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:54 %patches_superpoints_22_addr_8 = getelementptr i64 %patches_superpoints_22, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_addr_8"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:55 %patches_superpoints_23_addr = getelementptr i64 %patches_superpoints_23, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_addr"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:56 %patches_superpoints_23_addr_8 = getelementptr i64 %patches_superpoints_23, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_addr_8"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:57 %patches_superpoints_24_addr = getelementptr i64 %patches_superpoints_24, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_addr"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:58 %patches_superpoints_24_addr_8 = getelementptr i64 %patches_superpoints_24, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_addr_8"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:59 %patches_superpoints_25_addr = getelementptr i64 %patches_superpoints_25, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_addr"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:60 %patches_superpoints_25_addr_8 = getelementptr i64 %patches_superpoints_25, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_addr_8"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:61 %patches_superpoints_26_addr = getelementptr i64 %patches_superpoints_26, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_addr"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:62 %patches_superpoints_26_addr_8 = getelementptr i64 %patches_superpoints_26, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_addr_8"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:63 %patches_superpoints_27_addr = getelementptr i64 %patches_superpoints_27, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_addr"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:64 %patches_superpoints_27_addr_8 = getelementptr i64 %patches_superpoints_27, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_addr_8"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:65 %patches_superpoints_28_addr = getelementptr i64 %patches_superpoints_28, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_addr"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:66 %patches_superpoints_28_addr_8 = getelementptr i64 %patches_superpoints_28, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_addr_8"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:67 %patches_superpoints_29_addr = getelementptr i64 %patches_superpoints_29, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_addr"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:68 %patches_superpoints_29_addr_8 = getelementptr i64 %patches_superpoints_29, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_addr_8"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:69 %patches_superpoints_30_addr = getelementptr i64 %patches_superpoints_30, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_addr"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:70 %patches_superpoints_30_addr_9 = getelementptr i64 %patches_superpoints_30, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_addr_9"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:71 %patches_superpoints_31_addr = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln335

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_addr"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split175:72 %patches_superpoints_31_addr_13 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln336

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_addr_13"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split175:73 %specloopname_ln333 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln333"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
.split175:74 %switch_ln335 = switch i32 %n_patches_read_8, void %arrayidx5819.case.0, i32 32, void %arrayidx5819.case.31, i32 2, void %arrayidx5819.case.1, i32 3, void %arrayidx5819.case.2, i32 4, void %arrayidx5819.case.3, i32 5, void %arrayidx5819.case.4, i32 6, void %arrayidx5819.case.5, i32 7, void %arrayidx5819.case.6, i32 8, void %arrayidx5819.case.7, i32 9, void %arrayidx5819.case.8, i32 10, void %arrayidx5819.case.9, i32 11, void %arrayidx5819.case.10, i32 12, void %arrayidx5819.case.11, i32 13, void %arrayidx5819.case.12, i32 14, void %arrayidx5819.case.13, i32 15, void %arrayidx5819.case.14, i32 16, void %arrayidx5819.case.15, i32 17, void %arrayidx5819.case.16, i32 18, void %arrayidx5819.case.17, i32 19, void %arrayidx5819.case.18, i32 20, void %arrayidx5819.case.19, i32 21, void %arrayidx5819.case.20, i32 22, void %arrayidx5819.case.21, i32 23, void %arrayidx5819.case.22, i32 24, void %arrayidx5819.case.23, i32 25, void %arrayidx5819.case.24, i32 26, void %arrayidx5819.case.25, i32 27, void %arrayidx5819.case.26, i32 28, void %arrayidx5819.case.27, i32 29, void %arrayidx5819.case.28, i32 30, void %arrayidx5819.case.29, i32 31, void %arrayidx5819.case.30

]]></Node>
<StgValue><ssdm name="switch_ln335"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.30:0 %patches_superpoints_30_load = load i10 %patches_superpoints_30_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.29:0 %patches_superpoints_29_load = load i10 %patches_superpoints_29_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.28:0 %patches_superpoints_28_load = load i10 %patches_superpoints_28_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.27:0 %patches_superpoints_27_load = load i10 %patches_superpoints_27_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.26:0 %patches_superpoints_26_load = load i10 %patches_superpoints_26_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.25:0 %patches_superpoints_25_load = load i10 %patches_superpoints_25_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.24:0 %patches_superpoints_24_load = load i10 %patches_superpoints_24_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.23:0 %patches_superpoints_23_load = load i10 %patches_superpoints_23_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.22:0 %patches_superpoints_22_load = load i10 %patches_superpoints_22_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.21:0 %patches_superpoints_21_load = load i10 %patches_superpoints_21_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.20:0 %patches_superpoints_20_load = load i10 %patches_superpoints_20_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.19:0 %patches_superpoints_19_load = load i10 %patches_superpoints_19_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.18:0 %patches_superpoints_18_load = load i10 %patches_superpoints_18_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.17:0 %patches_superpoints_17_load = load i10 %patches_superpoints_17_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.16:0 %patches_superpoints_16_load = load i10 %patches_superpoints_16_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.15:0 %patches_superpoints_15_load = load i10 %patches_superpoints_15_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.14:0 %patches_superpoints_14_load = load i10 %patches_superpoints_14_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.13:0 %patches_superpoints_13_load = load i10 %patches_superpoints_13_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.12:0 %patches_superpoints_12_load = load i10 %patches_superpoints_12_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.11:0 %patches_superpoints_11_load = load i10 %patches_superpoints_11_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.10:0 %patches_superpoints_10_load = load i10 %patches_superpoints_10_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.9:0 %patches_superpoints_9_load = load i10 %patches_superpoints_9_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.8:0 %patches_superpoints_8_load = load i10 %patches_superpoints_8_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.7:0 %patches_superpoints_7_load = load i10 %patches_superpoints_7_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.6:0 %patches_superpoints_6_load = load i10 %patches_superpoints_6_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.5:0 %patches_superpoints_5_load = load i10 %patches_superpoints_5_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.4:0 %patches_superpoints_4_load = load i10 %patches_superpoints_4_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.3:0 %patches_superpoints_3_load = load i10 %patches_superpoints_3_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.2:0 %patches_superpoints_2_load = load i10 %patches_superpoints_2_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.1:0 %patches_superpoints_1_load = load i10 %patches_superpoints_1_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.31:0 %patches_superpoints_31_load = load i10 %patches_superpoints_31_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="!32"/>
<literal name="n_patches_read_8" val="!2"/>
<literal name="n_patches_read_8" val="!3"/>
<literal name="n_patches_read_8" val="!4"/>
<literal name="n_patches_read_8" val="!5"/>
<literal name="n_patches_read_8" val="!6"/>
<literal name="n_patches_read_8" val="!7"/>
<literal name="n_patches_read_8" val="!8"/>
<literal name="n_patches_read_8" val="!9"/>
<literal name="n_patches_read_8" val="!10"/>
<literal name="n_patches_read_8" val="!11"/>
<literal name="n_patches_read_8" val="!12"/>
<literal name="n_patches_read_8" val="!13"/>
<literal name="n_patches_read_8" val="!14"/>
<literal name="n_patches_read_8" val="!15"/>
<literal name="n_patches_read_8" val="!16"/>
<literal name="n_patches_read_8" val="!17"/>
<literal name="n_patches_read_8" val="!18"/>
<literal name="n_patches_read_8" val="!19"/>
<literal name="n_patches_read_8" val="!20"/>
<literal name="n_patches_read_8" val="!21"/>
<literal name="n_patches_read_8" val="!22"/>
<literal name="n_patches_read_8" val="!23"/>
<literal name="n_patches_read_8" val="!24"/>
<literal name="n_patches_read_8" val="!25"/>
<literal name="n_patches_read_8" val="!26"/>
<literal name="n_patches_read_8" val="!27"/>
<literal name="n_patches_read_8" val="!28"/>
<literal name="n_patches_read_8" val="!29"/>
<literal name="n_patches_read_8" val="!30"/>
<literal name="n_patches_read_8" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.0:0 %patches_superpoints_0_load = load i10 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="221" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.30:0 %patches_superpoints_30_load = load i10 %patches_superpoints_30_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.30:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.29:0 %patches_superpoints_29_load = load i10 %patches_superpoints_29_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.29:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.28:0 %patches_superpoints_28_load = load i10 %patches_superpoints_28_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.28:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.27:0 %patches_superpoints_27_load = load i10 %patches_superpoints_27_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.27:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.26:0 %patches_superpoints_26_load = load i10 %patches_superpoints_26_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.26:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.25:0 %patches_superpoints_25_load = load i10 %patches_superpoints_25_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.25:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.24:0 %patches_superpoints_24_load = load i10 %patches_superpoints_24_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.24:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.23:0 %patches_superpoints_23_load = load i10 %patches_superpoints_23_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.23:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.22:0 %patches_superpoints_22_load = load i10 %patches_superpoints_22_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.22:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.21:0 %patches_superpoints_21_load = load i10 %patches_superpoints_21_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.21:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.20:0 %patches_superpoints_20_load = load i10 %patches_superpoints_20_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.20:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.19:0 %patches_superpoints_19_load = load i10 %patches_superpoints_19_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.19:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.18:0 %patches_superpoints_18_load = load i10 %patches_superpoints_18_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.18:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.17:0 %patches_superpoints_17_load = load i10 %patches_superpoints_17_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.17:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.16:0 %patches_superpoints_16_load = load i10 %patches_superpoints_16_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.16:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.15:0 %patches_superpoints_15_load = load i10 %patches_superpoints_15_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.15:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.14:0 %patches_superpoints_14_load = load i10 %patches_superpoints_14_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.14:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.13:0 %patches_superpoints_13_load = load i10 %patches_superpoints_13_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.13:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.12:0 %patches_superpoints_12_load = load i10 %patches_superpoints_12_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.12:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.11:0 %patches_superpoints_11_load = load i10 %patches_superpoints_11_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.11:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.10:0 %patches_superpoints_10_load = load i10 %patches_superpoints_10_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.10:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.9:0 %patches_superpoints_9_load = load i10 %patches_superpoints_9_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.9:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.8:0 %patches_superpoints_8_load = load i10 %patches_superpoints_8_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.8:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.7:0 %patches_superpoints_7_load = load i10 %patches_superpoints_7_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.7:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.6:0 %patches_superpoints_6_load = load i10 %patches_superpoints_6_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.6:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.5:0 %patches_superpoints_5_load = load i10 %patches_superpoints_5_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.5:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.4:0 %patches_superpoints_4_load = load i10 %patches_superpoints_4_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.4:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.3:0 %patches_superpoints_3_load = load i10 %patches_superpoints_3_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.3:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.2:0 %patches_superpoints_2_load = load i10 %patches_superpoints_2_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.2:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.1:0 %patches_superpoints_1_load = load i10 %patches_superpoints_1_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.1:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.31:0 %patches_superpoints_31_load = load i10 %patches_superpoints_31_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.31:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="!32"/>
<literal name="n_patches_read_8" val="!2"/>
<literal name="n_patches_read_8" val="!3"/>
<literal name="n_patches_read_8" val="!4"/>
<literal name="n_patches_read_8" val="!5"/>
<literal name="n_patches_read_8" val="!6"/>
<literal name="n_patches_read_8" val="!7"/>
<literal name="n_patches_read_8" val="!8"/>
<literal name="n_patches_read_8" val="!9"/>
<literal name="n_patches_read_8" val="!10"/>
<literal name="n_patches_read_8" val="!11"/>
<literal name="n_patches_read_8" val="!12"/>
<literal name="n_patches_read_8" val="!13"/>
<literal name="n_patches_read_8" val="!14"/>
<literal name="n_patches_read_8" val="!15"/>
<literal name="n_patches_read_8" val="!16"/>
<literal name="n_patches_read_8" val="!17"/>
<literal name="n_patches_read_8" val="!18"/>
<literal name="n_patches_read_8" val="!19"/>
<literal name="n_patches_read_8" val="!20"/>
<literal name="n_patches_read_8" val="!21"/>
<literal name="n_patches_read_8" val="!22"/>
<literal name="n_patches_read_8" val="!23"/>
<literal name="n_patches_read_8" val="!24"/>
<literal name="n_patches_read_8" val="!25"/>
<literal name="n_patches_read_8" val="!26"/>
<literal name="n_patches_read_8" val="!27"/>
<literal name="n_patches_read_8" val="!28"/>
<literal name="n_patches_read_8" val="!29"/>
<literal name="n_patches_read_8" val="!30"/>
<literal name="n_patches_read_8" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="10">
<![CDATA[
arrayidx5819.case.0:0 %patches_superpoints_0_load = load i10 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="!32"/>
<literal name="n_patches_read_8" val="!2"/>
<literal name="n_patches_read_8" val="!3"/>
<literal name="n_patches_read_8" val="!4"/>
<literal name="n_patches_read_8" val="!5"/>
<literal name="n_patches_read_8" val="!6"/>
<literal name="n_patches_read_8" val="!7"/>
<literal name="n_patches_read_8" val="!8"/>
<literal name="n_patches_read_8" val="!9"/>
<literal name="n_patches_read_8" val="!10"/>
<literal name="n_patches_read_8" val="!11"/>
<literal name="n_patches_read_8" val="!12"/>
<literal name="n_patches_read_8" val="!13"/>
<literal name="n_patches_read_8" val="!14"/>
<literal name="n_patches_read_8" val="!15"/>
<literal name="n_patches_read_8" val="!16"/>
<literal name="n_patches_read_8" val="!17"/>
<literal name="n_patches_read_8" val="!18"/>
<literal name="n_patches_read_8" val="!19"/>
<literal name="n_patches_read_8" val="!20"/>
<literal name="n_patches_read_8" val="!21"/>
<literal name="n_patches_read_8" val="!22"/>
<literal name="n_patches_read_8" val="!23"/>
<literal name="n_patches_read_8" val="!24"/>
<literal name="n_patches_read_8" val="!25"/>
<literal name="n_patches_read_8" val="!26"/>
<literal name="n_patches_read_8" val="!27"/>
<literal name="n_patches_read_8" val="!28"/>
<literal name="n_patches_read_8" val="!29"/>
<literal name="n_patches_read_8" val="!30"/>
<literal name="n_patches_read_8" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5819.case.0:1 %br_ln335 = br void %arrayidx5819.exit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx5819.exit:0 %empty_162 = phi i64 %patches_superpoints_0_load, void %arrayidx5819.case.0, i64 %patches_superpoints_1_load, void %arrayidx5819.case.1, i64 %patches_superpoints_2_load, void %arrayidx5819.case.2, i64 %patches_superpoints_3_load, void %arrayidx5819.case.3, i64 %patches_superpoints_4_load, void %arrayidx5819.case.4, i64 %patches_superpoints_5_load, void %arrayidx5819.case.5, i64 %patches_superpoints_6_load, void %arrayidx5819.case.6, i64 %patches_superpoints_7_load, void %arrayidx5819.case.7, i64 %patches_superpoints_8_load, void %arrayidx5819.case.8, i64 %patches_superpoints_9_load, void %arrayidx5819.case.9, i64 %patches_superpoints_10_load, void %arrayidx5819.case.10, i64 %patches_superpoints_11_load, void %arrayidx5819.case.11, i64 %patches_superpoints_12_load, void %arrayidx5819.case.12, i64 %patches_superpoints_13_load, void %arrayidx5819.case.13, i64 %patches_superpoints_14_load, void %arrayidx5819.case.14, i64 %patches_superpoints_15_load, void %arrayidx5819.case.15, i64 %patches_superpoints_16_load, void %arrayidx5819.case.16, i64 %patches_superpoints_17_load, void %arrayidx5819.case.17, i64 %patches_superpoints_18_load, void %arrayidx5819.case.18, i64 %patches_superpoints_19_load, void %arrayidx5819.case.19, i64 %patches_superpoints_20_load, void %arrayidx5819.case.20, i64 %patches_superpoints_21_load, void %arrayidx5819.case.21, i64 %patches_superpoints_22_load, void %arrayidx5819.case.22, i64 %patches_superpoints_23_load, void %arrayidx5819.case.23, i64 %patches_superpoints_24_load, void %arrayidx5819.case.24, i64 %patches_superpoints_25_load, void %arrayidx5819.case.25, i64 %patches_superpoints_26_load, void %arrayidx5819.case.26, i64 %patches_superpoints_27_load, void %arrayidx5819.case.27, i64 %patches_superpoints_28_load, void %arrayidx5819.case.28, i64 %patches_superpoints_29_load, void %arrayidx5819.case.29, i64 %patches_superpoints_30_load, void %arrayidx5819.case.30, i64 %patches_superpoints_31_load, void %arrayidx5819.case.31

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
arrayidx5819.exit:1 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %wp_superpoints_load, i64 %wp_superpoints1_load, i64 %wp_superpoints2_load, i64 %wp_superpoints3_load, i64 %wp_superpoints4_load, i3 %trunc_ln335

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx5819.exit:2 %icmp_ln335 = icmp_eq  i64 %empty_162, i64 %tmp

]]></Node>
<StgValue><ssdm name="icmp_ln335"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx5819.exit:3 %br_ln335 = br i1 %icmp_ln335, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
:0 %switch_ln336 = switch i32 %n_patches_read_8, void %arrayidx7226.case.0, i32 32, void %arrayidx7226.case.31, i32 2, void %arrayidx7226.case.1, i32 3, void %arrayidx7226.case.2, i32 4, void %arrayidx7226.case.3, i32 5, void %arrayidx7226.case.4, i32 6, void %arrayidx7226.case.5, i32 7, void %arrayidx7226.case.6, i32 8, void %arrayidx7226.case.7, i32 9, void %arrayidx7226.case.8, i32 10, void %arrayidx7226.case.9, i32 11, void %arrayidx7226.case.10, i32 12, void %arrayidx7226.case.11, i32 13, void %arrayidx7226.case.12, i32 14, void %arrayidx7226.case.13, i32 15, void %arrayidx7226.case.14, i32 16, void %arrayidx7226.case.15, i32 17, void %arrayidx7226.case.16, i32 18, void %arrayidx7226.case.17, i32 19, void %arrayidx7226.case.18, i32 20, void %arrayidx7226.case.19, i32 21, void %arrayidx7226.case.20, i32 22, void %arrayidx7226.case.21, i32 23, void %arrayidx7226.case.22, i32 24, void %arrayidx7226.case.23, i32 25, void %arrayidx7226.case.24, i32 26, void %arrayidx7226.case.25, i32 27, void %arrayidx7226.case.26, i32 28, void %arrayidx7226.case.27, i32 29, void %arrayidx7226.case.28, i32 30, void %arrayidx7226.case.29, i32 31, void %arrayidx7226.case.30

]]></Node>
<StgValue><ssdm name="switch_ln336"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="31"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.30:0 %patches_superpoints_30_load_4 = load i10 %patches_superpoints_30_addr_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load_4"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="30"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.29:0 %patches_superpoints_29_load_3 = load i10 %patches_superpoints_29_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load_3"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="29"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.28:0 %patches_superpoints_28_load_3 = load i10 %patches_superpoints_28_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load_3"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="28"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.27:0 %patches_superpoints_27_load_3 = load i10 %patches_superpoints_27_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load_3"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="27"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.26:0 %patches_superpoints_26_load_3 = load i10 %patches_superpoints_26_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load_3"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="26"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.25:0 %patches_superpoints_25_load_3 = load i10 %patches_superpoints_25_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load_3"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="25"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.24:0 %patches_superpoints_24_load_3 = load i10 %patches_superpoints_24_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load_3"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="24"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.23:0 %patches_superpoints_23_load_3 = load i10 %patches_superpoints_23_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load_3"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="23"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.22:0 %patches_superpoints_22_load_3 = load i10 %patches_superpoints_22_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load_3"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="22"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.21:0 %patches_superpoints_21_load_3 = load i10 %patches_superpoints_21_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load_3"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="21"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.20:0 %patches_superpoints_20_load_3 = load i10 %patches_superpoints_20_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load_3"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="20"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.19:0 %patches_superpoints_19_load_3 = load i10 %patches_superpoints_19_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load_3"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="19"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.18:0 %patches_superpoints_18_load_3 = load i10 %patches_superpoints_18_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load_3"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="18"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.17:0 %patches_superpoints_17_load_3 = load i10 %patches_superpoints_17_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load_3"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="17"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.16:0 %patches_superpoints_16_load_3 = load i10 %patches_superpoints_16_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load_3"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="16"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.15:0 %patches_superpoints_15_load_3 = load i10 %patches_superpoints_15_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_3"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="15"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.14:0 %patches_superpoints_14_load_3 = load i10 %patches_superpoints_14_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_3"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="14"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.13:0 %patches_superpoints_13_load_3 = load i10 %patches_superpoints_13_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_3"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="13"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.12:0 %patches_superpoints_12_load_3 = load i10 %patches_superpoints_12_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_3"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="12"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.11:0 %patches_superpoints_11_load_3 = load i10 %patches_superpoints_11_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_3"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="11"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.10:0 %patches_superpoints_10_load_3 = load i10 %patches_superpoints_10_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_3"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="10"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.9:0 %patches_superpoints_9_load_3 = load i10 %patches_superpoints_9_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_3"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="9"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.8:0 %patches_superpoints_8_load_3 = load i10 %patches_superpoints_8_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_3"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="8"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.7:0 %patches_superpoints_7_load_3 = load i10 %patches_superpoints_7_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_3"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="7"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.6:0 %patches_superpoints_6_load_3 = load i10 %patches_superpoints_6_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_3"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="6"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.5:0 %patches_superpoints_5_load_3 = load i10 %patches_superpoints_5_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_3"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="5"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.4:0 %patches_superpoints_4_load_3 = load i10 %patches_superpoints_4_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_3"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="4"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.3:0 %patches_superpoints_3_load_3 = load i10 %patches_superpoints_3_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_3"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="3"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.2:0 %patches_superpoints_2_load_3 = load i10 %patches_superpoints_2_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_3"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="2"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.1:0 %patches_superpoints_1_load_3 = load i10 %patches_superpoints_1_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_3"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="32"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.31:0 %patches_superpoints_31_load_7 = load i10 %patches_superpoints_31_addr_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load_7"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="!32"/>
<literal name="n_patches_read_8" val="!2"/>
<literal name="n_patches_read_8" val="!3"/>
<literal name="n_patches_read_8" val="!4"/>
<literal name="n_patches_read_8" val="!5"/>
<literal name="n_patches_read_8" val="!6"/>
<literal name="n_patches_read_8" val="!7"/>
<literal name="n_patches_read_8" val="!8"/>
<literal name="n_patches_read_8" val="!9"/>
<literal name="n_patches_read_8" val="!10"/>
<literal name="n_patches_read_8" val="!11"/>
<literal name="n_patches_read_8" val="!12"/>
<literal name="n_patches_read_8" val="!13"/>
<literal name="n_patches_read_8" val="!14"/>
<literal name="n_patches_read_8" val="!15"/>
<literal name="n_patches_read_8" val="!16"/>
<literal name="n_patches_read_8" val="!17"/>
<literal name="n_patches_read_8" val="!18"/>
<literal name="n_patches_read_8" val="!19"/>
<literal name="n_patches_read_8" val="!20"/>
<literal name="n_patches_read_8" val="!21"/>
<literal name="n_patches_read_8" val="!22"/>
<literal name="n_patches_read_8" val="!23"/>
<literal name="n_patches_read_8" val="!24"/>
<literal name="n_patches_read_8" val="!25"/>
<literal name="n_patches_read_8" val="!26"/>
<literal name="n_patches_read_8" val="!27"/>
<literal name="n_patches_read_8" val="!28"/>
<literal name="n_patches_read_8" val="!29"/>
<literal name="n_patches_read_8" val="!30"/>
<literal name="n_patches_read_8" val="!31"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.0:0 %patches_superpoints_0_load_3 = load i10 %patches_superpoints_0_addr_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="322" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="31"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.30:0 %patches_superpoints_30_load_4 = load i10 %patches_superpoints_30_addr_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_load_4"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="31"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.30:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="30"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.29:0 %patches_superpoints_29_load_3 = load i10 %patches_superpoints_29_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_load_3"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="30"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.29:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="29"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.28:0 %patches_superpoints_28_load_3 = load i10 %patches_superpoints_28_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_load_3"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="29"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.28:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="28"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.27:0 %patches_superpoints_27_load_3 = load i10 %patches_superpoints_27_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_load_3"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="28"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.27:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="27"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.26:0 %patches_superpoints_26_load_3 = load i10 %patches_superpoints_26_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_load_3"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="27"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.26:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="26"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.25:0 %patches_superpoints_25_load_3 = load i10 %patches_superpoints_25_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_load_3"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="26"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.25:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="25"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.24:0 %patches_superpoints_24_load_3 = load i10 %patches_superpoints_24_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_load_3"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="25"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.24:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="24"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.23:0 %patches_superpoints_23_load_3 = load i10 %patches_superpoints_23_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_load_3"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="24"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.23:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="23"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.22:0 %patches_superpoints_22_load_3 = load i10 %patches_superpoints_22_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_load_3"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="23"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.22:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="22"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.21:0 %patches_superpoints_21_load_3 = load i10 %patches_superpoints_21_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_load_3"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="22"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.21:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="21"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.20:0 %patches_superpoints_20_load_3 = load i10 %patches_superpoints_20_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_load_3"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="21"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.20:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="20"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.19:0 %patches_superpoints_19_load_3 = load i10 %patches_superpoints_19_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_load_3"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="20"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.19:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="19"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.18:0 %patches_superpoints_18_load_3 = load i10 %patches_superpoints_18_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_load_3"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="19"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.18:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="18"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.17:0 %patches_superpoints_17_load_3 = load i10 %patches_superpoints_17_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_load_3"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="18"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.17:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="17"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.16:0 %patches_superpoints_16_load_3 = load i10 %patches_superpoints_16_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_load_3"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="17"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.16:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="16"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.15:0 %patches_superpoints_15_load_3 = load i10 %patches_superpoints_15_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_3"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="16"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.15:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="15"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.14:0 %patches_superpoints_14_load_3 = load i10 %patches_superpoints_14_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_3"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="15"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.14:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="14"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.13:0 %patches_superpoints_13_load_3 = load i10 %patches_superpoints_13_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_3"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="14"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.13:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="13"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.12:0 %patches_superpoints_12_load_3 = load i10 %patches_superpoints_12_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_3"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="13"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.12:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="12"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.11:0 %patches_superpoints_11_load_3 = load i10 %patches_superpoints_11_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_3"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="12"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.11:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="11"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.10:0 %patches_superpoints_10_load_3 = load i10 %patches_superpoints_10_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_3"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="11"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.10:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="10"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.9:0 %patches_superpoints_9_load_3 = load i10 %patches_superpoints_9_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_3"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="10"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.9:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="9"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.8:0 %patches_superpoints_8_load_3 = load i10 %patches_superpoints_8_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_3"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="9"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.8:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="8"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.7:0 %patches_superpoints_7_load_3 = load i10 %patches_superpoints_7_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_3"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="8"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.7:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="7"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.6:0 %patches_superpoints_6_load_3 = load i10 %patches_superpoints_6_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_3"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="7"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.6:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="6"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.5:0 %patches_superpoints_5_load_3 = load i10 %patches_superpoints_5_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_3"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="6"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.5:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="5"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.4:0 %patches_superpoints_4_load_3 = load i10 %patches_superpoints_4_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_3"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="5"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.4:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="4"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.3:0 %patches_superpoints_3_load_3 = load i10 %patches_superpoints_3_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_3"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="4"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.3:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="3"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.2:0 %patches_superpoints_2_load_3 = load i10 %patches_superpoints_2_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_3"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="3"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.2:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="2"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.1:0 %patches_superpoints_1_load_3 = load i10 %patches_superpoints_1_addr_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_3"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="2"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.1:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="32"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.31:0 %patches_superpoints_31_load_7 = load i10 %patches_superpoints_31_addr_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_load_7"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="32"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.31:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="!32"/>
<literal name="n_patches_read_8" val="!2"/>
<literal name="n_patches_read_8" val="!3"/>
<literal name="n_patches_read_8" val="!4"/>
<literal name="n_patches_read_8" val="!5"/>
<literal name="n_patches_read_8" val="!6"/>
<literal name="n_patches_read_8" val="!7"/>
<literal name="n_patches_read_8" val="!8"/>
<literal name="n_patches_read_8" val="!9"/>
<literal name="n_patches_read_8" val="!10"/>
<literal name="n_patches_read_8" val="!11"/>
<literal name="n_patches_read_8" val="!12"/>
<literal name="n_patches_read_8" val="!13"/>
<literal name="n_patches_read_8" val="!14"/>
<literal name="n_patches_read_8" val="!15"/>
<literal name="n_patches_read_8" val="!16"/>
<literal name="n_patches_read_8" val="!17"/>
<literal name="n_patches_read_8" val="!18"/>
<literal name="n_patches_read_8" val="!19"/>
<literal name="n_patches_read_8" val="!20"/>
<literal name="n_patches_read_8" val="!21"/>
<literal name="n_patches_read_8" val="!22"/>
<literal name="n_patches_read_8" val="!23"/>
<literal name="n_patches_read_8" val="!24"/>
<literal name="n_patches_read_8" val="!25"/>
<literal name="n_patches_read_8" val="!26"/>
<literal name="n_patches_read_8" val="!27"/>
<literal name="n_patches_read_8" val="!28"/>
<literal name="n_patches_read_8" val="!29"/>
<literal name="n_patches_read_8" val="!30"/>
<literal name="n_patches_read_8" val="!31"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="10">
<![CDATA[
arrayidx7226.case.0:0 %patches_superpoints_0_load_3 = load i10 %patches_superpoints_0_addr_9

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_3"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="n_patches_read_8" val="!32"/>
<literal name="n_patches_read_8" val="!2"/>
<literal name="n_patches_read_8" val="!3"/>
<literal name="n_patches_read_8" val="!4"/>
<literal name="n_patches_read_8" val="!5"/>
<literal name="n_patches_read_8" val="!6"/>
<literal name="n_patches_read_8" val="!7"/>
<literal name="n_patches_read_8" val="!8"/>
<literal name="n_patches_read_8" val="!9"/>
<literal name="n_patches_read_8" val="!10"/>
<literal name="n_patches_read_8" val="!11"/>
<literal name="n_patches_read_8" val="!12"/>
<literal name="n_patches_read_8" val="!13"/>
<literal name="n_patches_read_8" val="!14"/>
<literal name="n_patches_read_8" val="!15"/>
<literal name="n_patches_read_8" val="!16"/>
<literal name="n_patches_read_8" val="!17"/>
<literal name="n_patches_read_8" val="!18"/>
<literal name="n_patches_read_8" val="!19"/>
<literal name="n_patches_read_8" val="!20"/>
<literal name="n_patches_read_8" val="!21"/>
<literal name="n_patches_read_8" val="!22"/>
<literal name="n_patches_read_8" val="!23"/>
<literal name="n_patches_read_8" val="!24"/>
<literal name="n_patches_read_8" val="!25"/>
<literal name="n_patches_read_8" val="!26"/>
<literal name="n_patches_read_8" val="!27"/>
<literal name="n_patches_read_8" val="!28"/>
<literal name="n_patches_read_8" val="!29"/>
<literal name="n_patches_read_8" val="!30"/>
<literal name="n_patches_read_8" val="!31"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
arrayidx7226.case.0:1 %br_ln336 = br void %arrayidx7226.exit

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx7226.exit:0 %empty_163 = phi i64 %patches_superpoints_0_load_3, void %arrayidx7226.case.0, i64 %patches_superpoints_1_load_3, void %arrayidx7226.case.1, i64 %patches_superpoints_2_load_3, void %arrayidx7226.case.2, i64 %patches_superpoints_3_load_3, void %arrayidx7226.case.3, i64 %patches_superpoints_4_load_3, void %arrayidx7226.case.4, i64 %patches_superpoints_5_load_3, void %arrayidx7226.case.5, i64 %patches_superpoints_6_load_3, void %arrayidx7226.case.6, i64 %patches_superpoints_7_load_3, void %arrayidx7226.case.7, i64 %patches_superpoints_8_load_3, void %arrayidx7226.case.8, i64 %patches_superpoints_9_load_3, void %arrayidx7226.case.9, i64 %patches_superpoints_10_load_3, void %arrayidx7226.case.10, i64 %patches_superpoints_11_load_3, void %arrayidx7226.case.11, i64 %patches_superpoints_12_load_3, void %arrayidx7226.case.12, i64 %patches_superpoints_13_load_3, void %arrayidx7226.case.13, i64 %patches_superpoints_14_load_3, void %arrayidx7226.case.14, i64 %patches_superpoints_15_load_3, void %arrayidx7226.case.15, i64 %patches_superpoints_16_load_3, void %arrayidx7226.case.16, i64 %patches_superpoints_17_load_3, void %arrayidx7226.case.17, i64 %patches_superpoints_18_load_3, void %arrayidx7226.case.18, i64 %patches_superpoints_19_load_3, void %arrayidx7226.case.19, i64 %patches_superpoints_20_load_3, void %arrayidx7226.case.20, i64 %patches_superpoints_21_load_3, void %arrayidx7226.case.21, i64 %patches_superpoints_22_load_3, void %arrayidx7226.case.22, i64 %patches_superpoints_23_load_3, void %arrayidx7226.case.23, i64 %patches_superpoints_24_load_3, void %arrayidx7226.case.24, i64 %patches_superpoints_25_load_3, void %arrayidx7226.case.25, i64 %patches_superpoints_26_load_3, void %arrayidx7226.case.26, i64 %patches_superpoints_27_load_3, void %arrayidx7226.case.27, i64 %patches_superpoints_28_load_3, void %arrayidx7226.case.28, i64 %patches_superpoints_29_load_3, void %arrayidx7226.case.29, i64 %patches_superpoints_30_load_4, void %arrayidx7226.case.30, i64 %patches_superpoints_31_load_7, void %arrayidx7226.case.31

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
arrayidx7226.exit:1 %tmp_128 = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %wp_superpoints_load_5, i64 %wp_superpoints1_load_5, i64 %wp_superpoints2_load_5, i64 %wp_superpoints3_load_5, i64 %wp_superpoints4_load_5, i3 %trunc_ln335

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx7226.exit:2 %icmp_ln336 = icmp_eq  i64 %empty_163, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="icmp_ln336"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx7226.exit:3 %br_ln335 = br i1 %icmp_ln336, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333_2" val="1"/>
<literal name="icmp_ln335" val="1"/>
<literal name="icmp_ln336" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge:0 %tmp_213 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %n_patches_read_8, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
.critedge:1 %icmp_ln346 = icmp_slt  i27 %tmp_213, i27 1

]]></Node>
<StgValue><ssdm name="icmp_ln346"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2 %br_ln346 = br i1 %icmp_ln346, void %.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln346"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:0 %tmp_156 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %n_patches_read_8, i2 0

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="35" op_0_bw="34">
<![CDATA[
:1 %zext_ln348 = zext i34 %tmp_156

]]></Node>
<StgValue><ssdm name="zext_ln348"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln348 = br void

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten104 = phi i10 0, void, i10 %add_ln348_3, void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="indvar_flatten104"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %a_16 = phi i3 0, void, i3 %select_ln348_3, void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="a_16"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten80 = phi i8 0, void, i8 %select_ln350_6, void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="indvar_flatten80"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:3 %b_19 = phi i2 0, void, i2 %select_ln350_5, void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="b_19"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:4 %indvar_flatten66 = phi i7 0, void, i7 %select_ln352_6, void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="indvar_flatten66"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:5 %c_19 = phi i5 0, void, i5 %select_ln352_5, void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="c_19"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:6 %d_11 = phi i2 0, void, i2 %add_ln354, void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="d_11"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7 %add_ln348_3 = add i10 %indvar_flatten104, i10 1

]]></Node>
<StgValue><ssdm name="add_ln348_3"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9 %icmp_ln348 = icmp_eq  i10 %indvar_flatten104, i10 720

]]></Node>
<StgValue><ssdm name="icmp_ln348"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln348 = br i1 %icmp_ln348, void %.split173, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split173:0 %add_ln348 = add i3 %a_16, i3 1

]]></Node>
<StgValue><ssdm name="add_ln348"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split173:3 %icmp_ln350 = icmp_eq  i8 %indvar_flatten80, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln350"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split173:4 %select_ln348 = select i1 %icmp_ln350, i2 0, i2 %b_19

]]></Node>
<StgValue><ssdm name="select_ln348"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split173:5 %select_ln348_3 = select i1 %icmp_ln350, i3 %add_ln348, i3 %a_16

]]></Node>
<StgValue><ssdm name="select_ln348_3"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="3">
<![CDATA[
.split173:6 %zext_ln356 = zext i3 %select_ln348_3

]]></Node>
<StgValue><ssdm name="zext_ln356"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.split173:7 %tmp_157 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln348_3, i2 0

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="5">
<![CDATA[
.split173:8 %zext_ln356_15 = zext i5 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln356_15"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split173:9 %sub_ln356 = sub i6 %zext_ln356_15, i6 %zext_ln356

]]></Node>
<StgValue><ssdm name="sub_ln356"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="6">
<![CDATA[
.split173:10 %sext_ln350 = sext i6 %sub_ln356

]]></Node>
<StgValue><ssdm name="sext_ln350"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split173:12 %xor_ln348 = xor i1 %icmp_ln350, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln348"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split173:13 %icmp_ln354 = icmp_eq  i2 %d_11, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln354"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split173:14 %and_ln348 = and i1 %icmp_ln354, i1 %xor_ln348

]]></Node>
<StgValue><ssdm name="and_ln348"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split173:15 %icmp_ln352 = icmp_eq  i7 %indvar_flatten66, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln352"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split173:16 %and_ln348_3 = and i1 %icmp_ln352, i1 %xor_ln348

]]></Node>
<StgValue><ssdm name="and_ln348_3"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split173:17 %add_ln350 = add i2 %select_ln348, i2 1

]]></Node>
<StgValue><ssdm name="add_ln350"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split173:19 %or_ln350 = or i1 %and_ln348_3, i1 %icmp_ln350

]]></Node>
<StgValue><ssdm name="or_ln350"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split173:20 %select_ln350 = select i1 %or_ln350, i5 0, i5 %c_19

]]></Node>
<StgValue><ssdm name="select_ln350"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split173:21 %select_ln350_5 = select i1 %and_ln348_3, i2 %add_ln350, i2 %select_ln348

]]></Node>
<StgValue><ssdm name="select_ln350_5"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="2">
<![CDATA[
.split173:22 %zext_ln356_16 = zext i2 %select_ln350_5

]]></Node>
<StgValue><ssdm name="zext_ln356_16"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split173:23 %add_ln356 = add i7 %sext_ln350, i7 %zext_ln356_16

]]></Node>
<StgValue><ssdm name="add_ln356"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.split173:24 %tmp_214 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln356, i4 0

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="62" op_0_bw="11">
<![CDATA[
.split173:25 %sext_ln356 = sext i11 %tmp_214

]]></Node>
<StgValue><ssdm name="sext_ln356"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.split173:26 %tmp_215 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln350_5, i4 0

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="62" op_0_bw="6">
<![CDATA[
.split173:27 %zext_ln352 = zext i6 %tmp_215

]]></Node>
<StgValue><ssdm name="zext_ln352"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split173:29 %xor_ln350 = xor i1 %icmp_ln352, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln350"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split173:30 %or_ln350_3 = or i1 %icmp_ln350, i1 %xor_ln350

]]></Node>
<StgValue><ssdm name="or_ln350_3"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split173:31 %and_ln350 = and i1 %and_ln348, i1 %or_ln350_3

]]></Node>
<StgValue><ssdm name="and_ln350"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split173:32 %add_ln352 = add i5 %select_ln350, i5 1

]]></Node>
<StgValue><ssdm name="add_ln352"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split173:34 %or_ln352 = or i1 %and_ln350, i1 %and_ln348_3

]]></Node>
<StgValue><ssdm name="or_ln352"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split173:35 %or_ln352_3 = or i1 %or_ln352, i1 %icmp_ln350

]]></Node>
<StgValue><ssdm name="or_ln352_3"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split173:36 %select_ln352 = select i1 %or_ln352_3, i2 0, i2 %d_11

]]></Node>
<StgValue><ssdm name="select_ln352"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split173:37 %select_ln352_5 = select i1 %and_ln350, i5 %add_ln352, i5 %select_ln350

]]></Node>
<StgValue><ssdm name="select_ln352_5"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="62" op_0_bw="5">
<![CDATA[
.split173:38 %zext_ln356_17 = zext i5 %select_ln352_5

]]></Node>
<StgValue><ssdm name="zext_ln356_17"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split173:39 %add_ln356_9 = add i62 %sext_ln356, i62 %zext_ln356_17

]]></Node>
<StgValue><ssdm name="add_ln356_9"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="62">
<![CDATA[
.split173:40 %trunc_ln356 = trunc i62 %add_ln356_9

]]></Node>
<StgValue><ssdm name="trunc_ln356"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="62">
<![CDATA[
.split173:41 %trunc_ln356_7 = trunc i62 %add_ln356_9

]]></Node>
<StgValue><ssdm name="trunc_ln356_7"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split173:42 %p_shl12_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln356_7, i2 0

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split173:43 %sub_ln356_5 = sub i10 %p_shl12_cast, i10 %trunc_ln356

]]></Node>
<StgValue><ssdm name="sub_ln356_5"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.split173:44 %add_ln356_10 = add i62 %zext_ln352, i62 %zext_ln356_17

]]></Node>
<StgValue><ssdm name="add_ln356_10"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="62">
<![CDATA[
.split173:45 %trunc_ln356_8 = trunc i62 %add_ln356_10

]]></Node>
<StgValue><ssdm name="trunc_ln356_8"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="6" op_0_bw="62">
<![CDATA[
.split173:46 %trunc_ln356_9 = trunc i62 %add_ln356_10

]]></Node>
<StgValue><ssdm name="trunc_ln356_9"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split173:47 %p_shl11_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln356_9, i2 0

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split173:48 %sub_ln356_6 = sub i8 %p_shl11_cast, i8 %trunc_ln356_8

]]></Node>
<StgValue><ssdm name="sub_ln356_6"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="2">
<![CDATA[
.split173:50 %zext_ln356_18 = zext i2 %select_ln352

]]></Node>
<StgValue><ssdm name="zext_ln356_18"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="2">
<![CDATA[
.split173:51 %zext_ln356_19 = zext i2 %select_ln352

]]></Node>
<StgValue><ssdm name="zext_ln356_19"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split173:52 %add_ln356_11 = add i10 %sub_ln356_5, i10 %zext_ln356_19

]]></Node>
<StgValue><ssdm name="add_ln356_11"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split173:86 %add_ln356_12 = add i8 %sub_ln356_6, i8 %zext_ln356_18

]]></Node>
<StgValue><ssdm name="add_ln356_12"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="8">
<![CDATA[
.split173:87 %zext_ln356_21 = zext i8 %add_ln356_12

]]></Node>
<StgValue><ssdm name="zext_ln356_21"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:88 %wp_superpoints_addr_6 = getelementptr i64 %wp_superpoints, i64 0, i64 %zext_ln356_21

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_6"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:89 %wp_superpoints1_addr_6 = getelementptr i64 %wp_superpoints1, i64 0, i64 %zext_ln356_21

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr_6"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:90 %wp_superpoints2_addr_6 = getelementptr i64 %wp_superpoints2, i64 0, i64 %zext_ln356_21

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr_6"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:91 %wp_superpoints3_addr_6 = getelementptr i64 %wp_superpoints3, i64 0, i64 %zext_ln356_21

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr_6"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:92 %wp_superpoints4_addr_6 = getelementptr i64 %wp_superpoints4, i64 0, i64 %zext_ln356_21

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr_6"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="8">
<![CDATA[
.split173:94 %wp_superpoints_load_6 = load i8 %wp_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_6"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="8">
<![CDATA[
.split173:95 %wp_superpoints1_load_6 = load i8 %wp_superpoints1_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_6"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="8">
<![CDATA[
.split173:96 %wp_superpoints2_load_6 = load i8 %wp_superpoints2_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_6"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="8">
<![CDATA[
.split173:97 %wp_superpoints3_load_6 = load i8 %wp_superpoints3_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_6"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="8">
<![CDATA[
.split173:98 %wp_superpoints4_load_6 = load i8 %wp_superpoints4_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_6"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
.split173:100 %switch_ln356 = switch i32 %n_patches_read_8, void %arrayidx10615.case.0, i32 31, void %arrayidx10615.case.31, i32 1, void %arrayidx10615.case.1, i32 2, void %arrayidx10615.case.2, i32 3, void %arrayidx10615.case.3, i32 4, void %arrayidx10615.case.4, i32 5, void %arrayidx10615.case.5, i32 6, void %arrayidx10615.case.6, i32 7, void %arrayidx10615.case.7, i32 8, void %arrayidx10615.case.8, i32 9, void %arrayidx10615.case.9, i32 10, void %arrayidx10615.case.10, i32 11, void %arrayidx10615.case.11, i32 12, void %arrayidx10615.case.12, i32 13, void %arrayidx10615.case.13, i32 14, void %arrayidx10615.case.14, i32 15, void %arrayidx10615.case.15, i32 16, void %arrayidx10615.case.16, i32 17, void %arrayidx10615.case.17, i32 18, void %arrayidx10615.case.18, i32 19, void %arrayidx10615.case.19, i32 20, void %arrayidx10615.case.20, i32 21, void %arrayidx10615.case.21, i32 22, void %arrayidx10615.case.22, i32 23, void %arrayidx10615.case.23, i32 24, void %arrayidx10615.case.24, i32 25, void %arrayidx10615.case.25, i32 26, void %arrayidx10615.case.26, i32 27, void %arrayidx10615.case.27, i32 28, void %arrayidx10615.case.28, i32 29, void %arrayidx10615.case.29, i32 30, void %arrayidx10615.case.30

]]></Node>
<StgValue><ssdm name="switch_ln356"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayidx10615.exit:0 %add_ln354 = add i2 %select_ln352, i2 1

]]></Node>
<StgValue><ssdm name="add_ln354"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx10615.exit:1 %add_ln352_3 = add i7 %indvar_flatten66, i7 1

]]></Node>
<StgValue><ssdm name="add_ln352_3"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
arrayidx10615.exit:2 %select_ln352_6 = select i1 %or_ln350, i7 1, i7 %add_ln352_3

]]></Node>
<StgValue><ssdm name="select_ln352_6"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx10615.exit:3 %add_ln350_3 = add i8 %indvar_flatten80, i8 1

]]></Node>
<StgValue><ssdm name="add_ln350_3"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx10615.exit:4 %select_ln350_6 = select i1 %icmp_ln350, i8 1, i8 %add_ln350_3

]]></Node>
<StgValue><ssdm name="select_ln350_6"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.exit:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split173:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_348_9_VITIS_LOOP_352_11_VITIS_LOOP_354_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split173:2 %empty_164 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split173:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split173:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_350_10_VITIS_LOOP_352_11_VITIS_LOOP_354_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split173:28 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split173:33 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_352_11_VITIS_LOOP_354_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split173:49 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="10">
<![CDATA[
.split173:53 %zext_ln356_20 = zext i10 %add_ln356_11

]]></Node>
<StgValue><ssdm name="zext_ln356_20"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:54 %patches_superpoints_0_addr_11 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_11"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:55 %patches_superpoints_1_addr_9 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_9"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:56 %patches_superpoints_2_addr_9 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_9"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:57 %patches_superpoints_3_addr_9 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_9"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:58 %patches_superpoints_4_addr_9 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_9"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:59 %patches_superpoints_5_addr_9 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_9"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:60 %patches_superpoints_6_addr_9 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_9"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:61 %patches_superpoints_7_addr_9 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_9"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:62 %patches_superpoints_8_addr_9 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_9"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:63 %patches_superpoints_9_addr_9 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_9"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:64 %patches_superpoints_10_addr_9 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_9"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:65 %patches_superpoints_11_addr_9 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_9"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:66 %patches_superpoints_12_addr_9 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_9"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:67 %patches_superpoints_13_addr_9 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_9"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:68 %patches_superpoints_14_addr_9 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_9"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:69 %patches_superpoints_15_addr_9 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_9"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:70 %patches_superpoints_16_addr_9 = getelementptr i64 %patches_superpoints_16, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_16_addr_9"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:71 %patches_superpoints_17_addr_9 = getelementptr i64 %patches_superpoints_17, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_17_addr_9"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:72 %patches_superpoints_18_addr_9 = getelementptr i64 %patches_superpoints_18, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_18_addr_9"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:73 %patches_superpoints_19_addr_9 = getelementptr i64 %patches_superpoints_19, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_19_addr_9"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:74 %patches_superpoints_20_addr_9 = getelementptr i64 %patches_superpoints_20, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_20_addr_9"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:75 %patches_superpoints_21_addr_9 = getelementptr i64 %patches_superpoints_21, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_21_addr_9"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:76 %patches_superpoints_22_addr_9 = getelementptr i64 %patches_superpoints_22, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_22_addr_9"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:77 %patches_superpoints_23_addr_9 = getelementptr i64 %patches_superpoints_23, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_23_addr_9"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:78 %patches_superpoints_24_addr_9 = getelementptr i64 %patches_superpoints_24, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_24_addr_9"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:79 %patches_superpoints_25_addr_9 = getelementptr i64 %patches_superpoints_25, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_25_addr_9"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:80 %patches_superpoints_26_addr_9 = getelementptr i64 %patches_superpoints_26, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_26_addr_9"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:81 %patches_superpoints_27_addr_9 = getelementptr i64 %patches_superpoints_27, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_27_addr_9"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:82 %patches_superpoints_28_addr_9 = getelementptr i64 %patches_superpoints_28, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_28_addr_9"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:83 %patches_superpoints_29_addr_9 = getelementptr i64 %patches_superpoints_29, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_29_addr_9"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:84 %patches_superpoints_30_addr_10 = getelementptr i64 %patches_superpoints_30, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_30_addr_10"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split173:85 %patches_superpoints_31_addr_14 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln356_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_31_addr_14"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split173:93 %specloopname_ln354 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln354"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="8">
<![CDATA[
.split173:94 %wp_superpoints_load_6 = load i8 %wp_superpoints_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_6"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="8">
<![CDATA[
.split173:95 %wp_superpoints1_load_6 = load i8 %wp_superpoints1_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_6"/></StgValue>
</operation>

<operation id="516" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="8">
<![CDATA[
.split173:96 %wp_superpoints2_load_6 = load i8 %wp_superpoints2_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_6"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="8">
<![CDATA[
.split173:97 %wp_superpoints3_load_6 = load i8 %wp_superpoints3_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_6"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="8">
<![CDATA[
.split173:98 %wp_superpoints4_load_6 = load i8 %wp_superpoints4_addr_6

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_6"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
.split173:99 %tmp_129 = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %wp_superpoints_load_6, i64 %wp_superpoints1_load_6, i64 %wp_superpoints2_load_6, i64 %wp_superpoints3_load_6, i64 %wp_superpoints4_load_6, i3 %select_ln348_3

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.30:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_30_addr_10

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.30:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.29:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_29_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.29:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.28:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_28_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.28:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.27:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_27_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.27:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.26:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_26_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.26:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.25:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_25_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.25:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.24:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_24_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.24:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.23:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_23_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="535" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.23:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="536" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.22:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_22_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.22:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.21:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_21_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.21:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.20:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_20_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.20:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="542" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.19:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_19_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="543" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.19:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.18:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_18_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.18:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.17:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_17_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="547" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.17:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="548" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.16:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_16_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="549" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.16:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="550" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.15:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_15_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.15:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="552" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.14:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_14_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.14:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="554" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.13:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_13_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.13:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.12:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_12_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.12:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.11:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_11_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.11:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.10:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_10_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.10:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.9:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_9_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.9:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="564" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.8:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_8_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.8:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.7:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_7_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.7:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.6:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_6_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.6:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.5:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_5_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.5:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.4:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_4_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.4:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.3:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.3:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.2:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.2:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.1:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.1:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.31:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_31_addr_14

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.31:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="!2"/>
<literal name="n_patches_read_8" val="!3"/>
<literal name="n_patches_read_8" val="!4"/>
<literal name="n_patches_read_8" val="!5"/>
<literal name="n_patches_read_8" val="!6"/>
<literal name="n_patches_read_8" val="!7"/>
<literal name="n_patches_read_8" val="!8"/>
<literal name="n_patches_read_8" val="!9"/>
<literal name="n_patches_read_8" val="!10"/>
<literal name="n_patches_read_8" val="!11"/>
<literal name="n_patches_read_8" val="!12"/>
<literal name="n_patches_read_8" val="!13"/>
<literal name="n_patches_read_8" val="!14"/>
<literal name="n_patches_read_8" val="!15"/>
<literal name="n_patches_read_8" val="!16"/>
<literal name="n_patches_read_8" val="!17"/>
<literal name="n_patches_read_8" val="!18"/>
<literal name="n_patches_read_8" val="!19"/>
<literal name="n_patches_read_8" val="!20"/>
<literal name="n_patches_read_8" val="!21"/>
<literal name="n_patches_read_8" val="!22"/>
<literal name="n_patches_read_8" val="!23"/>
<literal name="n_patches_read_8" val="!24"/>
<literal name="n_patches_read_8" val="!25"/>
<literal name="n_patches_read_8" val="!26"/>
<literal name="n_patches_read_8" val="!27"/>
<literal name="n_patches_read_8" val="!28"/>
<literal name="n_patches_read_8" val="!29"/>
<literal name="n_patches_read_8" val="!30"/>
<literal name="n_patches_read_8" val="!31"/>
<literal name="n_patches_read_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx10615.case.0:0 %store_ln356 = store i64 %tmp_129, i10 %patches_superpoints_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_8" val="!2"/>
<literal name="n_patches_read_8" val="!3"/>
<literal name="n_patches_read_8" val="!4"/>
<literal name="n_patches_read_8" val="!5"/>
<literal name="n_patches_read_8" val="!6"/>
<literal name="n_patches_read_8" val="!7"/>
<literal name="n_patches_read_8" val="!8"/>
<literal name="n_patches_read_8" val="!9"/>
<literal name="n_patches_read_8" val="!10"/>
<literal name="n_patches_read_8" val="!11"/>
<literal name="n_patches_read_8" val="!12"/>
<literal name="n_patches_read_8" val="!13"/>
<literal name="n_patches_read_8" val="!14"/>
<literal name="n_patches_read_8" val="!15"/>
<literal name="n_patches_read_8" val="!16"/>
<literal name="n_patches_read_8" val="!17"/>
<literal name="n_patches_read_8" val="!18"/>
<literal name="n_patches_read_8" val="!19"/>
<literal name="n_patches_read_8" val="!20"/>
<literal name="n_patches_read_8" val="!21"/>
<literal name="n_patches_read_8" val="!22"/>
<literal name="n_patches_read_8" val="!23"/>
<literal name="n_patches_read_8" val="!24"/>
<literal name="n_patches_read_8" val="!25"/>
<literal name="n_patches_read_8" val="!26"/>
<literal name="n_patches_read_8" val="!27"/>
<literal name="n_patches_read_8" val="!28"/>
<literal name="n_patches_read_8" val="!29"/>
<literal name="n_patches_read_8" val="!30"/>
<literal name="n_patches_read_8" val="!31"/>
<literal name="n_patches_read_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
arrayidx10615.case.0:1 %br_ln356 = br void %arrayidx10615.exit

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="584" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln362 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="585" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten126 = phi i7 %add_ln362_3, void %arrayidx1308.exit, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten126"/></StgValue>
</operation>

<operation id="586" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %a_17 = phi i3 %select_ln362_3, void %arrayidx1308.exit, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_17"/></StgValue>
</operation>

<operation id="587" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten112 = phi i6 %select_ln364_6, void %arrayidx1308.exit, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten112"/></StgValue>
</operation>

<operation id="588" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %b_20 = phi i3 %select_ln364_5, void %arrayidx1308.exit, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_20"/></StgValue>
</operation>

<operation id="589" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c_20 = phi i3 %add_ln366, void %arrayidx1308.exit, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_20"/></StgValue>
</operation>

<operation id="590" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5 %add_ln362_3 = add i7 %indvar_flatten126, i7 1

]]></Node>
<StgValue><ssdm name="add_ln362_3"/></StgValue>
</operation>

<operation id="591" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="592" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:7 %icmp_ln362 = icmp_eq  i7 %indvar_flatten126, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="593" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln362 = br i1 %icmp_ln362, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="594" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln362 = add i3 %a_17, i3 1

]]></Node>
<StgValue><ssdm name="add_ln362"/></StgValue>
</operation>

<operation id="595" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln364 = icmp_eq  i6 %indvar_flatten112, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln364"/></StgValue>
</operation>

<operation id="596" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:4 %select_ln362 = select i1 %icmp_ln364, i3 0, i3 %b_20

]]></Node>
<StgValue><ssdm name="select_ln362"/></StgValue>
</operation>

<operation id="597" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:6 %xor_ln362 = xor i1 %icmp_ln364, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln362"/></StgValue>
</operation>

<operation id="598" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:7 %icmp_ln366 = icmp_eq  i3 %c_20, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln366"/></StgValue>
</operation>

<operation id="599" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %and_ln362 = and i1 %icmp_ln366, i1 %xor_ln362

]]></Node>
<StgValue><ssdm name="and_ln362"/></StgValue>
</operation>

<operation id="600" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:9 %select_ln362_3 = select i1 %icmp_ln364, i3 %add_ln362, i3 %a_17

]]></Node>
<StgValue><ssdm name="select_ln362_3"/></StgValue>
</operation>

<operation id="601" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:10 %add_ln364 = add i3 %select_ln362, i3 1

]]></Node>
<StgValue><ssdm name="add_ln364"/></StgValue>
</operation>

<operation id="602" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %or_ln364 = or i1 %and_ln362, i1 %icmp_ln364

]]></Node>
<StgValue><ssdm name="or_ln364"/></StgValue>
</operation>

<operation id="603" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:13 %select_ln364 = select i1 %or_ln364, i3 0, i3 %c_20

]]></Node>
<StgValue><ssdm name="select_ln364"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:14 %select_ln364_5 = select i1 %and_ln362, i3 %add_ln364, i3 %select_ln362

]]></Node>
<StgValue><ssdm name="select_ln364_5"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="2" op_0_bw="3">
<![CDATA[
.preheader:22 %trunc_ln368_7 = trunc i3 %select_ln364_5

]]></Node>
<StgValue><ssdm name="trunc_ln368_7"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader:23 %p_shl14_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln368_7, i3 0

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader:24 %tmp_216 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln364_5, i1 0

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="4">
<![CDATA[
.preheader:25 %zext_ln368_20 = zext i4 %tmp_216

]]></Node>
<StgValue><ssdm name="zext_ln368_20"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:26 %sub_ln368_3 = sub i5 %p_shl14_cast, i5 %zext_ln368_20

]]></Node>
<StgValue><ssdm name="sub_ln368_3"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="5" op_0_bw="3">
<![CDATA[
.preheader:28 %zext_ln368_21 = zext i3 %select_ln364

]]></Node>
<StgValue><ssdm name="zext_ln368_21"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:37 %add_ln368_6 = add i5 %sub_ln368_3, i5 %zext_ln368_21

]]></Node>
<StgValue><ssdm name="add_ln368_6"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="5">
<![CDATA[
.preheader:38 %zext_ln368_24 = zext i5 %add_ln368_6

]]></Node>
<StgValue><ssdm name="zext_ln368_24"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:39 %wp_parameters_addr_11 = getelementptr i64 %wp_parameters, i64 0, i64 %zext_ln368_24

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_11"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:40 %wp_parameters5_addr_2 = getelementptr i1 %wp_parameters5, i64 0, i64 %zext_ln368_24

]]></Node>
<StgValue><ssdm name="wp_parameters5_addr_2"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:41 %wp_parameters6_addr_2 = getelementptr i64 %wp_parameters6, i64 0, i64 %zext_ln368_24

]]></Node>
<StgValue><ssdm name="wp_parameters6_addr_2"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %wp_parameters7_addr_2 = getelementptr i1 %wp_parameters7, i64 0, i64 %zext_ln368_24

]]></Node>
<StgValue><ssdm name="wp_parameters7_addr_2"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:43 %wp_parameters8_addr_2 = getelementptr i64 %wp_parameters8, i64 0, i64 %zext_ln368_24

]]></Node>
<StgValue><ssdm name="wp_parameters8_addr_2"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="5">
<![CDATA[
.preheader:45 %wp_parameters_load_11 = load i5 %wp_parameters_addr_11

]]></Node>
<StgValue><ssdm name="wp_parameters_load_11"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="5">
<![CDATA[
.preheader:46 %wp_parameters5_load_2 = load i5 %wp_parameters5_addr_2

]]></Node>
<StgValue><ssdm name="wp_parameters5_load_2"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="5">
<![CDATA[
.preheader:48 %wp_parameters6_load_2 = load i5 %wp_parameters6_addr_2

]]></Node>
<StgValue><ssdm name="wp_parameters6_load_2"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="5">
<![CDATA[
.preheader:49 %wp_parameters7_load_2 = load i5 %wp_parameters7_addr_2

]]></Node>
<StgValue><ssdm name="wp_parameters7_load_2"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="5">
<![CDATA[
.preheader:51 %wp_parameters8_load_2 = load i5 %wp_parameters8_addr_2

]]></Node>
<StgValue><ssdm name="wp_parameters8_load_2"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader:53 %switch_ln368 = switch i3 %select_ln362_3, void %arrayidx1308.case.0, i3 4, void %arrayidx1308.case.4, i3 1, void %arrayidx1308.case.1, i3 2, void %arrayidx1308.case.2, i3 3, void %arrayidx1308.case.3

]]></Node>
<StgValue><ssdm name="switch_ln368"/></StgValue>
</operation>

<operation id="624" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx1308.exit:0 %add_ln366 = add i3 %select_ln364, i3 1

]]></Node>
<StgValue><ssdm name="add_ln366"/></StgValue>
</operation>

<operation id="625" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayidx1308.exit:1 %add_ln364_3 = add i6 %indvar_flatten112, i6 1

]]></Node>
<StgValue><ssdm name="add_ln364_3"/></StgValue>
</operation>

<operation id="626" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
arrayidx1308.exit:2 %select_ln364_6 = select i1 %icmp_ln364, i6 1, i6 %add_ln364_3

]]></Node>
<StgValue><ssdm name="select_ln364_6"/></StgValue>
</operation>

<operation id="627" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1308.exit:3 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="628" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_362_13_VITIS_LOOP_364_14_VITIS_LOOP_366_15_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_165 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_364_14_VITIS_LOOP_366_15_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="35" op_0_bw="3">
<![CDATA[
.preheader:15 %zext_ln368_19 = zext i3 %select_ln364_5

]]></Node>
<StgValue><ssdm name="zext_ln368_19"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader:16 %add_ln368 = add i35 %zext_ln348, i35 %zext_ln368_19

]]></Node>
<StgValue><ssdm name="add_ln368"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="7" op_0_bw="35">
<![CDATA[
.preheader:17 %trunc_ln368 = trunc i35 %add_ln368

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader:18 %p_shl16_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln368, i3 0

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="35">
<![CDATA[
.preheader:19 %trunc_ln368_6 = trunc i35 %add_ln368

]]></Node>
<StgValue><ssdm name="trunc_ln368_6"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader:20 %p_shl17_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln368_6, i1 0

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:21 %sub_ln368 = sub i10 %p_shl16_cast, i10 %p_shl17_cast

]]></Node>
<StgValue><ssdm name="sub_ln368"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:27 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="10" op_0_bw="3">
<![CDATA[
.preheader:29 %zext_ln368_22 = zext i3 %select_ln364

]]></Node>
<StgValue><ssdm name="zext_ln368_22"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:30 %add_ln368_5 = add i10 %sub_ln368, i10 %zext_ln368_22

]]></Node>
<StgValue><ssdm name="add_ln368_5"/></StgValue>
</operation>

<operation id="642" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="10">
<![CDATA[
.preheader:31 %zext_ln368_23 = zext i10 %add_ln368_5

]]></Node>
<StgValue><ssdm name="zext_ln368_23"/></StgValue>
</operation>

<operation id="643" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:32 %patches_parameters_0_addr_6 = getelementptr i64 %patches_parameters_0, i64 0, i64 %zext_ln368_23

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_6"/></StgValue>
</operation>

<operation id="644" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:33 %patches_parameters_1_addr_18 = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln368_23

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_18"/></StgValue>
</operation>

<operation id="645" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34 %patches_parameters_2_addr_13 = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln368_23

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_13"/></StgValue>
</operation>

<operation id="646" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:35 %patches_parameters_3_addr_6 = getelementptr i64 %patches_parameters_3, i64 0, i64 %zext_ln368_23

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_6"/></StgValue>
</operation>

<operation id="647" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:36 %patches_parameters_4_addr_6 = getelementptr i64 %patches_parameters_4, i64 0, i64 %zext_ln368_23

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_6"/></StgValue>
</operation>

<operation id="648" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:44 %specloopname_ln366 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln366"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="5">
<![CDATA[
.preheader:45 %wp_parameters_load_11 = load i5 %wp_parameters_addr_11

]]></Node>
<StgValue><ssdm name="wp_parameters_load_11"/></StgValue>
</operation>

<operation id="650" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="5">
<![CDATA[
.preheader:46 %wp_parameters5_load_2 = load i5 %wp_parameters5_addr_2

]]></Node>
<StgValue><ssdm name="wp_parameters5_load_2"/></StgValue>
</operation>

<operation id="651" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="1">
<![CDATA[
.preheader:47 %zext_ln368 = zext i1 %wp_parameters5_load_2

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="5">
<![CDATA[
.preheader:48 %wp_parameters6_load_2 = load i5 %wp_parameters6_addr_2

]]></Node>
<StgValue><ssdm name="wp_parameters6_load_2"/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="5">
<![CDATA[
.preheader:49 %wp_parameters7_load_2 = load i5 %wp_parameters7_addr_2

]]></Node>
<StgValue><ssdm name="wp_parameters7_load_2"/></StgValue>
</operation>

<operation id="654" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="1">
<![CDATA[
.preheader:50 %zext_ln368_7 = zext i1 %wp_parameters7_load_2

]]></Node>
<StgValue><ssdm name="zext_ln368_7"/></StgValue>
</operation>

<operation id="655" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="5">
<![CDATA[
.preheader:51 %wp_parameters8_load_2 = load i5 %wp_parameters8_addr_2

]]></Node>
<StgValue><ssdm name="wp_parameters8_load_2"/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
.preheader:52 %tmp_130 = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %wp_parameters_load_11, i64 %zext_ln368, i64 %wp_parameters6_load_2, i64 %zext_ln368_7, i64 %wp_parameters8_load_2, i3 %select_ln362_3

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln362_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx1308.case.3:0 %store_ln368 = store i64 %tmp_130, i10 %patches_parameters_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="658" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln362_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1308.case.3:1 %br_ln368 = br void %arrayidx1308.exit

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>

<operation id="659" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln362_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx1308.case.2:0 %store_ln368 = store i64 %tmp_130, i10 %patches_parameters_2_addr_13

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="660" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln362_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1308.case.2:1 %br_ln368 = br void %arrayidx1308.exit

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>

<operation id="661" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln362_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx1308.case.1:0 %store_ln368 = store i64 %tmp_130, i10 %patches_parameters_1_addr_18

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln362_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1308.case.1:1 %br_ln368 = br void %arrayidx1308.exit

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln362_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx1308.case.4:0 %store_ln368 = store i64 %tmp_130, i10 %patches_parameters_4_addr_6

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln362_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1308.case.4:1 %br_ln368 = br void %arrayidx1308.exit

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln362_3" val="!4"/>
<literal name="select_ln362_3" val="!1"/>
<literal name="select_ln362_3" val="!2"/>
<literal name="select_ln362_3" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx1308.case.0:0 %store_ln368 = store i64 %tmp_130, i10 %patches_parameters_0_addr_6

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln362_3" val="!4"/>
<literal name="select_ln362_3" val="!1"/>
<literal name="select_ln362_3" val="!2"/>
<literal name="select_ln362_3" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1308.case.0:1 %br_ln368 = br void %arrayidx1308.exit

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="667" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
<literal name="icmp_ln333" val="1"/>
<literal name="icmp_ln333_2" val="1"/>
<literal name="icmp_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln376 = add i32 %n_patches_read_8, i32 1

]]></Node>
<StgValue><ssdm name="add_ln376"/></StgValue>
</operation>

<operation id="668" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
<literal name="icmp_ln333" val="1"/>
<literal name="icmp_ln333_2" val="1"/>
<literal name="icmp_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %write_ln376 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_patches, i32 %add_ln376

]]></Node>
<StgValue><ssdm name="write_ln376"/></StgValue>
</operation>

<operation id="669" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
<literal name="icmp_ln333" val="1"/>
<literal name="icmp_ln333_2" val="1"/>
<literal name="icmp_ln346" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln377 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="670" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0">
<![CDATA[
.loopexit:0 %ret_ln380 = ret

]]></Node>
<StgValue><ssdm name="ret_ln380"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="671" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="672" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
arrayidx1941.case.0:0 %indvar_flatten37 = phi i10 %add_ln298_3, void %.preheader2, i10 0, void %arrayidx1941.case.0.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="673" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
arrayidx1941.case.0:1 %a = phi i3 %select_ln298_3, void %.preheader2, i3 0, void %arrayidx1941.case.0.preheader

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="674" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayidx1941.case.0:2 %indvar_flatten13 = phi i8 %select_ln300_6, void %.preheader2, i8 0, void %arrayidx1941.case.0.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="675" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayidx1941.case.0:3 %b = phi i2 %select_ln300_5, void %.preheader2, i2 0, void %arrayidx1941.case.0.preheader

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="676" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
arrayidx1941.case.0:4 %indvar_flatten = phi i7 %select_ln302_6, void %.preheader2, i7 0, void %arrayidx1941.case.0.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="677" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
arrayidx1941.case.0:5 %c = phi i5 %select_ln302_5, void %.preheader2, i5 0, void %arrayidx1941.case.0.preheader

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="678" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayidx1941.case.0:6 %d = phi i2 %add_ln304, void %.preheader2, i2 0, void %arrayidx1941.case.0.preheader

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="679" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx1941.case.0:7 %add_ln298_3 = add i10 %indvar_flatten37, i10 1

]]></Node>
<StgValue><ssdm name="add_ln298_3"/></StgValue>
</operation>

<operation id="680" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayidx1941.case.0:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="681" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx1941.case.0:9 %icmp_ln298 = icmp_eq  i10 %indvar_flatten37, i10 720

]]></Node>
<StgValue><ssdm name="icmp_ln298"/></StgValue>
</operation>

<operation id="682" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1941.case.0:10 %br_ln298 = br i1 %icmp_ln298, void %.preheader2, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="683" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:0 %add_ln298 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln298"/></StgValue>
</operation>

<operation id="684" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:3 %icmp_ln300 = icmp_eq  i8 %indvar_flatten13, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="685" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader2:4 %select_ln298 = select i1 %icmp_ln300, i2 0, i2 %b

]]></Node>
<StgValue><ssdm name="select_ln298"/></StgValue>
</operation>

<operation id="686" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader2:5 %select_ln298_3 = select i1 %icmp_ln300, i3 %add_ln298, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln298_3"/></StgValue>
</operation>

<operation id="687" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="6" op_0_bw="3">
<![CDATA[
.preheader2:6 %zext_ln306 = zext i3 %select_ln298_3

]]></Node>
<StgValue><ssdm name="zext_ln306"/></StgValue>
</operation>

<operation id="688" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader2:7 %tmp_155 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln298_3, i2 0

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="689" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="6" op_0_bw="5">
<![CDATA[
.preheader2:8 %zext_ln306_15 = zext i5 %tmp_155

]]></Node>
<StgValue><ssdm name="zext_ln306_15"/></StgValue>
</operation>

<operation id="690" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:9 %sub_ln306 = sub i6 %zext_ln306_15, i6 %zext_ln306

]]></Node>
<StgValue><ssdm name="sub_ln306"/></StgValue>
</operation>

<operation id="691" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="7" op_0_bw="6">
<![CDATA[
.preheader2:10 %sext_ln300 = sext i6 %sub_ln306

]]></Node>
<StgValue><ssdm name="sext_ln300"/></StgValue>
</operation>

<operation id="692" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:12 %xor_ln298 = xor i1 %icmp_ln300, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln298"/></StgValue>
</operation>

<operation id="693" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:13 %icmp_ln304 = icmp_eq  i2 %d, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="694" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:14 %and_ln298 = and i1 %icmp_ln304, i1 %xor_ln298

]]></Node>
<StgValue><ssdm name="and_ln298"/></StgValue>
</operation>

<operation id="695" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:15 %icmp_ln302 = icmp_eq  i7 %indvar_flatten, i7 48

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="696" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:16 %and_ln298_3 = and i1 %icmp_ln302, i1 %xor_ln298

]]></Node>
<StgValue><ssdm name="and_ln298_3"/></StgValue>
</operation>

<operation id="697" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:17 %add_ln300 = add i2 %select_ln298, i2 1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="698" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:19 %or_ln300 = or i1 %and_ln298_3, i1 %icmp_ln300

]]></Node>
<StgValue><ssdm name="or_ln300"/></StgValue>
</operation>

<operation id="699" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader2:20 %select_ln300 = select i1 %or_ln300, i5 0, i5 %c

]]></Node>
<StgValue><ssdm name="select_ln300"/></StgValue>
</operation>

<operation id="700" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader2:21 %select_ln300_5 = select i1 %and_ln298_3, i2 %add_ln300, i2 %select_ln298

]]></Node>
<StgValue><ssdm name="select_ln300_5"/></StgValue>
</operation>

<operation id="701" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="7" op_0_bw="2">
<![CDATA[
.preheader2:22 %zext_ln306_16 = zext i2 %select_ln300_5

]]></Node>
<StgValue><ssdm name="zext_ln306_16"/></StgValue>
</operation>

<operation id="702" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:23 %add_ln306 = add i7 %sext_ln300, i7 %zext_ln306_16

]]></Node>
<StgValue><ssdm name="add_ln306"/></StgValue>
</operation>

<operation id="703" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader2:24 %tmp_209 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln306, i4 0

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="704" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="62" op_0_bw="11">
<![CDATA[
.preheader2:25 %sext_ln306 = sext i11 %tmp_209

]]></Node>
<StgValue><ssdm name="sext_ln306"/></StgValue>
</operation>

<operation id="705" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader2:26 %tmp_210 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln300_5, i4 0

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="706" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="62" op_0_bw="6">
<![CDATA[
.preheader2:27 %zext_ln302 = zext i6 %tmp_210

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="707" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:29 %xor_ln300 = xor i1 %icmp_ln302, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln300"/></StgValue>
</operation>

<operation id="708" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:30 %or_ln300_3 = or i1 %icmp_ln300, i1 %xor_ln300

]]></Node>
<StgValue><ssdm name="or_ln300_3"/></StgValue>
</operation>

<operation id="709" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:31 %and_ln300 = and i1 %and_ln298, i1 %or_ln300_3

]]></Node>
<StgValue><ssdm name="and_ln300"/></StgValue>
</operation>

<operation id="710" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:32 %add_ln302 = add i5 %select_ln300, i5 1

]]></Node>
<StgValue><ssdm name="add_ln302"/></StgValue>
</operation>

<operation id="711" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:34 %or_ln302 = or i1 %and_ln300, i1 %and_ln298_3

]]></Node>
<StgValue><ssdm name="or_ln302"/></StgValue>
</operation>

<operation id="712" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:35 %or_ln302_3 = or i1 %or_ln302, i1 %icmp_ln300

]]></Node>
<StgValue><ssdm name="or_ln302_3"/></StgValue>
</operation>

<operation id="713" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader2:36 %select_ln302 = select i1 %or_ln302_3, i2 0, i2 %d

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="714" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader2:37 %select_ln302_5 = select i1 %and_ln300, i5 %add_ln302, i5 %select_ln300

]]></Node>
<StgValue><ssdm name="select_ln302_5"/></StgValue>
</operation>

<operation id="715" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="62" op_0_bw="5">
<![CDATA[
.preheader2:38 %zext_ln306_17 = zext i5 %select_ln302_5

]]></Node>
<StgValue><ssdm name="zext_ln306_17"/></StgValue>
</operation>

<operation id="716" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader2:39 %add_ln306_9 = add i62 %sext_ln306, i62 %zext_ln306_17

]]></Node>
<StgValue><ssdm name="add_ln306_9"/></StgValue>
</operation>

<operation id="717" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="10" op_0_bw="62">
<![CDATA[
.preheader2:40 %trunc_ln306 = trunc i62 %add_ln306_9

]]></Node>
<StgValue><ssdm name="trunc_ln306"/></StgValue>
</operation>

<operation id="718" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="62">
<![CDATA[
.preheader2:41 %trunc_ln306_7 = trunc i62 %add_ln306_9

]]></Node>
<StgValue><ssdm name="trunc_ln306_7"/></StgValue>
</operation>

<operation id="719" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader2:42 %p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln306_7, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="720" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2:43 %sub_ln306_5 = sub i10 %p_shl3_cast, i10 %trunc_ln306

]]></Node>
<StgValue><ssdm name="sub_ln306_5"/></StgValue>
</operation>

<operation id="721" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader2:44 %add_ln306_10 = add i62 %zext_ln302, i62 %zext_ln306_17

]]></Node>
<StgValue><ssdm name="add_ln306_10"/></StgValue>
</operation>

<operation id="722" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="62">
<![CDATA[
.preheader2:45 %trunc_ln306_8 = trunc i62 %add_ln306_10

]]></Node>
<StgValue><ssdm name="trunc_ln306_8"/></StgValue>
</operation>

<operation id="723" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="6" op_0_bw="62">
<![CDATA[
.preheader2:46 %trunc_ln306_9 = trunc i62 %add_ln306_10

]]></Node>
<StgValue><ssdm name="trunc_ln306_9"/></StgValue>
</operation>

<operation id="724" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader2:47 %p_shl_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln306_9, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="725" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:48 %sub_ln306_6 = sub i8 %p_shl_cast, i8 %trunc_ln306_8

]]></Node>
<StgValue><ssdm name="sub_ln306_6"/></StgValue>
</operation>

<operation id="726" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="2">
<![CDATA[
.preheader2:50 %zext_ln306_18 = zext i2 %select_ln302

]]></Node>
<StgValue><ssdm name="zext_ln306_18"/></StgValue>
</operation>

<operation id="727" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="10" op_0_bw="2">
<![CDATA[
.preheader2:51 %zext_ln306_19 = zext i2 %select_ln302

]]></Node>
<StgValue><ssdm name="zext_ln306_19"/></StgValue>
</operation>

<operation id="728" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2:52 %add_ln306_11 = add i10 %sub_ln306_5, i10 %zext_ln306_19

]]></Node>
<StgValue><ssdm name="add_ln306_11"/></StgValue>
</operation>

<operation id="729" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:55 %add_ln306_12 = add i8 %sub_ln306_6, i8 %zext_ln306_18

]]></Node>
<StgValue><ssdm name="add_ln306_12"/></StgValue>
</operation>

<operation id="730" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:56 %zext_ln306_21 = zext i8 %add_ln306_12

]]></Node>
<StgValue><ssdm name="zext_ln306_21"/></StgValue>
</operation>

<operation id="731" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:57 %wp_superpoints_addr_4 = getelementptr i64 %wp_superpoints, i64 0, i64 %zext_ln306_21

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_4"/></StgValue>
</operation>

<operation id="732" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:58 %wp_superpoints1_addr_4 = getelementptr i64 %wp_superpoints1, i64 0, i64 %zext_ln306_21

]]></Node>
<StgValue><ssdm name="wp_superpoints1_addr_4"/></StgValue>
</operation>

<operation id="733" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:59 %wp_superpoints2_addr_4 = getelementptr i64 %wp_superpoints2, i64 0, i64 %zext_ln306_21

]]></Node>
<StgValue><ssdm name="wp_superpoints2_addr_4"/></StgValue>
</operation>

<operation id="734" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:60 %wp_superpoints3_addr_4 = getelementptr i64 %wp_superpoints3, i64 0, i64 %zext_ln306_21

]]></Node>
<StgValue><ssdm name="wp_superpoints3_addr_4"/></StgValue>
</operation>

<operation id="735" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:61 %wp_superpoints4_addr_4 = getelementptr i64 %wp_superpoints4, i64 0, i64 %zext_ln306_21

]]></Node>
<StgValue><ssdm name="wp_superpoints4_addr_4"/></StgValue>
</operation>

<operation id="736" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:63 %wp_superpoints_load_4 = load i8 %wp_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_4"/></StgValue>
</operation>

<operation id="737" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:64 %wp_superpoints1_load_4 = load i8 %wp_superpoints1_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_4"/></StgValue>
</operation>

<operation id="738" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:65 %wp_superpoints2_load_4 = load i8 %wp_superpoints2_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_4"/></StgValue>
</operation>

<operation id="739" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:66 %wp_superpoints3_load_4 = load i8 %wp_superpoints3_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_4"/></StgValue>
</operation>

<operation id="740" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:67 %wp_superpoints4_load_4 = load i8 %wp_superpoints4_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_4"/></StgValue>
</operation>

<operation id="741" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:70 %add_ln304 = add i2 %select_ln302, i2 1

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="742" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:71 %add_ln302_3 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln302_3"/></StgValue>
</operation>

<operation id="743" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader2:72 %select_ln302_6 = select i1 %or_ln300, i7 1, i7 %add_ln302_3

]]></Node>
<StgValue><ssdm name="select_ln302_6"/></StgValue>
</operation>

<operation id="744" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:73 %add_ln300_3 = add i8 %indvar_flatten13, i8 1

]]></Node>
<StgValue><ssdm name="add_ln300_3"/></StgValue>
</operation>

<operation id="745" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader2:74 %select_ln300_6 = select i1 %icmp_ln300, i8 1, i8 %add_ln300_3

]]></Node>
<StgValue><ssdm name="select_ln300_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="746" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_298_1_VITIS_LOOP_302_3_VITIS_LOOP_304_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="747" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 720, i64 720, i64 720

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="748" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="749" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_300_2_VITIS_LOOP_302_3_VITIS_LOOP_304_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="750" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:28 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="751" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:33 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_302_3_VITIS_LOOP_304_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="752" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:49 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="753" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="10">
<![CDATA[
.preheader2:53 %zext_ln306_20 = zext i10 %add_ln306_11

]]></Node>
<StgValue><ssdm name="zext_ln306_20"/></StgValue>
</operation>

<operation id="754" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:54 %patches_superpoints_0_addr_10 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln306_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_10"/></StgValue>
</operation>

<operation id="755" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:62 %specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln304"/></StgValue>
</operation>

<operation id="756" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:63 %wp_superpoints_load_4 = load i8 %wp_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_4"/></StgValue>
</operation>

<operation id="757" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:64 %wp_superpoints1_load_4 = load i8 %wp_superpoints1_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints1_load_4"/></StgValue>
</operation>

<operation id="758" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:65 %wp_superpoints2_load_4 = load i8 %wp_superpoints2_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints2_load_4"/></StgValue>
</operation>

<operation id="759" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:66 %wp_superpoints3_load_4 = load i8 %wp_superpoints3_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints3_load_4"/></StgValue>
</operation>

<operation id="760" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:67 %wp_superpoints4_load_4 = load i8 %wp_superpoints4_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints4_load_4"/></StgValue>
</operation>

<operation id="761" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
.preheader2:68 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %wp_superpoints_load_4, i64 %wp_superpoints1_load_4, i64 %wp_superpoints2_load_4, i64 %wp_superpoints3_load_4, i64 %wp_superpoints4_load_4, i3 %select_ln298_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="762" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.preheader2:69 %store_ln306 = store i64 %tmp_s, i10 %patches_superpoints_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="763" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
.preheader2:75 %br_ln0 = br void %arrayidx1941.case.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="764" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0 %br_ln312 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="765" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0 %indvar_flatten58 = phi i7 %add_ln312_3, void %arrayidx4134.exit, i7 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten58"/></StgValue>
</operation>

<operation id="766" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1 %a_15 = phi i3 %select_ln312_3, void %arrayidx4134.exit, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_15"/></StgValue>
</operation>

<operation id="767" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2 %indvar_flatten44 = phi i6 %select_ln314_6, void %arrayidx4134.exit, i6 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten44"/></StgValue>
</operation>

<operation id="768" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:3 %b_18 = phi i3 %select_ln314_5, void %arrayidx4134.exit, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_18"/></StgValue>
</operation>

<operation id="769" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:4 %c_18 = phi i3 %add_ln316, void %arrayidx4134.exit, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_18"/></StgValue>
</operation>

<operation id="770" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:5 %add_ln312_3 = add i7 %indvar_flatten58, i7 1

]]></Node>
<StgValue><ssdm name="add_ln312_3"/></StgValue>
</operation>

<operation id="771" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="772" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1.preheader:7 %icmp_ln312 = icmp_eq  i7 %indvar_flatten58, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln312"/></StgValue>
</operation>

<operation id="773" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:8 %br_ln312 = br i1 %icmp_ln312, void %.preheader1, void

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="774" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:0 %add_ln312 = add i3 %a_15, i3 1

]]></Node>
<StgValue><ssdm name="add_ln312"/></StgValue>
</operation>

<operation id="775" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:3 %icmp_ln314 = icmp_eq  i6 %indvar_flatten44, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln314"/></StgValue>
</operation>

<operation id="776" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:4 %select_ln312 = select i1 %icmp_ln314, i3 0, i3 %b_18

]]></Node>
<StgValue><ssdm name="select_ln312"/></StgValue>
</operation>

<operation id="777" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:6 %xor_ln312 = xor i1 %icmp_ln314, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln312"/></StgValue>
</operation>

<operation id="778" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:7 %icmp_ln316 = icmp_eq  i3 %c_18, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln316"/></StgValue>
</operation>

<operation id="779" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:8 %and_ln312 = and i1 %icmp_ln316, i1 %xor_ln312

]]></Node>
<StgValue><ssdm name="and_ln312"/></StgValue>
</operation>

<operation id="780" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:9 %select_ln312_3 = select i1 %icmp_ln314, i3 %add_ln312, i3 %a_15

]]></Node>
<StgValue><ssdm name="select_ln312_3"/></StgValue>
</operation>

<operation id="781" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:10 %add_ln314 = add i3 %select_ln312, i3 1

]]></Node>
<StgValue><ssdm name="add_ln314"/></StgValue>
</operation>

<operation id="782" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:12 %or_ln314 = or i1 %and_ln312, i1 %icmp_ln314

]]></Node>
<StgValue><ssdm name="or_ln314"/></StgValue>
</operation>

<operation id="783" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:13 %select_ln314 = select i1 %or_ln314, i3 0, i3 %c_18

]]></Node>
<StgValue><ssdm name="select_ln314"/></StgValue>
</operation>

<operation id="784" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:14 %select_ln314_5 = select i1 %and_ln312, i3 %add_ln314, i3 %select_ln312

]]></Node>
<StgValue><ssdm name="select_ln314_5"/></StgValue>
</operation>

<operation id="785" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:15 %tmp_211 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln314_5, i3 0

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="786" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="10" op_0_bw="6">
<![CDATA[
.preheader1:16 %zext_ln318_10 = zext i6 %tmp_211

]]></Node>
<StgValue><ssdm name="zext_ln318_10"/></StgValue>
</operation>

<operation id="787" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader1:17 %tmp_212 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln314_5, i1 0

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="788" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="10" op_0_bw="4">
<![CDATA[
.preheader1:18 %zext_ln318_11 = zext i4 %tmp_212

]]></Node>
<StgValue><ssdm name="zext_ln318_11"/></StgValue>
</operation>

<operation id="789" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:19 %sub_ln318 = sub i10 %zext_ln318_10, i10 %zext_ln318_11

]]></Node>
<StgValue><ssdm name="sub_ln318"/></StgValue>
</operation>

<operation id="790" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="10" op_0_bw="3">
<![CDATA[
.preheader1:21 %zext_ln318_12 = zext i3 %select_ln314

]]></Node>
<StgValue><ssdm name="zext_ln318_12"/></StgValue>
</operation>

<operation id="791" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1:22 %add_ln318 = add i10 %sub_ln318, i10 %zext_ln318_12

]]></Node>
<StgValue><ssdm name="add_ln318"/></StgValue>
</operation>

<operation id="792" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="10">
<![CDATA[
.preheader1:23 %zext_ln318_13 = zext i10 %add_ln318

]]></Node>
<StgValue><ssdm name="zext_ln318_13"/></StgValue>
</operation>

<operation id="793" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:24 %patches_parameters_0_addr = getelementptr i64 %patches_parameters_0, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr"/></StgValue>
</operation>

<operation id="794" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:25 %patches_parameters_1_addr = getelementptr i64 %patches_parameters_1, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr"/></StgValue>
</operation>

<operation id="795" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:26 %patches_parameters_2_addr = getelementptr i64 %patches_parameters_2, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr"/></StgValue>
</operation>

<operation id="796" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:27 %patches_parameters_3_addr = getelementptr i64 %patches_parameters_3, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr"/></StgValue>
</operation>

<operation id="797" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:28 %patches_parameters_4_addr_5 = getelementptr i64 %patches_parameters_4, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_5"/></StgValue>
</operation>

<operation id="798" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:29 %wp_parameters_addr = getelementptr i64 %wp_parameters, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="wp_parameters_addr"/></StgValue>
</operation>

<operation id="799" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:30 %wp_parameters5_addr = getelementptr i1 %wp_parameters5, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="wp_parameters5_addr"/></StgValue>
</operation>

<operation id="800" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:31 %wp_parameters6_addr = getelementptr i64 %wp_parameters6, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="wp_parameters6_addr"/></StgValue>
</operation>

<operation id="801" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:32 %wp_parameters7_addr = getelementptr i1 %wp_parameters7, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="wp_parameters7_addr"/></StgValue>
</operation>

<operation id="802" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:33 %wp_parameters8_addr = getelementptr i64 %wp_parameters8, i64 0, i64 %zext_ln318_13

]]></Node>
<StgValue><ssdm name="wp_parameters8_addr"/></StgValue>
</operation>

<operation id="803" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:35 %wp_parameters_load = load i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="804" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="5">
<![CDATA[
.preheader1:36 %wp_parameters5_load = load i5 %wp_parameters5_addr

]]></Node>
<StgValue><ssdm name="wp_parameters5_load"/></StgValue>
</operation>

<operation id="805" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:38 %wp_parameters6_load = load i5 %wp_parameters6_addr

]]></Node>
<StgValue><ssdm name="wp_parameters6_load"/></StgValue>
</operation>

<operation id="806" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="5">
<![CDATA[
.preheader1:39 %wp_parameters7_load = load i5 %wp_parameters7_addr

]]></Node>
<StgValue><ssdm name="wp_parameters7_load"/></StgValue>
</operation>

<operation id="807" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:41 %wp_parameters8_load = load i5 %wp_parameters8_addr

]]></Node>
<StgValue><ssdm name="wp_parameters8_load"/></StgValue>
</operation>

<operation id="808" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader1:43 %switch_ln318 = switch i3 %select_ln312_3, void %arrayidx4134.case.0, i3 4, void %arrayidx4134.case.4, i3 1, void %arrayidx4134.case.1, i3 2, void %arrayidx4134.case.2, i3 3, void %arrayidx4134.case.3

]]></Node>
<StgValue><ssdm name="switch_ln318"/></StgValue>
</operation>

<operation id="809" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx4134.exit:0 %add_ln316 = add i3 %select_ln314, i3 1

]]></Node>
<StgValue><ssdm name="add_ln316"/></StgValue>
</operation>

<operation id="810" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayidx4134.exit:1 %add_ln314_3 = add i6 %indvar_flatten44, i6 1

]]></Node>
<StgValue><ssdm name="add_ln314_3"/></StgValue>
</operation>

<operation id="811" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
arrayidx4134.exit:2 %select_ln314_6 = select i1 %icmp_ln314, i6 1, i6 %add_ln314_3

]]></Node>
<StgValue><ssdm name="select_ln314_6"/></StgValue>
</operation>

<operation id="812" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4134.exit:3 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="813" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_312_5_VITIS_LOOP_314_6_VITIS_LOOP_316_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="814" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2 %empty_156 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="815" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="816" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_314_6_VITIS_LOOP_316_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="817" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:20 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="818" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:34 %specloopname_ln316 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln316"/></StgValue>
</operation>

<operation id="819" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:35 %wp_parameters_load = load i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="820" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="5">
<![CDATA[
.preheader1:36 %wp_parameters5_load = load i5 %wp_parameters5_addr

]]></Node>
<StgValue><ssdm name="wp_parameters5_load"/></StgValue>
</operation>

<operation id="821" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="1">
<![CDATA[
.preheader1:37 %zext_ln318 = zext i1 %wp_parameters5_load

]]></Node>
<StgValue><ssdm name="zext_ln318"/></StgValue>
</operation>

<operation id="822" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:38 %wp_parameters6_load = load i5 %wp_parameters6_addr

]]></Node>
<StgValue><ssdm name="wp_parameters6_load"/></StgValue>
</operation>

<operation id="823" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="5">
<![CDATA[
.preheader1:39 %wp_parameters7_load = load i5 %wp_parameters7_addr

]]></Node>
<StgValue><ssdm name="wp_parameters7_load"/></StgValue>
</operation>

<operation id="824" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="1">
<![CDATA[
.preheader1:40 %zext_ln318_2 = zext i1 %wp_parameters7_load

]]></Node>
<StgValue><ssdm name="zext_ln318_2"/></StgValue>
</operation>

<operation id="825" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="5">
<![CDATA[
.preheader1:41 %wp_parameters8_load = load i5 %wp_parameters8_addr

]]></Node>
<StgValue><ssdm name="wp_parameters8_load"/></StgValue>
</operation>

<operation id="826" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3">
<![CDATA[
.preheader1:42 %tmp_127 = mux i64 @_ssdm_op_Mux.ap_auto.5i64.i3, i64 %wp_parameters_load, i64 %zext_ln318, i64 %wp_parameters6_load, i64 %zext_ln318_2, i64 %wp_parameters8_load, i3 %select_ln312_3

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="827" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx4134.case.3:0 %store_ln318 = store i64 %tmp_127, i10 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="828" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4134.case.3:1 %br_ln318 = br void %arrayidx4134.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="829" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx4134.case.2:0 %store_ln318 = store i64 %tmp_127, i10 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="830" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4134.case.2:1 %br_ln318 = br void %arrayidx4134.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="831" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx4134.case.1:0 %store_ln318 = store i64 %tmp_127, i10 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="832" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4134.case.1:1 %br_ln318 = br void %arrayidx4134.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="833" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx4134.case.4:0 %store_ln318 = store i64 %tmp_127, i10 %patches_parameters_4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="834" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4134.case.4:1 %br_ln318 = br void %arrayidx4134.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="835" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_3" val="!4"/>
<literal name="select_ln312_3" val="!1"/>
<literal name="select_ln312_3" val="!2"/>
<literal name="select_ln312_3" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
arrayidx4134.case.0:0 %store_ln318 = store i64 %tmp_127, i10 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="836" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_3" val="!4"/>
<literal name="select_ln312_3" val="!1"/>
<literal name="select_ln312_3" val="!2"/>
<literal name="select_ln312_3" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4134.case.0:1 %br_ln318 = br void %arrayidx4134.exit

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="837" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %write_ln327 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_patches, i32 1

]]></Node>
<StgValue><ssdm name="write_ln327"/></StgValue>
</operation>

<operation id="838" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln328 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
