<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_F1B2A8FE-C1F6-4A14-85DE-54766BC55F05"><title>CNVi BRI and RGI 1-Load Topology</title><body><section id="SECTION_5C146794-666B-4814-87DF-B95C9F384327"><fig id="FIG_cnvi_bri_and_rgi_1-load_m_2_connector_topology_diagram_1"><title>CNVi BRI and RGI 1-Load M.2 Connector Topology Diagram</title><image href="FIG_cnvi bri and rgi 1-load m.2 connector topology diagram_1.jpg" scalefit="yes" id="IMG_cnvi_bri_and_rgi_1-load_m_2_connector_topology_diagram_1_jpg" /></fig><fig id="FIG_cnvi_bri_and_rgi_1-load_module_down_topology_diagram_1"><title>CNVi BRI and RGI 1-Load Module Down Topology Diagram</title><image href="FIG_cnvi bri and rgi 1-load module down topology diagram_1.jpg" scalefit="yes" id="IMG_cnvi_bri_and_rgi_1-load_module_down_topology_diagram_1_jpg" /></fig><table id="TABLE_5C146794-666B-4814-87DF-B95C9F384327_1"><title>CNVi BRI and RGI 1-Load Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Max frequency</p></entry><entry><p>40 MHz</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>(1) Continuous GND is recommended for microstrip line.</p><p>(2) Dual continuous GND is recommended for strip line.</p><p>(3) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>(4) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>R1</p></entry><entry><p>[1] 24 Ω ± 5% for max total length ≥ 76.2 mm. </p><p>[2] 30 Ω ± 5% for max total length &lt; 76.2 mm. </p><p /><p>To be placed 12.7 mm (can be extended to 25.4 mm) from the CPU for CNV_BRI_DT and CNV_RGI_DT signal.</p></entry></row><row><entry><p>R2</p></entry><entry><p>[1] 30 Ω ± 5% for max total length ≥ 76.2 mm </p><p>[2] 36 Ω ± 5% for max total length &lt; 76.2 mm</p><p /><p>To be placed 12.7 mm from the connector for CNV_BRI_RSP and CNV_RGI_RSP signal.</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.250 mm</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>CNV_BRI_DT, CNV_RGI_DT, CNV_BRI_RSP, CNV_RGI_RSP.</p></entry></row></tbody></tgroup></table><table id="TABLE_5C146794-666B-4814-87DF-B95C9F384327_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx</p></entry><entry><p>4</p></entry><entry><p>Total Channel</p></entry></row><row><entry><p>Tx</p></entry><entry><p>4</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_72798BCF-B910-472D-8F86-C59D96915EDF"><title>Segment Lengths</title><table id="TABLE_72798BCF-B910-472D-8F86-C59D96915EDF_1"><title>CNVi BRI and RGI 1-Load Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL</p></entry><entry><p>228.3</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL</p></entry><entry><p>228.3</p></entry></row><row><entry><p>M5</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 253.7</p></section></body></topic>