{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526525928998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526525929004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 19:58:48 2018 " "Processing started: Wed May 16 19:58:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526525929004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525929004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525929004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526525929522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526525929522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ERROR error top.v(26) " "Verilog HDL Declaration information at top.v(26): object \"ERROR\" differs only in case from object \"error\" in the same scope" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526525944240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FULL full top.v(27) " "Verilog HDL Declaration information at top.v(27): object \"FULL\" differs only in case from object \"full\" in the same scope" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526525944241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab6/hdl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab6/hdl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526525944246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/seangosiaco/desktop/eec180b/lab6/hdl/bcd2driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/seangosiaco/desktop/eec180b/lab6/hdl/bcd2driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2driver " "Found entity 1: bcd2driver" {  } { { "../../hdl/bcd2driver.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/bcd2driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526525944247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526525944309 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY_r top.v(61) " "Verilog HDL Always Construct warning at top.v(61): variable \"KEY_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1526525944317 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW_r top.v(62) " "Verilog HDL Always Construct warning at top.v(62): variable \"SW_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1526525944317 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY_r top.v(89) " "Verilog HDL Always Construct warning at top.v(89): variable \"KEY_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1526525944318 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY_r top.v(94) " "Verilog HDL Always Construct warning at top.v(94): variable \"KEY_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1526525944318 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gt99_bal top.v(96) " "Verilog HDL Always Construct warning at top.v(96): variable \"gt99_bal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1526525944318 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY_r top.v(109) " "Verilog HDL Always Construct warning at top.v(109): variable \"KEY_r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1526525944319 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "error top.v(54) " "Verilog HDL Always Construct warning at top.v(54): inferring latch(es) for variable \"error\", which holds its previous value in one or more paths through the always construct" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526525944319 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full top.v(54) " "Verilog HDL Always Construct warning at top.v(54): inferring latch(es) for variable \"full\", which holds its previous value in one or more paths through the always construct" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526525944319 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full\[0\] top.v(109) " "Inferred latch for \"full\[0\]\" at top.v(109)" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944321 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full\[1\] top.v(109) " "Inferred latch for \"full\[1\]\" at top.v(109)" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944321 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full\[2\] top.v(109) " "Inferred latch for \"full\[2\]\" at top.v(109)" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944321 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full\[3\] top.v(109) " "Inferred latch for \"full\[3\]\" at top.v(109)" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944321 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full\[4\] top.v(109) " "Inferred latch for \"full\[4\]\" at top.v(109)" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944322 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error\[0\] top.v(109) " "Inferred latch for \"error\[0\]\" at top.v(109)" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944322 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error\[1\] top.v(109) " "Inferred latch for \"error\[1\]\" at top.v(109)" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944322 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error\[2\] top.v(109) " "Inferred latch for \"error\[2\]\" at top.v(109)" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944322 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error\[3\] top.v(109) " "Inferred latch for \"error\[3\]\" at top.v(109)" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944322 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error\[4\] top.v(109) " "Inferred latch for \"error\[4\]\" at top.v(109)" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944322 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2driver bcd2driver:bal " "Elaborating entity \"bcd2driver\" for hierarchy \"bcd2driver:bal\"" {  } { { "../../hdl/top.v" "bal" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526525944359 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd2driver:cur\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd2driver:cur\|Mod0\"" {  } { { "../../hdl/bcd2driver.v" "Mod0" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/bcd2driver.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525944762 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd2driver:cur\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd2driver:cur\|Div0\"" {  } { { "../../hdl/bcd2driver.v" "Div0" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/bcd2driver.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525944762 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd2driver:cur\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd2driver:cur\|Mod1\"" {  } { { "../../hdl/bcd2driver.v" "Mod1" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/bcd2driver.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525944762 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd2driver:bal\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd2driver:bal\|Mod0\"" {  } { { "../../hdl/bcd2driver.v" "Mod0" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/bcd2driver.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525944762 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd2driver:bal\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd2driver:bal\|Div0\"" {  } { { "../../hdl/bcd2driver.v" "Div0" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/bcd2driver.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525944762 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd2driver:bal\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd2driver:bal\|Mod1\"" {  } { { "../../hdl/bcd2driver.v" "Mod1" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/bcd2driver.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525944762 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1526525944762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd2driver:cur\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd2driver:cur\|lpm_divide:Mod0\"" {  } { { "../../hdl/bcd2driver.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/bcd2driver.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526525944829 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd2driver:cur\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd2driver:cur\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526525944829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526525944829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526525944829 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526525944829 ""}  } { { "../../hdl/bcd2driver.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/bcd2driver.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526525944829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkl " "Found entity 1: lpm_divide_bkl" {  } { { "db/lpm_divide_bkl.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/synthesis/top/db/lpm_divide_bkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526525944890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/synthesis/top/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526525944899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/synthesis/top/db/alt_u_div_uee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526525944912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/synthesis/top/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526525944970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525944970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/synthesis/top/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526525945019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525945019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd2driver:cur\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd2driver:cur\|lpm_divide:Div0\"" {  } { { "../../hdl/bcd2driver.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/bcd2driver.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526525945036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd2driver:cur\|lpm_divide:Div0 " "Instantiated megafunction \"bcd2driver:cur\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526525945036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526525945036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526525945036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526525945036 ""}  } { { "../../hdl/bcd2driver.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/bcd2driver.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526525945036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/synthesis/top/db/lpm_divide_8sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526525945081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525945081 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1526525945372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526525945574 "|top|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526525945574 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526525945681 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526525946272 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bcd2driver:cur\|lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"bcd2driver:cur\|lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_uee.tdf" "add_sub_6_result_int\[0\]~0" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/synthesis/top/db/alt_u_div_uee.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525946292 ""} { "Info" "ISCL_SCL_CELL_NAME" "bcd2driver:bal\|lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"bcd2driver:bal\|lpm_divide:Mod1\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_uee.tdf" "add_sub_6_result_int\[0\]~0" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/synthesis/top/db/alt_u_div_uee.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525946292 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1526525946292 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/seangosiaco/Desktop/eec180b/lab6/synthesis/top/top.map.smsg " "Generated suppressed messages file C:/Users/seangosiaco/Desktop/eec180b/lab6/synthesis/top/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525946333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526525946501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526525946501 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525946637 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525946637 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525946637 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525946637 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525946637 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../../hdl/top.v" "" { Text "C:/Users/seangosiaco/Desktop/eec180b/lab6/hdl/top.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526525946637 "|top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1526525946637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "407 " "Implemented 407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526525946639 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526525946639 ""} { "Info" "ICUT_CUT_TM_LCELLS" "336 " "Implemented 336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526525946639 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526525946639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526525946671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 19:59:06 2018 " "Processing ended: Wed May 16 19:59:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526525946671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526525946671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526525946671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526525946671 ""}
