Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 04:28:59 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               73          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     82.184        0.000                      0                 1066        0.060        0.000                      0                 1066       48.750        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              82.184        0.000                      0                 1062        0.060        0.000                      0                 1062       48.750        0.000                       0                   410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.323        0.000                      0                    4        0.856        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       82.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.184ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.673ns  (logic 2.737ns (15.487%)  route 14.936ns (84.513%))
  Logic Levels:           12  (LUT2=3 LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  sm/D_states_q_reg[3]/Q
                         net (fo=135, routed)         3.307     8.914    sm/D_states_q[3]
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.152     9.066 r  sm/D_states_q[4]_i_14/O
                         net (fo=20, routed)          1.148    10.214    sm/D_states_q[4]_i_14_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I0_O)        0.332    10.546 r  sm/ram_reg_i_123/O
                         net (fo=2, routed)           0.647    11.194    sm/ram_reg_i_123_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.318 r  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.636    11.954    sm/ram_reg_i_67_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  sm/ram_reg_i_27/O
                         net (fo=31, routed)          1.804    13.881    L_reg/M_sm_ra1[2]
    SLICE_X40Y34         MUXF7 (Prop_muxf7_S_O)       0.276    14.157 f  L_reg/ram_reg_i_40/O
                         net (fo=36, routed)          1.190    15.347    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.327    15.674 f  L_reg/D_states_q[0]_i_90/O
                         net (fo=5, routed)           1.522    17.196    L_reg/ram_reg_i_40_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I4_O)        0.326    17.522 f  L_reg/D_states_q[1]_i_35/O
                         net (fo=6, routed)           1.073    18.595    L_reg/D_states_q[0]_i_90_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I0_O)        0.124    18.719 f  L_reg/D_states_q[6]_i_17/O
                         net (fo=2, routed)           1.167    19.886    L_reg/D_states_q[6]_i_17_n_0
    SLICE_X44Y34         LUT2 (Prop_lut2_I1_O)        0.124    20.010 f  L_reg/D_states_q[6]_i_10/O
                         net (fo=2, routed)           1.089    21.100    sm/D_states_q_reg[6]_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124    21.224 r  sm/D_states_q[7]_i_9/O
                         net (fo=1, routed)           0.452    21.676    sm/D_states_q[7]_i_9_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.124    21.800 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.307    22.107    sm/D_states_q[7]_i_2_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.231 r  sm/D_states_q[7]_i_1/O
                         net (fo=1, routed)           0.593    22.824    sm/D_states_d__0[7]
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.446   104.851    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X44Y39         FDSE (Setup_fdse_C_D)       -0.067   105.008    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        105.008    
                         arrival time                         -22.824    
  -------------------------------------------------------------------
                         slack                                 82.184    

Slack (MET) :             82.484ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.379ns  (logic 2.501ns (14.391%)  route 14.878ns (85.609%))
  Logic Levels:           12  (LUT2=3 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 104.855 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[7]/Q
                         net (fo=138, routed)         3.049     8.655    sm/D_states_q_reg[7]_0[2]
    SLICE_X51Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.779 r  sm/D_states_q[0]_i_31/O
                         net (fo=3, routed)           1.143     9.921    sm/D_states_q[0]_i_31_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.045 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           1.163    11.208    sm/ram_reg_i_120_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.332 r  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.636    11.968    sm/ram_reg_i_67_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.092 r  sm/ram_reg_i_27/O
                         net (fo=31, routed)          1.804    13.896    L_reg/M_sm_ra1[2]
    SLICE_X40Y34         MUXF7 (Prop_muxf7_S_O)       0.276    14.172 f  L_reg/ram_reg_i_40/O
                         net (fo=36, routed)          1.190    15.361    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.327    15.688 f  L_reg/D_states_q[0]_i_90/O
                         net (fo=5, routed)           1.522    17.211    L_reg/ram_reg_i_40_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I4_O)        0.326    17.537 f  L_reg/D_states_q[1]_i_35/O
                         net (fo=6, routed)           1.073    18.609    L_reg/D_states_q[0]_i_90_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I0_O)        0.124    18.733 f  L_reg/D_states_q[6]_i_17/O
                         net (fo=2, routed)           0.785    19.519    L_reg/D_states_q[6]_i_17_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I5_O)        0.124    19.643 f  L_reg/D_states_q[0]_i_84/O
                         net (fo=2, routed)           0.890    20.533    sm/D_states_q[2]_i_6_0
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.124    20.657 r  sm/D_states_q[2]_i_25/O
                         net (fo=1, routed)           0.402    21.059    sm/D_states_q[2]_i_25_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.183 r  sm/D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.880    22.064    sm/D_states_q[2]_i_6_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I4_O)        0.124    22.188 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.340    22.528    sm/D_states_d__0[2]
    SLICE_X51Y39         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.450   104.855    sm/clk_IBUF_BUFG
    SLICE_X51Y39         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   105.114    
                         clock uncertainty           -0.035   105.079    
    SLICE_X51Y39         FDSE (Setup_fdse_C_D)       -0.067   105.012    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.012    
                         arrival time                         -22.528    
  -------------------------------------------------------------------
                         slack                                 82.484    

Slack (MET) :             82.714ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.024ns  (logic 1.820ns (10.691%)  route 15.204ns (89.309%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 104.852 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X44Y42         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[0]/Q
                         net (fo=178, routed)         3.249     8.855    sm/D_states_q[0]
    SLICE_X54Y38         LUT4 (Prop_lut4_I3_O)        0.124     8.979 r  sm/D_states_q[3]_i_14/O
                         net (fo=5, routed)           2.143    11.122    sm/D_states_q[3]_i_14_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  sm/D_registers_d_reg[5]_i_41/O
                         net (fo=1, routed)           0.633    11.879    sm/D_registers_d_reg[5]_i_41_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.003 r  sm/D_registers_d_reg[5]_i_11/O
                         net (fo=2, routed)           0.678    12.681    sm/D_registers_d_reg[5]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124    12.805 r  sm/ram_reg_i_65/O
                         net (fo=22, routed)          0.864    13.670    L_reg/M_sm_ra1[0]
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.794 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=4, routed)           1.044    14.838    L_reg/out_sig0_carry__0_i_11_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.124    14.962 f  L_reg/ram_reg_i_34/O
                         net (fo=22, routed)          1.535    16.496    sm/ram_reg_i_24_0[0]
    SLICE_X50Y30         LUT3 (Prop_lut3_I1_O)        0.124    16.620 f  sm/D_states_q[2]_i_46/O
                         net (fo=2, routed)           1.359    17.980    L_reg/D_states_q[5]_i_5
    SLICE_X50Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.104 r  L_reg/D_states_q[0]_i_78/O
                         net (fo=1, routed)           0.651    18.755    sm/D_states_q[0]_i_5_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.879 r  sm/D_states_q[0]_i_30/O
                         net (fo=1, routed)           0.647    19.525    sm/D_states_q[0]_i_30_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    19.649 r  sm/D_states_q[0]_i_5/O
                         net (fo=1, routed)           1.018    20.668    sm/D_states_q[0]_i_5_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.124    20.792 r  sm/D_states_q[0]_i_1/O
                         net (fo=10, routed)          1.382    22.174    sm/D_states_q[0]_i_1_n_0
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.447   104.852    sm/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.276   105.128    
                         clock uncertainty           -0.035   105.093    
    SLICE_X45Y42         FDRE (Setup_fdre_C_CE)      -0.205   104.888    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.888    
                         arrival time                         -22.174    
  -------------------------------------------------------------------
                         slack                                 82.714    

Slack (MET) :             82.857ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.358ns  (logic 3.067ns (18.749%)  route 13.291ns (81.251%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 104.891 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.556     5.140    display/clk_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  display/D_ddr_q_reg/Q
                         net (fo=67, routed)          3.617     9.213    sm/M_brams_ro
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.152     9.365 r  sm/D_waddr_q[1]_i_4__1/O
                         net (fo=9, routed)           1.607    10.973    sm/D_waddr_q[1]_i_4__1_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I3_O)        0.326    11.299 r  sm/ram_reg_i_117/O
                         net (fo=2, routed)           0.559    11.858    sm/ram_reg_i_117_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.982 r  sm/D_registers_d_reg[5]_i_59/O
                         net (fo=2, routed)           0.586    12.568    sm/D_registers_d_reg[5]_i_59_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.692 r  sm/out_sig0_carry_i_31/O
                         net (fo=1, routed)           0.579    13.271    sm/out_sig0_carry_i_31_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.395 r  sm/out_sig0_carry_i_21/O
                         net (fo=9, routed)           1.261    14.656    sm/M_sm_bsel[0]
    SLICE_X48Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.780 r  sm/out_sig0_carry__1_i_19/O
                         net (fo=17, routed)          0.841    15.620    sm/D_ddr_q_reg_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.124    15.744 r  sm/out_sig0_carry_i_13/O
                         net (fo=3, routed)           0.928    16.672    sm/out_sig0_carry_i_13_n_0
    SLICE_X46Y30         LUT2 (Prop_lut2_I1_O)        0.124    16.796 r  sm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    16.796    alum/ram_reg_i_41_0[3]
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.172 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.172    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.289 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.289    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.604 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.649    18.253    sm/data1[11]
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.307    18.560 r  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.648    19.208    sm/ram_reg_i_59_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I3_O)        0.124    19.332 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.955    20.287    sm/ram_reg_i_21_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.150    20.437 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           1.061    21.498    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.487   104.891    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.273   105.165    
                         clock uncertainty           -0.035   105.130    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774   104.356    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.356    
                         arrival time                         -21.498    
  -------------------------------------------------------------------
                         slack                                 82.857    

Slack (MET) :             82.925ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.834ns  (logic 1.820ns (10.811%)  route 15.014ns (89.189%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 104.852 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X44Y42         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[0]/Q
                         net (fo=178, routed)         3.249     8.855    sm/D_states_q[0]
    SLICE_X54Y38         LUT4 (Prop_lut4_I3_O)        0.124     8.979 r  sm/D_states_q[3]_i_14/O
                         net (fo=5, routed)           2.143    11.122    sm/D_states_q[3]_i_14_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  sm/D_registers_d_reg[5]_i_41/O
                         net (fo=1, routed)           0.633    11.879    sm/D_registers_d_reg[5]_i_41_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.003 r  sm/D_registers_d_reg[5]_i_11/O
                         net (fo=2, routed)           0.678    12.681    sm/D_registers_d_reg[5]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124    12.805 r  sm/ram_reg_i_65/O
                         net (fo=22, routed)          0.864    13.670    L_reg/M_sm_ra1[0]
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.794 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=4, routed)           1.044    14.838    L_reg/out_sig0_carry__0_i_11_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.124    14.962 f  L_reg/ram_reg_i_34/O
                         net (fo=22, routed)          1.535    16.496    sm/ram_reg_i_24_0[0]
    SLICE_X50Y30         LUT3 (Prop_lut3_I1_O)        0.124    16.620 f  sm/D_states_q[2]_i_46/O
                         net (fo=2, routed)           1.359    17.980    L_reg/D_states_q[5]_i_5
    SLICE_X50Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.104 r  L_reg/D_states_q[0]_i_78/O
                         net (fo=1, routed)           0.651    18.755    sm/D_states_q[0]_i_5_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.879 r  sm/D_states_q[0]_i_30/O
                         net (fo=1, routed)           0.647    19.525    sm/D_states_q[0]_i_30_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    19.649 r  sm/D_states_q[0]_i_5/O
                         net (fo=1, routed)           1.018    20.668    sm/D_states_q[0]_i_5_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.124    20.792 r  sm/D_states_q[0]_i_1/O
                         net (fo=10, routed)          1.193    21.985    sm/D_states_q[0]_i_1_n_0
    SLICE_X44Y42         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.447   104.852    sm/clk_IBUF_BUFG
    SLICE_X44Y42         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.298   105.150    
                         clock uncertainty           -0.035   105.115    
    SLICE_X44Y42         FDSE (Setup_fdse_C_CE)      -0.205   104.910    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.910    
                         arrival time                         -21.985    
  -------------------------------------------------------------------
                         slack                                 82.925    

Slack (MET) :             83.182ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.552ns  (logic 1.820ns (10.996%)  route 14.732ns (89.004%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X44Y42         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[0]/Q
                         net (fo=178, routed)         3.249     8.855    sm/D_states_q[0]
    SLICE_X54Y38         LUT4 (Prop_lut4_I3_O)        0.124     8.979 r  sm/D_states_q[3]_i_14/O
                         net (fo=5, routed)           2.143    11.122    sm/D_states_q[3]_i_14_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  sm/D_registers_d_reg[5]_i_41/O
                         net (fo=1, routed)           0.633    11.879    sm/D_registers_d_reg[5]_i_41_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.003 r  sm/D_registers_d_reg[5]_i_11/O
                         net (fo=2, routed)           0.678    12.681    sm/D_registers_d_reg[5]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124    12.805 r  sm/ram_reg_i_65/O
                         net (fo=22, routed)          0.864    13.670    L_reg/M_sm_ra1[0]
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.794 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=4, routed)           1.044    14.838    L_reg/out_sig0_carry__0_i_11_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.124    14.962 f  L_reg/ram_reg_i_34/O
                         net (fo=22, routed)          1.535    16.496    sm/ram_reg_i_24_0[0]
    SLICE_X50Y30         LUT3 (Prop_lut3_I1_O)        0.124    16.620 f  sm/D_states_q[2]_i_46/O
                         net (fo=2, routed)           1.359    17.980    L_reg/D_states_q[5]_i_5
    SLICE_X50Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.104 r  L_reg/D_states_q[0]_i_78/O
                         net (fo=1, routed)           0.651    18.755    sm/D_states_q[0]_i_5_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.879 r  sm/D_states_q[0]_i_30/O
                         net (fo=1, routed)           0.647    19.525    sm/D_states_q[0]_i_30_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    19.649 r  sm/D_states_q[0]_i_5/O
                         net (fo=1, routed)           1.018    20.668    sm/D_states_q[0]_i_5_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.124    20.792 r  sm/D_states_q[0]_i_1/O
                         net (fo=10, routed)          0.910    21.702    sm/D_states_q[0]_i_1_n_0
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.446   104.851    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.273   105.124    
                         clock uncertainty           -0.035   105.089    
    SLICE_X44Y39         FDSE (Setup_fdse_C_CE)      -0.205   104.884    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.884    
                         arrival time                         -21.702    
  -------------------------------------------------------------------
                         slack                                 83.182    

Slack (MET) :             83.319ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.554ns  (logic 2.501ns (15.108%)  route 14.053ns (84.892%))
  Logic Levels:           12  (LUT2=3 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 104.852 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[7]/Q
                         net (fo=138, routed)         3.049     8.655    sm/D_states_q_reg[7]_0[2]
    SLICE_X51Y40         LUT2 (Prop_lut2_I0_O)        0.124     8.779 r  sm/D_states_q[0]_i_31/O
                         net (fo=3, routed)           1.143     9.921    sm/D_states_q[0]_i_31_n_0
    SLICE_X53Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.045 r  sm/ram_reg_i_120/O
                         net (fo=1, routed)           1.163    11.208    sm/ram_reg_i_120_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.332 r  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.636    11.968    sm/ram_reg_i_67_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.092 r  sm/ram_reg_i_27/O
                         net (fo=31, routed)          1.804    13.896    L_reg/M_sm_ra1[2]
    SLICE_X40Y34         MUXF7 (Prop_muxf7_S_O)       0.276    14.172 r  L_reg/ram_reg_i_40/O
                         net (fo=36, routed)          1.190    15.361    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.327    15.688 r  L_reg/D_states_q[0]_i_90/O
                         net (fo=5, routed)           1.522    17.211    L_reg/ram_reg_i_40_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I4_O)        0.326    17.537 r  L_reg/D_states_q[1]_i_35/O
                         net (fo=6, routed)           1.073    18.609    L_reg/D_states_q[0]_i_90_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I0_O)        0.124    18.733 r  L_reg/D_states_q[6]_i_17/O
                         net (fo=2, routed)           0.785    19.519    L_reg/D_states_q[6]_i_17_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I5_O)        0.124    19.643 r  L_reg/D_states_q[0]_i_84/O
                         net (fo=2, routed)           0.433    20.075    sm/D_states_q[2]_i_6_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I2_O)        0.124    20.199 r  sm/D_states_q[0]_i_48/O
                         net (fo=1, routed)           0.420    20.619    sm/D_states_q[0]_i_48_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124    20.743 r  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.499    21.242    sm/D_states_q[0]_i_10_n_0
    SLICE_X44Y42         LUT6 (Prop_lut6_I1_O)        0.124    21.366 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.338    21.704    sm/D_states_d__0[0]
    SLICE_X44Y42         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.447   104.852    sm/clk_IBUF_BUFG
    SLICE_X44Y42         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.273   105.125    
                         clock uncertainty           -0.035   105.090    
    SLICE_X44Y42         FDSE (Setup_fdse_C_D)       -0.067   105.023    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.023    
                         arrival time                         -21.704    
  -------------------------------------------------------------------
                         slack                                 83.319    

Slack (MET) :             83.378ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.826ns  (logic 2.892ns (18.274%)  route 12.934ns (81.726%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=2 LUT5=4 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 104.891 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[3]/Q
                         net (fo=135, routed)         2.940     8.547    sm/D_states_q[3]
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124     8.671 r  sm/D_accel_q[3]_i_24/O
                         net (fo=18, routed)          2.540    11.211    sm/D_accel_q[3]_i_24_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.335 r  sm/ram_reg_i_92/O
                         net (fo=3, routed)           0.807    12.142    sm/ram_reg_i_92_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I3_O)        0.124    12.266 r  sm/ram_reg_i_96/O
                         net (fo=13, routed)          1.135    13.401    L_reg/M_sm_ra2[1]
    SLICE_X40Y34         LUT6 (Prop_lut6_I3_O)        0.124    13.525 f  L_reg/ram_reg_i_44/O
                         net (fo=8, routed)           1.277    14.803    sm/out_sig0_inferred__0/i__carry__2[0]
    SLICE_X48Y33         LUT5 (Prop_lut5_I4_O)        0.150    14.953 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           1.387    16.340    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X47Y30         LUT2 (Prop_lut2_I1_O)        0.332    16.672 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    16.672    alum/S[1]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.222 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.222    alum/out_sig0_carry_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.336 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.336    alum/out_sig0_carry__0_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.558 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.965    18.523    sm/data0[8]
    SLICE_X46Y29         LUT5 (Prop_lut5_I2_O)        0.299    18.822 r  sm/D_registers_q[7][8]_i_2/O
                         net (fo=2, routed)           0.573    19.394    display/ram_reg
    SLICE_X50Y29         LUT3 (Prop_lut3_I2_O)        0.124    19.518 r  display/ram_reg_i_25/O
                         net (fo=2, routed)           0.585    20.103    sm/ram_reg_1
    SLICE_X48Y29         LUT5 (Prop_lut5_I0_O)        0.149    20.252 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.725    20.977    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.487   104.891    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y12         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.273   105.165    
                         clock uncertainty           -0.035   105.130    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774   104.356    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.356    
                         arrival time                         -20.977    
  -------------------------------------------------------------------
                         slack                                 83.378    

Slack (MET) :             83.407ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.813ns  (logic 2.845ns (17.992%)  route 12.968ns (82.008%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 104.891 - 100.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.556     5.140    display/clk_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  display/D_ddr_q_reg/Q
                         net (fo=67, routed)          3.617     9.213    sm/M_brams_ro
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.152     9.365 r  sm/D_waddr_q[1]_i_4__1/O
                         net (fo=9, routed)           1.607    10.973    sm/D_waddr_q[1]_i_4__1_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I3_O)        0.326    11.299 r  sm/ram_reg_i_117/O
                         net (fo=2, routed)           0.559    11.858    sm/ram_reg_i_117_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.982 r  sm/D_registers_d_reg[5]_i_59/O
                         net (fo=2, routed)           0.586    12.568    sm/D_registers_d_reg[5]_i_59_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.692 r  sm/out_sig0_carry_i_31/O
                         net (fo=1, routed)           0.579    13.271    sm/out_sig0_carry_i_31_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.395 r  sm/out_sig0_carry_i_21/O
                         net (fo=9, routed)           1.261    14.656    sm/M_sm_bsel[0]
    SLICE_X48Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.780 r  sm/out_sig0_carry__1_i_19/O
                         net (fo=17, routed)          0.841    15.620    sm/D_ddr_q_reg_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I5_O)        0.124    15.744 r  sm/out_sig0_carry_i_13/O
                         net (fo=3, routed)           0.928    16.672    sm/out_sig0_carry_i_13_n_0
    SLICE_X46Y30         LUT2 (Prop_lut2_I1_O)        0.124    16.796 r  sm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    16.796    alum/ram_reg_i_41_0[3]
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.172 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.172    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.391 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.886    18.277    sm/data1[4]
    SLICE_X48Y31         LUT4 (Prop_lut4_I2_O)        0.295    18.572 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           0.667    19.239    sm/ram_reg_i_78_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I1_O)        0.124    19.363 r  sm/ram_reg_i_35/O
                         net (fo=3, routed)           0.714    20.077    sm/ram_reg_i_35_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I2_O)        0.153    20.230 r  sm/ram_reg_i_9/O
                         net (fo=1, routed)           0.723    20.953    brams/bram2/ram_reg_1[4]
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.487   104.891    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y13         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.273   105.165    
                         clock uncertainty           -0.035   105.130    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.769   104.361    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.361    
                         arrival time                         -20.953    
  -------------------------------------------------------------------
                         slack                                 83.407    

Slack (MET) :             83.410ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.311ns  (logic 1.820ns (11.158%)  route 14.491ns (88.842%))
  Logic Levels:           11  (LUT3=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X44Y42         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDSE (Prop_fdse_C_Q)         0.456     5.606 f  sm/D_states_q_reg[0]/Q
                         net (fo=178, routed)         3.249     8.855    sm/D_states_q[0]
    SLICE_X54Y38         LUT4 (Prop_lut4_I3_O)        0.124     8.979 r  sm/D_states_q[3]_i_14/O
                         net (fo=5, routed)           2.143    11.122    sm/D_states_q[3]_i_14_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.246 r  sm/D_registers_d_reg[5]_i_41/O
                         net (fo=1, routed)           0.633    11.879    sm/D_registers_d_reg[5]_i_41_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.003 r  sm/D_registers_d_reg[5]_i_11/O
                         net (fo=2, routed)           0.678    12.681    sm/D_registers_d_reg[5]_i_11_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124    12.805 r  sm/ram_reg_i_65/O
                         net (fo=22, routed)          0.864    13.670    L_reg/M_sm_ra1[0]
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.794 f  L_reg/out_sig0_carry__0_i_11/O
                         net (fo=4, routed)           1.044    14.838    L_reg/out_sig0_carry__0_i_11_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.124    14.962 f  L_reg/ram_reg_i_34/O
                         net (fo=22, routed)          1.535    16.496    sm/ram_reg_i_24_0[0]
    SLICE_X50Y30         LUT3 (Prop_lut3_I1_O)        0.124    16.620 f  sm/D_states_q[2]_i_46/O
                         net (fo=2, routed)           1.359    17.980    L_reg/D_states_q[5]_i_5
    SLICE_X50Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.104 r  L_reg/D_states_q[0]_i_78/O
                         net (fo=1, routed)           0.651    18.755    sm/D_states_q[0]_i_5_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.879 r  sm/D_states_q[0]_i_30/O
                         net (fo=1, routed)           0.647    19.525    sm/D_states_q[0]_i_30_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    19.649 r  sm/D_states_q[0]_i_5/O
                         net (fo=1, routed)           1.018    20.668    sm/D_states_q[0]_i_5_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I2_O)        0.124    20.792 r  sm/D_states_q[0]_i_1/O
                         net (fo=10, routed)          0.670    21.462    sm/D_states_q[0]_i_1_n_0
    SLICE_X49Y38         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.448   104.853    sm/clk_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   105.112    
                         clock uncertainty           -0.035   105.077    
    SLICE_X49Y38         FDRE (Setup_fdre_C_CE)      -0.205   104.872    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.872    
                         arrival time                         -21.462    
  -------------------------------------------------------------------
                         slack                                 83.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 forLoop_idx_0_740897261[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_740897261[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.952%)  route 0.236ns (59.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.567     1.511    forLoop_idx_0_740897261[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_740897261[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_740897261[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.236     1.911    forLoop_idx_0_740897261[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X55Y48         FDRE                                         r  forLoop_idx_0_740897261[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.838     2.028    forLoop_idx_0_740897261[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  forLoop_idx_0_740897261[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X55Y48         FDRE (Hold_fdre_C_D)         0.070     1.852    forLoop_idx_0_740897261[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.367%)  route 0.269ns (65.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.505    sr2/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.915    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y38         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.367%)  route 0.269ns (65.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.505    sr2/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.915    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y38         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.367%)  route 0.269ns (65.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.505    sr2/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.915    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y38         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.367%)  route 0.269ns (65.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.505    sr2/clk_IBUF_BUFG
    SLICE_X41Y38         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.915    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y38         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y38         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.522%)  route 0.280ns (66.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.925    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y39         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y39         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.522%)  route 0.280ns (66.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.925    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y39         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y39         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.522%)  route 0.280ns (66.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.925    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y39         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y39         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.522%)  route 0.280ns (66.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.925    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y39         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y39         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.521    
    SLICE_X42Y39         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 forLoop_idx_0_740897261[2].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_740897261[2].cond_butt_dirs/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.567     1.511    forLoop_idx_0_740897261[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  forLoop_idx_0_740897261[2].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_740897261[2].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.800    forLoop_idx_0_740897261[2].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.956 r  forLoop_idx_0_740897261[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.957    forLoop_idx_0_740897261[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.010 r  forLoop_idx_0_740897261[2].cond_butt_dirs/D_ctr_q_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.010    forLoop_idx_0_740897261[2].cond_butt_dirs/D_ctr_q_reg[12]_i_1__4_n_7
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_740897261[2].cond_butt_dirs/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.835     2.025    forLoop_idx_0_740897261[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  forLoop_idx_0_740897261[2].cond_butt_dirs/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_740897261[2].cond_butt_dirs/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y12   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y13   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y36   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y34   L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y38   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y38   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y40   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y38   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y38   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.323ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.704ns (11.274%)  route 5.541ns (88.726%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 104.852 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[7]/Q
                         net (fo=138, routed)         2.918     8.524    sm/D_states_q_reg[7]_0[2]
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.648 f  sm/D_stage_q[3]_i_3/O
                         net (fo=29, routed)          2.127    10.775    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.124    10.899 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.495    11.394    fifo_reset_cond/AS[0]
    SLICE_X43Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.447   104.852    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   105.111    
                         clock uncertainty           -0.035   105.076    
    SLICE_X43Y43         FDPE (Recov_fdpe_C_PRE)     -0.359   104.717    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.717    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                 93.323    

Slack (MET) :             93.323ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.704ns (11.274%)  route 5.541ns (88.726%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 104.852 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[7]/Q
                         net (fo=138, routed)         2.918     8.524    sm/D_states_q_reg[7]_0[2]
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.648 f  sm/D_stage_q[3]_i_3/O
                         net (fo=29, routed)          2.127    10.775    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.124    10.899 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.495    11.394    fifo_reset_cond/AS[0]
    SLICE_X43Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.447   104.852    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   105.111    
                         clock uncertainty           -0.035   105.076    
    SLICE_X43Y43         FDPE (Recov_fdpe_C_PRE)     -0.359   104.717    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.717    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                 93.323    

Slack (MET) :             93.323ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.704ns (11.274%)  route 5.541ns (88.726%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 104.852 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[7]/Q
                         net (fo=138, routed)         2.918     8.524    sm/D_states_q_reg[7]_0[2]
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.648 f  sm/D_stage_q[3]_i_3/O
                         net (fo=29, routed)          2.127    10.775    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.124    10.899 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.495    11.394    fifo_reset_cond/AS[0]
    SLICE_X43Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.447   104.852    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   105.111    
                         clock uncertainty           -0.035   105.076    
    SLICE_X43Y43         FDPE (Recov_fdpe_C_PRE)     -0.359   104.717    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.717    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                 93.323    

Slack (MET) :             93.323ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.704ns (11.274%)  route 5.541ns (88.726%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 104.852 - 100.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[7]/Q
                         net (fo=138, routed)         2.918     8.524    sm/D_states_q_reg[7]_0[2]
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.648 f  sm/D_stage_q[3]_i_3/O
                         net (fo=29, routed)          2.127    10.775    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.124    10.899 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.495    11.394    fifo_reset_cond/AS[0]
    SLICE_X43Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.447   104.852    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   105.111    
                         clock uncertainty           -0.035   105.076    
    SLICE_X43Y43         FDPE (Recov_fdpe_C_PRE)     -0.359   104.717    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.717    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                 93.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.343%)  route 0.611ns (76.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=164, routed)         0.425     2.072    sm/D_states_q[6]
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.045     2.117 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.186     2.303    fifo_reset_cond/AS[0]
    SLICE_X43Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X43Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.343%)  route 0.611ns (76.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=164, routed)         0.425     2.072    sm/D_states_q[6]
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.045     2.117 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.186     2.303    fifo_reset_cond/AS[0]
    SLICE_X43Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X43Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.343%)  route 0.611ns (76.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=164, routed)         0.425     2.072    sm/D_states_q[6]
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.045     2.117 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.186     2.303    fifo_reset_cond/AS[0]
    SLICE_X43Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X43Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.343%)  route 0.611ns (76.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=164, routed)         0.425     2.072    sm/D_states_q[6]
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.045     2.117 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.186     2.303    fifo_reset_cond/AS[0]
    SLICE_X43Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X43Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.856    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.536ns  (logic 11.174ns (24.538%)  route 34.362ns (75.462%))
  Logic Levels:           31  (CARRY4=4 LUT2=5 LUT3=3 LUT4=5 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[7]/Q
                         net (fo=138, routed)         2.918     8.524    sm/D_states_q_reg[7]_0[2]
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.648 r  sm/D_stage_q[3]_i_3/O
                         net (fo=29, routed)          2.102    10.750    sm/D_stage_q[3]_i_3_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.874 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           1.059    11.933    sm/ram_reg_i_118_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.057 r  sm/ram_reg_i_66/O
                         net (fo=38, routed)          1.664    13.721    L_reg/M_sm_ra1[1]
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.845 r  L_reg/out_sig0_carry__0_i_9/O
                         net (fo=4, routed)           0.971    14.816    L_reg/out_sig0_carry__0_i_9_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.152    14.968 r  L_reg/ram_reg_i_32/O
                         net (fo=24, routed)          2.249    17.218    L_reg/M_reg_rd1[4]
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.326    17.544 r  L_reg/L_587e9304_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.782    18.326    L_reg/L_587e9304_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.150    18.476 r  L_reg/L_587e9304_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.048    19.524    L_reg/L_587e9304_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I2_O)        0.326    19.850 f  L_reg/L_587e9304_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.059    20.909    L_reg/L_587e9304_remainder0__0_carry_i_17_1
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    21.061 r  L_reg/L_587e9304_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.336    21.397    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X42Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.630    22.027 f  timerseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.851    22.878    L_reg/L_587e9304_remainder0[9]
    SLICE_X39Y29         LUT5 (Prop_lut5_I2_O)        0.306    23.184 f  L_reg/i__carry_i_15__0/O
                         net (fo=8, routed)           1.337    24.521    L_reg/i__carry_i_15__0_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.152    24.673 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.976    25.648    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.326    25.974 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=3, routed)           0.815    26.789    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.913 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.827    27.740    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X39Y27         LUT2 (Prop_lut2_I0_O)        0.124    27.864 f  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           0.606    28.470    L_reg/i__carry_i_14__0_n_0
    SLICE_X39Y25         LUT3 (Prop_lut3_I1_O)        0.124    28.594 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.546    29.140    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    29.687 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.501    30.189    L_reg/timerseg_OBUF[10]_inst_i_20_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.301    30.490 r  L_reg/i__carry_i_14/O
                         net (fo=13, routed)          0.854    31.343    L_reg/i__carry_i_14_n_0
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.152    31.495 r  L_reg/i__carry_i_28/O
                         net (fo=3, routed)           1.030    32.525    L_reg/i__carry_i_28_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.326    32.851 r  L_reg/i__carry_i_19/O
                         net (fo=4, routed)           1.066    33.917    L_reg/i__carry_i_19_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.124    34.041 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.821    34.863    L_reg/i__carry_i_20_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.987 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.805    35.791    L_reg/i__carry_i_12_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124    35.915 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.706    36.622    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.129 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    37.129    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.442 f  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.863    38.305    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X40Y26         LUT4 (Prop_lut4_I3_O)        0.306    38.611 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.302    38.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.037 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.976    40.013    L_reg/timerseg_OBUF[10]_inst_i_4_1
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.152    40.165 r  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.947    41.112    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I4_O)        0.326    41.438 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.415    42.853    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I3_O)        0.153    43.006 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.929    46.935    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.751    50.686 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    50.686    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.145ns  (logic 10.973ns (24.307%)  route 34.172ns (75.693%))
  Logic Levels:           31  (CARRY4=4 LUT2=5 LUT3=3 LUT4=5 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[7]/Q
                         net (fo=138, routed)         2.918     8.524    sm/D_states_q_reg[7]_0[2]
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.648 r  sm/D_stage_q[3]_i_3/O
                         net (fo=29, routed)          2.102    10.750    sm/D_stage_q[3]_i_3_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.874 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           1.059    11.933    sm/ram_reg_i_118_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.057 r  sm/ram_reg_i_66/O
                         net (fo=38, routed)          1.664    13.721    L_reg/M_sm_ra1[1]
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.845 r  L_reg/out_sig0_carry__0_i_9/O
                         net (fo=4, routed)           0.971    14.816    L_reg/out_sig0_carry__0_i_9_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.152    14.968 r  L_reg/ram_reg_i_32/O
                         net (fo=24, routed)          2.249    17.218    L_reg/M_reg_rd1[4]
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.326    17.544 r  L_reg/L_587e9304_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.782    18.326    L_reg/L_587e9304_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.150    18.476 r  L_reg/L_587e9304_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.048    19.524    L_reg/L_587e9304_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I2_O)        0.326    19.850 f  L_reg/L_587e9304_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.059    20.909    L_reg/L_587e9304_remainder0__0_carry_i_17_1
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    21.061 r  L_reg/L_587e9304_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.336    21.397    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X42Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.630    22.027 f  timerseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.851    22.878    L_reg/L_587e9304_remainder0[9]
    SLICE_X39Y29         LUT5 (Prop_lut5_I2_O)        0.306    23.184 f  L_reg/i__carry_i_15__0/O
                         net (fo=8, routed)           1.337    24.521    L_reg/i__carry_i_15__0_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.152    24.673 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.976    25.648    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.326    25.974 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=3, routed)           0.815    26.789    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.913 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.827    27.740    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X39Y27         LUT2 (Prop_lut2_I0_O)        0.124    27.864 f  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           0.606    28.470    L_reg/i__carry_i_14__0_n_0
    SLICE_X39Y25         LUT3 (Prop_lut3_I1_O)        0.124    28.594 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.546    29.140    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    29.687 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.501    30.189    L_reg/timerseg_OBUF[10]_inst_i_20_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.301    30.490 r  L_reg/i__carry_i_14/O
                         net (fo=13, routed)          0.854    31.343    L_reg/i__carry_i_14_n_0
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.152    31.495 r  L_reg/i__carry_i_28/O
                         net (fo=3, routed)           1.030    32.525    L_reg/i__carry_i_28_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.326    32.851 r  L_reg/i__carry_i_19/O
                         net (fo=4, routed)           1.066    33.917    L_reg/i__carry_i_19_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.124    34.041 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.821    34.863    L_reg/i__carry_i_20_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.987 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.805    35.791    L_reg/i__carry_i_12_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124    35.915 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.706    36.622    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.129 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    37.129    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.442 f  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.863    38.305    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X40Y26         LUT4 (Prop_lut4_I3_O)        0.306    38.611 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.302    38.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.037 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.976    40.013    L_reg/timerseg_OBUF[10]_inst_i_4_1
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.152    40.165 r  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.947    41.112    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I4_O)        0.326    41.438 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.415    42.853    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I3_O)        0.124    42.977 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.738    46.715    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    50.295 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    50.295    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.875ns  (logic 10.941ns (24.381%)  route 33.934ns (75.619%))
  Logic Levels:           31  (CARRY4=4 LUT2=5 LUT3=4 LUT4=4 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[7]/Q
                         net (fo=138, routed)         2.918     8.524    sm/D_states_q_reg[7]_0[2]
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.648 r  sm/D_stage_q[3]_i_3/O
                         net (fo=29, routed)          2.102    10.750    sm/D_stage_q[3]_i_3_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.874 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           1.059    11.933    sm/ram_reg_i_118_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.057 r  sm/ram_reg_i_66/O
                         net (fo=38, routed)          1.664    13.721    L_reg/M_sm_ra1[1]
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.845 r  L_reg/out_sig0_carry__0_i_9/O
                         net (fo=4, routed)           0.971    14.816    L_reg/out_sig0_carry__0_i_9_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.152    14.968 r  L_reg/ram_reg_i_32/O
                         net (fo=24, routed)          2.249    17.218    L_reg/M_reg_rd1[4]
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.326    17.544 r  L_reg/L_587e9304_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.782    18.326    L_reg/L_587e9304_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.150    18.476 r  L_reg/L_587e9304_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.048    19.524    L_reg/L_587e9304_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I2_O)        0.326    19.850 f  L_reg/L_587e9304_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.059    20.909    L_reg/L_587e9304_remainder0__0_carry_i_17_1
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    21.061 r  L_reg/L_587e9304_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.336    21.397    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X42Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.630    22.027 f  timerseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.851    22.878    L_reg/L_587e9304_remainder0[9]
    SLICE_X39Y29         LUT5 (Prop_lut5_I2_O)        0.306    23.184 f  L_reg/i__carry_i_15__0/O
                         net (fo=8, routed)           1.337    24.521    L_reg/i__carry_i_15__0_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.152    24.673 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.976    25.648    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.326    25.974 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=3, routed)           0.815    26.789    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.913 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.827    27.740    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X39Y27         LUT2 (Prop_lut2_I0_O)        0.124    27.864 f  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           0.606    28.470    L_reg/i__carry_i_14__0_n_0
    SLICE_X39Y25         LUT3 (Prop_lut3_I1_O)        0.124    28.594 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.546    29.140    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    29.687 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.501    30.189    L_reg/timerseg_OBUF[10]_inst_i_20_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.301    30.490 r  L_reg/i__carry_i_14/O
                         net (fo=13, routed)          0.854    31.343    L_reg/i__carry_i_14_n_0
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.152    31.495 r  L_reg/i__carry_i_28/O
                         net (fo=3, routed)           1.030    32.525    L_reg/i__carry_i_28_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.326    32.851 r  L_reg/i__carry_i_19/O
                         net (fo=4, routed)           1.066    33.917    L_reg/i__carry_i_19_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.124    34.041 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.821    34.863    L_reg/i__carry_i_20_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.987 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.805    35.791    L_reg/i__carry_i_12_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124    35.915 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.706    36.622    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.129 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    37.129    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.442 f  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.863    38.305    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X40Y26         LUT4 (Prop_lut4_I3_O)        0.306    38.611 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.302    38.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.037 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.976    40.013    L_reg/timerseg_OBUF[10]_inst_i_4_1
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.152    40.165 r  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.947    41.112    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I4_O)        0.326    41.438 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.749    42.187    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.124    42.311 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.167    46.478    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    50.025 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    50.025    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.814ns  (logic 10.920ns (24.367%)  route 33.895ns (75.633%))
  Logic Levels:           31  (CARRY4=4 LUT2=5 LUT3=3 LUT4=5 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[7]/Q
                         net (fo=138, routed)         2.918     8.524    sm/D_states_q_reg[7]_0[2]
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.648 r  sm/D_stage_q[3]_i_3/O
                         net (fo=29, routed)          2.102    10.750    sm/D_stage_q[3]_i_3_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.874 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           1.059    11.933    sm/ram_reg_i_118_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.057 r  sm/ram_reg_i_66/O
                         net (fo=38, routed)          1.664    13.721    L_reg/M_sm_ra1[1]
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.845 r  L_reg/out_sig0_carry__0_i_9/O
                         net (fo=4, routed)           0.971    14.816    L_reg/out_sig0_carry__0_i_9_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.152    14.968 r  L_reg/ram_reg_i_32/O
                         net (fo=24, routed)          2.249    17.218    L_reg/M_reg_rd1[4]
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.326    17.544 r  L_reg/L_587e9304_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.782    18.326    L_reg/L_587e9304_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.150    18.476 r  L_reg/L_587e9304_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.048    19.524    L_reg/L_587e9304_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I2_O)        0.326    19.850 f  L_reg/L_587e9304_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.059    20.909    L_reg/L_587e9304_remainder0__0_carry_i_17_1
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    21.061 r  L_reg/L_587e9304_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.336    21.397    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X42Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.630    22.027 f  timerseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.851    22.878    L_reg/L_587e9304_remainder0[9]
    SLICE_X39Y29         LUT5 (Prop_lut5_I2_O)        0.306    23.184 f  L_reg/i__carry_i_15__0/O
                         net (fo=8, routed)           1.337    24.521    L_reg/i__carry_i_15__0_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.152    24.673 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.976    25.648    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.326    25.974 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=3, routed)           0.815    26.789    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.913 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.827    27.740    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X39Y27         LUT2 (Prop_lut2_I0_O)        0.124    27.864 f  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           0.606    28.470    L_reg/i__carry_i_14__0_n_0
    SLICE_X39Y25         LUT3 (Prop_lut3_I1_O)        0.124    28.594 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.546    29.140    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    29.687 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.501    30.189    L_reg/timerseg_OBUF[10]_inst_i_20_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.301    30.490 r  L_reg/i__carry_i_14/O
                         net (fo=13, routed)          0.854    31.343    L_reg/i__carry_i_14_n_0
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.152    31.495 r  L_reg/i__carry_i_28/O
                         net (fo=3, routed)           1.030    32.525    L_reg/i__carry_i_28_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.326    32.851 r  L_reg/i__carry_i_19/O
                         net (fo=4, routed)           1.066    33.917    L_reg/i__carry_i_19_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.124    34.041 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.821    34.863    L_reg/i__carry_i_20_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.987 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.805    35.791    L_reg/i__carry_i_12_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124    35.915 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.706    36.622    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.129 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    37.129    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.442 f  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.863    38.305    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X40Y26         LUT4 (Prop_lut4_I3_O)        0.306    38.611 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.302    38.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.037 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.976    40.013    L_reg/timerseg_OBUF[10]_inst_i_4_1
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.152    40.165 r  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.947    41.112    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I4_O)        0.326    41.438 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.862    42.300    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I3_O)        0.124    42.424 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.014    46.438    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    49.964 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.964    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.370ns  (logic 10.968ns (24.719%)  route 33.402ns (75.281%))
  Logic Levels:           31  (CARRY4=4 LUT2=5 LUT3=3 LUT4=5 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[7]/Q
                         net (fo=138, routed)         2.918     8.524    sm/D_states_q_reg[7]_0[2]
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.648 r  sm/D_stage_q[3]_i_3/O
                         net (fo=29, routed)          2.102    10.750    sm/D_stage_q[3]_i_3_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.874 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           1.059    11.933    sm/ram_reg_i_118_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.057 r  sm/ram_reg_i_66/O
                         net (fo=38, routed)          1.664    13.721    L_reg/M_sm_ra1[1]
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.845 r  L_reg/out_sig0_carry__0_i_9/O
                         net (fo=4, routed)           0.971    14.816    L_reg/out_sig0_carry__0_i_9_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.152    14.968 r  L_reg/ram_reg_i_32/O
                         net (fo=24, routed)          2.249    17.218    L_reg/M_reg_rd1[4]
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.326    17.544 r  L_reg/L_587e9304_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.782    18.326    L_reg/L_587e9304_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.150    18.476 r  L_reg/L_587e9304_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.048    19.524    L_reg/L_587e9304_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I2_O)        0.326    19.850 f  L_reg/L_587e9304_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.059    20.909    L_reg/L_587e9304_remainder0__0_carry_i_17_1
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    21.061 r  L_reg/L_587e9304_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.336    21.397    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X42Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.630    22.027 f  timerseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.851    22.878    L_reg/L_587e9304_remainder0[9]
    SLICE_X39Y29         LUT5 (Prop_lut5_I2_O)        0.306    23.184 f  L_reg/i__carry_i_15__0/O
                         net (fo=8, routed)           1.337    24.521    L_reg/i__carry_i_15__0_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.152    24.673 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.976    25.648    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.326    25.974 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=3, routed)           0.815    26.789    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.913 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.827    27.740    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X39Y27         LUT2 (Prop_lut2_I0_O)        0.124    27.864 f  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           0.606    28.470    L_reg/i__carry_i_14__0_n_0
    SLICE_X39Y25         LUT3 (Prop_lut3_I1_O)        0.124    28.594 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.546    29.140    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    29.687 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.501    30.189    L_reg/timerseg_OBUF[10]_inst_i_20_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.301    30.490 r  L_reg/i__carry_i_14/O
                         net (fo=13, routed)          0.854    31.343    L_reg/i__carry_i_14_n_0
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.152    31.495 r  L_reg/i__carry_i_28/O
                         net (fo=3, routed)           1.030    32.525    L_reg/i__carry_i_28_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.326    32.851 r  L_reg/i__carry_i_19/O
                         net (fo=4, routed)           1.066    33.917    L_reg/i__carry_i_19_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.124    34.041 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.821    34.863    L_reg/i__carry_i_20_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.987 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.805    35.791    L_reg/i__carry_i_12_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124    35.915 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.706    36.622    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.129 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    37.129    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.442 f  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.863    38.305    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X40Y26         LUT4 (Prop_lut4_I3_O)        0.306    38.611 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.302    38.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.037 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.976    40.013    L_reg/timerseg_OBUF[10]_inst_i_4_1
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.152    40.165 r  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.947    41.112    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I4_O)        0.326    41.438 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.851    42.289    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I3_O)        0.124    42.413 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.532    45.945    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    49.519 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    49.519    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.358ns  (logic 11.128ns (25.086%)  route 33.231ns (74.914%))
  Logic Levels:           31  (CARRY4=4 LUT2=5 LUT3=3 LUT4=5 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[7]/Q
                         net (fo=138, routed)         2.918     8.524    sm/D_states_q_reg[7]_0[2]
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.648 r  sm/D_stage_q[3]_i_3/O
                         net (fo=29, routed)          2.102    10.750    sm/D_stage_q[3]_i_3_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.874 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           1.059    11.933    sm/ram_reg_i_118_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.057 r  sm/ram_reg_i_66/O
                         net (fo=38, routed)          1.664    13.721    L_reg/M_sm_ra1[1]
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.845 r  L_reg/out_sig0_carry__0_i_9/O
                         net (fo=4, routed)           0.971    14.816    L_reg/out_sig0_carry__0_i_9_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.152    14.968 r  L_reg/ram_reg_i_32/O
                         net (fo=24, routed)          2.249    17.218    L_reg/M_reg_rd1[4]
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.326    17.544 r  L_reg/L_587e9304_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.782    18.326    L_reg/L_587e9304_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.150    18.476 r  L_reg/L_587e9304_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.048    19.524    L_reg/L_587e9304_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I2_O)        0.326    19.850 f  L_reg/L_587e9304_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.059    20.909    L_reg/L_587e9304_remainder0__0_carry_i_17_1
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    21.061 r  L_reg/L_587e9304_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.336    21.397    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X42Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.630    22.027 f  timerseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.851    22.878    L_reg/L_587e9304_remainder0[9]
    SLICE_X39Y29         LUT5 (Prop_lut5_I2_O)        0.306    23.184 f  L_reg/i__carry_i_15__0/O
                         net (fo=8, routed)           1.337    24.521    L_reg/i__carry_i_15__0_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.152    24.673 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.976    25.648    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.326    25.974 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=3, routed)           0.815    26.789    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.913 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.827    27.740    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X39Y27         LUT2 (Prop_lut2_I0_O)        0.124    27.864 f  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           0.606    28.470    L_reg/i__carry_i_14__0_n_0
    SLICE_X39Y25         LUT3 (Prop_lut3_I1_O)        0.124    28.594 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.546    29.140    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    29.687 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.501    30.189    L_reg/timerseg_OBUF[10]_inst_i_20_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.301    30.490 r  L_reg/i__carry_i_14/O
                         net (fo=13, routed)          0.854    31.343    L_reg/i__carry_i_14_n_0
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.152    31.495 r  L_reg/i__carry_i_28/O
                         net (fo=3, routed)           1.030    32.525    L_reg/i__carry_i_28_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.326    32.851 r  L_reg/i__carry_i_19/O
                         net (fo=4, routed)           1.066    33.917    L_reg/i__carry_i_19_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.124    34.041 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.821    34.863    L_reg/i__carry_i_20_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.987 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.805    35.791    L_reg/i__carry_i_12_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124    35.915 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.706    36.622    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.129 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    37.129    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.442 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.863    38.305    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X40Y26         LUT4 (Prop_lut4_I3_O)        0.306    38.611 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.302    38.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.037 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.976    40.013    L_reg/timerseg_OBUF[10]_inst_i_4_1
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.152    40.165 f  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.947    41.112    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I4_O)        0.326    41.438 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.862    42.300    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I3_O)        0.117    42.417 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.350    45.767    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    49.508 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.508    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.325ns  (logic 11.113ns (25.071%)  route 33.212ns (74.929%))
  Logic Levels:           31  (CARRY4=4 LUT2=5 LUT3=3 LUT4=5 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X44Y39         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[7]/Q
                         net (fo=138, routed)         2.918     8.524    sm/D_states_q_reg[7]_0[2]
    SLICE_X55Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.648 r  sm/D_stage_q[3]_i_3/O
                         net (fo=29, routed)          2.102    10.750    sm/D_stage_q[3]_i_3_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.874 r  sm/ram_reg_i_118/O
                         net (fo=1, routed)           1.059    11.933    sm/ram_reg_i_118_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I3_O)        0.124    12.057 r  sm/ram_reg_i_66/O
                         net (fo=38, routed)          1.664    13.721    L_reg/M_sm_ra1[1]
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124    13.845 r  L_reg/out_sig0_carry__0_i_9/O
                         net (fo=4, routed)           0.971    14.816    L_reg/out_sig0_carry__0_i_9_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.152    14.968 r  L_reg/ram_reg_i_32/O
                         net (fo=24, routed)          2.249    17.218    L_reg/M_reg_rd1[4]
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.326    17.544 r  L_reg/L_587e9304_remainder0__0_carry__1_i_9__0/O
                         net (fo=1, routed)           0.782    18.326    L_reg/L_587e9304_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I2_O)        0.150    18.476 r  L_reg/L_587e9304_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.048    19.524    L_reg/L_587e9304_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I2_O)        0.326    19.850 f  L_reg/L_587e9304_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           1.059    20.909    L_reg/L_587e9304_remainder0__0_carry_i_17_1
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    21.061 r  L_reg/L_587e9304_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.336    21.397    timerseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X42Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.630    22.027 f  timerseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.851    22.878    L_reg/L_587e9304_remainder0[9]
    SLICE_X39Y29         LUT5 (Prop_lut5_I2_O)        0.306    23.184 f  L_reg/i__carry_i_15__0/O
                         net (fo=8, routed)           1.337    24.521    L_reg/i__carry_i_15__0_n_0
    SLICE_X37Y28         LUT4 (Prop_lut4_I3_O)        0.152    24.673 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.976    25.648    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.326    25.974 f  L_reg/i__carry__0_i_20__0/O
                         net (fo=3, routed)           0.815    26.789    L_reg/i__carry__0_i_20__0_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.913 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.827    27.740    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X39Y27         LUT2 (Prop_lut2_I0_O)        0.124    27.864 f  L_reg/i__carry_i_14__0/O
                         net (fo=6, routed)           0.606    28.470    L_reg/i__carry_i_14__0_n_0
    SLICE_X39Y25         LUT3 (Prop_lut3_I1_O)        0.124    28.594 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.546    29.140    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    29.687 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.501    30.189    L_reg/timerseg_OBUF[10]_inst_i_20_0[2]
    SLICE_X39Y26         LUT6 (Prop_lut6_I5_O)        0.301    30.490 r  L_reg/i__carry_i_14/O
                         net (fo=13, routed)          0.854    31.343    L_reg/i__carry_i_14_n_0
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.152    31.495 r  L_reg/i__carry_i_28/O
                         net (fo=3, routed)           1.030    32.525    L_reg/i__carry_i_28_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.326    32.851 r  L_reg/i__carry_i_19/O
                         net (fo=4, routed)           1.066    33.917    L_reg/i__carry_i_19_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.124    34.041 f  L_reg/i__carry_i_20/O
                         net (fo=1, routed)           0.821    34.863    L_reg/i__carry_i_20_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.987 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.805    35.791    L_reg/i__carry_i_12_n_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.124    35.915 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.706    36.622    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14[0]
    SLICE_X41Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    37.129 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    37.129    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.442 r  timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.863    38.305    timerseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X40Y26         LUT4 (Prop_lut4_I3_O)        0.306    38.611 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=1, routed)           0.302    38.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.124    39.037 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.976    40.013    L_reg/timerseg_OBUF[10]_inst_i_4_1
    SLICE_X40Y25         LUT4 (Prop_lut4_I3_O)        0.152    40.165 f  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.947    41.112    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I4_O)        0.326    41.438 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.851    42.289    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I3_O)        0.116    42.405 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.343    45.747    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.727    49.474 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    49.474    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.374ns  (logic 10.988ns (31.062%)  route 24.386ns (68.938%))
  Logic Levels:           33  (CARRY4=7 LUT2=3 LUT3=3 LUT4=4 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.778     7.374    L_reg/M_reg_pac[5]
    SLICE_X34Y37         LUT5 (Prop_lut5_I1_O)        0.116     7.490 r  L_reg/L_587e9304_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.452     7.943    L_reg/L_587e9304_remainder0__0_carry_i_21__0_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I2_O)        0.328     8.271 r  L_reg/L_587e9304_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.124     9.395    L_reg/L_587e9304_remainder0__0_carry_i_12__0_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.519 r  L_reg/L_587e9304_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.583    10.101    L_reg/L_587e9304_remainder0__0_carry_i_13__0_n_0
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.150    10.251 f  L_reg/L_587e9304_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.812    11.063    L_reg/L_587e9304_remainder0__0_carry_i_17__0_n_0
    SLICE_X33Y34         LUT2 (Prop_lut2_I1_O)        0.326    11.389 r  L_reg/L_587e9304_remainder0__0_carry_i_10__0/O
                         net (fo=6, routed)           0.593    11.982    L_reg/L_587e9304_remainder0__0_carry_i_10__0_n_0
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.124    12.106 r  L_reg/L_587e9304_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.106    aseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.656 r  aseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.656    aseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.990 r  aseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.934    13.924    L_reg/L_587e9304_remainder0_1[5]
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.303    14.227 r  L_reg/i__carry_i_30/O
                         net (fo=7, routed)           0.973    15.200    L_reg/i__carry_i_30_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.124    15.324 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=1, routed)           1.082    16.407    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.124    16.531 r  L_reg/i__carry__0_i_13__1/O
                         net (fo=6, routed)           1.004    17.535    L_reg/i__carry__0_i_13__1_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.124    17.659 r  L_reg/i__carry_i_12__1/O
                         net (fo=5, routed)           0.524    18.183    L_reg/i__carry_i_12__1_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    18.307 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=2, routed)           0.808    19.115    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X34Y39         LUT4 (Prop_lut4_I3_O)        0.124    19.239 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.796    20.035    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.124    20.159 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.159    aseg_driver/decimal_renderer/i__carry__0_i_12__1_0[2]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.557 r  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.557    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.870 f  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.095    21.966    L_reg/i__carry__0_i_15__1[3]
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.306    22.272 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=1, routed)           0.279    22.551    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.675 r  aseg_driver/decimal_renderer/i__carry__0_i_15__1/O
                         net (fo=6, routed)           1.179    23.854    L_reg/aseg_OBUF[10]_inst_i_15_0
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    23.978 f  L_reg/i__carry_i_13__1/O
                         net (fo=11, routed)          1.034    25.013    L_reg/i__carry_i_13__1_n_0
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.152    25.165 f  L_reg/i__carry_i_20__2/O
                         net (fo=2, routed)           0.817    25.982    L_reg/i__carry_i_20__2_n_0
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.326    26.308 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.170    27.478    L_reg/i__carry_i_16__1_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I2_O)        0.124    27.602 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.602    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14_0[1]
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.152 r  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.152    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.266 r  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.266    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.488 f  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    29.355    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.299    29.654 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.279    29.933    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.057 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.129    31.186    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__1_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I0_O)        0.124    31.310 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.648    31.958    aseg_driver/decimal_renderer/D_registers_q_reg[2][3]
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    32.082 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.667    32.749    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    32.873 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.866    33.739    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X35Y36         LUT4 (Prop_lut4_I2_O)        0.153    33.892 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.891    36.783    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    40.515 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.515    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.325ns  (logic 10.721ns (30.350%)  route 24.604ns (69.650%))
  Logic Levels:           33  (CARRY4=7 LUT2=3 LUT3=3 LUT4=4 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.778     7.374    L_reg/M_reg_pac[5]
    SLICE_X34Y37         LUT5 (Prop_lut5_I1_O)        0.116     7.490 r  L_reg/L_587e9304_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.452     7.943    L_reg/L_587e9304_remainder0__0_carry_i_21__0_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I2_O)        0.328     8.271 r  L_reg/L_587e9304_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.124     9.395    L_reg/L_587e9304_remainder0__0_carry_i_12__0_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.519 r  L_reg/L_587e9304_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.583    10.101    L_reg/L_587e9304_remainder0__0_carry_i_13__0_n_0
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.150    10.251 f  L_reg/L_587e9304_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.812    11.063    L_reg/L_587e9304_remainder0__0_carry_i_17__0_n_0
    SLICE_X33Y34         LUT2 (Prop_lut2_I1_O)        0.326    11.389 r  L_reg/L_587e9304_remainder0__0_carry_i_10__0/O
                         net (fo=6, routed)           0.593    11.982    L_reg/L_587e9304_remainder0__0_carry_i_10__0_n_0
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.124    12.106 r  L_reg/L_587e9304_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.106    aseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.656 r  aseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.656    aseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.990 r  aseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.934    13.924    L_reg/L_587e9304_remainder0_1[5]
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.303    14.227 r  L_reg/i__carry_i_30/O
                         net (fo=7, routed)           0.973    15.200    L_reg/i__carry_i_30_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.124    15.324 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=1, routed)           1.082    16.407    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.124    16.531 r  L_reg/i__carry__0_i_13__1/O
                         net (fo=6, routed)           1.004    17.535    L_reg/i__carry__0_i_13__1_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.124    17.659 r  L_reg/i__carry_i_12__1/O
                         net (fo=5, routed)           0.524    18.183    L_reg/i__carry_i_12__1_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    18.307 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=2, routed)           0.808    19.115    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X34Y39         LUT4 (Prop_lut4_I3_O)        0.124    19.239 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.796    20.035    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.124    20.159 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.159    aseg_driver/decimal_renderer/i__carry__0_i_12__1_0[2]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.557 r  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.557    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.870 f  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.095    21.966    L_reg/i__carry__0_i_15__1[3]
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.306    22.272 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=1, routed)           0.279    22.551    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.675 r  aseg_driver/decimal_renderer/i__carry__0_i_15__1/O
                         net (fo=6, routed)           1.179    23.854    L_reg/aseg_OBUF[10]_inst_i_15_0
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    23.978 f  L_reg/i__carry_i_13__1/O
                         net (fo=11, routed)          1.034    25.013    L_reg/i__carry_i_13__1_n_0
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.152    25.165 f  L_reg/i__carry_i_20__2/O
                         net (fo=2, routed)           0.817    25.982    L_reg/i__carry_i_20__2_n_0
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.326    26.308 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.170    27.478    L_reg/i__carry_i_16__1_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I2_O)        0.124    27.602 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.602    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14_0[1]
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.152 r  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.152    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.266 r  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.266    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.488 f  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    29.355    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.299    29.654 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.279    29.933    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.057 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.129    31.186    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__1_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I0_O)        0.124    31.310 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.648    31.958    aseg_driver/decimal_renderer/D_registers_q_reg[2][3]
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    32.082 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.667    32.749    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    32.873 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.866    33.739    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X35Y36         LUT4 (Prop_lut4_I2_O)        0.124    33.863 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.108    36.971    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    40.466 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.466    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.193ns  (logic 10.981ns (31.202%)  route 24.212ns (68.798%))
  Logic Levels:           33  (CARRY4=7 LUT2=3 LUT3=3 LUT4=4 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  L_reg/D_registers_q_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=13, routed)          1.778     7.374    L_reg/M_reg_pac[5]
    SLICE_X34Y37         LUT5 (Prop_lut5_I1_O)        0.116     7.490 r  L_reg/L_587e9304_remainder0__0_carry_i_21__0/O
                         net (fo=1, routed)           0.452     7.943    L_reg/L_587e9304_remainder0__0_carry_i_21__0_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I2_O)        0.328     8.271 r  L_reg/L_587e9304_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.124     9.395    L_reg/L_587e9304_remainder0__0_carry_i_12__0_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     9.519 r  L_reg/L_587e9304_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.583    10.101    L_reg/L_587e9304_remainder0__0_carry_i_13__0_n_0
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.150    10.251 f  L_reg/L_587e9304_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.812    11.063    L_reg/L_587e9304_remainder0__0_carry_i_17__0_n_0
    SLICE_X33Y34         LUT2 (Prop_lut2_I1_O)        0.326    11.389 r  L_reg/L_587e9304_remainder0__0_carry_i_10__0/O
                         net (fo=6, routed)           0.593    11.982    L_reg/L_587e9304_remainder0__0_carry_i_10__0_n_0
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.124    12.106 r  L_reg/L_587e9304_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.106    aseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.656 r  aseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.656    aseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.990 r  aseg_driver/decimal_renderer/L_587e9304_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.934    13.924    L_reg/L_587e9304_remainder0_1[5]
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.303    14.227 r  L_reg/i__carry_i_30/O
                         net (fo=7, routed)           0.973    15.200    L_reg/i__carry_i_30_n_0
    SLICE_X30Y38         LUT6 (Prop_lut6_I1_O)        0.124    15.324 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=1, routed)           1.082    16.407    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X33Y40         LUT5 (Prop_lut5_I4_O)        0.124    16.531 r  L_reg/i__carry__0_i_13__1/O
                         net (fo=6, routed)           1.004    17.535    L_reg/i__carry__0_i_13__1_n_0
    SLICE_X30Y39         LUT2 (Prop_lut2_I0_O)        0.124    17.659 r  L_reg/i__carry_i_12__1/O
                         net (fo=5, routed)           0.524    18.183    L_reg/i__carry_i_12__1_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124    18.307 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=2, routed)           0.808    19.115    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X34Y39         LUT4 (Prop_lut4_I3_O)        0.124    19.239 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.796    20.035    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X32Y39         LUT5 (Prop_lut5_I0_O)        0.124    20.159 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.159    aseg_driver/decimal_renderer/i__carry__0_i_12__1_0[2]
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.557 r  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.557    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.870 f  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.095    21.966    L_reg/i__carry__0_i_15__1[3]
    SLICE_X28Y39         LUT5 (Prop_lut5_I1_O)        0.306    22.272 f  L_reg/i__carry__0_i_16__1/O
                         net (fo=1, routed)           0.279    22.551    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23
    SLICE_X28Y39         LUT5 (Prop_lut5_I4_O)        0.124    22.675 r  aseg_driver/decimal_renderer/i__carry__0_i_15__1/O
                         net (fo=6, routed)           1.179    23.854    L_reg/aseg_OBUF[10]_inst_i_15_0
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.124    23.978 f  L_reg/i__carry_i_13__1/O
                         net (fo=11, routed)          1.034    25.013    L_reg/i__carry_i_13__1_n_0
    SLICE_X29Y35         LUT3 (Prop_lut3_I0_O)        0.152    25.165 f  L_reg/i__carry_i_20__2/O
                         net (fo=2, routed)           0.817    25.982    L_reg/i__carry_i_20__2_n_0
    SLICE_X28Y36         LUT5 (Prop_lut5_I3_O)        0.326    26.308 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.170    27.478    L_reg/i__carry_i_16__1_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I2_O)        0.124    27.602 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.602    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14_0[1]
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.152 r  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.152    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.266 r  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.266    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.488 f  aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.867    29.355    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X28Y38         LUT6 (Prop_lut6_I0_O)        0.299    29.654 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.279    29.933    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y38         LUT5 (Prop_lut5_I0_O)        0.124    30.057 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           1.129    31.186    aseg_driver/decimal_renderer/L_587e9304_remainder0_inferred__1/i__carry__1_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I0_O)        0.124    31.310 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.648    31.958    aseg_driver/decimal_renderer/D_registers_q_reg[2][3]
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.124    32.082 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.667    32.749    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    32.873 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.833    33.706    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X35Y36         LUT4 (Prop_lut4_I2_O)        0.152    33.858 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.750    36.608    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    40.334 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.334    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.404ns (80.248%)  route 0.346ns (19.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.346     2.009    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.286 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.286    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.396ns (77.067%)  route 0.415ns (22.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDPE (Prop_fdpe_C_Q)         0.164     1.701 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.415     2.116    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.348 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.348    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.439ns (76.609%)  route 0.439ns (23.391%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.062     1.764    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X65Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.377     2.186    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.416 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.416    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.367ns (71.599%)  route 0.542ns (28.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.542     2.219    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.445 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.445    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_4897067[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.415ns (73.659%)  route 0.506ns (26.341%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.593     1.537    forLoop_idx_0_4897067[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  forLoop_idx_0_4897067[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_4897067[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.108     1.786    forLoop_idx_0_4897067[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  forLoop_idx_0_4897067[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.398     2.229    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.458 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.458    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_4897067[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.421ns (71.049%)  route 0.579ns (28.951%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    forLoop_idx_0_4897067[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  forLoop_idx_0_4897067[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_4897067[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.098     1.775    forLoop_idx_0_4897067[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  forLoop_idx_0_4897067[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=14, routed)          0.481     2.301    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.535 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.535    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.386ns (60.327%)  route 0.911ns (39.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.911     2.558    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.802 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.802    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.369ns (59.442%)  route 0.934ns (40.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X48Y35         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.934     2.581    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.808 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.808    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_740897261[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.310ns  (logic 1.615ns (37.466%)  route 2.696ns (62.534%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.696     4.186    forLoop_idx_0_740897261[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.310 r  forLoop_idx_0_740897261[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.310    forLoop_idx_0_740897261[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_740897261[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.444     4.848    forLoop_idx_0_740897261[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_740897261[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.628ns (40.288%)  route 2.413ns (59.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.874     3.378    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.502 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.040    reset_cond/M_reset_cond_in
    SLICE_X65Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.628ns (40.288%)  route 2.413ns (59.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.874     3.378    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.502 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.040    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.628ns (40.288%)  route 2.413ns (59.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.874     3.378    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.502 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.040    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.628ns (40.288%)  route 2.413ns (59.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.874     3.378    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.502 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.040    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.628ns (40.288%)  route 2.413ns (59.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.874     3.378    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.502 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.040    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_740897261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 1.625ns (40.301%)  route 2.407ns (59.699%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.407     3.908    forLoop_idx_0_740897261[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.124     4.032 r  forLoop_idx_0_740897261[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.032    forLoop_idx_0_740897261[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_740897261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.507     4.911    forLoop_idx_0_740897261[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_740897261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_740897261[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.857ns  (logic 1.617ns (41.932%)  route 2.240ns (58.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.240     3.733    forLoop_idx_0_740897261[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.857 r  forLoop_idx_0_740897261[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.857    forLoop_idx_0_740897261[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_740897261[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.444     4.848    forLoop_idx_0_740897261[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_740897261[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_740897261[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.647ns  (logic 1.619ns (44.381%)  route 2.029ns (55.619%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.029     3.523    forLoop_idx_0_740897261[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.647 r  forLoop_idx_0_740897261[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.647    forLoop_idx_0_740897261[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_740897261[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.444     4.848    forLoop_idx_0_740897261[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_740897261[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 1.622ns (49.286%)  route 1.670ns (50.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.670     3.168    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.292 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.292    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_4897067[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.307ns (35.255%)  route 0.564ns (64.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.564     0.826    forLoop_idx_0_4897067[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.871 r  forLoop_idx_0_4897067[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.871    forLoop_idx_0_4897067[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_4897067[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.862     2.052    forLoop_idx_0_4897067[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_4897067[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_4897067[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.300ns (31.684%)  route 0.646ns (68.316%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.646     0.901    forLoop_idx_0_4897067[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  forLoop_idx_0_4897067[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.946    forLoop_idx_0_4897067[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_4897067[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.862     2.052    forLoop_idx_0_4897067[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_4897067[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.311ns (31.125%)  route 0.689ns (68.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.955    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.000 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.000    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_740897261[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.307ns (26.940%)  route 0.834ns (73.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.834     1.096    forLoop_idx_0_740897261[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.141 r  forLoop_idx_0_740897261[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.141    forLoop_idx_0_740897261[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_740897261[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.835     2.025    forLoop_idx_0_740897261[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_740897261[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_740897261[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.306ns (24.728%)  route 0.932ns (75.272%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.932     1.193    forLoop_idx_0_740897261[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.238 r  forLoop_idx_0_740897261[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.238    forLoop_idx_0_740897261[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_740897261[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.835     2.025    forLoop_idx_0_740897261[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  forLoop_idx_0_740897261[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_740897261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.313ns (24.751%)  route 0.953ns (75.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.953     1.221    forLoop_idx_0_740897261[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.266 r  forLoop_idx_0_740897261[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.266    forLoop_idx_0_740897261[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_740897261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.862     2.052    forLoop_idx_0_740897261[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_740897261[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.316ns (24.834%)  route 0.958ns (75.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.774     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.274    reset_cond/M_reset_cond_in
    SLICE_X65Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.316ns (24.834%)  route 0.958ns (75.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.774     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.274    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.316ns (24.834%)  route 0.958ns (75.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.774     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.274    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.316ns (24.834%)  route 0.958ns (75.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.774     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.274    reset_cond/M_reset_cond_in
    SLICE_X64Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





