Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Sep  7 16:36:09 2021
| Host         : DESKTOP-GN0IAUL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_design_signal_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_design_signal_ip_0_0 (xilinx.com:user:signal_ip:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Sep  6 21:59:57 2021
| Host         : DESKTOP-GN0IAUL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_design_signal_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of mb_design_signal_ip_0_0 (xilinx.com:user:signal_ip:1.0) from (Rev. 1) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Sep  6 21:59:08 2021
| Host         : DESKTOP-GN0IAUL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_design_signal_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of mb_design_signal_ip_0_0 (xilinx.com:user:signal_ip:1.0 (Rev. 1)) to Vivado generation flows.

