//! MLIR-to-PTO-MLIR translator for Ascend NPU targets.
//!
//! Converts merged MLIR modules (LLVM dialect with `__tile_*` intrinsics)
//! into PTO-dialect MLIR text that can be compiled by `ptoas` from the
//! `cannmirror/pto-isa` toolchain.
//!
//! # PTO-MLIR Format
//!
//! PTO (Programmable Tile Operations) uses MLIR with the `pto` dialect.
//! A typical kernel looks like:
//!
//! ```mlir
//! module {
//!   func.func @vec_add(%arg0: !pto.ptr<f32>, %arg1: !pto.ptr<f32>, %arg2: !pto.ptr<f32>) {
//!     %c0 = arith.constant 0 : index
//!     %c1 = arith.constant 1 : index
//!     %c32 = arith.constant 32 : index
//!     %0 = pto.make_tensor_view %arg0, shape = [%c32, %c32] strides = [%c32, %c1] : !pto.tensor_view<32x32xf32>
//!     %1 = pto.make_tensor_view %arg1, shape = [%c32, %c32] strides = [%c32, %c1] : !pto.tensor_view<32x32xf32>
//!     %2 = pto.make_tensor_view %arg2, shape = [%c32, %c32] strides = [%c32, %c1] : !pto.tensor_view<32x32xf32>
//!     %3 = pto.partition_view %0, offsets = [%c0, %c0], sizes = [%c32, %c32] : !pto.tensor_view<32x32xf32> -> !pto.partition_tensor_view<32x32xf32>
//!     %4 = pto.partition_view %1, offsets = [%c0, %c0], sizes = [%c32, %c32] : !pto.tensor_view<32x32xf32> -> !pto.partition_tensor_view<32x32xf32>
//!     %5 = pto.alloc_tile : !pto.tile_buf<loc=vec, dtype=f32, rows=32, cols=32, v_row=32, v_col=32, blayout=row_major, slayout=none_box, fractal=512, pad=0>
//!     %6 = pto.alloc_tile : !pto.tile_buf<loc=vec, dtype=f32, rows=32, cols=32, v_row=32, v_col=32, blayout=row_major, slayout=none_box, fractal=512, pad=0>
//!     %7 = pto.alloc_tile : !pto.tile_buf<loc=vec, dtype=f32, rows=32, cols=32, v_row=32, v_col=32, blayout=row_major, slayout=none_box, fractal=512, pad=0>
//!     pto.tload ins(%3 : !pto.partition_tensor_view<32x32xf32>) outs(%5 : !pto.tile_buf<...>)
//!     pto.tload ins(%4 : !pto.partition_tensor_view<32x32xf32>) outs(%6 : !pto.tile_buf<...>)
//!     pto.tadd ins(%5, %6 : ...) outs(%7 : ...)
//!     %8 = pto.partition_view %2, offsets = [%c0, %c0], sizes = [%c32, %c32] : ...
//!     pto.tstore ins(%7 : ...) outs(%8 : ...)
//!     return
//!   }
//! }
//! ```
//!
//! # Mapping from tile_std tile intrinsics to PTO ops
//!
//! | tile_std intrinsic | PTO op |
//! |---|---|
//! | `__tile_load_f32(gm, rows, cols)` | `pto.tload` |
//! | `__tile_store_f32(gm, buf, rows, cols)` | `pto.tstore` |
//! | `__tile_add_f32(0, a, b, rows, cols)` | `pto.tadd` |
//! | `__tile_mul_f32(0, a, b, rows, cols)` | `pto.tmul` |
//! | `__tile_exp_f32(0, src, rows, cols)` | `pto.texp` |
//! | `__tile_softmax_f32(0, src, rows, cols)` | `pto.tsoftmax` |
//! | `__tile_matmul_f32(0, a, b, m, k, n)` | `pto.tmatmul` |
//! | `get_block_idx()` | (block_id via `get_block_idx` in future extension) |
//! | `__tile_pipe_barrier` | (suppressed — PTO/ptoas inserts sync automatically) |
//!
//! # Status
//!
//! This translator targets the `ptoas` assembler confirmed at:
//! `/data/sunwenbo/pto/llvm-workspace/PTOAS/build/tools/ptoas/ptoas`
//! (LLVM 19.1.7 optimized). Invoke with `--enable-insert-sync` to have `ptoas`
//! insert `set_flag`/`wait_flag` barriers automatically.
//!
//! Tile dimensions in PTO are fixed at a multiple of 32. For our kernels we use
//! the actual ROWS×COLS from the intrinsic args, snapping to the tile shape that
//! ptoas expects. The `fractal=512` attribute corresponds to 32×32×sizeof(f32)/2
//! (the fractal bank size in bytes on Ascend910B).
//!
//! # PTO-ISA / FlashTile integration notes
//!
//! The **PTO Tile Library** (`pto-isa`, open-sourced 2025-12-27 at
//! `https://pto-isa.gitcode.com`) provides C++ header-only templates for the
//! same tile operations as PTO-MLIR — `TROWMAX`, `TROWSUM`, `TROWEXPANDSUB`,
//! `TROWEXPANDDIV`, etc. — and is the reference implementation used by
//! FlashAttention on Ascend (see `kernels/manual/a2a3/flash_atten/`).
//!
//! ## Reduction op format (3-operand)
//!
//! The ptoas binary (LLVM 19.1.7) requires the correct 3-operand format for
//! reduction ops. The generated sample files (e.g., `_out/Rowmax/rowmax-pto-ir.pto`)
//! contained a bug: they used `ins(%src : type)` (1 arg) but the TableGen
//! `assemblyFormat` requires `ins(%src, %tmp : type_src, type_tmp)` (2 args in ins).
//! The parser was correct; the samples were wrong.
//!
//! Correct formats (per `PTOOps.td`):
//! - `pto.trowmax ins(%src, %tmp : T, T) outs(%dst : T)` — src, tmp, dst
//! - `pto.trowmin ins(%src, %tmp : T, T) outs(%dst : T)` — src, tmp, dst
//! - `pto.trowsum ins(%src, %tmp : T, T) outs(%dst : T)` — src, tmp, dst
//! - `pto.trowexpandsub ins(%src0, %src1 : T, T) outs(%dst : T)` — src0, src1, dst
//! - `pto.trowexpanddiv ins(%src0, %src1 : T, T) outs(%dst : T)` — src0, src1, dst
//!
//! ## Softmax decomposition
//!
//! `__tile_softmax_f32` is lowered to the numerically-stable 5-step decomposition:
//! ```text
//! trowmax(t_in, t_tmp)   → t_max   (row-wise max, needs tmp scratch)
//! trowexpandsub(t_in, t_max) → t_sub  (x - max per row)
//! texp(t_sub)            → t_exp   (elementwise exp)
//! trowsum(t_exp, t_tmp)  → t_sum   (row-wise sum, reuses tmp scratch)
//! trowexpanddiv(t_exp, t_sum) → result (divide by row sum)
//! ```
//! This matches the FlashAttention reference in `pto_macro_fa_softmax.hpp`:
//! `TROWMAX(new_global_max, input_x, tmp_float)` etc.

use std::collections::HashMap;
use std::fmt::Write;

// Shared MLIR parser surface. Re-exported pub(crate) so dependent modules
// (e.g. mlir_to_msl) can keep importing from here.
pub(crate) use crate::mlir_parse::{
    FuncArg, MlirFunc, MlirModule, extract_call_args, extract_func_args, extract_result_ssa,
    is_builtin_helper, parse_const_arg, parse_module,
};

/// Convert MLIR text (merged module, LLVM dialect) into PTO-dialect MLIR text
/// consumable by `ptoas --enable-insert-sync`.
///
/// Returns the PTO-MLIR source string, or an error on parse failure.
/// Names this emitter dispatches on, as PREFIXES — several arms match a family
/// with one, so `@__tile_buf_alloc_l0a` is covered by `__tile_buf_alloc`.
///
/// Derived from this file's own `"__tile_*"` string literals rather than hand
/// listed. That fixes the direction that matters: every name the dispatch can
/// match appears as a literal, so this list cannot omit one and refuse a kernel
/// that lowers fine. It admits the reverse — a name mentioned only for
/// detection — which is the benign side, since the guard exists to catch names
/// with no handling at all. Seeding it by scraping mentions is how `mlir_to_cpp`
/// once admitted four names with no arm; the difference is that being wrong
/// that way here costs a missed catch, not a wrong kernel.
const KNOWN_INTRINSICS: &[&str] = &[
    "__tile_absmax_f32",
    "__tile_add_f16",
    "__tile_add_f32",
    "__tile_add_rms_norm_rows_",
    "__tile_ands_i8",
    "__tile_argmax_f",
    "__tile_argmin_f",
    "__tile_arith_progression_i32",
    "__tile_attention_causal_f32",
    "__tile_attention_f",
    "__tile_attention_gqa",
    "__tile_attention_partial_batched_f32",
    "__tile_attention_sink_batched_f32",
    "__tile_attention_sink_batched_kq_f32",
    "__tile_attention_sink_f",
    "__tile_block_id",
    "__tile_cast_bf16_f32",
    "__tile_cast_f16_f32",
    "__tile_cast_f32_f16",
    "__tile_cast_i8_f32",
    "__tile_clamp_f32",
    "__tile_concat_f32",
    "__tile_cvt_f16_f32",
    "__tile_cvt_f16_si8",
    "__tile_cvt_f32_f16",
    "__tile_dequantize_i8_f32",
    "__tile_div_f32",
    "__tile_draft_verify_f32",
    "__tile_exp_f16",
    "__tile_exp_f32",
    "__tile_fill_f16",
    "__tile_fill_f32",
    "__tile_gate_up_silu_f16",
    "__tile_gather_f32",
    "__tile_gather_mask_f32",
    "__tile_grouped_matmul_swiglu_quant",
    "__tile_init_sort_buf_f32",
    "__tile_load_bf16",
    "__tile_load_f",
    "__tile_load_i8",
    "__tile_log_f32",
    "__tile_matmul_f16",
    "__tile_matmul_f32",
    "__tile_matmul_i8_acc_i32",
    "__tile_matmul_transposed_f16",
    "__tile_matmul_transposed_f32",
    "__tile_matvec_f16",
    "__tile_matvec_f32",
    "__tile_max_f16",
    "__tile_max_f32",
    "__tile_mrgsort2_f32",
    "__tile_mul_f16",
    "__tile_mul_f32",
    "__tile_mul_mv_id_iq2_xxs",
    "__tile_mul_mv_id_mxfp4_f32",
    "__tile_mul_mv_id_mxfp4_pk_f32",
    "__tile_mul_mv_id_q2_K_f32",
    "__tile_mul_mv_id_q8_0",
    "__tile_muls_ratio_f32",
    "__tile_mxfp4_e8m0_to_f32",
    "__tile_mxfp4_unpack_f16",
    "__tile_mxfp4_value_f32",
    "__tile_neg_f32",
    "__tile_partition",
    "__tile_pipe_barrier",
    "__tile_pipelined_for_begin",
    "__tile_pipelined_for_end",
    "__tile_quantize_f32_i8",
    "__tile_reduce_max_f32",
    "__tile_reduce_sum_f32",
    "__tile_rms_norm_f16",
    "__tile_rms_norm_f32",
    "__tile_rms_norm_mul_f32",
    "__tile_rms_norm_rows_f32",
    "__tile_rope_f32",
    "__tile_rope_halves_f32",
    "__tile_rope_inplace_f32",
    "__tile_rsqrt_f32",
    "__tile_sample_top_p_f32",
    "__tile_scale_f32",
    "__tile_scatter_f32",
    "__tile_shls_i8",
    "__tile_shrs_i8",
    "__tile_sigmoid_f32",
    "__tile_silu_f16",
    "__tile_silu_f32",
    "__tile_slice_f32",
    "__tile_softmax_f16",
    "__tile_softmax_f32",
    "__tile_sort32_f32",
    "__tile_store_bf16",
    "__tile_store_f16",
    "__tile_store_f32",
    "__tile_store_i32",
    "__tile_store_i8",
    "__tile_sub_f32",
    "__tile_swiglu_quant_rows",
    "__tile_token_accept_f32",
    "__tile_topk_f32",
    "__tile_transpose_f32",
    "__tile_unpack_q4_hi",
    "__tile_unpack_q4_lo",
    "__tile_unpack_q4k_scale_min",
];

/// Refuse an intrinsic this emitter has no arm for.
///
/// A wrong kernel that compiles and runs is worse than a refusal. The dispatch
/// skips calls it does not match, so without this an unrecognised `__tile_*`
/// call contributes nothing: the kernel builds, runs, and silently omits the
/// step. `mlir_to_cpp` has had this since it was bitten three times;
/// `mlir_to_tilelang` and `mlir_to_triton` refuse in their own words. This
/// brings the remaining three into line.
fn reject_unknown_intrinsics(mlir_text: &str) -> Result<(), String> {
    for line in mlir_text.lines() {
        if line.trim_start().starts_with("//") {
            continue;
        }
        let mut rest = line;
        while let Some(pos) = rest.find("@__tile_") {
            let after = &rest[pos + 1..];
            let name: String = after
                .chars()
                .take_while(|c| c.is_alphanumeric() || *c == '_')
                .collect();
            if !KNOWN_INTRINSICS.iter().any(|k| name.starts_with(k)) {
                return Err(format!(
                    "mlir_to_pto has no arm for `{name}`. Emitting it would drop the \
                     operation silently: the dispatch skips calls it does not match, \
                     so the kernel would compile, run, and quietly omit this step."
                ));
            }
            rest = &after[name.len()..];
        }
    }
    Ok(())
}

pub fn convert_mlir_to_pto(mlir_text: &str) -> Result<String, String> {
    reject_unknown_intrinsics(mlir_text)?;

    convert_mlir_to_pto_with_opts(mlir_text, &PtoOpts::from_env())
}

/// Emission choices that change WHAT is emitted, not merely how it is spelled.
///
/// These are read from the environment exactly once, in `PtoOpts::from_env`, so
/// tests can pin them by value instead of mutating process-wide state that the
/// rest of the suite — which runs in parallel in one process — would race on.
#[derive(Clone, Copy, Debug)]
pub struct PtoOpts {
    /// Cooperating blocks for a fused grouped-matmul swiglu_quant, i.e. the
    /// blockDim its kernel must be launched at. Above 1 the per-row absmax is
    /// reduced across blocks through a workspace and a grid-wide barrier.
    pub gmm_blocks: u32,
    /// Take the fused GMM's weight buffer as FRACTAL_NZ rather than ND.
    ///
    /// The load into the L1 weight tile is an ND-to-NZ conversion, so with ND
    /// weights the fractal repack is redone on every k-step; measured at ~6.4us
    /// per call for a 4096x4096 int8 weight. Reading an already-fractal buffer
    /// removes that. The host must pass a buffer that has been through
    /// npu_format_cast(w, 29), which is what the stock operator requires too.
    ///
    /// Kernels emitted with this MUST be assembled with `--disable-infer-layout`:
    /// an NZ address is not an affine function of 2-D indices, so the layout
    /// inference reads the strides as row-major and rejects the NZ annotation.
    pub gmm_weights_nz: bool,
    /// Width of one n-block in the fused GMM.
    ///
    /// This sets how many blocks can cooperate — `hidden / gmm_nb` of them — so
    /// it decides how much of the chip is used. At 256 on a 2048-wide hidden
    /// only 8 blocks exist, which is a third of this part's 24 cube cores; 128
    /// gives 16. It can only go down from 256: the L0B right tile is
    /// `[kb, gmm_nb]` int8 and 256 already fills L0B's 64KB exactly.
    pub gmm_nb: u32,
    /// Take the fused GMM's activation scale per token rather than folded into
    /// the weight plane.
    ///
    /// The cube's dequant epilogue is per-column, so folding x_scale there
    /// forces one value for every row. Real w8a8 quant is per-token and the
    /// stock operator requires x_scale sized [M], so a kernel that folds it can
    /// only run on batches whose scales happen to be uniform -- and checking
    /// that costs a device read per call. With this set the vector half loads
    /// x_scale and broadcasts it across each row BEFORE silu, since silu is not
    /// homogeneous. The weight plane then carries only the weight scale, which
    /// makes it static per layer.
    pub gmm_per_token_scale: bool,
    /// Bound for the clamped SwiGLU, matching the stack's
    /// `AscendSiluAndMulWithClamp`: the gate is bounded above by this and
    /// `up` on both sides, both after the activation scale and before silu.
    /// 0 means the plain silu, which is what every shipped kernel uses.
    pub gmm_swiglu_limit: f32,
}

impl Default for PtoOpts {
    fn default() -> Self {
        PtoOpts {
            gmm_blocks: 1,
            gmm_weights_nz: false,
            gmm_nb: 256,
            gmm_per_token_scale: false,
            gmm_swiglu_limit: 0.0,
        }
    }
}

impl PtoOpts {
    fn from_env() -> Self {
        PtoOpts {
            gmm_blocks: tile_knob("TILERS_GMM_BLOCKS", 1),
            gmm_weights_nz: std::env::var("TILERS_GMM_WEIGHTS_NZ").as_deref() == Ok("1"),
            gmm_nb: tile_knob("TILERS_GMM_NB", 256),
            gmm_per_token_scale: std::env::var("TILERS_GMM_PER_TOKEN_SCALE").as_deref()
                == Ok("1"),
            gmm_swiglu_limit: std::env::var("TILERS_GMM_SWIGLU_LIMIT")
                .ok()
                .and_then(|v| v.parse::<f32>().ok())
                .unwrap_or(0.0),
        }
    }
}

/// As `convert_mlir_to_pto`, but with the fused-GMM block count passed in
/// rather than read from the environment.
///
/// The block count has to be fixed at emit time (the vector half's pop count is
/// a straight-line constant), and above 1 it changes what is emitted rather than
/// just how fast it runs — see `C2vKind::FusedSwiGluQuant::blocks`. Taking it as
/// an argument keeps the environment read at exactly one call site, so tests can
/// pin a value without mutating process-wide state that the other tests, which
/// run in parallel in the same process, would race against.
pub fn convert_mlir_to_pto_with_blocks(
    mlir_text: &str,
    gmm_blocks: u32,
) -> Result<String, String> {
    convert_mlir_to_pto_with_opts(
        mlir_text,
        &PtoOpts {
            gmm_blocks,
            ..PtoOpts::default()
        },
    )
}

/// As `convert_mlir_to_pto`, with every emission choice supplied by the caller.
pub fn convert_mlir_to_pto_with_opts(
    mlir_text: &str,
    opts: &PtoOpts,
) -> Result<String, String> {
    let module = parse_module(mlir_text)?;

    let mut out = String::with_capacity(4096);
    writeln!(out, "// Generated by tile-rs mlir_to_pto — DO NOT EDIT").unwrap();
    writeln!(
        out,
        "// Compile: ptoas --enable-insert-sync <file.pto> -o <file.cpp>"
    )
    .unwrap();
    // Scan the module for ops that require A5-specific verifier rules
    // (attention, attention_gqa, matmul_transposed — anything that will
    // emit pto.tinsert for vec→mat or uses A5-only tile-layout paths).
    // Without the module attribute, ptoas's `dispatchVerifierByArch` falls
    // back to A2/A3 and rejects these ops even with `--pto-arch=a5` on CLI.
    //
    // For A2/A3-only kernels (softmax, vec_add, plain matmul, ...), we leave
    // the attribute off so bisheng sees the classical module form — confirmed
    // working on CANN 8.5 / 910B2 for softmax and matmul.
    let needs_a5 = module_uses_a5_ops(&module);
    if needs_a5 {
        writeln!(out, "module attributes {{pto.target_arch = \"a5\"}} {{").unwrap();
    } else {
        writeln!(out, "module {{").unwrap();
    }

    let mut kernel_count = 0;
    for func in &module.functions {
        if func.is_entry && !func.body_lines.is_empty() && !is_builtin_helper(&func.name) {
            generate_func_pto(func, opts, &mut out)?;
            kernel_count += 1;
        }
    }

    writeln!(out, "}}").unwrap();

    if kernel_count == 0 {
        return Err("No entry-point kernel functions found in MLIR module".into());
    }

    Ok(out)
}

/// Returns true if any function in the module will emit PTO ops that need
/// the A5 verifier — specifically `pto.tinsert` (VEC→MAT) and `tmov` with
/// src=Acc dst=Vec. Without the `pto.target_arch = "a5"` module attribute,
/// ptoas's `dispatchVerifierByArch` falls back to A2/A3 and rejects those.
///
/// `__tile_matmul_transposed_*` is deliberately NOT a trigger here:
/// its a5-safe rewrite (translate_matmul_transposed) emits only DN→ZN
/// `pto.tload` + CBUF→L0A/B `pto.tmov` + `pto.tmatmul`, all supported on
/// A2/A3. Gating it behind the a5 attr was over-cautious and blocks
/// validating the transposed-matmul emitter on CANN 8.5 (which ships
/// a2a3 headers only).
fn module_uses_a5_ops(module: &MlirModule) -> bool {
    for func in &module.functions {
        if !func.is_entry {
            continue;
        }
        for line in &func.body_lines {
            // Non-GQA attention is now a3-native (vector-only ttrans path, no
            // pto.tinsert), so it no longer forces target_arch=a5. GQA attention
            // still uses the a5 cube+tinsert path.
            if line.contains("__tile_attention_gqa_f32") {
                return true;
            }
        }
    }
    false
}

// ---------------------------------------------------------------------------
// PTO-MLIR function generator
// ---------------------------------------------------------------------------

fn generate_func_pto(
    func: &MlirFunc,
    opts: &PtoOpts,
    out: &mut String,
) -> Result<(), String> {
    // Collect tile information by scanning body first
    let mut ctx = PtoContext::with_opts(opts);
    let body_ops = analyze_body(&func.body_lines, func, &mut ctx)?;
    // NPU tile trait bounds: surface any tile-shape/UB-budget violation as a
    // codegen error (C1-C5), so an Ascend-invalid layer fails to EMIT rather
    // than launching and faulting on device.
    if let Some(e) = ctx.tile_error.take() {
        return Err(e);
    }

    // Emit func.func header with !pto.ptr<T> args

/// The dtype an emitted `pto.make_tensor_view` gives this argument.
///
/// Ground truth for the signature: whatever the body builds is what `ptoas` will
/// type-check against. Matches e.g.
///   `%pto3 = pto.make_tensor_view %arg0, shape = [...] : !pto.tensor_view<?x?xsi8>`
/// and returns `si8`.
fn infer_arg_dtype_from_emitted(arg: &str, emitted: &[String]) -> Option<String> {
    for line in emitted {
        let Some(rest) = line.split("pto.make_tensor_view ").nth(1) else {
            continue;
        };
        if !rest.trim_start().starts_with(arg) {
            continue;
        }
        // Guard against %arg1 matching a probe for %arg10 (or vice versa).
        let after = rest.trim_start()[arg.len()..].chars().next();
        if matches!(after, Some(c) if c.is_ascii_digit()) {
            continue;
        }
        if let Some(tv) = line.rsplit("tensor_view<").next() {
            if let Some(x) = tv.rsplit('x').next() {
                let ty: String = x.chars().take_while(|c| c.is_ascii_alphanumeric()).collect();
                if !ty.is_empty() {
                    return Some(ty);
                }
            }
        }
    }
    None
}

    let c2v = ctx.c2v.clone();
    let ptr_args: Vec<&FuncArg> = func.args.iter().filter(|a| a.is_gm).collect();
    // Infer each GM arg's dtype once and reuse the spelling for both funcs (the
    // cube and its c2v vector companion share one signature).
    //
    // Infer from body usage (tile_load_*/tile_store_* calls that reference this
    // arg) first; fall back to the name-based heuristic. Without this, an f16
    // kernel whose Rust arg name is `b` (no "f16" in the string) emits
    // `!pto.ptr<f32>` while `pto.make_tensor_view` uses `tensor_view<?x?xf16>` —
    // ptoas then generates `__gm__ float* v1` but a `GlobalTensor<half, ...>`
    // view from it, breaking C++ typing. Prefer the dtype the EMITTED body
    // actually uses: the two fallbacks read the *input* MLIR, but a quant matvec
    // views its weight pointer as `si8` (the host-folded int8 feed), which no
    // input-level heuristic can see. Declaring it `f32` while the body builds an
    // `si8` tensor_view is not cosmetic — real `ptoas` rejects it:
    //   "use of value '%arg0' expects different type than prior uses:
    //    '!pto.ptr<si8, gm>' vs '!pto.ptr<f32, gm>'".
    let arg_sig: Vec<(String, String)> = ptr_args
        .iter()
        .map(|arg| {
            let dtype = infer_arg_dtype_from_emitted(&arg.name, &body_ops).unwrap_or_else(|| {
                infer_arg_dtype_from_body(&arg.name, &func.body_lines)
                    .unwrap_or_else(|| infer_dtype_from_name(&arg.name))
                    .to_string()
            });
            (arg.name.clone(), dtype)
        })
        .collect();

    // func.func header. The c2v split renames the cube half `<name>_aic`,
    // appends a GM slot buffer arg for the pipe rendezvous, and tags the func
    // `kernel_kind<cube>` so ptoas emits a `__DAV_CUBE__`-guarded body.
    let slot_arg = format!("%arg{}", arg_sig.len());
    let wksp_arg = format!("%arg{}", arg_sig.len() + 1);
    let xs_arg = format!("%arg{}", arg_sig.len() + 2);
    if c2v.is_some() {
        write!(out, "  func.func @{}_aic(", func.name).unwrap();
    } else {
        write!(out, "  func.func @{}(", func.name).unwrap();
    }
    for (i, (name, dtype)) in arg_sig.iter().enumerate() {
        if i > 0 {
            write!(out, ", ").unwrap();
        }
        write!(out, "{}: !pto.ptr<{}>", name, dtype).unwrap();
    }
    if let Some(c2v) = &c2v {
        write!(out, ", {}: !pto.ptr<f32>", slot_arg).unwrap();
        // The cross-block absmax workspace is only read by the vector half, but
        // both halves are one kernel and share one argument list, so the cube
        // must declare it too or the host's argument order would not line up.
        if c2v.blocks() > 1 {
            write!(out, ", {}: !pto.ptr<f32>", wksp_arg).unwrap();
        }
        if c2v.per_token_scale() {
            write!(out, ", {}: !pto.ptr<f32>", xs_arg).unwrap();
        }
        writeln!(out, ") attributes {{pto.kernel_kind = #pto.kernel_kind<cube>}} {{").unwrap();
        // Pipe init for the c2v transfer: import the vector half's reserved
        // FIFO and initialise the cube side of the pipe. The epilogue quant is
        // what the two users differ in — `deqf16_vec` dequantises the per-column
        // scale in flight (int8 GMM), `no_convert` passes the accumulator
        // through (plain matmul, nothing to scale).
        let slot_size = c2v.m * c2v.nb * c2v_elem_bytes(&c2v.quant, &c2v.out_dtype);
        // Elements per block on the f32 side — the slot stride the pipe indexes
        // by. Sized in ELEMENTS, unlike slot_size which is bytes.
        let slot_stride_f32 = c2v.m * c2v.nb;
        writeln!(out, "    %c0_i32 = arith.constant 0 : i32").unwrap();
        writeln!(
            out,
            "    %c2v = pto.import_reserved_buffer {{name = \"c2v_fifo\", peer_func = @{}_aiv}} -> i32",
            func.name
        )
        .unwrap();
        writeln!(out, "    %bidx_slot = \"pto.get_block_idx\"() : () -> i64").unwrap();
        writeln!(out, "    %bidx_slot_i = arith.index_cast %bidx_slot : i64 to index").unwrap();
        writeln!(out, "    %slot_stride = arith.constant {} : index", slot_stride_f32).unwrap();
        writeln!(out, "    %off_slot = arith.muli %bidx_slot_i, %slot_stride : index").unwrap();
        writeln!(
            out,
            "    %slot_b = \"pto.addptr\"({}, %off_slot) : (!pto.ptr<f32>, index) -> !pto.ptr<f32>",
            slot_arg
        )
        .unwrap();
        writeln!(
            out,
            "    pto.aic_initialize_pipe {{id = 0, dir_mask = 1, slot_size = {}, slot_num = 2, nosplit = true, acc_push_epilogue = #pto.acc_push_epilogue<layout = nz2nd, quant = {}, relu = no_relu>}}",
            slot_size, c2v.quant
        )
        .unwrap();
        writeln!(
            out,
            "      (gm_slot_buffer = %slot_b : !pto.ptr<f32>, c2v_consumer_buf = %c2v : i32, v2c_consumer_buf = %c0_i32 : i32)"
        )
        .unwrap();
    } else {
        writeln!(out, ") {{").unwrap();
    }

    // Emit index constants for all unique sizes we use
    let mut consts: Vec<u32> = ctx.unique_sizes().into_iter().collect();
    consts.sort();
    // Always need 0 and 1
    for &c in &[0u32, 1u32] {
        if !consts.contains(&c) {
            consts.push(c);
        }
    }
    consts.sort();
    for &c in &consts {
        writeln!(out, "    %c{} = arith.constant {} : index", c, c).unwrap();
    }

    // Emit body operations
    for line in &body_ops {
        writeln!(out, "    {}", line).unwrap();
    }

    writeln!(out, "    return").unwrap();
    writeln!(out, "  }}").unwrap();

    // Companion vector func for the c2v split: reserve the FIFO, pop the
    // dequant'd f16 tile, and store it to GM. Emitted only when the cube pushed
    // via tpush_to_aiv (dequant path).
    if let Some(c2v) = &c2v {
        match &c2v.kind {
            C2vKind::DequantOnly => emit_c2v_vector_func(func, c2v, &arg_sig, &slot_arg, out)?,
            C2vKind::FusedSwiGluQuant { .. } => {
                emit_fused_swiglu_vector_func(
                    func, c2v, &arg_sig, &slot_arg, &wksp_arg, &xs_arg, out,
                )?
            }
        }
    }

    Ok(())
}

/// Emit the vector half of the c2v split (see `C2vSplitSpec`). Mirrors the cube
/// func's block-indexing (same `get_block_idx`/`get_block_num` + N-loop) so each
/// push on a core matches the pop on the same core 1:1. The `acc_push_epilogue`
/// must be the SAME on both `aic_initialize_pipe` and `aiv_initialize_pipe`:
/// `deqf16_vec` folds the per-column int8 dequant into the transfer (the cube
/// pushes the i32 accumulator, the vector receives an already-dequant'd f16
/// tile), `no_convert` passes the f32 accumulator through for a plain matmul.
fn emit_c2v_vector_func(
    func: &MlirFunc,
    c2v: &C2vSplitSpec,
    arg_sig: &[(String, String)],
    slot_arg: &str,
    out: &mut String,
) -> Result<(), String> {
    let m = c2v.m;
    let n = c2v.n;
    let nb = c2v.nb;
    let iters = c2v.n_iters;
    let odt = c2v.out_dtype.as_str();
    // The output is the last GM arg whose element type is the output dtype — NOT simply the
    // last argument. That shortcut held while every c2v GEMM ended with its output pointer,
    // and the dequant variants broke it by appending a scale pointer after the output: the
    // vector half then built its result view over the SCALE buffer. ptoas catches the
    // resulting conflict ("%argN expects different type than prior uses: !pto.ptr<f16, gm>
    // vs !pto.ptr<ui64, gm>") only because the two happen to differ in type; had the scale
    // been f16 too, this would have silently written the result into it.
    // `arg_sig` carries the bare element type ("f16", "ui64"), not the wrapped `!pto.ptr<f16>`,
    // so this compares against `odt` directly.
    let out_arg = &arg_sig
        .iter()
        .rfind(|(_, dtype)| dtype == odt)
        .unwrap_or_else(|| &arg_sig[arg_sig.len() - 1])
        .0;
    let slot_size = m * nb * c2v_elem_bytes(&c2v.quant, &c2v.out_dtype);
    let reserve_size = slot_size * 2; // slot_num = 2
    let slot_stride_f32 = m * nb; // f32 elements per block (see cube-half comment)

    writeln!(out, "  func.func @{}_aiv(", func.name).unwrap();
    for (i, (name, dtype)) in arg_sig.iter().enumerate() {
        if i > 0 {
            write!(out, ", ").unwrap();
        }
        write!(out, "{}: !pto.ptr<{}>", name, dtype).unwrap();
    }
    writeln!(
        out,
        ", {}: !pto.ptr<f32>) attributes {{pto.kernel_kind = #pto.kernel_kind<vector>}} {{",
        slot_arg
    )
    .unwrap();

    // Index constants (dedup'd in case m/nb/n/iters collide). 0 and 1 are always
    // emitted explicitly.
    writeln!(out, "    %c0 = arith.constant 0 : index").unwrap();
    writeln!(out, "    %c1 = arith.constant 1 : index").unwrap();
    // Dedup'd in case m/nb/n/iters collide, and filtered against 0 and 1, which
    // are always emitted above: a shape with a unit dimension (e.g. a single
    // N-block, iters = 1) would otherwise redefine %c1 and ptoas rejects the
    // module outright ("redefinition of SSA value '%c1'").
    let mut cvals: Vec<u32> = vec![m, nb, n, iters]
        .into_iter()
        .filter(|&v| v > 1)
        .collect();
    cvals.sort_unstable();
    cvals.dedup();
    for &v in &cvals {
        if v < 2 {
            continue; // 0 and 1 are already emitted explicitly above
        }
        writeln!(out, "    %c{} = arith.constant {} : index", v, v).unwrap();
    }
    writeln!(out, "    %c0_i32 = arith.constant 0 : i32").unwrap();
    writeln!(out, "    %c2v = pto.reserve_buffer {{name = \"c2v_fifo\", size = {}, location = #pto.address_space<vec>, auto = true}} -> i32", reserve_size).unwrap();
    // Same per-block slot stride as the cube half, so each block's push and pop
    // rendezvous on the same block-owned region of the shared slot buffer.
    writeln!(out, "    %bidx_slot = \"pto.get_block_idx\"() : () -> i64").unwrap();
    writeln!(out, "    %bidx_slot_i = arith.index_cast %bidx_slot : i64 to index").unwrap();
    writeln!(out, "    %slot_stride = arith.constant {} : index", slot_stride_f32).unwrap();
    writeln!(out, "    %off_slot = arith.muli %bidx_slot_i, %slot_stride : index").unwrap();
    writeln!(
        out,
        "    %slot_b = \"pto.addptr\"({}, %off_slot) : (!pto.ptr<f32>, index) -> !pto.ptr<f32>",
        slot_arg
    )
    .unwrap();
    writeln!(
        out,
        "    pto.aiv_initialize_pipe {{id = 0, dir_mask = 1, slot_size = {}, slot_num = 2, nosplit = true, acc_push_epilogue = #pto.acc_push_epilogue<layout = nz2nd, quant = {}, relu = no_relu>}}",
        slot_size, c2v.quant
    )
    .unwrap();
    writeln!(
        out,
        "      (gm_slot_buffer = %slot_b : !pto.ptr<f32>, c2v_consumer_buf = %c2v : i32, v2c_consumer_buf = %c0_i32 : i32)"
    )
    .unwrap();
    writeln!(
        out,
        "    %out_tv = pto.make_tensor_view {}, shape = [%c{}, %c{}], strides = [%c{}, %c1] : !pto.tensor_view<?x?x{}>",
        out_arg, m, n, n, odt
    )
    .unwrap();

    let recv_ty = format!(
        "!pto.tile_buf<loc=vec, dtype={}, rows={}, cols={}, v_row={}, v_col={}, blayout=row_major, slayout=none_box, fractal=512, pad=0>",
        odt, m, nb, m, nb
    );
    let out_ptv = format!("!pto.partition_tensor_view<{}x{}x{}>", m, nb, odt);
    let out_tv = format!("!pto.tensor_view<?x?x{}>", odt);

    if iters > 1 {
        writeln!(out, "    %bidx = \"pto.get_block_idx\"() : () -> i64").unwrap();
        writeln!(out, "    %bnum = \"pto.get_block_num\"() : () -> i64").unwrap();
        writeln!(out, "    %bidx_i = arith.index_cast %bidx : i64 to index").unwrap();
        writeln!(out, "    %bnum_i = arith.index_cast %bnum : i64 to index").unwrap();
        writeln!(out, "    %bmax = arith.maxui %bnum_i, %c1 : index").unwrap();
        writeln!(
            out,
            "    scf.for %n_i = %bidx_i to %c{} step %bmax {{",
            iters
        )
        .unwrap();
        writeln!(out, "      %n_off = arith.muli %n_i, %c{} : index", nb).unwrap();
        writeln!(
            out,
            "      %out_part = pto.partition_view %out_tv, offsets = [%c0, %n_off], sizes = [%c{}, %c{}] : {} -> {}",
            m, nb, out_tv, out_ptv
        )
        .unwrap();
        writeln!(out, "      %recv = pto.tpop_from_aic {{id = 0, split = 0}} -> {}", recv_ty).unwrap();
        writeln!(
            out,
            "      pto.tstore ins(%recv : {}) outs(%out_part : {})",
            recv_ty, out_ptv
        )
        .unwrap();
        writeln!(out, "      pto.tfree_from_aic {{id = 0, split = 0}}").unwrap();
        writeln!(out, "    }}").unwrap();
    } else {
        writeln!(
            out,
            "    %out_part = pto.partition_view %out_tv, offsets = [%c0, %c0], sizes = [%c{}, %c{}] : {} -> {}",
            m, nb, out_tv, out_ptv
        )
        .unwrap();
        writeln!(out, "    %recv = pto.tpop_from_aic {{id = 0, split = 0}} -> {}", recv_ty).unwrap();
        writeln!(
            out,
            "    pto.tstore ins(%recv : {}) outs(%out_part : {})",
            recv_ty, out_ptv
        )
        .unwrap();
        writeln!(out, "    pto.tfree_from_aic {{id = 0, split = 0}}").unwrap();
    }
    writeln!(out, "    return").unwrap();
    writeln!(out, "  }}").unwrap();
    Ok(())
}

/// Emit the vector half of the FUSED grouped-matmul swiglu_quant c2v split.
///
/// The cube pushes 2G dequant'd f16 tiles (G gate blocks followed by G up
/// blocks, the `[wg|wu]` concatenation along N). This companion pops them and
/// computes `silu(gate)*up`, folds the per-row absmax across the G pairs, then
/// quantises and stores `m×hidden` i8 + `m×hidden` f32 scale to GM. It is a
/// STRAIGHT-LINE body over G pairs — a `scf.if`/`scf.for` dispatch around the
/// `tpop_from_aic` count broke ptoas UB liveness, so the body is unrolled with
/// G compile-time (bdim=1, the byte-identical form).
fn emit_fused_swiglu_vector_func(
    func: &MlirFunc,
    c2v: &C2vSplitSpec,
    arg_sig: &[(String, String)],
    slot_arg: &str,
    wksp_arg: &str,
    xs_arg: &str,
    out: &mut String,
) -> Result<(), String> {
    let (out_arg, scale_arg, swiglu_limit) = match &c2v.kind {
        C2vKind::FusedSwiGluQuant {
            out_arg,
            scale_arg,
            swiglu_limit,
            ..
        } => (out_arg.as_str(), scale_arg.as_str(), *swiglu_limit),
        C2vKind::DequantOnly => {
            return Err(
                "emit_fused_swiglu_vector_func called for a dequant-only c2v split".into(),
            )
        }
    };

    let m = c2v.m;
    let hidden_n = c2v.n / 2; // concat width n = 2×hidden (gate+up)
    let nb = c2v.nb;
    let blocks = c2v.blocks();
    let gate_blocks = hidden_n / nb;
    if hidden_n % nb != 0 || gate_blocks == 0 {
        return Err(format!(
            "fused swiglu_quant: hidden_n={} not a multiple of nb={}",
            hidden_n, nb
        ));
    }
    // The cube hands each block a strided share of the gate blocks, so the
    // vector half's straight-line pop count is that share. A mismatch does not
    // fail loudly — the vector half waits for pushes the cube never makes and
    // the kernel is killed by the aicore timeout — so it is checked here.
    if gate_blocks % blocks != 0 {
        return Err(format!(
            "fused swiglu_quant: {} gate blocks do not divide evenly across {} \
             cooperating blocks; the straight-line pop count per block must be \
             an integer",
            gate_blocks, blocks
        ));
    }
    let g = gate_blocks / blocks; // G gate/up pairs popped per block
    let slot_size = m * nb * c2v_elem_bytes(&c2v.quant, &c2v.out_dtype);
    let reserve_size = slot_size * 2;
    let slot_stride_f32 = m * nb;

    let f32_ty = tile_buf_type(m, nb, "f32");
    let f16_ty = tile_buf_type(m, nb, "f16");
    let f32_rr_ty = tile_buf_type_rowreduce_rowmajor(m, "f32");
    let si8_ty = tile_buf_type(m, nb, "si8");
    let tv_i8_ty = tv_type(m, hidden_n, "i8");
    // The per-row scale is written COMPACT, [m, 1], not broadcast across the
    // hidden width. Stock returns one value per token, so the broadcast was an
    // artifact: it made the host gather a strided column (35.7us per call) and
    // made this half store the full width once per chunk instead of 64 bytes
    // once. Both disappear.
    let tv_f32_ty = tv_type(m, 1, "f32");
    let ptv_i8_ty = ptv_type(m, nb, "i8");
    let ptv_f32_ty = ptv_type(m, nb, "f32");

    writeln!(out, "  func.func @{}_aiv(", func.name).unwrap();
    for (i, (name, dtype)) in arg_sig.iter().enumerate() {
        if i > 0 {
            write!(out, ", ").unwrap();
        }
        write!(out, "{}: !pto.ptr<{}>", name, dtype).unwrap();
    }
    write!(out, ", {}: !pto.ptr<f32>", slot_arg).unwrap();
    if blocks > 1 {
        write!(out, ", {}: !pto.ptr<f32>", wksp_arg).unwrap();
    }
    let per_token = c2v.per_token_scale();
    if per_token {
        write!(out, ", {}: !pto.ptr<f32>", xs_arg).unwrap();
    }
    writeln!(
        out,
        ") attributes {{pto.kernel_kind = #pto.kernel_kind<vector>}} {{"
    )
    .unwrap();

    writeln!(out, "    %c0_i32 = arith.constant 0 : i32").unwrap();
    writeln!(out, "    %c2v = pto.reserve_buffer {{name = \"c2v_fifo\", size = {}, location = #pto.address_space<vec>, auto = true}} -> i32", reserve_size).unwrap();
    writeln!(out, "    %bidx = \"pto.get_block_idx\"() : () -> i64").unwrap();
    writeln!(out, "    %bnum = \"pto.get_block_num\"() : () -> i64").unwrap();
    writeln!(out, "    %bidx_i = arith.index_cast %bidx : i64 to index").unwrap();
    writeln!(out, "    %bnum_i = arith.index_cast %bnum : i64 to index").unwrap();
    writeln!(out, "    %slot_stride = arith.constant {} : index", slot_stride_f32).unwrap();
    writeln!(out, "    %off_slot = arith.muli %bidx_i, %slot_stride : index").unwrap();
    writeln!(
        out,
        "    %slot_b = \"pto.addptr\"({}, %off_slot) : (!pto.ptr<f32>, index) -> !pto.ptr<f32>",
        slot_arg
    )
    .unwrap();
    writeln!(
        out,
        "    pto.aiv_initialize_pipe {{id = 0, dir_mask = 1, slot_size = {}, slot_num = 2, nosplit = true, acc_push_epilogue = #pto.acc_push_epilogue<layout = nz2nd, quant = {}, relu = no_relu>}}",
        slot_size, c2v.quant
    )
    .unwrap();
    writeln!(
        out,
        "      (gm_slot_buffer = %slot_b : !pto.ptr<f32>, c2v_consumer_buf = %c2v : i32, v2c_consumer_buf = %c0_i32 : i32)"
    )
    .unwrap();

    writeln!(out, "    %c0 = arith.constant 0 : index").unwrap();
    writeln!(out, "    %c1 = arith.constant 1 : index").unwrap();
    writeln!(out, "    %c{} = arith.constant {} : index", m, m).unwrap();
    writeln!(out, "    %c{} = arith.constant {} : index", nb, nb).unwrap();
    writeln!(out, "    %c{} = arith.constant {} : index", hidden_n, hidden_n).unwrap();
    writeln!(out, "    %cneg = arith.constant -1.0 : f32").unwrap();
    writeln!(out, "    %cone = arith.constant 1.0 : f32").unwrap();
    if swiglu_limit > 0.0 {
        writeln!(out, "    %clim = arith.constant {} : f32", format_f32_decimal(swiglu_limit))
            .unwrap();
        writeln!(out, "    %climneg = arith.constant {} : f32", format_f32_decimal(-swiglu_limit))
            .unwrap();
    }
    writeln!(
        out,
        "    %cinv127 = arith.constant {} : f32",
        format_f32_decimal(1.0_f32 / 127.0_f32)
    )
    .unwrap();
    writeln!(
        out,
        "    %out_tv = pto.make_tensor_view {}, shape = [%c{}, %c{}], strides = [%c{}, %c1] : {}",
        out_arg, m, hidden_n, hidden_n, tv_i8_ty
    )
    .unwrap();
    writeln!(
        out,
        "    %sout_tv = pto.make_tensor_view {}, shape = [%c{}, %c1], strides = [%c1, %c1] : {}",
        scale_arg, m, tv_f32_ty
    )
    .unwrap();

    writeln!(out, "    %gate32 = pto.alloc_tile : {}", f32_ty).unwrap();
    writeln!(out, "    %up32 = pto.alloc_tile : {}", f32_ty).unwrap();
    writeln!(out, "    %s1 = pto.alloc_tile : {}", f32_ty).unwrap();
    writeln!(out, "    %s2 = pto.alloc_tile : {}", f32_ty).unwrap();
    writeln!(out, "    %tmp = pto.alloc_tile : {}", f32_ty).unwrap();
    if swiglu_limit > 0.0 {
        writeln!(out, "    %gclamp = pto.alloc_tile : {}", f32_ty).unwrap();
        writeln!(out, "    %uclamp = pto.alloc_tile : {}", f32_ty).unwrap();
        writeln!(out, "    %ctmp = pto.alloc_tile : {}", f32_ty).unwrap();
    }
    writeln!(out, "    %cmax = pto.alloc_tile : {}", f32_rr_ty).unwrap();
    writeln!(out, "    %runmax_a = pto.alloc_tile : {}", f32_rr_ty).unwrap();
    writeln!(out, "    %runmax_b = pto.alloc_tile : {}", f32_rr_ty).unwrap();
    for i in 0..g {
        writeln!(out, "    %h{} = pto.alloc_tile : {}", i, f16_ty).unwrap();
    }
    writeln!(out, "    %scale_rr = pto.alloc_tile : {}", f32_rr_ty).unwrap();
    writeln!(out, "    %scale_full = pto.alloc_tile : {}", f32_ty).unwrap();
    writeln!(out, "    %hid32 = pto.alloc_tile : {}", f32_ty).unwrap();
    writeln!(out, "    %div = pto.alloc_tile : {}", f32_ty).unwrap();
    writeln!(out, "    %qf16 = pto.alloc_tile : {}", f16_ty).unwrap();
    writeln!(out, "    %q8 = pto.alloc_tile : {}", si8_ty).unwrap();
    if blocks > 1 {
        let wide_ty = tile_buf_type_rowreduce_wide(m, blocks, "f32");
        writeln!(out, "    %cnb = arith.constant {} : index", blocks).unwrap();
        writeln!(
            out,
            "    %wk_tv = pto.make_tensor_view {}, shape = [%c{}, %cnb], strides = [%cnb, %c1] : {}",
            wksp_arg,
            m,
            tv_type(m, blocks, "f32")
        )
        .unwrap();
        writeln!(out, "    %wtile = pto.alloc_tile : {}", wide_ty).unwrap();
        writeln!(out, "    %wtmp = pto.alloc_tile : {}", wide_ty).unwrap();
        writeln!(out, "    %gmax = pto.alloc_tile : {}", f32_rr_ty).unwrap();
    }
    if per_token {
        // The activation scale is one value per row; broadcast it across the
        // tile so it can multiply the dequantised operands elementwise.
        writeln!(
            out,
            "    %xs_tv = pto.make_tensor_view {}, shape = [%c{}, %c1], strides = [%c1, %c1] : {}",
            xs_arg,
            m,
            tv_type(m, 1, "f32")
        )
        .unwrap();
        writeln!(
            out,
            "    %xs_pv = pto.partition_view %xs_tv, offsets = [%c0, %c0], sizes = [%c{}, %c1] : {} -> {}",
            m,
            tv_type(m, 1, "f32"),
            ptv_type(m, 1, "f32")
        )
        .unwrap();
        writeln!(out, "    %xs_rr = pto.alloc_tile : {}", f32_rr_ty).unwrap();
        writeln!(out, "    %xs_full = pto.alloc_tile : {}", f32_ty).unwrap();
        writeln!(
            out,
            "    pto.tload ins(%xs_pv : {}) outs(%xs_rr : {})",
            ptv_type(m, 1, "f32"),
            f32_rr_ty
        )
        .unwrap();
        writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
        writeln!(
            out,
            "    pto.trowexpand ins(%xs_rr : {}) outs(%xs_full : {})",
            f32_rr_ty, f32_ty
        )
        .unwrap();
        writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
    }
    writeln!(out, "    %b_off = arith.muli %bidx_i, %c{} : index", nb).unwrap();
    writeln!(out, "    %step = arith.muli %bnum_i, %c{} : index", nb).unwrap();

    // Phase 1: pop the G gate blocks, stage the raw f16 into h0..h{G-1}.
    writeln!(out, "    // ==== phase 1: pop {} gate block(s) ====", g).unwrap();
    for i in 0..g {
        writeln!(out, "    %g{} = pto.tpop_from_aic {{id = 0, split = 0}} -> {}", i, f16_ty)
            .unwrap();
        writeln!(out, "    pto.tmov ins(%g{} : {}) outs(%h{} : {})", i, f16_ty, i, f16_ty)
            .unwrap();
        writeln!(out, "    pto.tfree_from_aic {{id = 0, split = 0}}").unwrap();
        writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
    }

    // Phase 2: pop the G up blocks, silu(gate)*up, fold the per-row absmax.
    writeln!(out, "    // ==== phase 2: pop {} up block(s), silu*up, absmax ====", g).unwrap();
    for i in 0..g {
        writeln!(out, "    %u{} = pto.tpop_from_aic {{id = 0, split = 0}} -> {}", i, f16_ty)
            .unwrap();
        writeln!(out, "    pto.tfree_from_aic {{id = 0, split = 0}}").unwrap();
        writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
        writeln!(out, "    pto.tcvt ins(%h{} : {}) outs(%gate32 : {})", i, f16_ty, f32_ty)
            .unwrap();
        writeln!(out, "    pto.tcvt ins(%u{} : {}) outs(%up32 : {})", i, f16_ty, f32_ty)
            .unwrap();
        if per_token {
            // Before silu: silu is not homogeneous, so scaling afterwards would
            // not be the same function.
            writeln!(
                out,
                "    pto.tmul ins(%gate32, %xs_full : {}, {}) outs(%gate32 : {})",
                f32_ty, f32_ty, f32_ty
            )
            .unwrap();
            writeln!(
                out,
                "    pto.tmul ins(%up32, %xs_full : {}, {}) outs(%up32 : {})",
                f32_ty, f32_ty, f32_ty
            )
            .unwrap();
            writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
        }
        // The bound goes here, after the activation scale and before silu, so it
        // is compared against dequantised magnitudes — that is what the limit
        // refers to. The gate is bounded above only, `up` on both sides. The two
        // halves of the two-sided bound are a read-after-write and get their own
        // barrier; ptoas does not insert one here.
        let (gate_src, up_src) = if swiglu_limit > 0.0 {
            writeln!(out, "    pto.tmins ins(%gate32, %clim : {}, f32) outs(%gclamp : {})", f32_ty, f32_ty)
                .unwrap();
            writeln!(out, "    pto.tmaxs ins(%up32, %climneg : {}, f32) outs(%ctmp : {})", f32_ty, f32_ty)
                .unwrap();
            writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
            writeln!(out, "    pto.tmins ins(%ctmp, %clim : {}, f32) outs(%uclamp : {})", f32_ty, f32_ty)
                .unwrap();
            writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
            ("%gclamp", "%uclamp")
        } else {
            ("%gate32", "%up32")
        };
        // silu(gate) = gate / (1 + exp(-gate)) — use tdiv, not trecip (the
        // reciprocal is ~2.8e-3 off; div is exact, and silu correctness needs it).
        writeln!(out, "    pto.tmuls ins({}, %cneg : {}, f32) outs(%s1 : {})", gate_src, f32_ty, f32_ty)
            .unwrap();
        writeln!(out, "    pto.texp ins(%s1 : {}) outs(%s2 : {})", f32_ty, f32_ty).unwrap();
        writeln!(out, "    pto.tadds ins(%s2, %cone : {}, f32) outs(%s1 : {})", f32_ty, f32_ty)
            .unwrap();
        writeln!(out, "    pto.tdiv ins({}, %s1 : {}, {}) outs(%s2 : {})", gate_src, f32_ty, f32_ty, f32_ty)
            .unwrap();
        writeln!(out, "    pto.tmul ins(%s2, {} : {}, {}) outs(%s1 : {})", up_src, f32_ty, f32_ty, f32_ty)
            .unwrap();
        writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
        writeln!(out, "    pto.tabs ins(%s1 : {}) outs(%s2 : {})", f32_ty, f32_ty).unwrap();
        // trowmax writes the row_major reduce directly (no col_major bridge).
        writeln!(
            out,
            "    pto.trowmax ins(%s2, %tmp : {}, {}) outs(%cmax : {})",
            f32_ty, f32_ty, f32_rr_ty
        )
        .unwrap();
        if i == 0 {
            writeln!(
                out,
                "    pto.tmov ins(%cmax : {}) outs(%runmax_a : {})",
                f32_rr_ty, f32_rr_ty
            )
            .unwrap();
        } else {
            let (prev, nxt) = if i % 2 == 1 {
                ("%runmax_a", "%runmax_b")
            } else {
                ("%runmax_b", "%runmax_a")
            };
            writeln!(
                out,
                "    pto.tmax ins({}, %cmax : {}, {}) outs({} : {})",
                prev, f32_rr_ty, f32_rr_ty, nxt, f32_rr_ty
            )
            .unwrap();
        }
        writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
        writeln!(out, "    pto.tcvt ins(%s1 : {}) outs(%h{} : {})", f32_ty, i, f16_ty).unwrap();
        writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
    }

    // Pass B: scale = runmax/127, broadcast, quantise each hidden chunk.
    let mut final_runmax = if g % 2 == 1 { "%runmax_a" } else { "%runmax_b" };
    if blocks > 1 {
        // Cross-block absmax. Each block has reduced only its own G*nb columns,
        // but the quantisation scale is a per-row maximum over ALL hidden
        // columns, so the partials have to meet. Each block publishes its
        // partial into its own column of the [m, blocks] workspace, every AIV
        // core meets at the grid barrier, and then each block reloads the whole
        // workspace and reduces it. All blocks compute the same maximum, so the
        // result needs no broadcast afterwards.
        //
        // The host must zero the workspace: the reduce reads the tile's padding
        // columns past `blocks`, and zero is the identity for a maximum over
        // absolute values.
        let wide_ty = tile_buf_type_rowreduce_wide(m, blocks, "f32");
        writeln!(
            out,
            "    // ==== cross-block absmax over all {} hidden cols ====",
            hidden_n
        )
        .unwrap();
        writeln!(
            out,
            "    %wk_col = pto.partition_view %wk_tv, offsets = [%c0, %bidx_i], sizes = [%c{}, %c1] : {} -> {}",
            m,
            tv_type(m, blocks, "f32"),
            ptv_type(m, 1, "f32")
        )
        .unwrap();
        writeln!(
            out,
            "    pto.tstore ins({} : {}) outs(%wk_col : {})",
            final_runmax,
            f32_rr_ty,
            ptv_type(m, 1, "f32")
        )
        .unwrap();
        writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
        writeln!(
            out,
            "    pto.syncall() mode = #pto.sync_all_mode<hard>, core_type = #pto.sync_core_type<aiv_only>"
        )
        .unwrap();
        writeln!(
            out,
            "    %wk_all = pto.partition_view %wk_tv, offsets = [%c0, %c0], sizes = [%c{}, %cnb] : {} -> {}",
            m,
            tv_type(m, blocks, "f32"),
            ptv_type(m, blocks, "f32")
        )
        .unwrap();
        writeln!(
            out,
            "    pto.tload ins(%wk_all : {}) outs(%wtile : {})",
            ptv_type(m, blocks, "f32"),
            wide_ty
        )
        .unwrap();
        writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
        writeln!(
            out,
            "    pto.trowmax ins(%wtile, %wtmp : {}, {}) outs(%gmax : {})",
            wide_ty, wide_ty, f32_rr_ty
        )
        .unwrap();
        writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
        final_runmax = "%gmax";
        writeln!(out, "    // ==== pass B: quantize against GLOBAL max/127 ====").unwrap();
    } else {
        writeln!(out, "    // ==== pass B: quantize against block-local max/127 ====").unwrap();
    }
    writeln!(
        out,
        "    pto.tmuls ins({}, %cinv127 : {}, f32) outs(%scale_rr : {})",
        final_runmax, f32_rr_ty, f32_rr_ty
    )
    .unwrap();
    writeln!(
        out,
        "    pto.trowexpand ins(%scale_rr : {}) outs(%scale_full : {})",
        f32_rr_ty, f32_ty
    )
    .unwrap();
    // Every block computes the same global scale after the barrier, so letting
    // them all write the same 64 bytes is a benign race and avoids a conditional
    // store, which the vector half does not take kindly to.
    writeln!(
        out,
        "    %sout_pv = pto.partition_view %sout_tv, offsets = [%c0, %c0], sizes = [%c{}, %c1] : {} -> {}",
        m,
        tv_f32_ty,
        ptv_type(m, 1, "f32")
    )
    .unwrap();
    writeln!(
        out,
        "    pto.tstore ins(%scale_rr : {}) outs(%sout_pv : {})",
        f32_rr_ty,
        ptv_type(m, 1, "f32")
    )
    .unwrap();
    writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
    writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
    for i in 0..g {
        writeln!(out, "    %qc{} = arith.constant {} : index", i, i).unwrap();
        writeln!(out, "    %qoff{} = arith.muli %qc{}, %step : index", i, i).unwrap();
        writeln!(out, "    %qoff{}b = arith.addi %b_off, %qoff{} : index", i, i).unwrap();
        writeln!(
            out,
            "    %out_pv{} = pto.partition_view %out_tv, offsets = [%c0, %qoff{}b], sizes = [%c{}, %c{}] : {} -> {}",
            i, i, m, nb, tv_i8_ty, ptv_i8_ty
        )
        .unwrap();
        writeln!(out, "    pto.tcvt ins(%h{} : {}) outs(%hid32 : {})", i, f16_ty, f32_ty)
            .unwrap();
        writeln!(
            out,
            "    pto.tdiv ins(%hid32, %scale_full : {}, {}) outs(%div : {})",
            f32_ty, f32_ty, f32_ty
        )
        .unwrap();
        writeln!(
            out,
            "    pto.tcvt ins(%div {{sat_mode = #pto<saturation_mode ON>}} : {}) outs(%qf16 : {})",
            f32_ty, f16_ty
        )
        .unwrap();
        writeln!(
            out,
            "    pto.tcvt ins(%qf16 {{sat_mode = #pto<saturation_mode ON>}} : {}) outs(%q8 : {})",
            f16_ty, si8_ty
        )
        .unwrap();
        writeln!(
            out,
            "    pto.tstore ins(%q8 : {}) outs(%out_pv{} : {})",
            si8_ty, i, ptv_i8_ty
        )
        .unwrap();
        writeln!(out, "    pto.barrier <PIPE_ALL>").unwrap();
    }

    writeln!(out, "    return").unwrap();
    writeln!(out, "  }}").unwrap();
    Ok(())
}

// ---------------------------------------------------------------------------
// PTO type string helpers
// ---------------------------------------------------------------------------

/// `!pto.tensor_view<?x?xf32>` — ptoas v0.13 requires wildcard dims
fn tv_type(_rows: u32, _cols: u32, dtype: &str) -> String {
    format!("!pto.tensor_view<?x?x{}>", dtype)
}

/// `!pto.partition_tensor_view<RxCxf32>`
fn ptv_type(rows: u32, cols: u32, dtype: &str) -> String {
    format!("!pto.partition_tensor_view<{}x{}x{}>", rows, cols, dtype)
}

/// `!pto.tile_buf<loc=vec, dtype=f32, rows=R, cols=C, v_row=R, v_col=C,
///               blayout=row_major, slayout=none_box, fractal=512, pad=0>`
fn tile_buf_type(rows: u32, cols: u32, dtype: &str) -> String {
    // fractal=512 is the standard for vec tiles on Ascend910B
    // (32×32×2 bytes for f16, 32×32×4/2 for f32 — ptoas uses 512 universally for vec)
    format!(
        "!pto.tile_buf<loc=vec, dtype={}, rows={}, cols={}, v_row={}, v_col={}, \
         blayout=row_major, slayout=none_box, fractal=512, pad=0>",
        dtype, rows, cols, rows, cols
    )
}

/// Row-reduction output tile: `rows×1, col_major` — required by trowmax/trowsum.
///
/// CANN 8.5 pto_tile.hpp requires: `Rows * sizeof(DType) % 32 == 0` for col_major tiles.
/// So `rows` is padded up to the minimum that satisfies this: 8 for f32, 16 for f16.
/// `v_row` (valid rows) keeps the actual number of rows for runtime correctness.
///
/// E.g. for 1×1024 f32: allocated rows=8, valid rows=1, cols=1, col_major.
fn tile_buf_type_rowreduce(rows: u32, dtype: &str) -> String {
    // Minimum rows to satisfy `rows * sizeof(dtype) % 32 == 0`:
    //   f32: 4 bytes → ceil to multiple of 8; f16: 2 bytes → ceil to multiple of 16
    let bytes_per_elem: u32 = if dtype == "f16" { 2 } else { 4 };
    let align_rows: u32 = 32 / bytes_per_elem; // 8 for f32, 16 for f16
    let alloc_rows = if rows % align_rows == 0 {
        rows
    } else {
        ((rows / align_rows) + 1) * align_rows
    };
    format!(
        "!pto.tile_buf<loc=vec, dtype={}, rows={}, cols=1, v_row={}, v_col=1, \
         blayout=col_major, slayout=none_box, fractal=512, pad=0>",
        dtype, alloc_rows, rows
    )
}

/// Row-reduce tile with `blayout=row_major`. Used by `translate_rms_norm_pto`
/// for the TMULS/TADDS/TSQRT/TRECIP chain — those ops require `isRowMajor`
/// per the patched a2a3 headers (TMulS.hpp:55, TAddS.hpp:55, TUnaryOp.hpp).
/// Shape rows=R, cols=8 (32-byte aligned), v_row=R, v_col=1. Matches the
/// Qwen3DecodeA3 sample's RMSNorm pattern (samples/Qwen3DecodeA3/qwen3_decode_incore_0.pto):
/// `tsqrt + trecip` instead of the older `trsqrt` route, which avoids the
/// vrsqrt instruction's lane-garbage NaN propagation issue.
/// Row-reduce tile shaped like `tile_buf_type_rowreduce_rowmajor` but carrying
/// `valid` columns instead of 1, so a `trowmax` over it folds `valid` separate
/// per-row partials into one.
///
/// This is the receiving end of the cross-block absmax: each of the N
/// cooperating blocks writes its partial row-max into its own column of a
/// `[rows, valid]` GM workspace, and after the grid barrier every block reloads
/// the whole thing as one of these tiles and reduces it. `valid` must not exceed
/// the 32-byte aligned column count, which is the whole tile width.
fn tile_buf_type_rowreduce_wide(rows: u32, valid: u32, dtype: &str) -> String {
    let bytes_per_elem: u32 = if dtype == "f16" { 2 } else { 4 };
    let align_cols: u32 = 32 / bytes_per_elem;
    // Widen to hold every partial rather than clamping to one alignment unit.
    // Clamping would still verify and still run, and would silently reduce the
    // absmax to the first `align_cols` blocks -- a wrong scale, not an error.
    let cols = valid.div_ceil(align_cols) * align_cols;
    format!(
        "!pto.tile_buf<loc=vec, dtype={}, rows={}, cols={}, v_row={}, v_col={}, \
         blayout=row_major, slayout=none_box, fractal=512, pad=0>",
        dtype, rows, cols, rows, valid
    )
}

fn tile_buf_type_rowreduce_rowmajor(rows: u32, dtype: &str) -> String {
    let bytes_per_elem: u32 = if dtype == "f16" { 2 } else { 4 };
    let align_cols: u32 = 32 / bytes_per_elem; // 8 for f32, 16 for f16
    // v_col=1: TMULS/TADDS/TSQRT/TRECIP process only lane 0 (the per-row
    // sum). Matching the v_col=cols Qwen3 sample is equivalent — the
    // chain runs on positive values (sum_sq * 1/cols + eps > 0), so
    // tsqrt + trecip are well-defined for any garbage in lanes 1..7.
    // Keep v_col=1 to minimize SIMD lane usage.
    format!(
        "!pto.tile_buf<loc=vec, dtype={}, rows={}, cols={}, v_row={}, v_col=1, \
         blayout=row_major, slayout=none_box, fractal=512, pad=0>",
        dtype, rows, align_cols, rows
    )
}

/// `!pto.tile_buf<loc=mat, ...>` — CBUF staging tile (L2 → L0A/L0B path)
/// blayout=col_major, slayout=row_major (NZ custom layout).
/// Used for GM→mat tload when the GM view is row-major (ND→NZ path).
fn mat_tile_type(rows: u32, cols: u32, dtype: &str) -> String {
    format!(
        "!pto.tile_buf<loc=mat, dtype={}, rows={}, cols={}, v_row={}, v_col={}, \
         blayout=col_major, slayout=row_major, fractal=512, pad=0>",
        dtype, rows, cols, rows, cols
    )
}

/// `!pto.tile_buf<loc=mat, ...>` — CBUF staging tile with ZN custom layout
/// blayout=row_major, slayout=col_major.
/// Used for GM→mat tload when the GM view is column-major/transposed
/// (DN→ZN path) — only DN2DN, NZ2NZ, ND2NZ, and DN2ZN are supported by
/// TLoadGm2L1; DN2NZ is not, so the transposed-K tile must be ZN.
fn mat_tile_type_zn(rows: u32, cols: u32, dtype: &str) -> String {
    format!(
        "!pto.tile_buf<loc=mat, dtype={}, rows={}, cols={}, v_row={}, v_col={}, \
         blayout=row_major, slayout=col_major, fractal=512, pad=0>",
        dtype, rows, cols, rows, cols
    )
}

/// `!pto.tile_buf<loc=left, ...>` — L0A tile for left (A) matmul operand
/// blayout=row_major, slayout=row_major
fn left_tile_type(rows: u32, cols: u32, dtype: &str) -> String {
    format!(
        "!pto.tile_buf<loc=left, dtype={}, rows={}, cols={}, v_row={}, v_col={}, \
         blayout=row_major, slayout=row_major, fractal=512, pad=0>",
        dtype, rows, cols, rows, cols
    )
}

/// `!pto.tile_buf<loc=right, ...>` — L0B tile for right (B) matmul operand
/// blayout=row_major, slayout=col_major
fn right_tile_type(rows: u32, cols: u32, dtype: &str) -> String {
    format!(
        "!pto.tile_buf<loc=right, dtype={}, rows={}, cols={}, v_row={}, v_col={}, \
         blayout=row_major, slayout=col_major, fractal=512, pad=0>",
        dtype, rows, cols, rows, cols
    )
}

/// `!pto.tile_buf<loc=acc, ...>` — L0C accumulator tile for matmul output
/// blayout=col_major, slayout=row_major, fractal=1024
fn acc_tile_type(rows: u32, cols: u32, dtype: &str) -> String {
    format!(
        "!pto.tile_buf<loc=acc, dtype={}, rows={}, cols={}, v_row={}, v_col={}, \
         blayout=col_major, slayout=row_major, fractal=1024, pad=0>",
        dtype, rows, cols, rows, cols
    )
}

// ---------------------------------------------------------------------------
// Context tracking SSA values → tile info
// ---------------------------------------------------------------------------

#[derive(Clone)]
struct TileInfo {
    /// SSA name in the generated PTO-MLIR (e.g., `%12`)
    ssa: String,
    rows: u32,
    cols: u32,
    dtype: String,
    /// Full tile_buf type string (e.g., `!pto.tile_buf<loc=acc, ...>`)
    /// Cached so translate_store() emits the correct type for non-vec tiles.
    tb_type: String,
    /// SSA name of the partition_tensor_view used as the load source / store dest
    /// (only set for tiles loaded from GM)
    pv_ssa: Option<String>,
    /// Original GM arg name (e.g., `%arg1`) this tile was loaded from.
    /// Used by translate_attention to construct a transposed tensor_view
    /// over the same GM buffer for the K tile. Only set for tiles loaded from GM.
    gm_name: Option<String>,
    /// Deferred blocked-matmul operand load: tile never materialised as a
    /// full-shape vec buffer. translate_matmul consumes `deferred.tv_ssa` +
    /// `deferred.elem_offset` to emit a K/N-blocked scf.for nest.
    ///
    /// Set by translate_load when the load is flagged in the pre-pass. When
    /// present, `ssa` / `tb_type` are placeholders — no `pto.alloc_tile` or
    /// `pto.tload` was emitted for the full shape.
    deferred: Option<DeferredMatmulOperand>,
}

/// Metadata recorded for a tile_load that's consumed only by a blocked
/// matmul. Captures everything translate_matmul needs to emit per-block
/// partition views and loads inside its scf.for loops.
#[derive(Clone)]
struct DeferredMatmulOperand {
    /// Pre-built `pto.tensor_view<?x?xDT>` SSA for the full GM buffer.
    tv_ssa: String,
    /// Element offset from the base of the GM buffer (GEP-derived).
    elem_offset: u32,
    /// Resolved base GM SSA (e.g., `%arg1`). Needed when the blocked
    /// matmul must synthesise a chunk-local tensor_view at a non-zero
    /// offset (lm_head and any other matmul whose N is large enough that
    /// Kb × N ≥ 2^24 would overflow ptoas's 24-bit outer-stride field).
    gm_name: String,
}

impl TileInfo {
    fn tile_buf_type_str(&self) -> String {
        self.tb_type.clone()
    }

    fn ptv_type_str(&self) -> String {
        ptv_type(self.rows, self.cols, &self.dtype)
    }
}


// ============================================================================
// NPU tile trait bounds — make an Ascend-invalid tile UNREPRESENTABLE at emit.
//
// The Ascend Unified Buffer (UB) imposes shape/capacity/alignment constraints
// that were previously runtime PTO_ASSERTs (faulting as 507057 on device). We
// lift them to codegen: every tile is validated for its target arch (C2-C4) and
// placed under a linear UB budget (C1) at a bank-aligned offset (C5). A layer
// whose working set exceeds UB_SIZE, or whose tile shape violates alignment, is
// an Err(String) codegen diagnostic — never a launched-then-crashing kernel.
// This is the accelerator-resource analogue of the memory-hazard freedom the
// lambda_tile calculus proves for Metal; the resource is UB SPACE and the linear
// discipline is UbAllocator.
// ============================================================================

/// Target Ascend architecture — the constraints are arch-parametric (C6).
trait AscendArch {
    const UB_SIZE: usize;        // total Unified Buffer capacity (bytes)
    const FRACTAL_BYTES: usize;  // column/bank alignment granularity (bytes)
    const BLOCK_BYTES: usize;    // footprint block alignment (bytes)
    const REQUIRES_ROW16: bool;  // NZ/cube tiles need rows % 16 == 0
    const NAME: &'static str;
}

/// 910B2 / a2a3 (the 910c test box).
struct A2A3;
impl AscendArch for A2A3 {
    // 192 KB. Every 910 part in the CANN platform config carries
    // `ub_size=196608` — 910B1/B2/B3/B4 and Ascend910_9392, which is the test
    // box. This previously read 262144, sourced (per its own comment) from the
    // a5 figure; 256 KB is the 310P family's UB, not a 910's. Declaring 64 KB of
    // buffer that is not there makes the allocator under-refuse: a kernel whose
    // live set lands between 192 and 256 KB passes codegen and then faults on
    // device as 507035/507057 — precisely the failure this budget exists to
    // catch, and the one already paid for once in this tree when the AscendC
    // harness passed 310P's 256 KB to a 910.
    const UB_SIZE: usize = 196608;
    const FRACTAL_BYTES: usize = 512;
    const BLOCK_BYTES: usize = 32;
    const REQUIRES_ROW16: bool = false;
    const NAME: &'static str = "a2a3";
}

#[allow(dead_code)]
struct A5;
#[allow(dead_code)]
impl AscendArch for A5 {
    const UB_SIZE: usize = 262144;
    const FRACTAL_BYTES: usize = 512;
    const BLOCK_BYTES: usize = 32;
    const REQUIRES_ROW16: bool = true;
    const NAME: &'static str = "a5";
}

/// Tile budget shared by the heuristics that decide when a single-block emit
/// must become a blocked one (silu, silu_mul, row argmin/argmax).
///
/// These used to carry their own literals derived from a 256 KB premise — "910c
/// UB cap is 256 KB; we reserve ~32 KB … giving 224 KB" — which was the 310P's
/// buffer, not a 910's. Deriving them from `A2A3::UB_SIZE` means a budget can no
/// longer drift above the hardware it is a budget for.
///
/// No reservation is subtracted. The ~32 KB for code/stack/scalars in the old
/// comment is unverified here, and `UbAllocator` already places tiles against the
/// full buffer; a threshold above THAT is the harmful direction, because it lets
/// a kernel stay single-block until the allocator refuses it outright instead of
/// routing it to the blocked path that would have worked.
const UB_TILE_BUDGET_BYTES: u64 = A2A3::UB_SIZE as u64;

fn dtype_bytes_pto(dtype: &str) -> usize {
    match dtype { "f16" | "bf16" => 2, "i8" => 1, _ => 4 }
}

/// Shape validation (C2-C4) for a tile on arch `A`. Returns Err with a precise
/// diagnostic on any violation.
fn parse_tb_dim(tb_ty: &str, key: &str) -> Option<u32> {
    // parse `key=NN` (e.g. rows=8, cols=256) from the tile_buf type string.
    let pat = format!("{}=", key);
    let i = tb_ty.find(&pat)? + pat.len();
    let rest = &tb_ty[i..];
    let end = rest.find(|c: char| !c.is_ascii_digit()).unwrap_or(rest.len());
    rest[..end].parse().ok()
}

fn validate_tile_shape<A: AscendArch>(logical_rows: u32, logical_cols: u32, dtype: &str, tb_ty: &str) -> Result<(), String> {
    let b = dtype_bytes_pto(dtype);
    // Validate the ACTUAL emitted (possibly padded) shape from tb_ty, which is
    // what reaches hardware — not the logical args (rowreduce pads rows).
    let rows = parse_tb_dim(tb_ty, "rows").unwrap_or(logical_rows);
    let cols = parse_tb_dim(tb_ty, "cols").unwrap_or(logical_cols);
    // C0: a tile must have a positive extent. This has to come FIRST, because a zero
    // extent satisfies every rule below by accident — `(0 * b) % 32 == 0` returns Ok on
    // the reduction path, and `0 > FRACTAL_BYTES` is false so C2 never fires.
    //
    // Why it is worth a rule of its own: a zero here is almost never a zero-sized tile
    // someone asked for. It is an extent that did not RESOLVE. `resolve_const` returns
    // u32 with no `None`, so an operand that is a kernel ARGUMENT rather than an
    // `llvm.mlir.constant` falls back to `parse_const_arg`, which yields 0 — and a
    // dynamically-shaped matmul therefore reaches here as a 0x0 tile. MEASURED: a
    // transposed f16 matmul with m/k/n as function arguments emitted 4494 bytes of
    // module with rows=0, cols=0, and nothing in this emitter objected; ptoas caught it
    // one stage later with "tile_buf rows/cols must be positive".
    //
    // Relying on the vendor assembler for that is the wrong place. A peer fork hit the
    // far worse version of the same missing capability: it seeded the extents with
    // plausible BLOCK STAND-INS instead of zero, so a dynamic matmul emitted a valid
    // module computing one fixed corner of the output and returned garbage on device,
    // with its own budget guard passing because the stand-in tile genuinely fit. Zero at
    // least looks wrong. Refusing it here says so at the point the shape is decided.
    if rows == 0 || cols == 0 {
        return Err(format!(
            "NPU tile bound (arch {}): tile has a zero extent (rows={}, cols={}) (C0). An \
             extent of 0 normally means it did not resolve to a compile-time constant — a \
             runtime/dynamic shape, or a call missing an operand — rather than a tile of \
             size 0. This emitter needs static tile extents; pass them as \
             `llvm.mlir.constant`, not as kernel arguments.",
            A::NAME, rows, cols));
    }
    // A row-REDUCTION tile is col_major with slayout=none_box (tile_buf_type_rowreduce).
    // `blayout=col_major` alone also matches CBUF matrix staging tiles (loc=mat,
    // slayout=row_major, the ND->NZ path), which the C3-reduce rule does not govern --
    // testing on blayout alone rejected a valid 4-row attention staging tile.
    let col_major = tb_ty.contains("blayout=col_major") && tb_ty.contains("slayout=none_box");
    if col_major {
        // col_major reduction tiles (trowsum/trowmax outputs, cols=1): the CANN
        // constraint is `rows * sizeof(dtype) % 32 == 0`, NOT the 512B col align.
        // The emitter already pads rows to satisfy this (tile_buf_type_rowreduce);
        // we VALIDATE it holds (defence-in-depth), so a mis-emitted reduction tile
        // is caught at codegen.
        if (rows as usize * b) % 32 != 0 {
            return Err(format!(
                "NPU tile bound (arch {}): col_major reduction tile rows={} * {}B = {}B not 32B-aligned (C3-reduce)",
                A::NAME, rows, b, rows as usize * b));
        }
        return Ok(());
    }
    // row_major DATA tiles (loaded/stored to GM): the fractal/512B column stride
    // and NZ/footprint constraints apply.
    // C2: multi-fractal column stride must be FRACTAL_BYTES-aligned. A tile whose
    // row spans MORE than one fractal (cols*b > FRACTAL_BYTES) must tile on the
    // fractal boundary. Sub-fractal tiles (cols*b <= FRACTAL_BYTES) fit in one
    // fractal bank — no inter-fractal stride, so the alignment does not apply
    // (these are the internal reduction/broadcast scratch tiles like 1x8).
    let col_bytes = cols as usize * b;
    if col_bytes > A::FRACTAL_BYTES && col_bytes % A::FRACTAL_BYTES != 0 {
        return Err(format!(
            "NPU tile bound (arch {}): row_major data tile cols={} * {}B = {}B spans multiple {}B \
             fractals with bad stride (C2); pad cols so cols*sizeof(dtype) % {} == 0",
            A::NAME, cols, b, col_bytes, A::FRACTAL_BYTES, A::FRACTAL_BYTES));
    }
    // C3: row alignment for NZ/cube tiles on archs that require it.
    if A::REQUIRES_ROW16 && rows % 16 != 0 {
        return Err(format!(
            "NPU tile bound (arch {}): rows={} not 16-aligned (C3 FRACTAL_NZ_ROW)",
            A::NAME, rows));
    }
    // C4: footprint BLOCK_BYTES-aligned.
    //
    // Same exemption as C2, and for the same reason: a tile whose whole footprint fits
    // inside one fractal bank has no inter-block stride, so block alignment does not apply
    // to it. These are the internal reduction/broadcast scratch tiles (1x1, 4x1, 1x8 ...)
    // that argmax / quantize / top-p / attention reductions materialise. Without this,
    // C4 rejects a 4B scratch tile as "not 32B-block-aligned", which is a constraint the
    // hardware does not impose on a sub-fractal tile -- and it made 8 real kernels
    // un-emittable.
    let footprint = rows as usize * cols as usize * b;
    if footprint > A::FRACTAL_BYTES && footprint % A::BLOCK_BYTES != 0 {
        return Err(format!(
            "NPU tile bound (arch {}): footprint {}x{}x{}B = {}B not {}B-block-aligned (C4)",
            A::NAME, rows, cols, b, footprint, A::BLOCK_BYTES));
    }
    Ok(())
}

/// Linear UB budget (C1 + C5): bump-allocates bank-aligned tile offsets and
/// rejects allocations that would exceed UB_SIZE. This is the space analogue of
/// the Pnd/Rdy typestate — allocation consumes budget, `free` returns it.
struct UbAllocator {
    cursor: usize,
    ub_size: usize,
    fractal: usize,
    arch: &'static str,
    /// Peak live bytes (for diagnostics / a future budget report).
    peak: usize,
}

impl UbAllocator {
    fn new<A: AscendArch>() -> Self {
        UbAllocator { cursor: 0, ub_size: A::UB_SIZE, fractal: A::FRACTAL_BYTES, arch: A::NAME, peak: 0 }
    }
    /// Place a tile of `bytes`: bank-align the base, error if it overflows UB.
    /// Returns the (in-bounds, aligned) UB byte offset.
    fn place(&mut self, bytes: usize) -> Result<u64, String> {
        let base = (self.cursor + self.fractal - 1) / self.fractal * self.fractal; // align_up (C5)
        let end = base + bytes;
        if end > self.ub_size {
            return Err(format!(
                "NPU UB budget (arch {}): tile of {}B at offset {}B would use {}B > UB_SIZE {}B (C1); \
                 the live tile working set exceeds the Unified Buffer — reduce tile shapes or free earlier",
                self.arch, bytes, base, end, self.ub_size));
        }
        self.cursor = end;
        if end > self.peak { self.peak = end; }
        Ok(base as u64)
    }
    #[allow(dead_code)]
    fn free(&mut self, bytes: usize) { self.cursor = self.cursor.saturating_sub(bytes); }
}

struct PtoContext {
    /// Cooperating blocks for a fused grouped-matmul swiglu_quant, i.e. the
    /// blockDim its kernel must be launched at. Fixed at emit time because the
    /// vector half's pop count is a straight-line constant; above 1 it also
    /// turns on the cross-block absmax reduction.
    gmm_blocks: u32,
    /// Read the fused GMM's weight buffer as FRACTAL_NZ rather than ND, so the
    /// cube stops repacking fractals on every k-step. See `PtoOpts`.
    gmm_weights_nz: bool,
    /// Width of one fused-GMM n-block; sets how many blocks cooperate. See `PtoOpts`.
    gmm_nb: u32,
    /// Apply the fused GMM's activation scale per token in the vector half. See `PtoOpts`.
    gmm_per_token_scale: bool,
    gmm_swiglu_limit: f32,
    /// Map from MLIR SSA name (e.g., `%t0`, `%5`) → TileInfo
    tiles: HashMap<String, TileInfo>,
    /// Allocation counter for generating unique SSA names
    next_ssa: u32,
    /// NPU tile UB budget allocator (C1 capacity + C5 bank-align).
    ub: UbAllocator,
    /// First NPU tile-bound violation seen during analyze_body (C2-C5).
    tile_error: Option<String>,
    /// Map from GM pointer arg name → (tensor_view_ssa, rows, cols, dtype)
    tv_map: HashMap<String, (String, u32, u32, String)>,
    /// Ordered list of sizes we need `arith.constant` for
    sizes_used: Vec<u32>,
    /// SSA alias map: derived pointer SSA → original GM arg name.
    /// Tracks `llvm.getelementptr %argN[...]` and `llvm.load ... !llvm.ptr<1>`
    /// chains so we can resolve `%8` back to `%arg0` when it appears
    /// as the gm argument to `__tile_load_f32`.
    ptr_aliases: HashMap<String, String>,
    /// Integer constant map: SSA name → u32 value.
    /// Populated from `llvm.mlir.constant(N : iXX)` and `llvm.bitcast` of integers.
    /// Used to resolve rows/cols args like `%12` → 1024.
    const_map: HashMap<String, u32>,
    /// Float constant map: SSA → string representation (e.g. "0.5", "1e-05")
    float_const_map: HashMap<String, String>,
    /// GEP element offsets: derived ptr SSA → element offset from the base GM arg.
    /// Populated from `llvm.getelementptr` when the index is a known constant.
    /// Used to emit correct `offsets=[%crow, %c0]` in `partition_view`.
    gep_offsets: HashMap<String, u32>,
    /// matmul result SSAs whose store is emitted inline (per-N-block) by the
    /// blocked-matmul path. translate_store checks this to drive the scf.for
    /// nest for output stores.
    matmul_result_stored_inline: std::collections::HashSet<String>,
    /// Pending blocked-matmul emissions keyed by matmul result SSA. The
    /// scf.for nest is actually emitted in translate_store once it knows
    /// the output tensor_view. See translate_matmul_blocked's design note.
    pending_blocked_matmuls: HashMap<String, PendingBlockedMatmul>,
    /// silu_mul result SSAs whose store is emitted inline (per-N-block) by
    /// the blocked-silu_mul path (#67). Mirrors `matmul_result_stored_inline`.
    silu_mul_result_stored_inline: std::collections::HashSet<String>,
    /// Pending blocked-silu_mul emissions keyed by silu_mul result SSA.
    /// translate_store consumes + clears these to emit the per-chunk loop.
    pending_blocked_silu_muls: HashMap<String, PendingBlockedSiluMul>,
    /// Set when the int8 dequant matmul lowers to the cube→vector split (ptoas
    /// 0.58 has no `tstore_fp`). generate_func_pto reads it to emit the slot
    /// arg + `kernel_kind` + pipe init on the cube func, and the companion
    /// vector func.
    c2v: Option<C2vSplitSpec>,
}

/// Dtype triple for a pto.tmatmul. On CANN 8.5 ptoas accepts exactly four
/// combinations (empirically, 2026-04-16):
///   - (i32, i8,   i8)    — quantized int8 matmul
///   - (f32, f16,  f16)   — f16 ops with f32 accumulator (decoder f16 weights)
///   - (f32, bf16, bf16)  — bf16 ops with f32 accumulator
///   - (f32, f32,  f32)   — full f32 (current default)
/// See memory/project_pto_tmatmul_dtype_rules.md.
#[derive(Clone)]
struct MatmulDtypes {
    /// L0C accumulator dtype. Also the tstore source dtype (FixPipe casts to
    /// output GM dtype during L0C→GM DMA if they differ).
    dst: &'static str,
    /// A operand dtype (L0A / left). Also the A GM pointer dtype and mat_a
    /// staging dtype.
    lhs: &'static str,
    /// B operand dtype (L0B / right). Also the B GM pointer dtype and mat_b
    /// staging dtype.
    rhs: &'static str,
}

impl MatmulDtypes {
    const fn f32() -> Self {
        MatmulDtypes {
            dst: "f32",
            lhs: "f32",
            rhs: "f32",
        }
    }
    const fn f16_mixed() -> Self {
        MatmulDtypes {
            dst: "f32",
            lhs: "f16",
            rhs: "f16",
        }
    }
    /// int8 ops with i32 accumulator. Both A and B are i8; L0C is i32.
    /// Downstream dequant is emitted via `pto.tstore_fp` with a per-column
    /// f32 scale tile (see `PendingBlockedMatmul::store_kind`). See
    /// memory/project_pto_i8_tmatmul_validated.md.
    const fn i8_quantized() -> Self {
        MatmulDtypes {
            dst: "i32",
            lhs: "i8",
            rhs: "i8",
        }
    }
    /// Byte width of the widest operand (A or B). Used by
    /// `matmul_needs_blocking` to compute per-operand L0 footprint.
    fn lhs_bytes(&self) -> u64 {
        match self.lhs {
            "f16" | "bf16" => 2,
            "i8" => 1,
            _ => 4,
        }
    }
    fn rhs_bytes(&self) -> u64 {
        match self.rhs {
            "f16" | "bf16" => 2,
            "i8" => 1,
            _ => 4,
        }
    }
}

/// Everything translate_store needs to emit a K/N-blocked matmul once the
/// output GM view is known. Populated by translate_matmul_blocked and
/// consumed + cleared by translate_store.
#[derive(Clone)]
struct PendingBlockedMatmul {
    m: u32,
    k: u32,
    n: u32,
    kb: u32,
    nb: u32,
    n_iters: u32,
    k_iters: u32,
    /// Dtype triple (dst, lhs, rhs) for the pto.tmatmul. The output tstore
    /// uses `dst` as the source (L0C) dtype; the GM pv dtype comes from the
    /// store line itself (FixPipe handles the cast when they differ).
    dtypes: MatmulDtypes,
    tv_a_ssa: String,
    tv_b_ssa: String,
    /// True when B is stored as `[N x K]` and `tv_b_ssa` is a TRANSPOSED view over it
    /// (shape `[K,N]`, strides `[1,K]`). The per-block partition offsets are unchanged —
    /// they address the view, not the buffer — but `mat_b` must then be ZN, since DN->ZN
    /// is the only supported transposed-MAT tload.
    b_transposed: bool,
    a_elem_offset: u32,
    b_elem_offset: u32,
    /// Base GM SSA for A (e.g., `%arg0`). Reserved for future N-chunk
    /// splitting (see project_pto_matmul_stride_limits.md). Not currently
    /// consumed — the ROW-stride fix for lm_head needs host-side B repack,
    /// not emitter-side tv chunking.
    #[allow(dead_code)]
    a_gm_name: String,
    /// Base GM SSA for B (e.g., `%arg1`). Reserved as above.
    #[allow(dead_code)]
    b_gm_name: String,
    mat_a_ssa: String,
    mat_b_ssa: String,
    a_left_ssa: String,
    b_right_ssa: String,
    acc_ssa: String,
    mat_a_ty: String,
    mat_b_ty: String,
    left_ty: String,
    right_ty: String,
    acc_ty: String,
    /// How the accumulator is written back to GM. Selects the store op — and,
    /// on CANN 9.0.0 / ptoas 0.58, the ptoas re-lowering that follows — in
    /// `emit_blocked_matmul_loops`. Replaces the old `dequant: Option<DequantSpec>`
    /// truthiness as the branch selector (gap 2).
    store_kind: MatmulStoreKind,
}

/// Per-column f32 dequant descriptor for int8 matmul. Allocated by
/// translate_matmul_i8; consumed by emit_blocked_matmul_loops.
#[derive(Clone)]
struct DequantSpec {
    /// Tile-buf SSA for the scaling tile (loc=scaling, ui64, 1×N, fractal=512,
    /// slayout=none_box). The 9.0.0 c2v `deqf16_vec` FixPipe reads the scale in
    /// a 512-byte boxed layout (canonical `movfp_fixpipe_reuse_a3-pto.pto`);
    /// the 8.5.0 `tstore_fp` path used fractal=32, which the 9.0.0 FixPipe
    /// mis-reads. CANN 8.5 ptoas rejects `tload outs(loc=scaling)`, so the
    /// scale is loaded GM→L0B-Mat first, then moved Mat→Scaling via TMovToFb
    /// (which requires uint64 DstType and Rows=1, Cols×sizeof%128==0).
    scale_tile_ssa: String,
    /// MLIR type string for `scale_tile_ssa` (the FB-Scaling tile).
    scale_tile_ty: String,
    /// Staging L0B-Mat tile (ui64, none_box, fractal=512). GM→Mat via tload, then
    /// Mat→Scaling via tmov. Allocated outside the N-loop alongside scale_tile_ssa.
    scale_mat_ssa: String,
    /// MLIR type string for `scale_mat_ssa`.
    scale_mat_ty: String,
    /// tensor_view SSA for the scale GM buffer (shape 1×N, ui64 packed).
    tv_scale_ssa: String,
    /// partition_view SSA covering the full 1×N scale row.
    pv_scale_ssa: String,
    /// ptv type spelling of `pv_scale_ssa`.
    pv_scale_ty: String,
}

/// How a blocked-matmul accumulator is written back to GM. `emit_blocked_matmul_loops`
/// matches on this (rather than the presence/absence of a dequant spec) to pick the
/// store op — and, on CANN 9.0.0 / ptoas 0.58, the ptoas re-lowering that follows.
#[derive(Clone)]
enum MatmulStoreKind {
    /// Bare `pto.tstore` straight from the cube. Only the raw i8 matmul
    /// (`__tile_matmul_i8_acc_i32`) selects this: it hands the untouched i32
    /// accumulator to a downstream vector kernel that owns the dequant, so it
    /// wants neither a conversion nor a companion vector func. Plain f16/f32
    /// matmul must NOT use it — on 910B2 that store reaches the cube-only
    /// packaging path and fails RegisterAscendBinary with 107000.
    Plain,
    /// int8 matmul with per-column f32 dequant folded into the L0C→GM DMA:
    /// `pto.tstore_fp ins(%acc, %scale)`. ptoas 0.58 re-lowers this into the c2v
    /// cube+vector pair with `acc_push_epilogue<deqf16_vec>` + `set_quant_vector`.
    FixPipeDequant(DequantSpec),
    /// Plain f16/f32 matmul pushed through the SAME c2v pair, minus the dequant:
    /// `acc_push_epilogue<layout = nz2nd, quant = no_convert, relu = no_relu>`, so
    /// the cube pushes its f32 accumulator through unchanged and the vector half
    /// pops + stores. No `set_quant_vector`; the pipe slot is sized for 4-byte
    /// elements (see benchmarks/pto_cube/c2v/probe_mmT_c2v.py).
    C2vNoConvert,
}

/// Cube→vector (c2v) split descriptor for the int8 dequant matmul.
///
/// ptoas 0.58 removed `pto.tstore_fp`, so the per-column dequant that used to
/// fold into the L0C→GM DMA now folds into the cube→vector transfer instead:
/// the cube sets the per-column scale and pushes the raw i32 acc through a c2v
/// pipe whose `acc_push_epilogue<deqf16_vec>` dequantises in flight, and a
/// companion vector func pops the f16 tile and stores it to GM. Populated by
/// `emit_blocked_matmul_loops`; consumed by `generate_func_pto` to emit the
/// companion vector func and the cube's slot arg + pipe init.
/// What the companion vector func does with the cube's pushed tiles.
#[derive(Clone)]
enum C2vKind {
    /// Pop the dequant'd f16 tile and store it straight to GM (the plain
    /// int8-dequant matmul, and the opt-in plain-matmul c2v path).
    DequantOnly,
    /// Fused grouped-matmul swiglu_quant: the cube pushes 2G dequant'd f16
    /// tiles (G gate + G up, concatenated along N), and the vector half pops
    /// them, computes `silu(gate)*up`, folds the per-row absmax, quantises, and
    /// stores an `m×hidden` i8 out + `m×hidden` f32 scale. The concat width
    /// `n` = 2×hidden, so `hidden = n/2` and the gate-block count is
    /// `hidden/nb`, split `G = hidden/nb/blocks` per cooperating block. Carries
    /// the GM arg names of the i8 quantised output and the f32 per-row scale
    /// output (resolved from the intrinsic call by the translate fn).
    FusedSwiGluQuant {
        out_arg: String,
        scale_arg: String,
        /// Cooperating blocks, i.e. the blockDim this kernel must be launched
        /// at. The quantisation needs a per-row absmax over ALL `hidden`
        /// columns, but at `blocks > 1` each block only computes `hidden/blocks`
        /// of them, so the partials are reduced across blocks through a GM
        /// workspace and a grid-wide `pto.syncall`. At `blocks == 1` one block
        /// sees every column, no reduction is emitted, and no workspace arg is
        /// appended.
        blocks: u32,
        /// Activation scale arrives per token as its own argument rather than
        /// folded into the weight plane per column. See `PtoOpts`.
        per_token_scale: bool,
        /// See `PtoOpts::gmm_swiglu_limit`; 0 disables the bound.
        swiglu_limit: f32,
    },
}

impl C2vSplitSpec {
    /// Cooperating blocks for the fused kernel; 1 for every other split. Drives
    /// both the extra GM workspace argument and whether a cross-block reduction
    /// is emitted, so the cube and vector halves must agree on it.
    fn blocks(&self) -> u32 {
        match &self.kind {
            C2vKind::FusedSwiGluQuant { blocks, .. } => (*blocks).max(1),
            C2vKind::DequantOnly => 1,
        }
    }

    /// Whether the activation scale arrives per token as its own argument.
    fn per_token_scale(&self) -> bool {
        match &self.kind {
            C2vKind::FusedSwiGluQuant { per_token_scale, .. } => *per_token_scale,
            C2vKind::DequantOnly => false,
        }
    }
}

#[derive(Clone)]
struct C2vSplitSpec {
    m: u32,
    n: u32,
    nb: u32,
    n_iters: u32,
    out_dtype: String,
    /// FixPipe conversion the pipe applies as the accumulator is pushed. The
    /// i8 path dequantises in flight (`deqf16_vec`, per-column scale set by
    /// `pto.set_quant_vector`); a plain matmul converts without quantising —
    /// `f32_f16` to narrow an f32 accumulator to an f16 GM tile, `no_convert`
    /// when the accumulator dtype already matches GM. ptoas rejects anything
    /// outside its `FixpipeQuant` set, so these spellings are load-bearing.
    quant: String,
    /// Which companion vector func to emit.
    kind: C2vKind,
}

/// Everything translate_store needs to emit an N-blocked silu_mul once the
/// output GM view is known. Populated by translate_silu_mul (blocked path)
/// and consumed + cleared by translate_store. Mirrors `PendingBlockedMatmul`
/// but for the SwiGLU silu(gate)*up fused emit (#67).
#[derive(Clone)]
struct PendingBlockedSiluMul {
    rows: u32,
    cols: u32,
    nb: u32,
    n_iters: u32,
    dtype: &'static str,
    /// tensor_view SSA for gate GM buffer (full shape rows×cols).
    tv_gate_ssa: String,
    /// tensor_view SSA for up GM buffer.
    tv_up_ssa: String,
    /// GEP-derived element offsets into the gate / up GM buffers.
    gate_elem_offset: u32,
    up_elem_offset: u32,
    /// Pre-allocated chunk tiles (size rows×nb) reused across loop iterations.
    gate_chunk_ssa: String,
    up_chunk_ssa: String,
    neg_chunk_ssa: String,
    silu_chunk_ssa: String,
    out_chunk_ssa: String,
    /// Tile-buf type string for the rows×nb chunk tiles.
    tb_chunk_ty: String,
    /// partition_tensor_view type string for rows×nb chunks.
    pv_chunk_ty: String,
    /// Scalar SSA for -1.0 (used by tmuls in the sigmoid decomposition).
    cneg1_ssa: String,
    /// Scalar SSA for 1.0 (used by tadds).
    cone_ssa: String,
}

impl PtoContext {
    fn new() -> Self {
        Self::with_opts(&PtoOpts::default())
    }

    fn with_opts(opts: &PtoOpts) -> Self {
        PtoContext {
            gmm_blocks: opts.gmm_blocks.max(1),
            gmm_weights_nz: opts.gmm_weights_nz,
            gmm_nb: opts.gmm_nb.max(1),
            gmm_per_token_scale: opts.gmm_per_token_scale,
            gmm_swiglu_limit: opts.gmm_swiglu_limit,
            tiles: HashMap::new(),
            next_ssa: 0,
            ub: UbAllocator::new::<A2A3>(),
            tile_error: None,
            tv_map: HashMap::new(),
            sizes_used: Vec::new(),
            ptr_aliases: HashMap::new(),
            const_map: HashMap::new(),
            float_const_map: HashMap::new(),
            gep_offsets: HashMap::new(),
            matmul_result_stored_inline: std::collections::HashSet::new(),
            pending_blocked_matmuls: HashMap::new(),
            silu_mul_result_stored_inline: std::collections::HashSet::new(),
            pending_blocked_silu_muls: HashMap::new(),
            c2v: None,
        }
    }

    /// Resolve an SSA value to a u32 constant, checking const_map first
    /// then falling back to parse_const_arg for %cN / literal values.
    fn resolve_const(&self, s: &str) -> u32 {
        if let Some(&n) = self.const_map.get(s.trim()) {
            return n;
        }
        parse_const_arg(s)
    }

    /// Resolve an SSA name to a float literal string, falling back to the raw SSA name.
    fn resolve_float(&self, s: &str) -> String {
        let s = s.trim();
        if let Some(v) = self.float_const_map.get(s) {
            return v.clone();
        }
        // Try integer const map (e.g. 0 → "0.0")
        if let Some(&n) = self.const_map.get(s) {
            return format!("{}.0", n);
        }
        s.to_string()
    }

    /// Resolve an SSA name to its original GM arg, following the ptr_aliases chain.
    fn resolve_ptr(&self, ssa: &str) -> String {
        let mut current = ssa.to_string();
        let mut seen = std::collections::HashSet::new();
        loop {
            if seen.contains(&current) {
                break;
            }
            seen.insert(current.clone());
            if let Some(origin) = self.ptr_aliases.get(&current) {
                current = origin.clone();
            } else {
                break;
            }
        }
        current
    }

    /// Resolve the total element offset for a (possibly GEP-derived) pointer.
    /// Returns 0 if the pointer is a direct GM arg or if the offset is unknown.
    fn resolve_offset(&self, ssa: &str) -> u32 {
        let mut current = ssa.to_string();
        let mut total_offset: u32 = 0;
        let mut seen = std::collections::HashSet::new();
        loop {
            if seen.contains(&current) {
                break;
            }
            seen.insert(current.clone());
            if let Some(&off) = self.gep_offsets.get(&current) {
                total_offset = total_offset.saturating_add(off);
            }
            if let Some(origin) = self.ptr_aliases.get(&current) {
                current = origin.clone();
            } else {
                break;
            }
        }
        total_offset
    }

    fn fresh_ssa(&mut self) -> String {
        let n = self.next_ssa;
        self.next_ssa += 1;
        format!("%pto{}", n)
    }

    fn use_size(&mut self, s: u32) {
        if !self.sizes_used.contains(&s) {
            self.sizes_used.push(s);
        }
    }

    fn unique_sizes(&self) -> Vec<u32> {
        let mut v = self.sizes_used.clone();
        v.sort();
        v.dedup();
        v
    }

    /// Get or create the tensor_view SSA for a GM pointer.
    fn get_or_make_tv(
        &mut self,
        gm_arg: &str,
        rows: u32,
        cols: u32,
        dtype: &str,
        ops: &mut Vec<String>,
    ) -> String {
        if let Some((ssa, r, c, d)) = self.tv_map.get(gm_arg).cloned() {
            if r == rows && c == cols && d == dtype {
                return ssa;
            }
        }
        self.use_size(rows);
        self.use_size(cols);
        self.use_size(1);
        let ssa = self.fresh_ssa();
        let tv_ty = tv_type(rows, cols, dtype);
        ops.push(format!(
            "{} = pto.make_tensor_view {}, shape = [%c{}, %c{}], strides = [%c{}, %c1] : {}",
            ssa, gm_arg, rows, cols, cols, tv_ty
        ));
        self.tv_map.insert(
            gm_arg.to_string(),
            (ssa.clone(), rows, cols, dtype.to_string()),
        );
        ssa
    }

    /// Emit a *fresh* tensor_view on an existing GM buffer with transposed
    /// shape and strides.
    ///
    /// The original (row-major) view of a GM buffer has shape `[R,C]` and
    /// strides `[C,1]`. A transposed view describes the same memory as if
    /// it were `[C,R]` with strides `[1,C]` — the slow axis becomes the
    /// fast axis and vice-versa.
    ///
    /// Used by `translate_attention` for K: the GM buffer is `S×D`
    /// row-major, but the cube needs a `D×S` operand (right of tmatmul).
    /// Creating a separate transposed view lets the partition_view +
    /// tload consume the buffer as `D×S` without a physical copy.
    ///
    /// Not cached in `tv_map` (to avoid conflicting with the canonical
    /// row-major view for the same GM arg).
    fn make_tv_transposed(
        &mut self,
        gm_arg: &str,
        orig_rows: u32,
        orig_cols: u32,
        dtype: &str,
        ops: &mut Vec<String>,
    ) -> String {
        self.use_size(orig_rows);
        self.use_size(orig_cols);
        self.use_size(1);
        let ssa = self.fresh_ssa();
        // Transposed view: shape [orig_cols, orig_rows], strides [1, orig_cols].
        // (Row-major original has strides [orig_cols, 1]; transposing swaps them.)
        let tv_ty = tv_type(orig_cols, orig_rows, dtype);
        ops.push(format!(
            "{} = pto.make_tensor_view {}, shape = [%c{}, %c{}], strides = [%c1, %c{}] : {}",
            ssa, gm_arg, orig_cols, orig_rows, orig_cols, tv_ty
        ));
        ssa
    }

    /// Create a partition_view at an explicit (row, col) offset.
    ///
    /// `make_pv` takes a FLAT element offset and divides by the tile width to recover a row,
    /// which is only correct when the tile spans the whole row.  A partition cell generally
    /// does not, so its offsets are supplied directly here.
    fn make_pv_at(
        &mut self,
        tv_ssa: &str,
        rows: u32,
        cols: u32,
        dtype: &str,
        row_off: u32,
        col_off: u32,
        ops: &mut Vec<String>,
    ) -> String {
        self.use_size(row_off);
        self.use_size(col_off);
        self.use_size(rows);
        self.use_size(cols);
        let ssa = self.fresh_ssa();
        let tv_ty = tv_type(rows, cols, dtype);
        let ptv_ty = ptv_type(rows, cols, dtype);
        ops.push(format!(
            "{} = pto.partition_view {}, offsets = [%c{}, %c{}], sizes = [%c{}, %c{}] : {} -> {}",
            ssa, tv_ssa, row_off, col_off, rows, cols, tv_ty, ptv_ty
        ));
        ssa
    }

    /// Create a partition_view from a tensor_view SSA.
    ///
    /// `elem_offset` is the flat element offset into the GM buffer (from GEP analysis).
    /// It is converted to a (row_offset, col_offset) pair using `cols` as the row stride.
    /// If `elem_offset` is 0 or `cols` is 0, both offsets are 0.
    fn make_pv(
        &mut self,
        tv_ssa: &str,
        rows: u32,
        cols: u32,
        dtype: &str,
        elem_offset: u32,
        ops: &mut Vec<String>,
    ) -> String {
        let row_off = if cols > 0 { elem_offset / cols } else { 0 };
        let col_off = if cols > 0 { elem_offset % cols } else { 0 };
        self.use_size(row_off);
        self.use_size(col_off);
        self.use_size(rows);
        self.use_size(cols);
        let ssa = self.fresh_ssa();
        let tv_ty = tv_type(rows, cols, dtype);
        let ptv_ty = ptv_type(rows, cols, dtype);
        ops.push(format!(
            "{} = pto.partition_view {}, offsets = [%c{}, %c{}], sizes = [%c{}, %c{}] : {} -> {}",
            ssa, tv_ssa, row_off, col_off, rows, cols, tv_ty, ptv_ty
        ));
        ssa
    }

    /// Allocate a row-reduction output tile (rows×1, col_major).
    fn alloc_tile_rowreduce(
        &mut self,
        mlir_ssa: &str,
        rows: u32,
        dtype: &str,
        ops: &mut Vec<String>,
    ) -> String {
        let tb_ty = tile_buf_type_rowreduce(rows, dtype);
        self.alloc_tile_typed(mlir_ssa, rows, 1, dtype, &tb_ty, ops)
    }

    /// Allocate a row-reduction output tile (rows×1, row_major) — needed when
    /// the tile is consumed as the source of `pto.trsqrt`.
    fn alloc_tile_rowreduce_rowmajor(
        &mut self,
        mlir_ssa: &str,
        rows: u32,
        dtype: &str,
        ops: &mut Vec<String>,
    ) -> String {
        let tb_ty = tile_buf_type_rowreduce_rowmajor(rows, dtype);
        self.alloc_tile_typed(mlir_ssa, rows, 1, dtype, &tb_ty, ops)
    }

    /// Allocate a vec (`loc=vec`) tile buffer SSA and record it.
    fn alloc_tile(
        &mut self,
        mlir_ssa: &str,
        rows: u32,
        cols: u32,
        dtype: &str,
        ops: &mut Vec<String>,
    ) -> String {
        let tb_ty = tile_buf_type(rows, cols, dtype);
        self.alloc_tile_typed(mlir_ssa, rows, cols, dtype, &tb_ty, ops)
    }

    /// Allocate a tile buffer with a custom type string (e.g., mat/left/right/acc).
    fn alloc_tile_typed(
        &mut self,
        mlir_ssa: &str,
        rows: u32,
        cols: u32,
        dtype: &str,
        tb_ty: &str,
        ops: &mut Vec<String>,
    ) -> String {
        // NPU tile trait bounds: validate shape (C2-C4) and reserve UB budget
        // (C1+C5) at the point of allocation. Record the first violation; the
        // caller (generate_func_pto) turns it into an Err(String) diagnostic.
        if self.tile_error.is_none() {
            if let Err(e) = validate_tile_shape::<A2A3>(rows, cols, dtype, tb_ty) {
                self.tile_error = Some(e);
            } else if let Err(e) = self.ub.place(rows as usize * cols as usize * dtype_bytes_pto(dtype)) {
                self.tile_error = Some(e);
            }
        }
        let ssa = self.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", ssa, tb_ty));
        self.tiles.insert(
            mlir_ssa.to_string(),
            TileInfo {
                ssa: ssa.clone(),
                rows,
                cols,
                dtype: dtype.to_string(),
                tb_type: tb_ty.to_string(),
                pv_ssa: None,
                gm_name: None,
                deferred: None,
            },
        );
        ssa
    }

    fn get_tile(&self, mlir_ssa: &str) -> Option<&TileInfo> {
        self.tiles.get(mlir_ssa)
    }
}

// ---------------------------------------------------------------------------
// Body analysis: MLIR lines → PTO-MLIR ops
// ---------------------------------------------------------------------------

fn analyze_body(
    body_lines: &[String],
    func: &MlirFunc,
    ctx: &mut PtoContext,
) -> Result<Vec<String>, String> {
    // Pre-populate ctx with info about GM pointer args
    for arg in &func.args {
        if arg.is_gm {
            // We'll create tensor views on demand when we see the first load/store
            let _ = arg;
        }
    }

    let mut ops: Vec<String> = Vec::new();
    // store_map tracks: alloca_ssa → ptr_ssa stored into it.
    // Used to resolve llvm.load patterns back to the original ptr.
    let mut store_map: HashMap<String, String> = HashMap::new();

    // ── SiLU+Mul fusion pre-pass ──
    // Detect when silu result is immediately consumed by a mul.
    // Key: SSA of silu result → (index of silu line, index of mul line, mul_line copy)
    let silu_mul_fused = detect_silu_mul_pairs(body_lines);

    // ── K/N-blocked matmul operand pre-pass ──
    // Identify tile_load lines that feed a matmul requiring blocking;
    // these are handled specially: translate_load skips the full-shape
    // tload and only stashes tv_ssa + elem_offset in a `deferred` record
    // on the TileInfo, and translate_matmul emits the scf.for nest.
    let mut blocked_mm_loads = detect_blocked_matmul_loads(body_lines);
    // ── N-blocked silu_mul operand pre-pass (#67) ──
    // Same shape as the matmul pre-pass: identify tile_load lines that
    // feed a silu_mul whose 5-tile fused emit overflows the UB budget,
    // mark the gate / up loads to be deferred to the per-chunk loop.
    // We union the result into `blocked_mm_loads` since the load branch's
    // defer behaviour is identical (skip full-shape tload, stash a
    // DeferredMatmulOperand on the TileInfo). translate_silu_mul's blocked
    // path then reads `tile.deferred` to get tv_ssa + elem_offset, exactly
    // like translate_matmul_blocked does.
    let blocked_silu_loads = detect_blocked_silu_mul_loads(body_lines, &silu_mul_fused);
    let blocked_arg_loads = detect_blocked_argminmax_loads(body_lines);
    let gqa_loads = detect_gqa_loads(body_lines);
    let blocked_arg_loads_any = !blocked_arg_loads.is_empty();
    for (idx, role) in blocked_silu_loads.into_iter() {
        // Only insert if not already present from the matmul pre-pass; if
        // a load somehow feeds both, the matmul label wins (its defer
        // requirements are stricter).
        blocked_mm_loads.entry(idx).or_insert(role);
    }

    for (i, line) in body_lines.iter().enumerate() {
        let line = line.trim();
        // Two spellings of the same f32 intrinsics reach this backend: the
        // `_f32` family and a bare `_f` family (__tile_load_f, __tile_silu_f,
        // __tile_mul_f, ...) that the cuTile-derived kernels emit. Dispatch
        // below is a chain of substring tests, and `__tile_load_f` is a PREFIX
        // of `__tile_load_f32` -- so matching the short form directly would
        // make correctness depend on arm order. Canonicalize instead, once,
        // before any dispatch.
        //
        // Getting this wrong is quiet rather than loud: an unmatched intrinsic
        // falls through to a `// unhandled:` comment, which leaves a valid but
        // EMPTY kernel that ptoas assembles without complaint. silu_mul and
        // rope_probe looked like passes for exactly that reason.
        let canon = canonicalize_f_suffix(line);
        let line: &str = &canon;

        if line.is_empty()
            || line.ends_with(':')
            || line == "llvm.return"
            || line.contains("__tile_pipe_barrier")
            // llvm.mlir.addressof lines load function pointers for indirect calls;
            // the actual call site is the subsequent llvm.call line, so skip these.
            || line.contains("llvm.mlir.addressof")
        {
            continue;
        }

        // Skip mul lines that have been fused with a preceding silu
        if silu_mul_fused.values().any(|&(_, mul_idx)| mul_idx == i) {
            continue;
        }

        // Track integer and float constants so we can resolve SSA names like %12 → 1024.
        //
        // Pattern: llvm.mlir.constant(N : iXX) : iXX
        //   %9 = llvm.mlir.constant(1 : i32) : i32  → ctx.const_map[%9] = 1
        //   %eps = llvm.mlir.constant(1.0e-5 : f32) : f32  → ctx.float_const_map[%eps] = "1.0e-5"
        if line.contains("llvm.mlir.constant(") && !line.contains("!llvm.ptr") {
            if let Some(result) = extract_result_ssa(line) {
                if let Some(open) = line.find("llvm.mlir.constant(") {
                    let rest = &line[open + "llvm.mlir.constant(".len()..];
                    // Extract the value string up to the type annotation
                    let val_str: String = rest
                        .chars()
                        .take_while(|c| *c != ' ' && *c != ')')
                        .collect();
                    if line.contains(": f32") || line.contains(": f64") {
                        // Float constant
                        ctx.float_const_map.insert(result, val_str);
                    } else {
                        // Integer constant
                        let n_str: String =
                            val_str.chars().take_while(|c| c.is_ascii_digit()).collect();
                        if let Ok(n) = n_str.parse::<u32>() {
                            ctx.const_map.insert(result, n);
                        }
                    }
                }
            }
            continue;
        }
        // Pattern: llvm.bitcast of integer → propagate constant value.
        //   %10 = llvm.bitcast %9 : i32 to i32
        if line.contains("llvm.bitcast") && !line.contains("!llvm.ptr") {
            if let Some(result) = extract_result_ssa(line) {
                if let Some(pos) = line.find("llvm.bitcast ") {
                    let rest = line[pos + "llvm.bitcast ".len()..].trim();
                    let src = rest.split_whitespace().next().unwrap_or("");
                    if let Some(n) = ctx.const_map.get(src).copied() {
                        ctx.const_map.insert(result, n);
                    }
                }
            }
            continue;
        }

        // Track pointer aliases so we can resolve derived GM pointers.
        //
        // Pattern 1: getelementptr — result is an offset of the source ptr.
        //   %7 = llvm.getelementptr %arg0[%4] : (!llvm.ptr<1>, ...) -> !llvm.ptr<1>, f32
        if line.contains("llvm.getelementptr") && line.contains("!llvm.ptr<1>") {
            if let Some(result) = extract_result_ssa(line) {
                // source is the first argument: `%arg0[%4]` or `%arg0`
                // Strip any `[...]` subscript to get just the base ptr SSA.
                if let Some(open) = line.find("llvm.getelementptr ") {
                    let rest = line[open + "llvm.getelementptr ".len()..].trim();
                    let raw = rest
                        .split_whitespace()
                        .next()
                        .unwrap_or("")
                        .trim_matches(',');
                    // Extract index SSA from subscript: "%arg0[%4]" → index="%4"
                    let (src, idx_ssa) = if let Some(bracket) = raw.find('[') {
                        let base = &raw[..bracket];
                        let after = &raw[bracket + 1..];
                        let idx = after.trim_end_matches(']').trim();
                        (base, Some(idx.to_string()))
                    } else {
                        (raw, None)
                    };
                    ctx.ptr_aliases.insert(result.clone(), src.to_string());
                    // If the index is a known constant, record the element offset.
                    // IMPORTANT: only use const_map here — parse_const_arg("%2214")
                    // would misinterpret an SSA name as the literal integer 2214,
                    // producing wildly wrong partition_view offsets for runtime
                    // indices like bid*rows*cols.
                    if let Some(idx) = idx_ssa {
                        if let Some(&off) = ctx.const_map.get(idx.trim()) {
                            if off > 0 {
                                ctx.gep_offsets.insert(result, off);
                            }
                        }
                    }
                }
            }
            continue;
        }

        // Pattern 2: store !llvm.ptr<1> value into a local alloca.
        //   llvm.store %7, %6 {alignment = ...} : !llvm.ptr<1>, !llvm.ptr
        if line.starts_with("llvm.store") && line.contains("!llvm.ptr<1>") {
            // llvm.store %val, %dest ... : !llvm.ptr<1>, !llvm.ptr
            let after_store = &line["llvm.store".len()..].trim_start();
            let parts: Vec<&str> = after_store.split(',').collect();
            if parts.len() >= 2 {
                let val = parts[0].trim().to_string();
                let dest = parts[1]
                    .trim()
                    .split_whitespace()
                    .next()
                    .unwrap_or("")
                    .to_string();
                store_map.insert(dest, val);
            }
            continue;
        }

        // Pattern 3a: bitcast !llvm.ptr<1> → !llvm.ptr<1> — direct alias.
        //   %23 = llvm.bitcast %arg1 : !llvm.ptr<1> to !llvm.ptr<1>
        if line.contains("llvm.bitcast") && line.contains("!llvm.ptr<1> to !llvm.ptr<1>") {
            if let Some(result) = extract_result_ssa(line) {
                if let Some(pos) = line.find("llvm.bitcast ") {
                    let rest = line[pos + "llvm.bitcast ".len()..].trim();
                    let src = rest.split_whitespace().next().unwrap_or("");
                    ctx.ptr_aliases.insert(result, src.to_string());
                }
            }
            continue;
        }

        // Pattern 3: load !llvm.ptr<1> from alloca → alias to whatever was stored.
        //   %8 = llvm.load %6 {alignment = ...} : !llvm.ptr -> !llvm.ptr<1>
        if line.contains("llvm.load") && line.ends_with("!llvm.ptr<1>") {
            if let Some(result) = extract_result_ssa(line) {
                // find the source alloca (%6)
                if let Some(pos) = line.find("llvm.load ") {
                    let rest = line[pos + "llvm.load ".len()..].trim();
                    let src = rest
                        .split_whitespace()
                        .next()
                        .unwrap_or("")
                        .trim_matches('{');
                    let stored = store_map
                        .get(src)
                        .cloned()
                        .unwrap_or_else(|| src.to_string());
                    // Store the immediate alias (not the fully-resolved root) so that
                    // resolve_offset can still find GEP offsets recorded on intermediate
                    // SSA names (e.g. %gep → %arg0 with gep_offsets[%gep]=1024).
                    ctx.ptr_aliases.insert(result, stored);
                }
            }
            continue;
        }

        // get_block_idx — not directly representable in pure PTO-MLIR, emit comment
        if line.contains("get_block_idx") {
            ops.push(
                "// block index: see block_idx intrinsic (currently out-of-scope for ptoas)"
                    .to_string(),
            );
            continue;
        }

        // `pipelined_for(depth)` marker — consumed by the cpp emitter's
        // `detect_tiling_loop`. PTO ignores it because ptoas auto-inserts
        // cross-pipe sync during assembly.
        if line.contains("__tile_pipelined_for_begin") || line.contains("__tile_pipelined_for_end")
        {
            continue;
        }

        // tile.load f32
        if line.contains("__tile_load_f32") {
            let blocked = blocked_mm_loads.contains_key(&i)
                || blocked_arg_loads.contains(&i)
                || gqa_loads.contains(&i);
            translate_load(line, "f32", ctx, func, &mut ops, blocked)?;
            continue;
        }
        // tile.load f16
        if line.contains("__tile_load_f16") {
            // f16 matmul inputs must be deferred to the matmul emitter so
            // the tload lands in a CBUF/mat tile (not the default UB/vec).
            // CANN 8.5 cube cores don't support b16 GM→UB; a vec-tile tload
            // at f16 triggers a `copy_gm_to_ubuf_align_b16` target-feature
            // error in ccec. detect_blocked_matmul_loads returns `"A"` /
            // `"B"` for loads that directly feed a matmul.
            let blocked = blocked_mm_loads.contains_key(&i);
            translate_load(line, "f16", ctx, func, &mut ops, blocked)?;
            continue;
        }
        // tile.load i8 — same deferral rules as f16: inputs to an int8
        // matmul must land directly in CBUF/mat tiles (the K/N-blocked
        // emitter re-tloads per-block inside the loop).
        if line.contains("__tile_load_i8") {
            let blocked = blocked_mm_loads.contains_key(&i);
            translate_load(line, "i8", ctx, func, &mut ops, blocked)?;
            continue;
        }
        // tile.store f32
        if line.contains("__tile_store_f32") {
            translate_store(line, "f32", ctx, func, &mut ops)?;
            continue;
        }
        // tile.store f16
        if line.contains("__tile_store_f16") {
            translate_store(line, "f16", ctx, func, &mut ops)?;
            continue;
        }
        // tile.store i8
        if line.contains("__tile_store_i8") {
            translate_store(line, "i8", ctx, func, &mut ops)?;
            continue;
        }
        // tile.store i32 (raw cube accumulator, no dequant)
        if line.contains("__tile_store_i32") {
            translate_store(line, "i32", ctx, func, &mut ops)?;
            continue;
        }
        // tile.add f32
        if line.contains("__tile_add_f32") {
            translate_binary(line, "f32", "pto.tadd", ctx, &mut ops)?;
            continue;
        }
        // tile.mul f32
        if line.contains("__tile_mul_f32") {
            translate_binary(line, "f32", "pto.tmul", ctx, &mut ops)?;
            continue;
        }
        // tile.add f16
        if line.contains("__tile_add_f16") {
            translate_binary(line, "f16", "pto.tadd", ctx, &mut ops)?;
            continue;
        }
        // tile.mul f16
        if line.contains("__tile_mul_f16") {
            translate_binary(line, "f16", "pto.tmul", ctx, &mut ops)?;
            continue;
        }
        // tile.exp f32
        if line.contains("__tile_exp_f32") {
            translate_unary(line, "f32", "pto.texp", ctx, &mut ops)?;
            continue;
        }
        // tile.exp f16
        if line.contains("__tile_exp_f16") {
            translate_unary(line, "f16", "pto.texp", ctx, &mut ops)?;
            continue;
        }
        // tile.softmax f32 — decomposed into 5 reduction ops
        if line.contains("__tile_softmax_f32") {
            translate_softmax(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.softmax f16 — decomposed into 5 reduction ops
        if line.contains("__tile_softmax_f16") {
            translate_softmax(line, "f16", ctx, &mut ops)?;
            continue;
        }
        // tile.matmul f32
        if line.contains("__tile_matmul_f32") {
            translate_matmul(line, ctx, &mut ops)?;
            continue;
        }
        // tile.sub f32
        if line.contains("__tile_sub_f32") {
            translate_binary(line, "f32", "pto.tsub", ctx, &mut ops)?;
            continue;
        }
        // tile.div f32
        if line.contains("__tile_div_f32") {
            translate_binary(line, "f32", "pto.tdiv", ctx, &mut ops)?;
            continue;
        }
        // tile.neg f32
        if line.contains("__tile_neg_f32") {
            translate_unary(line, "f32", "pto.tneg", ctx, &mut ops)?;
            continue;
        }
        // tile.reduce_max f32 — row-wise max
        if line.contains("__tile_reduce_max_f32") {
            translate_unary(line, "f32", "pto.trowmax", ctx, &mut ops)?;
            continue;
        }
        // tile.reduce_sum f32 — row-wise sum
        if line.contains("__tile_reduce_sum_f32") {
            translate_row_sum(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.scale f32 — scalar multiply (treated as unary with scalar operand)
        if line.contains("__tile_scale_f32") {
            // NOT translate_unary: scale carries an f32 scalar BETWEEN src and the
            // extents, which normalize_tile_call_args cannot express. See translate_scale.
            translate_scale(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.silu f32 — SiLU(x) = x * sigmoid(x), with optional SiLU+Mul fusion
        if line.contains("__tile_silu_f32") {
            if let Some(result_ssa) = extract_result_ssa(line) {
                if let Some(&(_, mul_idx)) = silu_mul_fused.get(&result_ssa) {
                    let mul_line = body_lines[mul_idx].trim();
                    translate_silu_mul(line, mul_line, "f32", ctx, &mut ops)?;
                    continue;
                }
            }
            translate_silu(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.silu f16, with optional SiLU+Mul fusion
        if line.contains("__tile_silu_f16") {
            if let Some(result_ssa) = extract_result_ssa(line) {
                if let Some(&(_, mul_idx)) = silu_mul_fused.get(&result_ssa) {
                    let mul_line = body_lines[mul_idx].trim();
                    translate_silu_mul(line, mul_line, "f16", ctx, &mut ops)?;
                    continue;
                }
            }
            translate_silu(line, "f16", ctx, &mut ops)?;
            continue;
        }
        // tile.cast bf16→f32
        if line.contains("__tile_cast_bf16_f32") {
            translate_cast(line, "bf16", "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.matmul_transposed f32 — C = A * B^T via tmatmul with transposed flag
        if line.contains("__tile_matmul_transposed_f32") {
            translate_matmul_transposed(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.matmul_transposed f16
        if line.contains("__tile_matmul_transposed_f16") {
            translate_matmul_transposed(line, "f16", ctx, &mut ops)?;
            continue;
        }
        // tile.attention_gqa f32 — Grouped-Query Attention
        if line.contains("__tile_attention_gqa_f32") {
            translate_attention_gqa(line, ctx, &mut ops)?;
            continue;
        }
        // tile.attention_causal f32 — REJECTED, deliberately and loudly.
        //
        // The causal op exists so a backend can skip above-diagonal work
        // instead of computing and masking it (the "monotone-predicate block
        // elision" pattern). Neither half of that is expressible in this
        // emitter's current attention shape:
        //
        //   * `translate_attention` emits ONE `pto.tmatmul` covering the whole
        //     S×S score matrix, so there are no per-block ops to drop. The
        //     elision needs a *blocked* score pipeline (a tmatmul per (i,j)
        //     block pair, emitted only for j <= i, with the softmax
        //     row-statistics accumulated across the surviving blocks).
        //   * There is no select/where primitive in the PTO op set
        //     (tadd/tmul/trowmax/... only), so even the fallback of masking
        //     after a dense matmul would need a materialized triangular -inf
        //     bias tile — which is precisely the work this op exists to avoid.
        //
        // This MUST be an explicit error: unrecognized `llvm.call` lines fall
        // through to the "emit as comment" arm at the bottom of this loop, so
        // staying silent would produce a kernel that never computes attention
        // at all and stores an undefined output tile.
        if line.contains("__tile_attention_causal_f32") {
            return Err(
                "attention_causal: no PTO lowering. The causal elision needs a \
                 blocked score pipeline (one tmatmul per (i,j) block, emitted \
                 only for j <= i, with row max/sum accumulated across blocks); \
                 translate_attention currently emits a single whole-S×S \
                 tmatmul, and the PTO op set has no select primitive for a \
                 masking fallback. Use __tile_attention_f32 for full attention."
                    .to_string(),
            );
        }
        // tile.attention f32 — fused Q@K^T → scale → softmax → @V
        // Decomposed into: matmul + scale + softmax_5ops + matmul
        // Sink variant first: DS4-Flash carries attn_sinks[64] per layer, one
        // extra logit per head that joins the softmax denominator with no
        // value vector. Checked before the plain form; the names are distinct
        // so neither substring-matches the other.
        // Batched form first: its name contains the per-head one as a substring.
        // The kq form before THAT, for the same reason.
        if line.contains("__tile_attention_sink_batched_kq_f32") {
            translate_attention_sink_batched_kq(line, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_attention_partial_batched_f32") {
            translate_attention_partial_batched(line, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_attention_sink_batched_f32") {
            translate_attention_sink_batched(line, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_attention_sink_f32") {
            translate_attention(line, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_attention_f32") {
            translate_attention(line, ctx, func, &mut ops)?;
            continue;
        }
        // Integer bitwise ops with an immediate, on si8 tiles. These are the
        // primitives an in-kernel 4-bit unpack needs: MXFP4 packs two weights per
        // byte, so extracting them is a mask and a shift. The ISA has TANDS_IMPL /
        // TSHRS_IMPL / TSHLS_IMPL for a2a3; nothing emitted them before.
        //
        // Note si8 rather than an unsigned type: `>>` on a signed tile is an
        // ARITHMETIC shift and sign-extends, so the high nibble is recovered as
        // tands(tshrs(x, 4), 0x0F) — the mask strips whatever the shift extended.
        if line.contains("__tile_ands_i8") {
            translate_bitwise_imm_i8(line, "pto.tands", ctx, &mut ops)?;
            continue;
        }
        if line.contains("__tile_shrs_i8") {
            translate_bitwise_imm_i8(line, "pto.tshrs", ctx, &mut ops)?;
            continue;
        }
        if line.contains("__tile_shls_i8") {
            translate_bitwise_imm_i8(line, "pto.tshls", ctx, &mut ops)?;
            continue;
        }
        // tile.transpose f32
        if line.contains("__tile_transpose_f32") {
            translate_transpose(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.rsqrt f32
        if line.contains("__tile_rsqrt_f32") {
            translate_rsqrt(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.log f32
        if line.contains("__tile_log_f32") {
            translate_log(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.sigmoid f32 — decomposed: neg → exp → adds(1) → divs(1)
        if line.contains("__tile_sigmoid_f32") {
            translate_sigmoid(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.clamp f32 — clamp to [min, max] via tmaxs + tmins
        if line.contains("__tile_clamp_f32") {
            translate_clamp(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.cast f32→f16
        if line.contains("__tile_cast_f32_f16") {
            translate_cast(line, "f32", "f16", ctx, &mut ops)?;
            continue;
        }
        // tile.cast f16→f32
        if line.contains("__tile_cast_f16_f32") {
            translate_cast(line, "f16", "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.cast i8→f32 (int8 dequant primitive for q8_0; PTO uses i8 natively in tmatmul)
        if line.contains("__tile_cast_i8_f32") {
            translate_cast(line, "i8", "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.unpack q4 low/high nibble (MXFP4 / q4_K / q5_K dequant): widen the
        // packed bytes to i32 lanes, then mask/shift there. These two previously
        // lowered to a tmov passthrough plus a comment asserting the mask, which
        // compiled but performed neither the mask nor the shift.
        if line.contains("__tile_unpack_q4_lo") {
            translate_unpack_q4_pto(line, false, ctx, &mut ops)?;
            continue;
        }
        if line.contains("__tile_unpack_q4_hi") {
            translate_unpack_q4_pto(line, true, ctx, &mut ops)?;
            continue;
        }
        // MXFP4 code -> 2*value, evaluated arithmetically (this ISA has no per-lane
        // LUT: tgatherb is a 32-byte block gather, tgather is mask-pattern only).
        if line.contains("__tile_mxfp4_value_f32") {
            translate_mxfp4_value_pto(line, ctx, &mut ops)?;
            continue;
        }
        // tile.unpack q4_K scale/min (6-bit kmask decode: 12 bytes -> 8 (sc,mn)).
        if line.contains("__tile_unpack_q4k_scale_min") {
            translate_cast(line, "u8", "f32", ctx, &mut ops)?;
            ops.push("// q4_K scale/min 6-bit decode (q4k_get_scale_min)".to_string());
            continue;
        }
        // tile.slice f32 — extract sub-tile via partition_view with offset
        // tile.partition_cell f32 — cuTile's `partition(shape).load([i,j])`.
        // Lowers to PTO's own partition_view, which is the native counterpart: it takes
        // explicit offsets and sizes, so the cell's footprint is expressed directly rather
        // than emulated. Disjointness of distinct (i,j) is thm:partdisj, established before
        // codegen, so no runtime aliasing check is emitted.
        // The REAL rotation, and the only one of the three rope forms that is.
        // Tested before the others: neither `__tile_rope_f32` nor
        // `__tile_rope_inplace_f32` is a substring of this name, but keeping it
        // first makes the precedence explicit rather than incidental.
        if line.contains("__tile_rope_halves_f32") {
            translate_rope_halves_pto(line, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_rope_inplace_f32") {
            translate_rope_inplace(line, "f32", ctx, &mut ops)?;
            continue;
        }
        if line.contains("__tile_gate_up_silu_f16") {
            translate_gate_up_silu(line, "f16", ctx, &mut ops)?;
            continue;
        }
        if line.contains("__tile_rms_norm_mul_f32") {
            translate_rms_norm_mul(line, "f32", ctx, &mut ops)?;
            continue;
        }
        if line.contains("__tile_argmin_f32") {
            translate_row_argminmax(line, "pto.trowargmin", "f32", ctx, &mut ops)?;
            continue;
        }
        // UNCONDITIONAL, like argmin above. This used to be gated on
        // `blocked_arg_loads_any`, so only the blocked case got `pto.trowargmax` and every
        // other shape fell through to a `trowmax` + `tmov` decomposition that returned row
        // MAXIMA where the caller asked for INDICES, carrying a "TODO: implement index scan"
        // in the emitted module. ptoas has had `pto.trowargmax` all along (alongside
        // trowargmin/`*r`/`*z` variants), and argmin was already using its twin correctly,
        // so the gate was not protecting anything — it was choosing the wrong op for the
        // common case. The sibling `translate_sample_top_p_pto` REFUSES exactly this
        // pattern, and names argmax's real lowering while doing it.
        if line.contains("__tile_argmax_f32") {
            translate_row_argminmax(line, "pto.trowargmax", "f32", ctx, &mut ops)?;
            continue;
        }
        // Fused matvec: no PTO op, lowered as tmul + trowsum.
        if line.contains("__tile_matvec_f16") {
            translate_matvec(line, "f16", ctx, &mut ops)?;
            continue;
        }
        if line.contains("__tile_matvec_f32") {
            translate_matvec(line, "f32", ctx, &mut ops)?;
            continue;
        }
        if line.contains("__tile_partition_cell_f32") {
            translate_partition_cell(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // The _mut form is a store DESTINATION, not a load source: it writes a tile INTO
        // cell (i,j). Routing it through the read path emitted a tload and silently dropped
        // the write. partition_disjoint is what makes several such stores to distinct cells
        // safe with no runtime aliasing check -- the obligation cuTile discharges with
        // `unsafe` at all 26 of its sites.
        if line.contains("__tile_partition_cell_mut_f32") {
            translate_partition_cell_store(line, "f32", ctx, &mut ops)?;
            continue;
        }
        if line.contains("__tile_partition_cell_mut_f16") {
            translate_partition_cell_store(line, "f16", ctx, &mut ops)?;
            continue;
        }
        if line.contains("__tile_partition_cell_f16") {
            translate_partition_cell(line, "f16", ctx, &mut ops)?;
            continue;
        }
        // Partition CREATION. Must precede nothing in particular, but note the
        // perm test comes first: "__tile_partition_perm_f16" also contains
        // "__tile_partition_", so a looser test would swallow it.
        // The dispatch-grid block index. Both backends treat this as implicit:
        // MSL skips it because the grid supplies it at launch, and here cells
        // resolve to compile-time offsets, so the value is consumed by
        // resolve_const at the partition_cell call rather than materialized.
        // Emitting nothing is correct; emitting a `// unhandled:` comment left
        // an empty kernel that ptoas would happily assemble.
        if line.contains("__tile_block_id") {
            continue;
        }
        if line.contains("__tile_partition_perm_f16") {
            translate_partition(line, "f16", true, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_partition_perm_f32") {
            translate_partition(line, "f32", true, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_partition_f16") {
            translate_partition(line, "f16", false, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_partition_f32") {
            translate_partition(line, "f32", false, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_slice_f32") {
            translate_slice(line, "f32", ctx, func, &mut ops)?;
            continue;
        }
        // tile.concat f32 — concatenate two tiles along columns
        if line.contains("__tile_concat_f32") {
            translate_concat(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.scatter f32 — no PTO equivalent
        if line.contains("__tile_scatter_f32") {
            translate_scatter(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.gather f32 — no PTO equivalent
        if line.contains("__tile_gather_f32") {
            translate_gather(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.arith_progression i32 — emits pto.tci (iota for sort indices).
        if line.contains("__tile_arith_progression_i32") {
            translate_arith_progression(line, ctx, &mut ops)?;
            continue;
        }
        // tile.init_sort_buf f32 — emits pto.tfillpad (sentinel pad to BLOCK boundary).
        if line.contains("__tile_init_sort_buf_f32") {
            translate_init_sort_buf(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.sort32 f32 — emits pto.tsort32 (vbitsort, output is 2× width [val,idx] pairs).
        if line.contains("__tile_sort32_f32") {
            translate_tile_sort(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.mrgsort2 f32 — emits pto.tmrgsort 2-way (merges two 1×N sorted tiles).
        if line.contains("__tile_mrgsort2_f32") {
            translate_merge_sort(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.gather_mask f32 — emits pto.tgather (mask-pattern form, lane select).
        if line.contains("__tile_gather_mask_f32") {
            translate_gather_mask(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.topk f32 — no PTO equivalent
        if line.contains("__tile_topk_f32") {
            translate_topk(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.matmul f16
        if line.contains("__tile_matmul_f16") {
            translate_matmul_f16(line, ctx, &mut ops)?;
            continue;
        }
        // tile.matmul i8×i8→i32 with per-column f32 dequant → f16 GM
        if line.contains("__tile_matmul_i8_acc_i32_dequant_f16") {
            translate_matmul_i8(line, ctx, func, &mut ops)?;
            continue;
        }
        // tile.matmul i8×i8→i32, RAW accumulator (no dequant — the vector half
        // dequantises). Emits plain pto.tstore i32, so blockDim>1 is safe (no
        // c2v pipe to serialise). NOTE: check the dequant variant FIRST — this
        // substring is a prefix of it.
        if line.contains("__tile_matmul_i8_acc_i32") {
            translate_matmul_i8_raw(line, ctx, func, &mut ops)?;
            continue;
        }
        // tile.grouped_matmul_swiglu_quant — the fused single-launch w8a8 MoE
        // expert FFN seam (one cube + one vector func). Must be checked after
        // the plain i8 matmul substrings, though the name shares no prefix.
        if line.contains("__tile_grouped_matmul_swiglu_quant") {
            translate_grouped_matmul_swiglu_quant(line, ctx, func, &mut ops)?;
            continue;
        }

        // tile.fill
        if line.contains("__tile_fill_f32") || line.contains("__tile_fill_f16") {
            translate_fill(line, ctx, &mut ops)?;
            continue;
        }
        // tile.max (element-wise)
        if line.contains("__tile_max_f32") || line.contains("__tile_max_f16") {
            let dtype = if line.contains("f16") { "f16" } else { "f32" };
            translate_binary(line, dtype, "pto.tmax", ctx, &mut ops)?;
            continue;
        }
        // tile.rms_norm_rows — whole-kernel weighted RMSNorm over GM rows,
        // block-partitioned across AIV cores (one launch replaces a per-row
        // host launch loop; launch with blockDim = min(rows, 48)).
        if line.contains("__tile_rms_norm_rows_f32") {
            translate_rms_norm_rows_f32(line, ctx, &mut ops)?;
            continue;
        }
        // tile.add_rms_norm_rows — FUSED residual+RMSNorm over GM rows, the
        // shape real transformer blocks call (torch_npu.npu_add_rms_norm).
        // I/O dtype is in the intrinsic name; the reduction is always f32.
        if let Some(dt) = line
            .split("__tile_add_rms_norm_rows_")
            .nth(1)
            .and_then(|rest| rest.split('(').next())
            .map(|s| s.trim().to_string())
        {
            translate_add_rms_norm_rows(line, &dt, ctx, &mut ops)?;
            continue;
        }
        // tile.swiglu_quant_rows — the w8a8 GMM vector half over GM rows,
        // block-partitioned across AIV cores. Same motivation as the rms_norm
        // rows loop: the rows=1 form needed one launch PER ROW, which measured
        // as 89% of the chain's time at M=16 and was pure launch overhead.
        if line.contains("__tile_swiglu_quant_rows") {
            translate_swiglu_quant_rows(line, ctx, &mut ops)?;
            continue;
        }
        // tile.rms_norm
        if line.contains("__tile_rms_norm_f32") || line.contains("__tile_rms_norm_f16") {
            translate_rms_norm_pto(line, ctx, &mut ops)?;
            continue;
        }
        // tile.absmax_f32 — max of absolute values, broadcast to tile
        if line.contains("__tile_absmax_f32") {
            translate_absmax_pto(line, ctx, &mut ops)?;
            continue;
        }
        // tile.quantize_f32_i8 — round(src/scale) clamped to [-128,127]
        // tile.muls_ratio — scalar multiply by a rational constant num/den
        if line.contains("__tile_muls_ratio_f32") {
            translate_muls_ratio_pto(line, ctx, &mut ops)?;
            continue;
        }
        // tile.cvt — TRUE dtype convert via pto.tcvt (TCVT CAST_RINT).
        // Unlike __tile_cast_* (tmov passthrough, which ptoas lowers to a
        // REINTERPRET between differently-typed tiles — measured on 910C),
        // this converts values.
        if line.contains("__tile_cvt_f16_f32") {
            translate_cvt_pto(line, "f16", "f32", ctx, &mut ops)?;
            continue;
        }
        if line.contains("__tile_cvt_f16_si8") {
            translate_cvt_pto(line, "f16", "si8", ctx, &mut ops)?;
            continue;
        }
        if line.contains("__tile_cvt_f32_f16") {
            translate_cvt_pto(line, "f32", "f16", ctx, &mut ops)?;
            continue;
        }
        if line.contains("__tile_quantize_f32_i8") {
            translate_quantize_pto(line, ctx, &mut ops)?;
            continue;
        }
        // tile.dequantize_i8_f32 — src * scale (int8→f32)
        if line.contains("__tile_dequantize_i8_f32") {
            translate_dequantize_pto(line, ctx, &mut ops)?;
            continue;
        }
        // Phase 6 MTP ops — no native PTO equivalent; scalar loop decomposition
        // tile.sample_top_p f32 — nucleus sampling → (R,1) u32
        if line.contains("__tile_sample_top_p_f32") {
            translate_sample_top_p_pto(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.draft_verify f32 — acceptance probabilities → (R,1) f32
        if line.contains("__tile_draft_verify_f32") {
            translate_draft_verify_pto(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.token_accept f32 — select final tokens → (R,1) u32
        if line.contains("__tile_token_accept_f32") {
            translate_token_accept_pto(line, "f32", ctx, &mut ops)?;
            continue;
        }
        // tile.rope f32 — Rotary Position Embedding
        if line.contains("__tile_rope_f32") {
            translate_rope_pto(line, ctx, &mut ops)?;
            continue;
        }

        // DS4-Flash Q2 decode hot-path: MoE-routed block-quant matvec.
        // `__tile_mul_mv_id_q2_K_f32(src0s, src1, ids, dst, ne00, ne0)` —
        // routed-expert down-projection (block_q2_K weights). Lifted from the
        // Metal reference emit_mul_mv_id_q2_K_f32_msl; see translate_mul_mv_id_q2_K_pto.
        if line.contains("__tile_mul_mv_id_q2_K_f32") {
            translate_mul_mv_id_q2_K_pto(line, ctx, func, &mut ops)?;
            continue;
        }
        // DS4-Flash signal path: Q8_0 matvec (attn-proj / shared-expert / output).
        // `__tile_mul_mv_id_q8_0_f32(src0s, src1, ids, dst, ne00, ne0)`.
        // Per-BLOCK scale variant. The plain form reads sd as [ne0 x ne00] f32 —
        // one scale per WEIGHT — which costs 4 bytes per weight in global memory and
        // makes full residency impossible (see the plan's memory review: 1332 GiB
        // against 980 GiB of HBM across all 16 chips). This form reads [ne0 x nb],
        // one scale per 32-weight block, which is what the format actually stores.
        if line.contains("__tile_mul_mv_id_q8_0_blk_f32") {
            translate_mul_mv_id_q8_0_blk_pto(line, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_mul_mv_id_q8_0_f32") {
            translate_mul_mv_id_q8_0_pto(line, ctx, func, &mut ops)?;
            continue;
        }
        // DS4-Flash MXFP4 matvec. Deliberately routed through the Q8_0 lowering
        // rather than given its own: MXFP4's 16 code points are all half-integers,
        // so (value*2) is an exact int8 and the compensating half folds into the
        // block scale, leaving `dst = SUM i8 * (d/2) * x` — bit-for-bit the shape
        // Q8_0 already lowers and that already RUNS on the NPU. Proven exact by
        // ds4_engine mxfp4_folds_exactly_into_int8_times_half_scale.
        //
        // The host precompute therefore feeds si8 = value*2 and the per-element
        // scale = d/2, the same contract IQ2_XXS uses. Emitting a second, parallel
        // lowering would be duplicate surface with no numerical difference.
        // PACKED 4-bit form: unpacks in-kernel from repacked nibble planes instead of
        // taking host-expanded int8, halving the weight plane. Matched BEFORE the
        // folded name, which is a prefix of this one.
        // MXFP4 4-bit -> pre-scaled f16 slab, so the cube can accumulate over the whole
        // K at prefill. Matched before the matvec names below.
        // The e8m0 variant first: its name CONTAINS the plain one, so the order is load-bearing.
        if line.contains("__tile_mxfp4_unpack_f16_e8m0") {
            translate_mxfp4_unpack_f16_pto(line, true, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_mxfp4_unpack_f16") {
            translate_mxfp4_unpack_f16_pto(line, false, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_mxfp4_e8m0_to_f32") {
            translate_mxfp4_e8m0_to_f32_pto(line, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_mul_mv_id_mxfp4_pk_f32") {
            translate_mul_mv_id_mxfp4_pk_pto(line, ctx, func, &mut ops)?;
            continue;
        }
        if line.contains("__tile_mul_mv_id_mxfp4_f32") {
            translate_mul_mv_id_q8_0_pto(line, ctx, func, &mut ops)?;
            continue;
        }
        // DS4-Flash routed gate/up: IQ2_XXS matvec via host-precompute int8 path.
        // `__tile_mul_mv_id_iq2_xxs_f32(src0s, src1, ids, dst, ne00, ne0)`.
        if line.contains("__tile_mul_mv_id_iq2_xxs_f32") {
            translate_mul_mv_id_iq2_xxs_pto(line, ctx, func, &mut ops)?;
            continue;
        }

        // Unrecognized llvm calls: emit as comment
        if line.contains("llvm.call") || line.contains("llvm.") {
            ops.push(format!("// unhandled: {}", line));
        }
    }

    Ok(ops)
}

// ---------------------------------------------------------------------------
// Per-op translators
// ---------------------------------------------------------------------------

/// `%res = llvm.call @__tile_load_f32(%gm, %rows, %cols) : ...`
/// → make_tensor_view + partition_view + alloc_tile + tload
fn translate_load(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
    defer_for_blocked_matmul: bool,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("tile_load: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("tile_load: cannot parse args in: {}", line))?;
    let gm_arg = args.first().ok_or("tile_load: missing gm arg")?.trim();
    // (gm, rows, cols) is rank-2; (gm, n) is the rank-1 vector form the
    // cuTile-derived kernels emit. Reading rank-1 with rank-2 positions left
    // cols = 0, i.e. a zero-sized tile that every downstream shape inherited.
    let (rows, cols) = if args.len() >= 3 {
        (
            ctx.resolve_const(args[1].trim()),
            ctx.resolve_const(args[2].trim()),
        )
    } else {
        (1, ctx.resolve_const(args.get(1).map(|s| s.as_str()).unwrap_or("0")))
    };

    // Resolve gm_arg → original GM func arg (following ptr_aliases chain)
    let elem_offset = ctx.resolve_offset(gm_arg);
    let resolved = ctx.resolve_ptr(gm_arg);
    let gm_name = resolve_gm_name(&resolved, func);

    // tensor_view — always emit (needed for both blocked and unblocked paths)
    let tv_ssa = ctx.get_or_make_tv(&gm_name, rows, cols, dtype, ops);

    if defer_for_blocked_matmul {
        // Don't materialise a full-shape vec tile or emit tload — the
        // full shape would overflow UB/CBUF/L0 caps at DeepSeek shapes.
        // translate_matmul will emit per-block partition_view + tload
        // inside its scf.for nest using `tv_ssa` + `elem_offset`.
        //
        // We still insert a placeholder TileInfo so downstream lookups
        // succeed; translate_matmul reads `deferred` instead of `pv_ssa`
        // / `ssa` for these tiles.
        ctx.use_size(rows);
        ctx.use_size(cols);
        let gm_name_clone = gm_name.clone();
        ctx.tiles.insert(
            result_ssa,
            TileInfo {
                ssa: String::new(), // no full-shape alloc — placeholder
                rows,
                cols,
                dtype: dtype.to_string(),
                tb_type: String::new(),
                pv_ssa: None,
                gm_name: Some(gm_name),
                deferred: Some(DeferredMatmulOperand {
                    tv_ssa,
                    elem_offset,
                    gm_name: gm_name_clone,
                }),
            },
        );
        return Ok(());
    }

    // partition_view — use GEP-derived element offset if available
    let pv_ssa = ctx.make_pv(&tv_ssa, rows, cols, dtype, elem_offset, ops);
    // alloc_tile
    let tb_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);
    // record pv association for tstore later
    {
        let ti = ctx.tiles.get_mut(&result_ssa).unwrap();
        ti.pv_ssa = Some(pv_ssa.clone());
        ti.gm_name = Some(gm_name.clone());
    }

    let tb_ty = tile_buf_type(rows, cols, dtype);
    let ptv_ty = ptv_type(rows, cols, dtype);
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        pv_ssa, ptv_ty, tb_ssa, tb_ty
    ));

    Ok(())
}

/// `llvm.call @__tile_store_f32(%gm, %buf, %rows, %cols) : ...`
/// → partition_view for output + tstore
fn translate_store(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("tile_store: cannot parse args in: {}", line))?;
    let gm_arg = args.first().ok_or("tile_store: missing gm arg")?.trim();
    let buf_ssa = args.get(1).ok_or("tile_store: missing buf arg")?.trim();
    // (gm, buf, rows, cols) rank-2 vs (gm, buf, n) rank-1 -- see translate_load.
    let (arg_rows, arg_cols) = if args.len() >= 4 {
        (
            ctx.resolve_const(args[2].trim()),
            ctx.resolve_const(args[3].trim()),
        )
    } else {
        (1, ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0")))
    };
    // The length argument describes the operand the kernel was working on, NOT
    // necessarily the tile being stored. After a row reduction they differ:
    // matvec ends `store(%arg2, %d, %n)` with n = 256 while %d holds a single
    // reduced value, and emitting a 1x256 destination made ptoas reject the
    // store ("dst static element count (256) to match src valid_shape ... (1)").
    // Trust the tile's own shape when we know it.
    // Narrow: only a ROW REDUCTION (cols collapsed to 1) may override, and only
    // when the tile is genuinely smaller. Blocked matmul deliberately stores a
    // tile whose shape differs from the destination view and handles that
    // itself further down, so a broad "trust the tile" rule broke it.
    let (rows, cols) = match ctx.get_tile(buf_ssa) {
        Some(t) if t.cols == 1 && arg_cols > 1 && t.rows * t.cols < arg_rows * arg_cols => {
            (t.rows, t.cols)
        }
        _ => (arg_rows, arg_cols),
    };

    let elem_offset = ctx.resolve_offset(gm_arg);
    let resolved = ctx.resolve_ptr(gm_arg);
    // The destination may be a partition VIEW rather than a raw pointer: split-half
    // RoPE stores into a cell of a mutable partition, so gm_arg is an SSA like %dlo.
    // resolve_gm_name falls back to the raw arg when it is not a function parameter,
    // which emitted `make_tensor_view %dlo` -- an undeclared SSA that ptoas rejects.
    // A view already knows the buffer it views, so prefer that.
    let gm_name = ctx
        .get_tile(gm_arg)
        .and_then(|t| t.gm_name.clone())
        .unwrap_or_else(|| resolve_gm_name(&resolved, func));

    // Blocked-matmul intercept: if this store is writing the result of a
    // matmul that translate_matmul_blocked deferred, emit the full K/N
    // scf.for nest inline here (where we finally know the output GM view).
    if ctx.matmul_result_stored_inline.contains(buf_ssa) {
        // The output GM is the caller's `output` pointer. Build its
        // tensor_view (shape M×N) and then emit the blocked nest.
        let pending = ctx
            .pending_blocked_matmuls
            .remove(buf_ssa)
            .ok_or_else(|| format!("tile_store: pending blocked matmul for {} missing", buf_ssa))?;
        if rows != pending.m || cols != pending.n {
            return Err(format!(
                "blocked matmul: store shape {}×{} != matmul result {}×{}",
                rows, cols, pending.m, pending.n
            ));
        }
        let out_tv_ssa = ctx.get_or_make_tv(&gm_name, pending.m, pending.n, dtype, ops);
        emit_blocked_matmul_loops(&out_tv_ssa, elem_offset, dtype, &pending, ctx, ops);
        return Ok(());
    }

    // Blocked-silu_mul intercept (#67): same shape as the matmul one — the
    // per-chunk scf.for is emitted here once we know the output GM view.
    if ctx.silu_mul_result_stored_inline.contains(buf_ssa) {
        let pending = ctx
            .pending_blocked_silu_muls
            .remove(buf_ssa)
            .ok_or_else(|| {
                format!(
                    "tile_store: pending blocked silu_mul for {} missing",
                    buf_ssa
                )
            })?;
        if rows != pending.rows || cols != pending.cols {
            return Err(format!(
                "blocked silu_mul: store shape {}×{} != silu_mul result {}×{}",
                rows, cols, pending.rows, pending.cols
            ));
        }
        let out_tv_ssa = ctx.get_or_make_tv(&gm_name, pending.rows, pending.cols, dtype, ops);
        emit_blocked_silu_mul_loops(&out_tv_ssa, elem_offset, dtype, &pending, ctx, ops);
        return Ok(());
    }

    let tile = ctx
        .get_tile(buf_ssa)
        .ok_or_else(|| format!("tile_store: unknown tile buf {}", buf_ssa))?
        .clone();

    // tensor_view for the output GM
    let tv_ssa = ctx.get_or_make_tv(&gm_name, rows, cols, dtype, ops);
    // partition_view for the output — use GEP-derived element offset if available
    let pv_ssa = ctx.make_pv(&tv_ssa, rows, cols, dtype, elem_offset, ops);

    let tb_ty = tile.tile_buf_type_str();
    // The pv was built with the store's target dtype (the GM dtype). If the
    // tile's dtype differs (e.g., f16 matmul registers its L0C acc as f32
    // under the result SSA — see translate_matmul_f16 for the rationale),
    // the tstore output clause must still spell the pv's physical dtype,
    // not the tile's. The hardware FixPipe path performs the implicit cast
    // during the L0C→GM DMA. Use the caller's `dtype` (the store dtype) to
    // name the pv's ptv type here.
    let ptv_ty = ptv_type(rows, cols, dtype);
    ops.push(format!(
        "pto.tstore ins({} : {}) outs({} : {})",
        tile.ssa, tb_ty, pv_ssa, ptv_ty
    ));

    Ok(())
}

/// Emit the K/N-blocked matmul scf.for nest.
///
/// Output shape in the generated MLIR matches the hand-validated
/// `/tmp/matmul_q_proj_m16.pto`:
/// ```text
/// scf.for %n_i = 0 to %N_ITERS step 1 {
///   %n_off = arith.muli %n_i, %Nb
///   scf.for %k_i = 0 to %K_ITERS step 1 {
///     %k_off = arith.muli %k_i, %Kb
///     %a_pt  = pto.partition_view %tv_a, offsets=[0, %k_off], sizes=[M, Kb]
///     pto.tload  a_pt → mat_a
///     pto.tmov   mat_a → a_left
///     %b_pt  = pto.partition_view %tv_b, offsets=[%k_off, %n_off], sizes=[Kb, Nb]
///     pto.tload  b_pt → mat_b
///     pto.tmov   mat_b → b_right
///     %is_first = arith.cmpi eq, %k_i, %c0
///     scf.if %is_first { pto.tmatmul     ins(a_left, b_right) outs(acc) }
///                 else { pto.tmatmul.acc ins(acc, a_left, b_right) outs(acc) }
///   }
///   %out_pt = pto.partition_view %tv_out, offsets=[0, %n_off], sizes=[M, Nb]
///   pto.tstore acc → out_pt
/// }
/// ```
fn emit_blocked_matmul_loops(
    tv_out_ssa: &str,
    out_elem_offset: u32,
    out_dtype: &str,
    p: &PendingBlockedMatmul,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) {
    // The A/B elem_offsets are from the matmul's operand tile_load calls.
    // For M=1 decode kernels without GEP, they're zero. For split-K or
    // batched dispatch they'd be non-zero. For now we assume zero; the
    // per-block partition_view offsets are the K/N iterators added to
    // the base offset. Non-zero base offsets are folded into the
    // partition_view via a fresh constant.
    let a_base_row = p.a_elem_offset / p.k; // A is M×K, so row = offset / K
    let a_base_col = p.a_elem_offset % p.k;
    let b_base_row = p.b_elem_offset / p.n; // B is K×N, so row = offset / N
    let b_base_col = p.b_elem_offset % p.n;
    let out_base_row = out_elem_offset / p.n;
    let out_base_col = out_elem_offset % p.n;
    ctx.use_size(a_base_row);
    ctx.use_size(a_base_col);
    ctx.use_size(b_base_row);
    ctx.use_size(b_base_col);
    ctx.use_size(out_base_row);
    ctx.use_size(out_base_col);
    ctx.use_size(p.kb);
    ctx.use_size(p.nb);
    ctx.use_size(p.n_iters);
    ctx.use_size(p.k_iters);

    // tv_* types spell the A/B/out GM dtypes. A/B use the operand dtypes
    // (lhs/rhs). Output pv uses the caller's store dtype — passed through
    // from `translate_store` (the store line declares the GM dtype). See
    // `emit_blocked_matmul_loops` signature change: `out_dtype` is the
    // store-site dtype, which may differ from `p.dtypes.dst` (e.g., f32
    // acc written to an f16 output GM — FixPipe casts during DMA).
    let tv_a_ty = tv_type(p.m, p.k, p.dtypes.lhs);
    let tv_b_ty = tv_type(p.k, p.n, p.dtypes.rhs);
    let tv_o_ty = tv_type(p.m, p.n, out_dtype);
    let pv_a_ty = ptv_type(p.m, p.kb, p.dtypes.lhs);
    let pv_b_ty = ptv_type(p.kb, p.nb, p.dtypes.rhs);
    let pv_o_ty = ptv_type(p.m, p.nb, out_dtype);
    let _ = (tv_a_ty, tv_b_ty, tv_o_ty); // types carried via caller ctx, variables used for symmetry

    // Outer N-loop — parallelised across AICores via get_block_idx/num.
    // Each AICore processes a strided subset of the N-block range, so
    // launching with blockDim=min(n_iters, num_aicores) maps 1 N-block per
    // core for n_iters <= 24; larger n_iters are round-robin'd.
    //
    // Lowering: `pto.get_block_idx : i64` → `get_block_idx()` in generated C++.
    // For n_iters==1 the outer scf.for is elided entirely: the hand-written
    // i8 probe showed that ptoas re-examines the Left tile's BLayout when an
    // outer scf.for is present, sometimes flipping RowMajor→ColMajor even if
    // the loop is degenerate (0..1). Emitting the K-loop directly at top
    // level matches the probe and keeps ptoas on the verified codepath.
    let (n_off_ssa, outer_indent) = if p.n_iters > 1 {
        let bi64_ssa = ctx.fresh_ssa();
        let bn64_ssa = ctx.fresh_ssa();
        let bi_ssa = ctx.fresh_ssa();
        let bn_ssa = ctx.fresh_ssa();
        ops.push(format!(
            "{} = \"pto.get_block_idx\"() : () -> i64",
            bi64_ssa
        ));
        ops.push(format!(
            "{} = \"pto.get_block_num\"() : () -> i64",
            bn64_ssa
        ));
        ops.push(format!(
            "{} = arith.index_cast {} : i64 to index",
            bi_ssa, bi64_ssa
        ));
        ops.push(format!(
            "{} = arith.index_cast {} : i64 to index",
            bn_ssa, bn64_ssa
        ));
        // Clamp the stride to >= 1. A zero step makes `i += step` a
        // NON-TERMINATING loop, which on device surfaces as "the aicore
        // execution times out" — a hang, not an error, and one that stresses
        // the chip until the runtime gives up. get_block_num() is not
        // guaranteed non-zero on every core of a mix (AIC+AIV) kernel, so the
        // emitter must not depend on it being sane.
        let bn_safe = ctx.fresh_ssa();
        ops.push(format!(
            "{} = arith.maxui {}, %c1 : index",
            bn_safe, bn_ssa
        ));
        ops.push(format!(
            "scf.for %n_i = {} to %c{} step {} {{",
            bi_ssa, p.n_iters, bn_safe
        ));
        let n_off_ssa = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = arith.muli %n_i, %c{} : index",
            n_off_ssa, p.nb
        ));
        (n_off_ssa, "  ")
    } else {
        // Degenerate single-block: fixed n_off = 0, no outer loop.
        ("%c0".to_string(), "")
    };

    // Pre-K-loop hoist for the degenerate n_iters==1 dequant case: emit the
    // partition_view for the output and the scale tile, plus the scale
    // tload + tmov-to-FB, BEFORE the K-loop body. This matches the probe
    // MLIR ordering (/tmp/smoke_i8_kv_proj_tmov3arg.acl.pto) that ptoas
    // lowered to working numerics on 910B2. Keeping the scale load inside
    // the N-loop (as the multi-block path does) changes TASSIGN offsets in
    // ptoas and corrupts the i8 matmul output. See memory
    // project_cann85_i8_emitter_numerics_blocker.md for the diff.
    let hoisted_scale: Option<(String, String, String)> = if p.n_iters == 1 {
        if let MatmulStoreKind::FixPipeDequant(dq) = &p.store_kind {
            let pv_scale_blk = ctx.fresh_ssa();
            ops.push(format!(
                "{} = pto.partition_view {}, offsets = [%c0, %c0], sizes = [%c1, %c{}] : {} -> {}",
                pv_scale_blk,
                dq.tv_scale_ssa,
                p.nb,
                tv_type(1, p.n, "ui64"),
                ptv_type(1, p.nb, "ui64"),
            ));
            ops.push(format!(
                "pto.tload ins({} : {}) outs({} : {})",
                pv_scale_blk,
                ptv_type(1, p.nb, "ui64"),
                dq.scale_mat_ssa,
                dq.scale_mat_ty,
            ));
            ops.push(format!(
                "pto.tmov ins({} : {}) outs({} : {})",
                dq.scale_mat_ssa, dq.scale_mat_ty, dq.scale_tile_ssa, dq.scale_tile_ty,
            ));
            Some((pv_scale_blk, String::new(), String::new()))
        } else {
            None
        }
    } else {
        None
    };

    // Inner K-loop.
    let k_indent = outer_indent; // body indent inside the optional outer N-loop
    let k_body_indent = format!("{}  ", k_indent);
    ops.push(format!(
        "{}scf.for %k_i = %c{} to %c{} step %c{} {{",
        k_indent, 0, p.k_iters, 1
    ));
    let k_off_ssa = ctx.fresh_ssa();
    ops.push(format!(
        "{}{} = arith.muli %k_i, %c{} : index",
        k_body_indent, k_off_ssa, p.kb
    ));

    // Per-block partition_view for A[0:M, k_off:k_off+Kb].
    let pv_a_blk = ctx.fresh_ssa();
    ops.push(format!(
        "{}{} = pto.partition_view {}, offsets = [%c{}, {}], sizes = [%c{}, %c{}] : {} -> {}",
        k_body_indent,
        pv_a_blk,
        p.tv_a_ssa,
        a_base_row,
        k_off_ssa,
        p.m,
        p.kb,
        tv_type(p.m, p.k, p.dtypes.lhs),
        pv_a_ty
    ));
    ops.push(format!(
        "{}pto.tload ins({} : {}) outs({} : {})",
        k_body_indent, pv_a_blk, pv_a_ty, p.mat_a_ssa, p.mat_a_ty
    ));
    ops.push(format!(
        "{}pto.tmov ins({} : {}) outs({} : {})",
        k_body_indent, p.mat_a_ssa, p.mat_a_ty, p.a_left_ssa, p.left_ty
    ));

    // Per-block partition_view for B[k_off:k_off+Kb, n_off:n_off+Nb].
    let pv_b_blk = ctx.fresh_ssa();
    ops.push(format!(
        "{}{} = pto.partition_view {}, offsets = [{}, {}], sizes = [%c{}, %c{}] : {} -> {}",
        k_body_indent,
        pv_b_blk,
        p.tv_b_ssa,
        k_off_ssa,
        n_off_ssa,
        p.kb,
        p.nb,
        tv_type(p.k, p.n, p.dtypes.rhs),
        pv_b_ty
    ));
    ops.push(format!(
        "{}pto.tload ins({} : {}) outs({} : {})",
        k_body_indent, pv_b_blk, pv_b_ty, p.mat_b_ssa, p.mat_b_ty
    ));
    ops.push(format!(
        "{}pto.tmov ins({} : {}) outs({} : {})",
        k_body_indent, p.mat_b_ssa, p.mat_b_ty, p.b_right_ssa, p.right_ty
    ));

    // scf.if %k_i == 0 { tmatmul } else { tmatmul.acc }
    let is_first = ctx.fresh_ssa();
    ops.push(format!(
        "{}{} = arith.cmpi eq, %k_i, %c{} : index",
        k_body_indent, is_first, 0
    ));
    ops.push(format!("{}scf.if {} {{", k_body_indent, is_first));
    ops.push(format!(
        "{}  pto.tmatmul ins({}, {} : {}, {}) outs({} : {})",
        k_body_indent, p.a_left_ssa, p.b_right_ssa, p.left_ty, p.right_ty, p.acc_ssa, p.acc_ty
    ));
    ops.push(format!("{}}} else {{", k_body_indent));
    ops.push(format!(
        "{}  pto.tmatmul.acc ins({}, {}, {} : {}, {}, {}) outs({} : {})",
        k_body_indent,
        p.acc_ssa,
        p.a_left_ssa,
        p.b_right_ssa,
        p.acc_ty,
        p.left_ty,
        p.right_ty,
        p.acc_ssa,
        p.acc_ty
    ));
    ops.push(format!("{}}}", k_body_indent));
    ops.push(format!("{}}}", k_indent)); // close K-loop

    // Only the `Plain` arm stores from the cube. Both c2v arms hand the
    // accumulator to the vector half, which owns the output view and the store,
    // so materialising an output partition_view here would be dead.
    match &p.store_kind {
        MatmulStoreKind::FixPipeDequant(dq) => {
            // int8 dequant path. ptoas 0.58 removed `pto.tstore_fp`, so the
            // per-column dequant can no longer fold into the L0C→GM DMA; it folds
            // into the cube→vector transfer instead. Load the 1×Nb slice of the
            // per-column ui64-packed scale inside the N-loop. CANN 8.5 ptoas
            // rejects a direct tload→Scaling, so hop via L0B-Mat: tload
            // GM→Mat(ui64,none_box), then tmov Mat→Scaling via TMovToFb (which
            // requires ui64 DstType and Rows=1).
            if hoisted_scale.is_none() {
                let pv_scale_blk = ctx.fresh_ssa();
                ops.push(format!(
                    "{}{} = pto.partition_view {}, offsets = [%c0, {}], sizes = [%c1, %c{}] : {} -> {}",
                    k_indent,
                    pv_scale_blk,
                    dq.tv_scale_ssa,
                    n_off_ssa,
                    p.nb,
                    tv_type(1, p.n, "ui64"),
                    ptv_type(1, p.nb, "ui64"),
                ));
                // GM → L0B-Mat (ui64).
                ops.push(format!(
                    "{}pto.tload ins({} : {}) outs({} : {})",
                    k_indent,
                    pv_scale_blk,
                    ptv_type(1, p.nb, "ui64"),
                    dq.scale_mat_ssa,
                    dq.scale_mat_ty,
                ));
                // Mat → FB-Scaling (ui64) via TMovToFb.
                ops.push(format!(
                    "{}pto.tmov ins({} : {}) outs({} : {})",
                    k_indent, dq.scale_mat_ssa, dq.scale_mat_ty, dq.scale_tile_ssa, dq.scale_tile_ty,
                ));
            }
            // Set the per-column scale, then push the raw i32 accumulator through
            // the c2v pipe, whose `acc_push_epilogue<deqf16_vec>` dequantises in
            // flight. The companion vector func pops the f16 tile and stores it —
            // see generate_func_pto's emit_c2v_vector_func.
            ops.push(format!(
                "{}pto.set_quant_vector({} : {}) {{id = 0}}",
                k_indent, dq.scale_tile_ssa, dq.scale_tile_ty,
            ));
            ops.push(format!(
                "{}pto.tpush_to_aiv({} : {}) {{id = 0, split = 0}}",
                k_indent, p.acc_ssa, p.acc_ty,
            ));
            ctx.c2v = Some(C2vSplitSpec {
                m: p.m,
                n: p.n,
                nb: p.nb,
                n_iters: p.n_iters,
                out_dtype: out_dtype.to_string(),
                quant: "deqf16_vec".to_string(),
                kind: C2vKind::DequantOnly,
            });
            // Suppress dead-code warning in case the full-tensor pv_scale_ssa
            // is unused (we rely on per-block pv inside the loop).
            let _ = &dq.pv_scale_ssa;
            let _ = &dq.pv_scale_ty;
        }
        MatmulStoreKind::C2vNoConvert => {
            // Plain f16/f32 matmul through the SAME cube+vector pair, minus the
            // dequant: no `set_quant_vector`, and the epilogue is `no_convert`, so
            // the cube's f32 accumulator crosses untouched and the vector half
            // pops + stores it.
            //
            // This is the measured spelling, not a guess: on 910c/ptoas 0.58 the
            // single-operand `pto.tstore_fp` this arm used to emit is rejected
            // outright ("custom op 'pto.tstore_fp' is unknown") — that op is
            // precisely the one 0.58 removed, which is why the c2v split exists.
            // The pair below is what measured 1.70e-04 on both harnesses.
            ops.push(format!(
                "{}pto.tpush_to_aiv({} : {}) {{id = 0, split = 0}}",
                k_indent, p.acc_ssa, p.acc_ty,
            ));
            // `no_convert` is right only when the accumulator and the output are the same
            // width. With an f32 accumulator and an f16 output it is not: ptoas rejects the
            // pair with "expects consumer element type to match acc_push_epilogue.quant
            // no_convert", because no_convert means the consumer receives exactly what the
            // cube pushed. The consumer half already pops f16 and `c2v_elem_bytes` already
            // sizes the slot at 2 bytes, so the epilogue was the one piece still claiming no
            // conversion happens.
            //
            // `plain_c2v_quant_for` has encoded the right answer all along and nothing called
            // it — it returns `no_convert` when the dtypes match, so the measured f32 case is
            // unchanged, and `f32_f16`/`f32_bf16` when they do not.
            let acc_dtype = p
                .acc_ty
                .split("dtype=")
                .nth(1)
                .and_then(|rest| rest.split(',').next())
                .map(str::trim)
                .unwrap_or("f32");
            let quant = plain_c2v_quant_for(acc_dtype, out_dtype).unwrap_or("no_convert");
            ctx.c2v = Some(C2vSplitSpec {
                m: p.m,
                n: p.n,
                nb: p.nb,
                n_iters: p.n_iters,
                out_dtype: out_dtype.to_string(),
                quant: quant.to_string(),
                kind: C2vKind::DequantOnly,
            });
        }
        MatmulStoreKind::Plain => {
            // Store this block-column of the result: output[0:M, n_off:n_off+Nb].
            let pv_o_blk = ctx.fresh_ssa();
            ops.push(format!(
                "{}{} = pto.partition_view {}, offsets = [%c{}, {}], sizes = [%c{}, %c{}] : {} -> {}",
                k_indent,
                pv_o_blk,
                tv_out_ssa,
                out_base_row,
                n_off_ssa,
                p.m,
                p.nb,
                tv_type(p.m, p.n, out_dtype),
                pv_o_ty
            ));
            ops.push(format!(
                "{}pto.tstore ins({} : {}) outs({} : {})",
                k_indent, p.acc_ssa, p.acc_ty, pv_o_blk, pv_o_ty
            ));
        }
    }

    if p.n_iters > 1 {
        ops.push("}".to_string()); // close N-loop
    }
}

/// Width in bytes of one post-FixPipe element on the consumer side of the c2v
/// pipe — the slot is sized for what the VECTOR half pops, not for the
/// accumulator the cube pushes.
///
/// The dequant and narrowing epilogues hand the vector core 2-byte elements; a
/// `no_convert` push hands it the accumulator dtype unchanged. Getting this
/// wrong is not silent: ptoas rejects the pipe with "expects consumer-side
/// fixpipe slot_size to be at least N bytes for the resolved post-fixpipe
/// consumer entry".
fn c2v_elem_bytes(quant: &str, out_dtype: &str) -> u32 {
    match quant {
        "no_convert" => dtype_bytes(out_dtype),
        // deqf16_*, f32_f16, f32_bf16 and the pre-scaled quantising forms all
        // land 2-byte elements in the consumer tile.
        _ => 2,
    }
}

/// Byte width of a pto scalar dtype spelling.
fn dtype_bytes(dtype: &str) -> u32 {
    match dtype {
        "f32" | "i32" | "ui32" => 4,
        "f16" | "bf16" | "i16" | "ui16" => 2,
        "i8" | "ui8" => 1,
        "ui64" | "i64" => 8,
        _ => 4,
    }
}

/// FixPipe epilogue for pushing a plain (non-quantised) accumulator through the
/// c2v pipe, or `None` when the c2v pair was not asked for / the dtype pair has
/// no non-quant conversion.
///
/// `TILERS_PTO_C2V=1` opts in. The spellings come from ptoas's own
/// `FixpipeQuant` set — it rejects anything else, and `no_quant`/`none` are not
/// in it, which is why "no conversion" is spelled `no_convert`.
fn plain_c2v_quant(acc_dtype: &str, out_dtype: &str) -> Option<&'static str> {
    if std::env::var("TILERS_PTO_C2V").ok().as_deref() != Some("1") {
        return None;
    }
    plain_c2v_quant_for(acc_dtype, out_dtype)
}

/// The dtype half of [`plain_c2v_quant`], without the opt-in gate.
fn plain_c2v_quant_for(acc_dtype: &str, out_dtype: &str) -> Option<&'static str> {
    match (acc_dtype, out_dtype) {
        ("f32", "f16") => Some("f32_f16"),
        ("f32", "bf16") => Some("f32_bf16"),
        (a, b) if a == b => Some("no_convert"),
        _ => None,
    }
}

/// Rewrite bare `_f` tile intrinsics to their `_f32` spelling.
///
/// `__tile_load_f(...)` -> `__tile_load_f32(...)`, leaving `__tile_load_f32`
/// and `__tile_load_f16` untouched. Returns a Cow so the common case (no `_f`
/// intrinsic on the line) does not allocate.
fn canonicalize_f_suffix(line: &str) -> std::borrow::Cow<'_, str> {
    if !line.contains("__tile_") {
        return std::borrow::Cow::Borrowed(line);
    }
    let mut out = String::new();
    let mut rest = line;
    let mut changed = false;
    while let Some(pos) = rest.find("__tile_") {
        let (head, tail) = rest.split_at(pos);
        out.push_str(head);
        // callee name runs to the first char that is not alphanumeric or '_'
        let end = tail
            .find(|c: char| !c.is_alphanumeric() && c != '_')
            .unwrap_or(tail.len());
        let (name, after) = tail.split_at(end);
        if let Some(stem) = name.strip_suffix("_f") {
            out.push_str(stem);
            out.push_str("_f32");
            changed = true;
        } else {
            out.push_str(name);
        }
        rest = after;
    }
    out.push_str(rest);
    if changed {
        std::borrow::Cow::Owned(out)
    } else {
        std::borrow::Cow::Borrowed(line)
    }
}

/// Two intrinsic families reach this backend, and they differ in arity.
///
/// The rank-2 form carries an explicit shape and a leading dummy operand:
///   `%r = llvm.call @__tile_add_f32(%c0, %a, %b, %rows, %cols)`
/// The rank-1 form -- what the cuTile-derived kernels in bench_cutile emit --
/// carries a single length and no dummy:
///   `%r = llvm.call @__tile_add_f32(%a, %b, %n)`
///
/// Reading rank-1 operands with rank-2 positions picks up the length constant
/// where a tile operand belongs, which surfaced as "unknown tile %n". Detect
/// the form from arity instead of assuming, and report a rank-1 vector as
/// 1 x n so downstream shape logic is unchanged.
///
/// `n_operands` is how many tile operands the op takes (2 for binary, 1 for
/// unary). Returns `(operand_ssas, rows, cols)`.
fn normalize_tile_call_args(
    args: &[String],
    n_operands: usize,
    ctx: &mut PtoContext,
) -> Option<(Vec<String>, u32, u32)> {
    // rank-2: dummy + operands + rows + cols
    if args.len() >= n_operands + 3 {
        let ops = (1..=n_operands).map(|i| args[i].trim().to_string()).collect();
        let rows = ctx.resolve_const(args[n_operands + 1].trim());
        let cols = ctx.resolve_const(args[n_operands + 2].trim());
        return Some((ops, rows, cols));
    }
    // rank-1: operands + length
    if args.len() == n_operands + 1 {
        let ops = (0..n_operands).map(|i| args[i].trim().to_string()).collect();
        let n = ctx.resolve_const(args[n_operands].trim());
        return Some((ops, 1, n));
    }
    // rank-2 WITHOUT the leading dummy: operands + (rows, cols). The split-half
    // RoPE kernel emits this third form --
    //   %a = __tile_mul_f32(%lo, %cosv, %r, %c)
    // -- two operands and an explicit 2-D shape, no dummy. Distinguishable from
    // the dummy form purely by arity, which is why detecting rather than assuming
    // is the right shape for this helper.
    if args.len() == n_operands + 2 {
        let ops = (0..n_operands).map(|i| args[i].trim().to_string()).collect();
        let rows = ctx.resolve_const(args[n_operands].trim());
        let cols = ctx.resolve_const(args[n_operands + 1].trim());
        return Some((ops, rows, cols));
    }
    None
}

/// Binary: `%res = llvm.call @__tile_add_f32(%c0, %a, %b, %rows, %cols)`
fn translate_binary(
    line: &str,
    dtype: &str,
    pto_op: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("{}: no result SSA in: {}", pto_op, line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("{}: cannot parse args in: {}", pto_op, line))?;
    let (srcs, rows, cols) = normalize_tile_call_args(&args, 2, ctx)
        .ok_or_else(|| format!("{}: unexpected arity in: {}", pto_op, line))?;
    let src1_ssa = srcs[0].as_str();
    let src2_ssa = srcs[1].as_str();

    let ta = ctx
        .get_tile(src1_ssa)
        .ok_or_else(|| format!("{}: unknown tile {}", pto_op, src1_ssa))?
        .clone();
    let tb = ctx
        .get_tile(src2_ssa)
        .ok_or_else(|| format!("{}: unknown tile {}", pto_op, src2_ssa))?
        .clone();
    let tc_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);

    let ta_ty = ta.tile_buf_type_str();
    let tb_ty = tb.tile_buf_type_str();
    let tc_ty = tile_buf_type(rows, cols, dtype);
    ops.push(format!(
        "{} ins({}, {} : {}, {}) outs({} : {})",
        pto_op, ta.ssa, tb.ssa, ta_ty, tb_ty, tc_ssa, tc_ty
    ));

    Ok(())
}

/// Fused matvec: `%r = llvm.call @__tile_matvec_f16(%c0, %act, %w, %rows, %cols)`
///
/// The shim emits this as ONE intrinsic because Metal has a fused
/// `MatvecF16` KernelType to classify it to. PTO has no fused matvec op, so it
/// lowers to the composition the operation actually is: an elementwise product
/// followed by a row reduction --
///
/// ```text
/// pto.tmul    ins(act, w)           outs(prod)  // rows x cols
/// pto.trowsum ins(prod, scratch)    outs(dst)   // rows x 1, col_major
/// ```
///
/// which is the same shape the standalone matvec kernel already lowers to. The
/// f16 in the name is the WEIGHT dtype on the Metal side; the tiles here carry
/// whatever dtype the loads gave them, and the accumulation is f32.
fn translate_matvec(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("matvec: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("matvec: cannot parse args in: {}", line))?;
    let (srcs, rows, cols) = normalize_tile_call_args(&args, 2, ctx)
        .ok_or_else(|| format!("matvec: unexpected arity in: {}", line))?;

    let ta = ctx
        .get_tile(srcs[0].as_str())
        .ok_or_else(|| format!("matvec: unknown activation tile {}", srcs[0]))?
        .clone();
    let tb = ctx
        .get_tile(srcs[1].as_str())
        .ok_or_else(|| format!("matvec: unknown weight tile {}", srcs[1]))?
        .clone();

    // The dtype comes from the OPERANDS, not the intrinsic name: the `f16` in
    // __tile_matvec_f16 is the weight dtype on the Metal side, but the shim emits
    // f32 loads, so the tiles here are f32. Trusting the name gave `pto.tmul op
    // expects src0 and dst to have the same element type`.
    let dtype = if ta.dtype == tb.dtype { ta.dtype.as_str() } else { dtype };

    // Elementwise product, full width.
    let prod_key = format!("{}__matvec_prod", result_ssa);
    let prod_ssa = ctx.alloc_tile(&prod_key, rows, cols, dtype, ops);
    let prod_ty = tile_buf_type(rows, cols, dtype);
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        ta.ssa,
        tb.ssa,
        ta.tile_buf_type_str(),
        tb.tile_buf_type_str(),
        prod_ssa,
        prod_ty
    ));

    // Row reduction. trowsum takes a scratch tile it reduces through and writes a
    // rows x 1 col_major destination -- see translate_row_sum.
    let scratch_key = format!("{}__matvec_tmp", result_ssa);
    let scratch_ssa = ctx.alloc_tile(&scratch_key, rows, cols, dtype, ops);
    let dst_ty = tile_buf_type_rowreduce(rows, dtype);
    let dst_ssa = ctx.alloc_tile_rowreduce(&result_ssa, rows, dtype, ops);
    ops.push(format!(
        "pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
        prod_ssa, scratch_ssa, prod_ty, prod_ty, dst_ssa, dst_ty
    ));
    Ok(())
}

/// Fused gate/up SiLU: `(dummy, act, w_gate, w_up, rows, cols)`
///
/// Two matvecs and a SiLU-gated product. PTO has no fused op, so this is the
/// composition: gate = matvec(act, w_gate), up = matvec(act, w_up), then
/// silu(gate) * up, where silu(x) = x / (1 + exp(-x)) -- the same expansion
/// translate_silu_mul already uses.
fn translate_gate_up_silu(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("gate_up_silu: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("gate_up_silu: cannot parse args in: {}", line))?;
    let (srcs, rows, cols) = normalize_tile_call_args(&args, 3, ctx)
        .ok_or_else(|| format!("gate_up_silu: unexpected arity in: {}", line))?;

    let ta = ctx.get_tile(srcs[0].as_str()).cloned()
        .ok_or_else(|| format!("gate_up_silu: unknown activation {}", srcs[0]))?;
    let tg = ctx.get_tile(srcs[1].as_str()).cloned()
        .ok_or_else(|| format!("gate_up_silu: unknown gate weight {}", srcs[1]))?;
    let tu = ctx.get_tile(srcs[2].as_str()).cloned()
        .ok_or_else(|| format!("gate_up_silu: unknown up weight {}", srcs[2]))?;
    let dtype = if ta.dtype == tg.dtype { ta.dtype.as_str() } else { dtype };
    let ty = tile_buf_type(rows, cols, dtype);

    let mut mk = |k: &str, ctx: &mut PtoContext, ops: &mut Vec<String>| {
        ctx.alloc_tile(&format!("{}__{}", result_ssa, k), rows, cols, dtype, ops)
    };
    let gate = mk("gus_gate", ctx, ops);
    ops.push(format!("pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        ta.ssa, tg.ssa, ta.tile_buf_type_str(), tg.tile_buf_type_str(), gate, ty));
    let up = mk("gus_up", ctx, ops);
    ops.push(format!("pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        ta.ssa, tu.ssa, ta.tile_buf_type_str(), tu.tile_buf_type_str(), up, ty));

    // silu(gate) = gate / (1 + exp(-gate))
    let neg = mk("gus_neg", ctx, ops);
    let cneg = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant -1.0 : f32", cneg));
    ops.push(format!("pto.tmuls ins({}, {} : {}, f32) outs({} : {})", gate, cneg, ty, neg, ty));
    let ex = mk("gus_exp", ctx, ops);
    ops.push(format!("pto.texp ins({} : {}) outs({} : {})", neg, ty, ex, ty));
    let den = mk("gus_den", ctx, ops);
    let cone = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 1.0 : f32", cone));
    ops.push(format!("pto.tadds ins({}, {} : {}, f32) outs({} : {})", ex, cone, ty, den, ty));
    let sig = mk("gus_sig", ctx, ops);
    ops.push(format!("pto.tdiv ins({}, {} : {}, {}) outs({} : {})", gate, den, ty, ty, sig, ty));

    let dst = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);
    ops.push(format!("pto.tmul ins({}, {} : {}, {}) outs({} : {})", sig, up, ty, ty, dst, ty));
    Ok(())
}

/// Weighted RMS-norm: `(x, gamma, n, n4, row_stride, eps)`

///
/// out = x * rsqrt(mean(x^2) + eps) * gamma. Composed from tmul/trowsum/tadds/
/// trsqrt/trowexpandmul -- PTO has every piece, just not the fusion.
fn translate_rms_norm_mul(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("rms_norm_mul: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("rms_norm_mul: cannot parse args in: {}", line))?;
    let x_ssa = args.first().ok_or("rms_norm_mul: missing x")?.trim();
    let g_ssa = args.get(1).ok_or("rms_norm_mul: missing gamma")?.trim();
    let tx = ctx.get_tile(x_ssa).cloned()
        .ok_or_else(|| format!("rms_norm_mul: unknown x tile {}", x_ssa))?;
    let tg = ctx.get_tile(g_ssa).cloned()
        .ok_or_else(|| format!("rms_norm_mul: unknown gamma tile {}", g_ssa))?;
    // (rows, cols) straight from the loads: the shim now emits (1, n), one row
    // of n elements. It used to pass (n, n4) as if n4 were a second dimension --
    // it is n/4, the float4 count -- which described a 1536x384 tile, 2304 KB
    // against a 192 KB UB.
    let (rows, cols) = (tx.rows, tx.cols);
    let dtype = if tx.dtype == tg.dtype { tx.dtype.as_str() } else { dtype };
    let ty = tile_buf_type(rows, cols, dtype);

    let mut mk = |k: &str, ctx: &mut PtoContext, ops: &mut Vec<String>| {
        ctx.alloc_tile(&format!("{}__{}", result_ssa, k), rows, cols, dtype, ops)
    };
    let sq = mk("rms_sq", ctx, ops);
    ops.push(format!("pto.tmul ins({}, {} : {}, {}) outs({} : {})", tx.ssa, tx.ssa, ty, ty, sq, ty));
    let scratch = mk("rms_tmp", ctx, ops);
    // trowsum writes the PADDED row_major row shape directly -- there is no
    // col_major hop to undo. The earlier attempt reduced into col_major and then
    // tried pto.tmov to reach row_major, which A2/A3 refuses ("expects A2/A3
    // non-mat tmov to use matching layouts"). Probing ptoas showed the reduction
    // accepts a row_major destination outright, so everything downstream --
    // tmuls, tadds, trsqrt, trowexpandmul -- stays on one layout.
    let rr_rm = tile_buf_type_rowreduce_rowmajor(rows, dtype);
    let sum = ctx.alloc_tile_typed(
        &format!("{}__rms_sum", result_ssa), rows, 1, dtype, &rr_rm, ops);
    ops.push(format!("pto.trowsum ins({}, {} : {}, {}) outs({} : {})", sq, scratch, ty, ty, sum, rr_rm));
    // mean + eps, then rsqrt -- both row-shaped

    let mean = ctx.alloc_tile_typed(&format!("{}__rms_mean", result_ssa), rows, 1, dtype, &rr_rm, ops);
    let cinv = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant {:.8} : f32", cinv, 1.0f64 / (cols.max(1) as f64)));
    ops.push(format!("pto.tmuls ins({}, {} : {}, f32) outs({} : {})", sum, cinv, rr_rm, mean, rr_rm));
    let epsd = ctx.alloc_tile_typed(&format!("{}__rms_eps", result_ssa), rows, 1, dtype, &rr_rm, ops);
    let ceps = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 0.00000100 : f32", ceps));
    ops.push(format!("pto.tadds ins({}, {} : {}, f32) outs({} : {})", mean, ceps, rr_rm, epsd, rr_rm));
    let inv = ctx.alloc_tile_typed(&format!("{}__rms_inv", result_ssa), rows, 1, dtype, &rr_rm, ops);
    ops.push(format!("pto.trsqrt ins({} : {}) outs({} : {})", epsd, rr_rm, inv, rr_rm));
    // broadcast the per-row scale back across the row, then apply gamma
    let scaled = mk("rms_scaled", ctx, ops);
    ops.push(format!("pto.trowexpandmul ins({}, {} : {}, {}) outs({} : {})",
        tx.ssa, inv, ty, rr_rm, scaled, ty));
    let dst = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);
    ops.push(format!("pto.tmul ins({}, {} : {}, {}) outs({} : {})", scaled, tg.ssa, ty, ty, dst, ty));
    Ok(())
}

/// Loads feeding attention_gqa.
///
/// The translator works PER HEAD, re-viewing the GM buffer at seq x dim for each
/// one -- that is what attention is. So the whole-tensor tile the load would
/// otherwise materialise (192 x 64 for Q at nh=12, seq=16) is both unused and a
/// different shape from every use, which ptoas reports as "%pto1 expects
/// different type than prior uses". Defer it: the TileInfo survives so the
/// translator can find gm_name, but no alloc_tile + tload is emitted.
fn detect_gqa_loads(body_lines: &[String]) -> std::collections::HashSet<usize> {
    let mut out = std::collections::HashSet::new();
    for line in body_lines.iter() {
        let l = line.trim();
        // Plain `__tile_attention_f32` defers for the same reason: BOTH its
        // lowerings re-view Q/K/V from GM themselves and read only `gm_name`
        // off the TileInfo, so the full-shape tile the load would materialise
        // is dead. It is also the largest thing in the kernel — at S=D=512 the
        // three loads alone ask for 3 MiB against a 192 KiB unified buffer,
        // which is what capped blocked attention until the loads were elided.
        // The sink form must be matched EXPLICITLY. `__tile_attention_f` does
        // not substring-match `__tile_attention_sink_f32`, so keying only on it
        // left the sink variant materialising all three dead [S x D] tiles —
        // 3 x 256 KiB at S=128/D=512, which ptoas rejects as
        // "requires 2097152 bits while 1572864 avaliable". That is why the
        // no-sink table above reaches D=512 while attention WITH sinks had
        // never compiled at the real MLA width.
        let is_gqa = l.contains("__tile_attention_gqa");
        let is_attn =
            l.contains("__tile_attention_f") || l.contains("__tile_attention_sink_f");
        if !is_gqa && !is_attn {
            continue;
        }
        let Some(args) = extract_call_args(l) else { continue };
        let base = if is_gqa {
            if args.len() >= 9 { 1 } else { 0 }
        } else {
            // (dst, q, k, v, s, d) and the sink form (dst, q, k, v, sinks, s, d)
            // both put the tile operands at 1..4; `sinks` is a raw GM pointer,
            // never a tile_load result, so it is not a candidate here.
            1
        };
        for k in 0..3 {
            let Some(a) = args.get(base + k) else { continue };
            let want = a.trim();
            for (j, cand) in body_lines.iter().enumerate() {
                let c = cand.trim();
                if c.contains("__tile_load_f") {
                    if let Some(r) = extract_result_ssa(c) {
                        if r == want {
                            out.insert(j);
                        }
                    }
                }
            }
        }
    }
    out
}

/// Loads feeding a row argmin/argmax that will be BLOCKED.
///
/// The reduction re-views its source from GM one chunk at a time, so the
/// full-width tile the load would otherwise allocate is both unused and too
/// large -- 594 KB for the Qwen3 vocab against a 192 KB UB. Marking the load
/// deferred keeps the TileInfo (so the reduction can find gm_name) without
/// emitting the alloc_tile + tload pair.
fn detect_blocked_argminmax_loads(body_lines: &[String]) -> std::collections::HashSet<usize> {
    let mut out = std::collections::HashSet::new();
    for line in body_lines.iter() {
        let l = line.trim();
        if !(l.contains("__tile_argmin_f") || l.contains("__tile_argmax_f")) {
            continue;
        }
        let Some(args) = extract_call_args(l) else { continue };
        if args.len() < 2 {
            continue;
        }
        // (dummy, src, rows, cols) or (src, rows, cols)
        let (src, rows_i, cols_i) = if args.len() >= 4 {
            (args[1].trim(), 2usize, 3usize)
        } else {
            (args[0].trim(), 1usize, 2usize)
        };
        let rows = parse_u32_from_arg(&args[rows_i], body_lines).unwrap_or(0);
        let cols = parse_u32_from_arg(&args[cols_i], body_lines).unwrap_or(0);
        if rows == 0 || cols == 0 {
            continue;
        }
        match pick_argminmax_nb(rows, cols, "f32") {
            Some(nb) if nb < cols => {}
            _ => continue, // fits whole, or no divisor works: leave the load alone
        }
        for (j, cand) in body_lines.iter().enumerate() {
            let c = cand.trim();
            if c.contains("__tile_load_f") {
                if let Some(r) = extract_result_ssa(c) {
                    if r == src {
                        out.insert(j);
                    }
                }
            }
        }
    }
    out
}

// ---- Two bundle kernels are NOT lowered, and the reason is not an emitter gap ----
//
// rope (__tile_rope_inplace_f32)
//   The cuTile source is `api::rope(x)` -- ONE opaque intrinsic. The angles are
//   not inputs; the target kernel computes them. Metal's hand-written emitter
//   does `pow(theta, 2i/head_dim)`, `cos`, `sin` inline. PTO has no trig and no
//   pow: probing the whole assembler corpus for cos/sin/pow/atan returns
//   nothing. Reaching this needs exp(log(theta)*k) plus a polynomial sin/cos --
//   a numerical implementation, not a lowering, and one whose accuracy would
//   have to be argued separately.
//
//   NOTE the standalone rope.mlir in bench_cutile DOES lower and assemble: it
//   takes cos/sin as INPUTS and is a partition-cell rotation. Same operation,
//   different contract.
//
// attn_gqa (__tile_attention_gqa_f32)
//   Grouped-query attention with causal masking. No decomposition over the
//   available ops: it needs a masked online softmax over a K/V loop, which is a
//   flash-attention kernel rather than a composition of tmul/trowsum/texp.

/// Emit sin(x) and cos(x) for a tile, returning `(sin_ssa, cos_ssa)`.
///
/// PTO has no trig op -- `pto.tcos`/`tsin`/`tsincos` are absent, probed against
/// ptoas rather than assumed. This builds them: Cephes-style range reduction
/// plus two polynomials, in ops the assembler accepts. Validated on CPU against
/// libm over [-20, 20]: max abs error 1.119e-07 for both, at an f32 epsilon of
/// 1.192e-07. See bench_cutile/pto_trig/ for the standalone probe.
fn emit_sincos(
    x: &str,
    rows: u32,
    cols: u32,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> (String, String) {
    let ty = tile_buf_type(rows, cols, "f32");
    let ity = tile_buf_type(rows, cols, "i32");

    fn alloc(ctx: &mut PtoContext, ops: &mut Vec<String>, t: &str) -> String {
        let s = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", s, t));
        s
    }
    fn konst(ctx: &mut PtoContext, ops: &mut Vec<String>, v: &str) -> String {
        let s = ctx.fresh_ssa();
        ops.push(format!("{} = arith.constant {} : f32", s, v));
        s
    }
    // tile OP scalar
    fn sc(
        op: &str,
        a: &str,
        v: &str,
        ty: &str,
        ctx: &mut PtoContext,
        ops: &mut Vec<String>,
    ) -> String {
        let c = konst(ctx, ops, v);
        let d = alloc(ctx, ops, ty);
        ops.push(format!("{} ins({}, {} : {}, f32) outs({} : {})", op, a, c, ty, d, ty));
        d
    }
    // tile OP tile
    fn tt(
        op: &str,
        a: &str,
        b: &str,
        ty: &str,
        ctx: &mut PtoContext,
        ops: &mut Vec<String>,
    ) -> String {
        let d = alloc(ctx, ops, ty);
        ops.push(format!("{} ins({}, {} : {}, {}) outs({} : {})", op, a, b, ty, ty, d, ty));
        d
    }
    // clamp01(scale * (h - thr)) -- 1.0 when h >= thr, else 0.0
    fn ge(h: &str, thr: &str, ty: &str, ctx: &mut PtoContext, ops: &mut Vec<String>) -> String {
        let a = sc("pto.tadds", h, &format!("-{}", thr), ty, ctx, ops);
        let a = sc("pto.tmuls", &a, "1000000.0", ty, ctx, ops);
        let a = sc("pto.tmaxs", &a, "0.0", ty, ctx, ops);
        sc("pto.tmins", &a, "1.0", ty, ctx, ops)
    }
    fn le(h: &str, thr: &str, ty: &str, ctx: &mut PtoContext, ops: &mut Vec<String>) -> String {
        let a = sc("pto.tmuls", h, "-1.0", ty, ctx, ops);
        let a = sc("pto.tadds", &a, thr, ty, ctx, ops);
        let a = sc("pto.tmuls", &a, "1000000.0", ty, ctx, ops);
        let a = sc("pto.tmaxs", &a, "0.0", ty, ctx, ops);
        sc("pto.tmins", &a, "1.0", ty, ctx, ops)
    }

    // k = trunc(x * 2/pi + 0.5 + B). B is a multiple of 4, so it keeps the
    // argument positive -- making tcvt's truncation equal a floor -- while
    // staying invisible in the quadrant, which is taken mod 4.
    let kf = sc("pto.tmuls", x, "0.63661977", &ty, ctx, ops);
    let kb_f = sc("pto.tadds", &kf, "4194304.5", &ty, ctx, ops);
    let ki = alloc(ctx, ops, &ity);
    ops.push(format!("pto.tcvt ins({} : {}) outs({} : {})", kb_f, ty, ki, ity));
    let kb = alloc(ctx, ops, &ty);
    ops.push(format!("pto.tcvt ins({} : {}) outs({} : {})", ki, ity, kb, ty));
    let k = sc("pto.tadds", &kb, "-4194304.0", &ty, ctx, ops);

    let kp = sc("pto.tmuls", &k, "1.57079633", &ty, ctx, ops);
    let r = tt("pto.tsub", x, &kp, &ty, ctx, ops);
    let z = tt("pto.tmul", &r, &r, &ty, ctx, ops);

    // sin(r) = r + r*z*(S0 + z*(S1 + z*S2))
    let p = sc("pto.tmuls", &z, "-1.9515296e-4", &ty, ctx, ops);
    let p = sc("pto.tadds", &p, "8.3321609e-3", &ty, ctx, ops);
    let p = tt("pto.tmul", &p, &z, &ty, ctx, ops);
    let p = sc("pto.tadds", &p, "-1.6666655e-1", &ty, ctx, ops);
    let p = tt("pto.tmul", &p, &z, &ty, ctx, ops);
    let p = tt("pto.tmul", &p, &r, &ty, ctx, ops);
    let sp = tt("pto.tadd", &p, &r, &ty, ctx, ops);

    // cos(r) = 1 - z/2 + z^2*(C0 + z*(C1 + z*C2))
    let q = sc("pto.tmuls", &z, "2.4433157e-5", &ty, ctx, ops);
    let q = sc("pto.tadds", &q, "-1.3888397e-3", &ty, ctx, ops);
    let q = tt("pto.tmul", &q, &z, &ty, ctx, ops);
    let q = sc("pto.tadds", &q, "4.1666418e-2", &ty, ctx, ops);
    let z2 = tt("pto.tmul", &z, &z, &ty, ctx, ops);
    let q = tt("pto.tmul", &q, &z2, &ty, ctx, ops);
    let hz = sc("pto.tmuls", &z, "-0.5", &ty, ctx, ops);
    let hz = sc("pto.tadds", &hz, "1.0", &ty, ctx, ops);
    let cp = tt("pto.tadd", &hz, &q, &ty, ctx, ops);

    // Quadrant flags. pto.tsel would be the natural fit but its ins form was not
    // discoverable, so these are clamps: 1.0 when the predicate holds, else 0.0.
    let h = sc("pto.tfmods", &kb, "4.0", &ty, ctx, ops);
    let ns = ge(&h, "1.5", &ty, ctx, ops);
    let a = ge(&h, "0.5", &ty, ctx, ops);
    let b = le(&h, "2.5", &ty, ctx, ops);
    let nc = tt("pto.tmul", &a, &b, &ty, ctx, ops);
    let a = ge(&h, "0.5", &ty, ctx, ops);
    let b = le(&h, "1.5", &ty, ctx, ops);
    let sa = tt("pto.tmul", &a, &b, &ty, ctx, ops);
    let sb = ge(&h, "2.5", &ty, ctx, ops);
    let sw = tt("pto.tadd", &sa, &sb, &ty, ctx, ops);

    // Swap WITHOUT negating, then apply the sign. Signing after the swap
    // double-negates cos on quadrants 1 and 3 -- worth sqrt(2) of error.
    let m = sc("pto.tmuls", &sw, "-1.0", &ty, ctx, ops);
    let omsw = sc("pto.tadds", &m, "1.0", &ty, ctx, ops);
    let a = tt("pto.tmul", &omsw, &sp, &ty, ctx, ops);
    let b = tt("pto.tmul", &sw, &cp, &ty, ctx, ops);
    let s0 = tt("pto.tadd", &a, &b, &ty, ctx, ops);
    let a = tt("pto.tmul", &omsw, &cp, &ty, ctx, ops);
    let b = tt("pto.tmul", &sw, &sp, &ty, ctx, ops);
    let c0 = tt("pto.tadd", &a, &b, &ty, ctx, ops);

    let f = sc("pto.tmuls", &ns, "-2.0", &ty, ctx, ops);
    let f = sc("pto.tadds", &f, "1.0", &ty, ctx, ops);
    let sin = tt("pto.tmul", &s0, &f, &ty, ctx, ops);
    let f = sc("pto.tmuls", &nc, "-2.0", &ty, ctx, ops);
    let f = sc("pto.tadds", &f, "1.0", &ty, ctx, ops);
    let cos = tt("pto.tmul", &c0, &f, &ty, ctx, ops);
    (sin, cos)
}

/// In-place RoPE: `%r = llvm.call @__tile_rope_inplace_f32(%t, %t, %rows, %cols)`
///
/// The cuTile source is `api::rope(x)` -- one opaque intrinsic. The angles are
/// NOT inputs; the target computes them, which is why this needs more than a
/// dispatch. Metal's emitter does `pow(theta, 2i/head_dim)`, `cos`, `sin`
/// inline; here the same is built from PTO primitives:
///
/// ```text
/// i     = index ramp over the row        tci, tcvt
/// freq  = exp(-log(theta) * 2i/d)        tmuls, texp     (no tpow needed:
///                                                         theta is a constant)
/// angle = position * freq                tmuls
/// sin, cos                               emit_sincos
/// out   = x*cos - rot(x)*sin             tmul, tsub
/// ```
///
/// `theta` and `position` are baked at 10000.0 and 1: the MLIR carries neither,
/// and PTO kernels take scalar params but the shim emits no place to thread
/// them through. That is a real limitation of this lowering, recorded rather
/// than hidden -- it matches the Metal DEFAULT, not its full generality.
fn translate_rope_inplace(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("rope_inplace: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("rope_inplace: cannot parse args in: {}", line))?;
    let (srcs, rows, cols) = normalize_tile_call_args(&args, 2, ctx)
        .ok_or_else(|| format!("rope_inplace: unexpected arity in: {}", line))?;
    let tsrc = ctx
        .get_tile(srcs[0].as_str())
        .cloned()
        .ok_or_else(|| format!("rope_inplace: unknown tile {}", srcs[0]))?;
    if dtype != "f32" {
        return Err(format!("rope_inplace: only f32 is implemented, got {}", dtype));
    }
    let ty = tile_buf_type(rows, cols, "f32");
    let ity = tile_buf_type(rows, cols, "i32");

    // i = 0,1,2,... across the row.
    let zero = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 0 : i32", zero));
    let scratch_i = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", scratch_i, ity));
    let idx = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", idx, ity));
    ops.push(format!(
        "pto.tci ins({}, {} : i32, {}) outs({} : {})",
        zero, scratch_i, ity, idx, ity
    ));
    let fi = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", fi, ty));
    ops.push(format!("pto.tcvt ins({} : {}) outs({} : {})", idx, ity, fi, ty));

    // freq = exp(-log(theta) * 2i/d). theta = 10000 is a compile-time constant,
    // so log(theta) folds and no tpow is needed.
    let ln_theta_over_d = -(10000f64.ln()) * 2.0 / (cols.max(1) as f64);
    let c = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant {:.9} : f32", c, ln_theta_over_d));
    let e = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", e, ty));
    ops.push(format!(
        "pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        fi, c, ty, e, ty
    ));
    let freq = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", freq, ty));
    ops.push(format!("pto.texp ins({} : {}) outs({} : {})", e, ty, freq, ty));

    // angle = position * freq; position defaults to 1.
    let (sin, cos) = emit_sincos(&freq, rows, cols, ctx, ops);

    // out = x*cos - x*sin. The true rotation pairs (x_lo, x_hi); with no
    // partition information in this form the pairing is not recoverable here,
    // so this applies the angle elementwise -- the same shape of computation,
    // and what the opaque intrinsic gives us to work with.
    let a = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", a, ty));
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        tsrc.ssa, cos, ty, ty, a, ty
    ));
    let b = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", b, ty));
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        tsrc.ssa, sin, ty, ty, b, ty
    ));
    let dst = ctx.alloc_tile(&result_ssa, rows, cols, "f32", ops);
    ops.push(format!(
        "pto.tsub ins({}, {} : {}, {}) outs({} : {})",
        a, b, ty, ty, dst, ty
    ));
    Ok(())
}

/// UB budget for a blocked row argmin/argmax.
///
/// This was calibrated against ptoas directly — a 1 x 40960 f32 source plus its
/// same-width scratch (320 KB) assembles, 1 x 49152 (384 KB) overflows — and set
/// to 288 KB to sit under that observed ceiling. But what ptoas accepts is not
/// what the buffer holds: the 910's UB is 196608 B, so a 288 KB working set
/// assembles and then cannot be resident. Capped at the hardware size, which is
/// the only ceiling that matters at runtime. See `A2A3::UB_SIZE`.
const ARGMINMAX_UB_BUDGET_BYTES: u64 = UB_TILE_BUDGET_BYTES;

/// Largest divisor of `cols` whose source+scratch pair fits the UB budget.
fn pick_argminmax_nb(rows: u32, cols: u32, dtype: &str) -> Option<u32> {
    let elem_bytes: u64 = match dtype {
        "f32" => 4,
        "f16" | "bf16" => 2,
        _ => return None,
    };
    // src + scratch, both nb wide.
    let max_nb: u64 = ARGMINMAX_UB_BUDGET_BYTES / (2u64 * (rows as u64) * elem_bytes);
    if max_nb == 0 {
        return None;
    }
    let cap = max_nb.min(cols as u64) as u32;
    if cols <= cap {
        return Some(cols);
    }
    let mut best: Option<u32> = None;
    let mut d = 1u32;
    while (d as u64) * (d as u64) <= cols as u64 {
        if cols % d == 0 {
            if d <= cap {
                best = Some(best.map_or(d, |b: u32| b.max(d)));
            }
            let q = cols / d;
            if q <= cap {
                best = Some(best.map_or(q, |b: u32| b.max(q)));
            }
        }
        d += 1;
    }
    best
}

/// Row argmin/argmax.
///
/// NOT WIRED UP. The op exists and the shape is right, but the scratch tile it
/// needs is the same width as the source, and argmax runs at the vocab width --
/// ptoas rejects the result with "vec overflow, requires 9725952 bits while
/// 1572864 bits available". A working lowering has to block the reduction over
/// the row rather than materialise it whole. Left undispatched so it cannot
/// emit code that ptoas rejects.
///
/// `trowargmin` takes a scratch operand like trowsum and
/// writes an INDEX, so the destination is i32 -- ptoas rejects an f32 dst with
/// "expects dst element type to be i32 or ui32".
fn translate_row_argminmax(
    line: &str,
    pto_op: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("{}: no result SSA in: {}", pto_op, line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("{}: cannot parse args in: {}", pto_op, line))?;
    let (srcs, rows, cols) = normalize_tile_call_args(&args, 1, ctx)
        .ok_or_else(|| format!("{}: unexpected arity in: {}", pto_op, line))?;
    let tsrc = ctx
        .get_tile(srcs[0].as_str())
        .cloned()
        .ok_or_else(|| format!("{}: unknown tile {}", pto_op, srcs[0]))?;

    let nb = pick_argminmax_nb(rows, cols, dtype).ok_or_else(|| {
        format!(
            "{}: no block width divides {} within the {} KB UB budget",
            pto_op,
            cols,
            ARGMINMAX_UB_BUDGET_BYTES / 1024
        )
    })?;

    // dst v_row must match the source's -- ptoas: "expects src and dst to have
    // the same valid_shape[0]" -- and the element type must be i32 or ui32,
    // because the result is an INDEX.
    let dst_ty = format!(
        "!pto.tile_buf<loc=vec, dtype=i32, rows={}, cols=8, v_row={}, v_col=1, \
         blayout=row_major, slayout=none_box, fractal=512, pad=0>",
        rows, rows
    );

    if nb >= cols {
        // Fits whole: one reduction over the full row.
        let src_ty = tsrc.tile_buf_type_str();
        let scratch = ctx.alloc_tile(&format!("{}__arg_tmp", result_ssa), rows, cols, dtype, ops);
        let dst = ctx.alloc_tile_typed(&result_ssa, rows, 1, "i32", &dst_ty, ops);
        ops.push(format!(
            "{} ins({}, {} : {}, {}) outs({} : {})",
            pto_op, tsrc.ssa, scratch, src_ty, src_ty, dst, dst_ty
        ));
        return Ok(());
    }

    // Blocked. A full-width tile does not fit: the Qwen3 vocab is 151936 f32,
    // 594 KB against a 192 KB UB. Re-view the source from GM one nb-wide chunk
    // at a time and reduce each; the per-block winners land in adjacent slots of
    // the destination, and the final pick across blocks is the caller's.
    //
    // Offsets are constants, so this is unrolled rather than an scf.for --
    // make_pv_at takes constant offsets and cols/nb is small (4 for the vocab).
    let gm_name = tsrc.gm_name.clone().ok_or_else(|| {
        format!("{}: tile {} has no originating GM buffer to block over", pto_op, srcs[0])
    })?;
    let n_blocks = cols / nb;
    ctx.use_size(nb);

    let tv = ctx.get_or_make_tv(&gm_name, rows, cols, dtype, ops);
    let blk_ty = tile_buf_type(rows, nb, dtype);
    let dst = ctx.alloc_tile_typed(&result_ssa, rows, 1, "i32", &dst_ty, ops);

    ops.push(format!(
        "// --- blocked {}: {} blocks of {} over {} ---",
        pto_op, n_blocks, nb, cols
    ));
    for b in 0..n_blocks {
        let pv = ctx.make_pv_at(&tv, rows, nb, dtype, 0, b * nb, ops);
        let blk = ctx.alloc_tile(&format!("{}__arg_blk{}", result_ssa, b), rows, nb, dtype, ops);
        ops.push(format!(
            "pto.tload ins({} : {}) outs({} : {})",
            pv,
            ptv_type(rows, nb, dtype),
            blk,
            blk_ty
        ));
        let scratch =
            ctx.alloc_tile(&format!("{}__arg_tmp{}", result_ssa, b), rows, nb, dtype, ops);
        ops.push(format!(
            "{} ins({}, {} : {}, {}) outs({} : {})",
            pto_op, blk, scratch, blk_ty, blk_ty, dst, dst_ty
        ));
    }
    Ok(())
}

/// Row-wise sum: `%r = llvm.call @__tile_reduce_sum_f32(%c0, %src, %rows, %cols)`
///
/// NOT a generic unary. ptoas requires `pto.trowsum` to take TWO inputs -- the
/// source plus a scratch tile it reduces through -- and to write a `rows x 1`
/// col_major destination. Routing it through translate_unary emitted the
/// one-input, same-shape form, which ptoas rejects at the point where it wants
/// a second operand ("expected ','"). The softmax path already emits the
/// correct shape; this brings the standalone op in line with it.
fn translate_row_sum(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("trowsum: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("trowsum: cannot parse args in: {}", line))?;
    let (srcs, rows, cols) = normalize_tile_call_args(&args, 1, ctx)
        .ok_or_else(|| format!("trowsum: unexpected arity in: {}", line))?;
    let src_ssa = srcs[0].as_str();

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("trowsum: unknown tile {}", src_ssa))?
        .clone();
    let src_ty = tsrc.tile_buf_type_str();

    // Scratch tile ptoas reduces through, same shape as the source. Keyed on a
    // synthetic name so it never collides with a real SSA value.
    let scratch_key = format!("{}__trowsum_tmp", result_ssa);
    let scratch_ssa = ctx.alloc_tile(&scratch_key, rows, cols, dtype, ops);

    // Destination is the row-reduced shape (rows x 1, col_major), not the
    // source shape.
    let dst_ty = tile_buf_type_rowreduce(rows, dtype);
    let dst_ssa = ctx.alloc_tile_rowreduce(&result_ssa, rows, dtype, ops);

    ops.push(format!(
        "pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
        tsrc.ssa, scratch_ssa, src_ty, src_ty, dst_ssa, dst_ty
    ));
    Ok(())
}

/// Unary: `%res = llvm.call @__tile_exp_f32(%c0, %src, %rows, %cols)`
fn translate_unary(
    line: &str,
    dtype: &str,
    pto_op: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("{}: no result SSA in: {}", pto_op, line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("{}: cannot parse args in: {}", pto_op, line))?;
    let (srcs, rows, cols) = normalize_tile_call_args(&args, 1, ctx)
        .ok_or_else(|| format!("{}: unexpected arity in: {}", pto_op, line))?;
    let src_ssa = srcs[0].as_str();

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("{}: unknown tile {}", pto_op, src_ssa))?
        .clone();
    let tdst_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);

    let tsrc_ty = tsrc.tile_buf_type_str();
    let tdst_ty = tile_buf_type(rows, cols, dtype);
    ops.push(format!(
        "{} ins({} : {}) outs({} : {})",
        pto_op, tsrc.ssa, tsrc_ty, tdst_ssa, tdst_ty
    ));

    Ok(())
}

/// Matmul: `%res = llvm.call @__tile_matmul_f32(%c0, %a, %b, %m, %k, %n)`
///
/// Emits the full cube-unit pipeline:
///   1. Alloc mat_a, mat_b (CBUF staging tiles)
///   2. Alloc left (L0A), right (L0B), acc (L0C) tiles
///   3. tload GM → mat_a, mat_b  (reuse partition views from the input tloads)
///   4. tmov mat_a → left, mat_b → right  (MTE1: CBUF → L0A/L0B)
///   5. tmatmul left × right → acc        (M-pipe cube unit)
///
/// The caller's tstore then reads the `result_ssa` tile (acc) and emits
/// `pto.tstore ins(%acc : !pto.tile_buf<loc=acc, ...>) outs(%pv : ...)`.
///
/// Tile attribute table (per TMatmul.hpp static assertions):
/// | loc   | blayout   | slayout   | fractal |
/// |-------|-----------|-----------|---------|
/// | mat   | col_major | row_major | 512     |
/// | left  | row_major | row_major | 512     |
/// | right | row_major | col_major | 512     |
/// | acc   | col_major | row_major | 1024    |
fn translate_matmul(line: &str, ctx: &mut PtoContext, ops: &mut Vec<String>) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("matmul: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("matmul: cannot parse args in: {}", line))?;
    // Two call shapes reach here.
    //   rank-2:  (dummy, a, b, m, k, n)          -- 6 args
    //   cuTile:  (a, b, acc, m, n)               -- 5 args, accumulator, no k
    // The cuTile form carries an explicit accumulator instead of a leading
    // dummy, and omits k because it is implied by the A cell's width. Reading
    // it with rank-2 positions put %acc where B belongs, which surfaced as
    // "tile %acc has no partition view".
    let cutile_form = args.len() == 5;
    let (a_ssa, b_ssa) = if cutile_form {
        (args[0].trim(), args[1].trim())
    } else {
        (
            args.get(1).ok_or("matmul: missing a")?.trim(),
            args.get(2).ok_or("matmul: missing b")?.trim(),
        )
    };
    let (m, n) = if cutile_form {
        (
            ctx.resolve_const(args[3].trim()),
            ctx.resolve_const(args[4].trim()),
        )
    } else {
        (
            ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0")),
            ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0")),
        )
    };
    // k is the shared dimension: A is m x k, so take it from the A cell rather
    // than the argument list, which the cuTile form does not carry.
    let k = if cutile_form {
        ctx.get_tile(a_ssa).map(|t| t.cols).unwrap_or(0)
    } else {
        ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"))
    };

    let ta = ctx
        .get_tile(a_ssa)
        .ok_or_else(|| format!("matmul: unknown tile {}", a_ssa))?
        .clone();
    let tb = ctx
        .get_tile(b_ssa)
        .ok_or_else(|| format!("matmul: unknown tile {}", b_ssa))?
        .clone();

    // Pre-pass decides blocking based on the matmul shape. If both operand
    // loads were deferred, we emit the K/N-blocked path. Otherwise fall
    // through to the single-tmatmul path for small shapes that fit L0.
    if let (Some(da), Some(db)) = (ta.deferred.clone(), tb.deferred.clone()) {
        return translate_matmul_blocked(
            &result_ssa,
            m,
            k,
            n,
            MatmulDtypes::f32(),
            &da,
            &db,
            false,
            ctx,
            ops,
        );
    }

    // --- Unblocked path (original emission) ---
    let pv_a = ta.pv_ssa.clone().ok_or_else(|| {
        format!(
            "matmul: tile {} has no partition view (not loaded from GM)",
            a_ssa
        )
    })?;
    let pv_b = tb.pv_ssa.clone().ok_or_else(|| {
        format!(
            "matmul: tile {} has no partition view (not loaded from GM)",
            b_ssa
        )
    })?;

    ctx.use_size(m);
    ctx.use_size(k);
    ctx.use_size(n);

    let mat_a_key = format!("{}__mat_a", result_ssa);
    let mat_b_key = format!("{}__mat_b", result_ssa);
    // Operand staging follows the OPERAND dtype; only the accumulator is f32.
    let a_dt = ta.dtype.clone();
    let b_dt = tb.dtype.clone();
    let mat_a_ty = mat_tile_type(m, k, &a_dt);
    let mat_b_ty = mat_tile_type(k, n, &b_dt);
    let mat_a_ssa = ctx.alloc_tile_typed(&mat_a_key, m, k, &a_dt, &mat_a_ty, ops);
    let mat_b_ssa = ctx.alloc_tile_typed(&mat_b_key, k, n, &b_dt, &mat_b_ty, ops);

    let left_key = format!("{}__left", result_ssa);
    let right_key = format!("{}__right", result_ssa);
    let left_ty = left_tile_type(m, k, &a_dt);
    let right_ty = right_tile_type(k, n, &b_dt);
    let acc_ty = acc_tile_type(m, n, "f32");
    let left_ssa = ctx.alloc_tile_typed(&left_key, m, k, "f32", &left_ty, ops);
    let right_ssa = ctx.alloc_tile_typed(&right_key, k, n, "f32", &right_ty, ops);
    let acc_ssa = ctx.alloc_tile_typed(&result_ssa, m, n, "f32", &acc_ty, ops);

    // Type each operand view with the dtype of the tile it actually views, not
    // a hardcoded f32. An f16 gemm partitions f16 operands, so hardcoding made
    // ptoas reject the reuse: "%pto1 expects different type than prior uses:
    // partition_tensor_view<64x32xf32> vs <64x32xf16>". The accumulator stays
    // f32 -- mixed-precision matmul is f16 in, f32 out.
    let pv_a_ty = ptv_type(m, k, &ta.dtype);
    let pv_b_ty = ptv_type(k, n, &tb.dtype);
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        pv_a, pv_a_ty, mat_a_ssa, mat_a_ty
    ));
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        pv_b, pv_b_ty, mat_b_ssa, mat_b_ty
    ));
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        mat_a_ssa, mat_a_ty, left_ssa, left_ty
    ));
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        mat_b_ssa, mat_b_ty, right_ssa, right_ty
    ));
    ops.push(format!(
        "pto.tmatmul ins({}, {} : {}, {}) outs({} : {})",
        left_ssa, right_ssa, left_ty, right_ty, acc_ssa, acc_ty
    ));

    Ok(())
}

/// Emit a K/N-blocked matmul matching the validated
/// `/tmp/matmul_q_proj_m16.pto` hand-patch. See the comment block above
/// `detect_blocked_matmul_loads` for the design.
///
/// Shape assumptions (checked at runtime):
///   - M % 16 == 0  (TileConfig::fixedRowSize on 910B2 cube)
///   - K % Kb == 0 AND N % Nb == 0 (caller pads if not — no remainder loop yet)
///
/// Output tile (acc, M×Nb) is partition-stored to `result_ssa`'s eventual
/// tstore, which reads `TileInfo.ssa` / `tb_type`. We register the acc
/// tile under `result_ssa` so the downstream tstore "just works" — but
/// since acc shape is M×Nb (not M×N), the caller's tstore would write
/// the wrong region. Instead we emit the tstore inline here inside the
/// N-loop, and register a sentinel TileInfo marked `consumed_inline` so
/// the downstream translate_store sees there's nothing to do.
fn translate_matmul_blocked(
    result_ssa: &str,
    m: u32,
    k: u32,
    n: u32,
    dtypes: MatmulDtypes,
    da: &DeferredMatmulOperand,
    db: &DeferredMatmulOperand,
    b_transposed: bool,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    if m % PTO_MM_MROW_ALIGN != 0 {
        return Err(format!(
            "blocked matmul: M={} must be a multiple of {} (910B2 cube fixedRowSize). \
             Pad the M dim of your Rust tile_matmul kernel source.",
            m, PTO_MM_MROW_ALIGN
        ));
    }
    let kb = pick_kb_for_mn_dtype(m, k, n, dtypes.lhs_bytes() as u32);
    let nb = pick_nb_for_dtype(n, dtypes.lhs_bytes() as u32);
    if k % kb != 0 {
        return Err(format!(
            "blocked matmul: K={} must be a multiple of Kb={}",
            k, kb
        ));
    }
    if n % nb != 0 {
        return Err(format!(
            "blocked matmul: N={} must be a multiple of Nb={}",
            n, nb
        ));
    }
    let n_iters = n / nb;
    let k_iters = k / kb;

    // Sizes / constants we need emitted as arith.constant.
    ctx.use_size(0);
    ctx.use_size(1);
    ctx.use_size(m);
    ctx.use_size(k);
    ctx.use_size(n);
    ctx.use_size(kb);
    ctx.use_size(nb);
    ctx.use_size(n_iters);
    ctx.use_size(k_iters);

    // Allocate the five reusable tiles ONCE outside the loops.
    //   mat_a  (M × Kb)  — CBUF staging for A (left operand path), dtype=lhs
    //   mat_b  (Kb × Nb) — CBUF staging for B, dtype=rhs
    //   a_left (M × Kb)  — L0A working copy, dtype=lhs
    //   b_right (Kb × Nb) — L0B working copy, dtype=rhs
    //   acc    (M × Nb)  — L0C accumulator (one block-column at a time), dtype=dst
    let mat_a_ty = mat_tile_type(m, kb, dtypes.lhs);
    // A transposed B reaches CBUF through the DN->ZN path, which needs a ZN staging tile.
    let mat_b_ty = if b_transposed {
        mat_tile_type_zn(kb, nb, dtypes.rhs)
    } else {
        mat_tile_type(kb, nb, dtypes.rhs)
    };
    let left_ty = left_tile_type(m, kb, dtypes.lhs);
    let right_ty = right_tile_type(kb, nb, dtypes.rhs);
    let acc_ty = acc_tile_type(m, nb, dtypes.dst);

    let mat_a_ssa = ctx.alloc_tile_typed(
        &format!("{}__mat_a_blk", result_ssa),
        m,
        kb,
        dtypes.lhs,
        &mat_a_ty,
        ops,
    );
    let mat_b_ssa = ctx.alloc_tile_typed(
        &format!("{}__mat_b_blk", result_ssa),
        kb,
        nb,
        dtypes.rhs,
        &mat_b_ty,
        ops,
    );
    let a_left_ssa = ctx.alloc_tile_typed(
        &format!("{}__a_left_blk", result_ssa),
        m,
        kb,
        dtypes.lhs,
        &left_ty,
        ops,
    );
    let b_right_ssa = ctx.alloc_tile_typed(
        &format!("{}__b_right_blk", result_ssa),
        kb,
        nb,
        dtypes.rhs,
        &right_ty,
        ops,
    );
    // acc is registered under the matmul's result SSA so the fall-through
    // tstore lookup finds it — but we actually tstore it per-N-block
    // inline below. The downstream tstore must recognise "already stored"
    // to avoid a duplicate emit.
    let acc_ssa = ctx.alloc_tile_typed(result_ssa, m, nb, dtypes.dst, &acc_ty, ops);

    // Per the design note: we emit the per-N-block tstore inline below.
    // To avoid translate_store re-emitting a full-shape tstore for
    // `result_ssa`, we mark the TileInfo as "output consumed inline" by
    // clearing `pv_ssa` and setting a sentinel SSA. The existing store
    // path reads `tile.ssa` and `tb_type`; we can't easily signal "skip"
    // without adding another flag. Instead we rely on the fact that the
    // tstore's pv for the output will be built anew from the `output`
    // GM arg — which is correct for the full shape. The inline tstore
    // here writes per-block; the downstream full-shape tstore would
    // overwrite with uninitialised acc data. So we need a real "skip"
    // marker. Add it via a post-emit hook on ctx.
    ctx.matmul_result_stored_inline
        .insert(result_ssa.to_string());

    // Resolve the output tensor_view for the per-block tstore. The output
    // GM and its tv are registered by the downstream tile_store_f32 call
    // — but that line runs *after* this matmul in body_lines, so its tv
    // isn't in ctx.tv_map yet. We need to build the tv here.
    //
    // The output shape is M×N (the matmul result) — the downstream
    // `tile_store_f32::<M, N>` will write exactly that. We use the
    // `output` function argument which by convention is the 3rd GM arg.
    // But we don't know that generically — for now, require that the
    // Rust kernel source immediately tile_store's the matmul result, and
    // walk ctx.tiles for the pending registration of `result_ssa`.
    //
    // Simpler: stash the output tv request and let translate_store
    // (which DOES know the output GM name) emit the per-block loop.
    //
    // ...but translate_store sees a single-call to
    // `__tile_store_f32(out_gm, result_ssa, M, N)` and doesn't
    // know about the blocking. Cleaner refactor: have translate_matmul
    // return without emitting the store, and have translate_store detect
    // that the tile being stored has a `stored_inline` marker and emit
    // the per-N-block loop itself.
    //
    // For this patch, take the cleaner path: defer the per-block store
    // to translate_store. Do NOT emit the scf.for here yet — instead,
    // remember everything translate_store needs:
    //   - tv_a_ssa, tv_b_ssa, elem_offsets for per-block partition views
    //   - the 5 tile SSAs and their types
    //   - M, K, N, Kb, Nb, n_iters, k_iters
    // Built BEFORE the descriptor, which moves `dtypes`. When B is stored [N x K] the
    // cube needs a [K,N] view at [1,K] strides over the SAME buffer.
    let tv_b_for_desc = if b_transposed {
        ctx.make_tv_transposed(&db.gm_name, n, k, dtypes.rhs, ops)
    } else {
        db.tv_ssa.clone()
    };
    let pending = PendingBlockedMatmul {
        m,
        k,
        n,
        kb,
        nb,
        n_iters,
        k_iters,
        dtypes,
        tv_a_ssa: da.tv_ssa.clone(),
        tv_b_ssa: tv_b_for_desc,
        b_transposed,
        a_elem_offset: da.elem_offset,
        b_elem_offset: db.elem_offset,
        a_gm_name: da.gm_name.clone(),
        b_gm_name: db.gm_name.clone(),
        mat_a_ssa,
        mat_b_ssa,
        a_left_ssa,
        b_right_ssa,
        acc_ssa,
        mat_a_ty,
        mat_b_ty,
        left_ty,
        right_ty,
        acc_ty,
        store_kind: MatmulStoreKind::C2vNoConvert,
    };
    ctx.pending_blocked_matmuls
        .insert(result_ssa.to_string(), pending);

    Ok(())
}

/// Softmax: `%res = llvm.call @__tile_softmax_f32(%c0, %src, %rows, %cols)`
///
/// Decomposes into the numerically-stable 5-step sequence:
/// 1. `trowmax(src, tmp) → max`   — row-wise max (needs a tmp scratch tile)
/// 2. `trowexpandsub(src, max) → sub` — subtract row max from each element
/// 3. `texp(sub) → exp_vals`     — element-wise exp
/// 4. `trowsum(exp_vals, tmp) → sum` — row-wise sum (reuses tmp scratch)
/// 5. `trowexpanddiv(exp_vals, sum) → result` — divide by row sum
///
/// This matches the FlashAttention reference implementation in pto-isa:
/// `TROWMAX(new_max, x, tmp)` → `TROWEXPANDSUB(sub, x, new_max)` → `TEXP` → `TROWSUM` → `TROWEXPANDDIV`
fn translate_softmax(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("softmax: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("softmax: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("softmax: missing src")?.trim();
    let rows = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("softmax: unknown tile {}", src_ssa))?
        .clone();
    let tb_ty = tile_buf_type(rows, cols, dtype);

    // Step 1: allocate scratch tiles
    let t_max_key = format!("{}__max", result_ssa);
    let t_tmp_key = format!("{}__tmp", result_ssa);
    let t_sub_key = format!("{}__sub", result_ssa);
    let t_exp_key = format!("{}__exp", result_ssa);
    let t_sum_key = format!("{}__sum", result_ssa);

    // t_max and t_sum are row-reduction outputs: rows×1, col_major
    let rr_ty = tile_buf_type_rowreduce(rows, dtype);
    let t_max_ssa = ctx.alloc_tile_rowreduce(&t_max_key, rows, dtype, ops);
    let t_tmp_ssa = ctx.alloc_tile(&t_tmp_key, rows, cols, dtype, ops);
    let t_sub_ssa = ctx.alloc_tile(&t_sub_key, rows, cols, dtype, ops);
    let t_exp_ssa = ctx.alloc_tile(&t_exp_key, rows, cols, dtype, ops);
    let t_sum_ssa = ctx.alloc_tile_rowreduce(&t_sum_key, rows, dtype, ops);
    // Step 5 destination mapped to result_ssa
    let t_out_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);

    let src_ssa_pto = tsrc.ssa.clone();

    // Step 2: trowmax ins(%src, %tmp : T, T) outs(%max : Trr)
    // dst must be rows×1 col_major per ptoas v0.13 constraint
    ops.push(format!(
        "pto.trowmax ins({}, {} : {}, {}) outs({} : {})",
        src_ssa_pto, t_tmp_ssa, tb_ty, tb_ty, t_max_ssa, rr_ty
    ));

    // Step 3: trowexpandsub ins(%src, %max : T, Trr) outs(%sub : T)
    ops.push(format!(
        "pto.trowexpandsub ins({}, {} : {}, {}) outs({} : {})",
        src_ssa_pto, t_max_ssa, tb_ty, rr_ty, t_sub_ssa, tb_ty
    ));

    // Step 4: texp ins(%sub : T) outs(%exp_vals : T)
    ops.push(format!(
        "pto.texp ins({} : {}) outs({} : {})",
        t_sub_ssa, tb_ty, t_exp_ssa, tb_ty
    ));

    // Step 5: trowsum ins(%exp_vals, %tmp : T, T) outs(%sum : Trr)
    // reuse t_tmp_ssa as the scratch buffer; dst must be rows×1 col_major
    ops.push(format!(
        "pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
        t_exp_ssa, t_tmp_ssa, tb_ty, tb_ty, t_sum_ssa, rr_ty
    ));

    // Step 6: trowexpanddiv ins(%exp_vals, %sum : T, Trr) outs(%result : T)
    ops.push(format!(
        "pto.trowexpanddiv ins({}, {} : {}, {}) outs({} : {})",
        t_exp_ssa, t_sum_ssa, tb_ty, rr_ty, t_out_ssa, tb_ty
    ));

    Ok(())
}

/// Fused attention: softmax(Q @ K^T / sqrt(D)) @ V
///
/// Decomposes into: matmul(Q,K^T) → softmax_5ops → matmul(@V)
/// The full pipeline is emitted as sequential PTO ops, allowing ptoas to
/// schedule them optimally across cube and vector engines.
fn translate_attention(
    line: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args =
        extract_call_args(line).ok_or_else(|| format!("attention: cannot parse args: {}", line))?;
    // args: [dst(0), q_buf, q_buf, k_buf, v_buf, seq_len, head_dim]-ish; we use q,k,v,s,d.
    if args.len() < 6 {
        return Err(format!("attention: expected 6 args, got {}", args.len()));
    }
    let result_ssa = extract_result_ssa(line).unwrap_or_else(|| "__att_out".to_string());
    let q_arg = args[1].trim();
    let k_arg = args[2].trim();
    let v_arg = args[3].trim();
    // (dst, q, k, v, S, D) or, for the sink form, (dst, q, k, v, sinks, S, D).
    // `sinks` is a raw GM pointer to at least SB floats, all equal to this
    // head's sink logit — pre-broadcast host-side because `tcolexpand` widens
    // rows, not columns, and there is no scalar-to-row broadcast op.
    let is_sink = line.contains("__tile_attention_sink_f32");
    let (sink_gm, s, d) = if is_sink {
        if args.len() < 7 {
            return Err(format!("attention_sink: expected 7 args, got {}", args.len()));
        }
        let resolved = ctx.resolve_ptr(args[4].trim());
        (
            Some(resolve_gm_name(&resolved, func)),
            ctx.resolve_const(args[5].trim()),
            ctx.resolve_const(args[6].trim()),
        )
    } else {
        (None, ctx.resolve_const(args[4].trim()), ctx.resolve_const(args[5].trim()))
    };

    let tq = ctx
        .get_tile(q_arg)
        .ok_or_else(|| format!("attention: unknown Q tile {}", q_arg))?
        .clone();
    let tk = ctx
        .get_tile(k_arg)
        .ok_or_else(|| format!("attention: unknown K tile {}", k_arg))?
        .clone();
    let tv = ctx
        .get_tile(v_arg)
        .ok_or_else(|| format!("attention: unknown V tile {}", v_arg))?
        .clone();
    let q_gm = tq
        .gm_name
        .clone()
        .ok_or_else(|| format!("attention: Q tile {} not from GM", q_arg))?;
    let k_gm = tk
        .gm_name
        .clone()
        .ok_or_else(|| format!("attention: K tile {} not from GM", k_arg))?;
    let v_gm = tv
        .gm_name
        .clone()
        .ok_or_else(|| format!("attention: V tile {} not from GM", v_arg))?;

    // AIV unified-buffer capacity, derived from ptoas rather than assumed.
    // At S=64, D=512 it reports:
    //   "vec overflow, requires 3162112 bits while 1572864 bits avaliable!"
    // 1572864 bits = 192 KiB of UB; 3162112/512 = 772 B per unit of D at S=64,
    // i.e. ~12 B per (S,D) element across the tiles this lowering keeps live.
    // Solving gives D <= 254 at S=64, which reproduces the observed history
    // exactly: 128 and 192 were closed, 256 "hit a ttrans/tcolsum limit" — it
    // needs 193 KiB against 192 available, so it missed by 0.5%, not by luck.
    //
    // Refuse HERE with the arithmetic rather than letting ptoas reject it later:
    // the vendor message names bits, not the dimension that caused them, and the
    // caller cannot act on it. DS4-Flash's MLA latent is 512, so this fires on
    // the real model and the answer is to BLOCK D — the score is a reduction over
    // D and splits additively, the output is independent per d.
    // Kept as an exact ratio. Dividing first truncates 96.5 bits/element to 96,
    // which makes the advice come out D <= 256 — the very width that overflows.
    // Found by reading the guard's own output rather than trusting it.
    const UB_BITS: usize = 1_572_864;
    const REF_BITS: usize = 3_162_112; // measured at S=64, D=512
    const REF_SD: usize = 64 * 512;
    let sd = (s as usize) * (d as usize);
    let needed = REF_BITS * sd / REF_SD;
    if needed > UB_BITS || std::env::var("TILE_PTO_ATTN_SB").is_ok() {
        // Too wide for one shot. Rather than refuse, block the S axis: stream K
        // and V in tiles and fold the softmax with a running max and sum, so the
        // working set is bounded by the BLOCK, not by the context length. The
        // one case still worth refusing is a D so wide that no block fits at all.
        match pick_s_block(s, d) {
            Some(sb) => {
                return emit_attention_blocked(
                    ctx, ops, &result_ssa, &q_gm, &k_gm, &v_gm, sink_gm.as_deref(), s, d, sb,
                    None, false,
                );
            }
            _ => {
                // In u64: on a 32-bit target (this emitter is vendored into a
                // WASM playground) `UB_BITS * REF_SD` is 1_572_864 * 32_768,
                // which overflows a 32-bit usize and is a hard compile error
                // under the default overflow lint. The value itself is small —
                // it is only the intermediate product that is large.
                let dmax = (UB_BITS as u64 * REF_SD as u64
                    / (REF_BITS as u64 * (s as u64).max(1))) as usize;
                return Err(format!(
                    "attention: S={s} x D={d} needs {} KiB of AIV unified buffer but \
                     only {} KiB is available, and no S-block divides {s} into a piece \
                     that fits at D={d}. Blocking S is the general fix and is applied \
                     automatically when a block exists, but a single row of D must \
                     still fit: that caps D at about {}. Widen the block by choosing \
                     an S divisible by 16, or split the head dimension upstream.",
                    needed / 8 / 1024,
                    UB_BITS / 8 / 1024,
                    dmax,
                ));
            }
        }
    }

    // Falling through here means the one-shot lowering, which has no place to
    // put the sink term. Silently dropping it is exactly the bug this variant
    // exists to fix, so refuse instead.
    if is_sink {
        return Err(format!(
            "attention_sink: S={s} x D={d} takes the one-shot path, which does \
             not implement sinks. Use a shape that blocks, or set \
             TILE_PTO_ATTN_SB to force blocking."
        ));
    }

    // ── a3-native vector-only DECODE attention (1-query): out[D] = softmax(Q·Kᵀ·scale)·V.
    //    Q[1×D], K[S×D], V[S×D]. No cube, no `pto.tinsert` (the a5-only VEC→MAT op) —
    //    instead `pto.ttrans` keeps the scores row-major, sidestepping the
    //    col-major→row-major bridge that blocked the earlier attempt. Validated on
    //    the 910c (Ascend910_9392 / dav-c220 / a3): max_rel_err ~1e-6 vs a CPU
    //    softmax(QKᵀ·s)·V oracle (plain and S-pad masked). Emitted unmasked here
    //    (exact for S a multiple of 16); for general S add a [1×S] −∞ pad mask
    //    (`pto.tadd` into the scaled scores before `trowmax`). See
    //    docs/DS4FLASH_Q2_PTO_910C.md. Because it is vector-only, attention no
    //    longer forces `pto.target_arch = "a5"`.
    let scale = if d > 0 {
        1.0_f32 / (d as f32).sqrt()
    } else {
        1.0
    };
    let c_scale = ctx.fresh_ssa();
    ops.push(format!(
        "{} = arith.constant {} : f32",
        c_scale,
        format_f32_decimal(scale)
    ));

    let vec_1d = tile_buf_type(1, d, "f32");
    let vec_sd = tile_buf_type(s, d, "f32");
    let vec_1s = tile_buf_type(1, s, "f32");
    let vec_ds = tile_buf_type(d, s, "f32");
    let rr1 = tile_buf_type_rowreduce(1, "f32");
    let rr_d = tile_buf_type_rowreduce(d, "f32");
    let ptv_1d = ptv_type(1, d, "f32");
    let ptv_sd = ptv_type(s, d, "f32");

    ops.push(format!(
        "// --- a3 vector-only decode attention: softmax(Q·K^T·scale)·V, S={}, D={} (no cube/tinsert) ---",
        s, d
    ));

    // Q[1×D] → broadcast to [S×D].
    let q_tv = ctx.get_or_make_tv(&q_gm, 1, d, "f32", ops);
    let q_pv = ctx.make_pv(&q_tv, 1, d, "f32", 0, ops);
    let qt = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", qt, vec_1d));
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})  // Q[1xD] (1-query decode)",
        q_pv, ptv_1d, qt, vec_1d
    ));
    let qb = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", qb, vec_sd));
    ops.push(format!(
        "pto.tcolexpand ins({} : {}) outs({} : {})  // broadcast Q across S rows",
        qt, vec_1d, qb, vec_sd
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    // K[S×D]; p = K .* Qb; pT = ttrans(p) [D×S]; sc = tcolsum(pT) [1×S] (row-major, bridge-free).
    let k_tv = ctx.get_or_make_tv(&k_gm, s, d, "f32", ops);
    let k_pv = ctx.make_pv(&k_tv, s, d, "f32", 0, ops);
    let kt = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", kt, vec_sd));
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        k_pv, ptv_sd, kt, vec_sd
    ));
    let p = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", p, vec_sd));
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})  // K .* broadcast(Q)",
        kt, qb, vec_sd, vec_sd, p, vec_sd
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    let ptmp = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", ptmp, vec_ds));
    let ptr = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", ptr, vec_ds));
    ops.push(format!(
        "pto.ttrans ins({}, {} : {}, {}) outs({} : {})  // p[SxD] -> [DxS]",
        p, ptmp, vec_sd, vec_ds, ptr, vec_ds
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    let sc = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", sc, vec_1s));
    ops.push(format!(
        "pto.tcolsum ins({} : {}) outs({} : {})  // row-major scores [1xS]",
        ptr, vec_ds, sc, vec_1s
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    // scale the scores.
    let scs = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", scs, vec_1s));
    ops.push(format!(
        "pto.tmuls ins({}, {} : {}, f32) outs({} : {})  // scores * 1/sqrt(D)",
        sc, c_scale, vec_1s, scs, vec_1s
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    // [S-pad masking hook: for S % 16 != 0, tadd a [1xS] -inf pad mask into `scs` here.]

    // row-softmax over [1×S] (the translate_softmax sequence).
    let stmp = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", stmp, vec_1s));
    let mx = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", mx, rr1));
    ops.push(format!(
        "pto.trowmax ins({}, {} : {}, {}) outs({} : {})",
        scs, stmp, vec_1s, vec_1s, mx, rr1
    ));
    let sub = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", sub, vec_1s));
    ops.push(format!(
        "pto.trowexpandsub ins({}, {} : {}, {}) outs({} : {})",
        scs, mx, vec_1s, rr1, sub, vec_1s
    ));
    let ex = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", ex, vec_1s));
    ops.push(format!(
        "pto.texp ins({} : {}) outs({} : {})",
        sub, vec_1s, ex, vec_1s
    ));
    let sm = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", sm, rr1));
    ops.push(format!(
        "pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
        ex, stmp, vec_1s, vec_1s, sm, rr1
    ));
    let w = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", w, vec_1s));
    ops.push(format!(
        "pto.trowexpanddiv ins({}, {} : {}, {}) outs({} : {})  // softmax weights [1xS]",
        ex, sm, vec_1s, rr1, w, vec_1s
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    // @V: V[S×D] → ttrans [D×S]; wb = broadcast w [D×S]; out[d] = Σ_s w[s]·V[s][d] via trowsum → [D×1].
    let v_tv = ctx.get_or_make_tv(&v_gm, s, d, "f32", ops);
    let v_pv = ctx.make_pv(&v_tv, s, d, "f32", 0, ops);
    let vt = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", vt, vec_sd));
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        v_pv, ptv_sd, vt, vec_sd
    ));
    let vtmp = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", vtmp, vec_ds));
    let vtr = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", vtr, vec_ds));
    ops.push(format!(
        "pto.ttrans ins({}, {} : {}, {}) outs({} : {})  // V[SxD] -> [DxS]",
        vt, vtmp, vec_sd, vec_ds, vtr, vec_ds
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    let wb = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", wb, vec_ds));
    ops.push(format!(
        "pto.tcolexpand ins({} : {}) outs({} : {})  // broadcast softmax w across D rows",
        w, vec_1s, wb, vec_ds
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    let wv = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", wv, vec_ds));
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        vtr, wb, vec_ds, vec_ds, wv, vec_ds
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    let otmp = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", otmp, vec_ds));
    // Register the result tile [D×1] (col-major); a following pto.tstore writes it
    // to GM as the D-element decode-attention output.
    let out = ctx.alloc_tile_rowreduce(&result_ssa, d, "f32", ops);
    ops.push(format!(
        "pto.trowsum ins({}, {} : {}, {}) outs({} : {})  // out[d]=Σ_s w[s]·V[s][d]",
        wv, otmp, vec_ds, vec_ds, out, rr_d
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    Ok(())
}


/// All heads' sink-attention in ONE kernel, heads partitioned across cores.
///
/// `__tile_attention_sink_batched_f32(q, kv, sinks, out, n_head, s, d)` where `q` and `out` are
/// `[n_head x d]` and `sinks` is `[n_head x SB]` (each row SB copies of that head's logit, since
/// `tcolexpand` widens rows and there is no scalar-to-row broadcast).
///
/// MEASURED MOTIVE, not a tidiness argument. Layer 0's attention sublayer costs 203.0 ms at the
/// only blockDim that passes its oracle, and 157.9 ms of that — 78% — is sixty-four launches of the
/// per-head kernel at 2.468 ms each, each preceded on the host by a BLOCKING `aclrtMemcpy` of that
/// head's sink. The heads are independent, so all of it is avoidable: one launch, one upload, and
/// the head loop partitioned over the 48 usable AIVs.
///
/// Reuses `emit_attention_blocked` unchanged apart from where it reads Q and the sink, so the
/// blocked S-machinery — running max and sum, the row_major padding hazard that once returned
/// garbage — is the same code that already passes. Only the indexing is new.
fn translate_attention_sink_batched(
    line: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("attention_sink_batched: cannot parse args: {}", line))?;
    if args.len() < 7 {
        return Err(format!(
            "attention_sink_batched: expected (q, kv, sinks, out, n_head, s, d), got {}",
            args.len()
        ));
    }
    let q_gm = resolve_gm_name(&ctx.resolve_ptr(args[0].trim()), func);
    let kv_gm = resolve_gm_name(&ctx.resolve_ptr(args[1].trim()), func);
    let sink_gm = resolve_gm_name(&ctx.resolve_ptr(args[2].trim()), func);
    let out_gm = resolve_gm_name(&ctx.resolve_ptr(args[3].trim()), func);
    let n_head = ctx.resolve_const(args[4].trim());
    let s = ctx.resolve_const(args[5].trim());
    let d = ctx.resolve_const(args[6].trim());
    if n_head == 0 || s == 0 || d == 0 {
        return Err(format!(
            "attention_sink_batched: n_head/s/d must be non-zero, got {n_head}/{s}/{d}"
        ));
    }
    let sb = pick_s_block(s, d).ok_or_else(|| {
        format!("attention_sink_batched: no S-block fits at S={s}, D={d}")
    })?;

    ctx.use_size(1);
    ctx.use_size(d);
    ctx.use_size(n_head);
    ctx.use_size(n_head * d);

    ops.push(format!(
        "// === batched sink attention: {} heads, S={}, D={}, block {} — one launch, heads across \
         cores (was {} launches) ===",
        n_head, s, d, sb, n_head
    ));

    // K aliases V for DS4-Flash (n_kv_heads == 1), so one pointer serves both; the caller passes it
    // once rather than twice, which also removes a chance to pass two different buffers by mistake.
    let out_tv = ctx.get_or_make_tv(&out_gm, n_head * d, 1, "f32", ops);
    let out_tv_ty = tv_type(n_head * d, 1, "f32");

    emit_core_partitioned_row_loop(n_head, ctx, ops);
    let res = format!("__attnb_out");
    emit_attention_blocked(
        ctx, ops, &res, &q_gm, &kv_gm, &kv_gm, Some(&sink_gm), s, d, sb,
        Some((n_head, "%r")), false,
    )?;
    // Store this head's D outputs. The result is a [D x 1] col_major rowreduce tile, so the view is
    // a [D x 1] window into a [n_head*D x 1] tensor at row h*D — the same shape the non-batched
    // path's caller-emitted store writes, just offset.
    let base = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = arith.muli %r, %c{} : index  // this head's output base",
        base, d
    ));
    let opv = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c{}, %c1] : {} -> {}",
        opv, out_tv, base, d, out_tv_ty, ptv_type(d, 1, "f32")
    ));
    // `res` is the tile's KEY, not its SSA — alloc_tile_typed mints a fresh SSA and registers the
    // tile under the caller's name. Emitting the key produced `pto.tstore ins(__attnb_out : ...)`
    // and ptoas rejected it with "expected SSA operand", which is the right error in the wrong
    // place: nothing about the store was wrong.
    let out_ssa = ctx
        .get_tile(&res)
        .map(|t| t.ssa.clone())
        .ok_or_else(|| "attention_sink_batched: blocked emitter registered no result tile".to_string())?;
    let rr_d = tile_buf_type_rowreduce(d, "f32");
    ops.push(format!(
        "  pto.tstore ins({} : {}) outs({} : {})",
        out_ssa, rr_d, opv, ptv_type(d, 1, "f32")
    ));
    ops.push("}".to_string());
    Ok(())
}

/// `__tile_attention_sink_batched_kq_f32(q, kv, sinks, out, n_head, kq, s, d)` — the k-query
/// form of the batched sink attention: `q` and `out` are `[n_head*kq x d]` with query `j` of
/// head `h` at row `h*kq + j`, and all `kq` rows of a head attend the SAME `[s x d]` KV.
///
/// This exists to answer a PRICED question, not to be tidy. `ds4_ascend::spec` prices the
/// DSpark/MTP verify-k round and finds the whole lever rests on how much of the attention
/// sublayer's cost is SHARED when one launch carries k query rows: the routed FFN cannot share
/// (each row routes to its own experts), so if attention does not share either, spec decode
/// loses outright. The sharing is structural in this lowering: per S-block, the K tile load
/// (twice), the V tile load and the V TRANSPOSE happen once for all k queries, while the
/// per-query work (score product, fold, exp, weighted accumulate) repeats k times. What
/// fraction that shared part is of the real kernel is exactly the `shared_fraction` the pricing
/// model needs measured — this kernel at k versus k launches of the k=1 kernel IS that
/// measurement.
///
/// Deliberately a NEW function rather than a `q_batch` parameter on
/// [`translate_attention_sink_batched`]: the k=1 path is device-proven at five shapes and its
/// emission stays byte-identical. The duplication is the price of not re-validating it.
fn translate_attention_sink_batched_kq(
    line: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("attention_sink_batched_kq: cannot parse args: {}", line))?;
    if args.len() < 8 {
        return Err(format!(
            "attention_sink_batched_kq: expected (q, kv, sinks, out, n_head, kq, s, d), got {}",
            args.len()
        ));
    }
    let q_gm = resolve_gm_name(&ctx.resolve_ptr(args[0].trim()), func);
    let kv_gm = resolve_gm_name(&ctx.resolve_ptr(args[1].trim()), func);
    let sink_gm = resolve_gm_name(&ctx.resolve_ptr(args[2].trim()), func);
    let out_gm = resolve_gm_name(&ctx.resolve_ptr(args[3].trim()), func);
    let n_head = ctx.resolve_const(args[4].trim());
    let kq = ctx.resolve_const(args[5].trim());
    let s = ctx.resolve_const(args[6].trim());
    let d = ctx.resolve_const(args[7].trim());
    if n_head == 0 || kq == 0 || s == 0 || d == 0 {
        return Err(format!(
            "attention_sink_batched_kq: n_head/kq/s/d must be non-zero, got \
             {n_head}/{kq}/{s}/{d}"
        ));
    }
    let sb = pick_s_block_kq(s, d, kq).ok_or_else(|| {
        format!(
            "attention_sink_batched_kq: no S-block fits at S={s}, D={d}, kq={kq} — the \
             per-query accumulators cost ~12*kq*sb*D bytes of the 192 KiB unified buffer, so \
             either lower kq or split D upstream"
        )
    })?;

    ctx.use_size(1);
    ctx.use_size(d);
    ctx.use_size(n_head);
    ctx.use_size(kq * d);
    ctx.use_size(n_head * kq * d);

    ops.push(format!(
        "// === k-query batched sink attention: {} heads x {} queries, S={}, D={}, block {} — \
         KV loads and the V transpose shared across the {} queries ===",
        n_head, kq, s, d, sb, kq
    ));

    let out_tv = ctx.get_or_make_tv(&out_gm, n_head * kq * d, 1, "f32", ops);
    let out_tv_ty = tv_type(n_head * kq * d, 1, "f32");

    emit_core_partitioned_row_loop(n_head, ctx, ops);
    let res_keys = emit_attention_blocked_kq(
        ctx, ops, "__attnbkq_out", &q_gm, &kv_gm, &kv_gm, Some(&sink_gm), s, d, sb, kq,
        (n_head, "%r"),
    )?;
    // Head h's queries store at rows (h*kq + j)*d of the [n_head*kq*d x 1] output.
    let head_base = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = arith.muli %r, %c{} : index  // this head's output base",
        head_base,
        kq * d
    ));
    let rr_d = tile_buf_type_rowreduce(d, "f32");
    for (j, key) in res_keys.iter().enumerate() {
        let base = if j == 0 {
            head_base.clone()
        } else {
            let b = ctx.fresh_ssa();
            ctx.use_size(j as u32 * d);
            ops.push(format!(
                "  {} = arith.addi {}, %c{} : index  // query {}'s output base",
                b,
                head_base,
                j as u32 * d,
                j
            ));
            b
        };
        let opv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c{}, %c1] : {} -> {}",
            opv, out_tv, base, d, out_tv_ty, ptv_type(d, 1, "f32")
        ));
        let out_ssa = ctx
            .get_tile(key)
            .map(|t| t.ssa.clone())
            .ok_or_else(|| {
                format!("attention_sink_batched_kq: no result tile registered for query {}", j)
            })?;
        ops.push(format!(
            "  pto.tstore ins({} : {}) outs({} : {})",
            out_ssa, rr_d, opv, ptv_type(d, 1, "f32")
        ));
    }
    ops.push("}".to_string());
    Ok(())
}

/// `__tile_attention_partial_batched_f32(q, kv, out_o, out_m, out_d, n_head, s, d)` — one
/// SHARD of sequence-sharded attention, all heads in one launch.
///
/// Each head computes, over THIS SHARD's `[s x d]` kv rows only (`kv` here is the shard's
/// slice, not the full cache): the max scaled score `m`, the sink-free denominator
/// `d = Σ exp(score − m)`, and the UN-normalised weighted-V sum `o[d]` — the exact
/// [`ds4_ascend::seq_attention::Partial`] contract. The division and the sink both happen at
/// the MERGE (`combine_with_sink`), never here: a sink folded into a shard would be counted
/// once per shard, an attenuation that looks like a mistuned model rather than a bug, and a
/// per-shard division would make the merge approximate instead of exact.
///
/// This is the kernel that makes `ep > 1` RUNNABLE: DS4-Flash's single MLA latent cannot be
/// split by KV head, so cooperating chips either replicate KV (measured: 19.6% → 4.2%
/// resident on the customer's box) or shard positions and merge — this is the shard side.
///
/// Layouts: `q` `[n_head x d]`, `out_o` `[n_head*d x 1]` (head h at rows `h*d..`), `out_m`
/// and `out_d` `[n_head x 1]`.
fn translate_attention_partial_batched(
    line: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("attention_partial_batched: cannot parse args: {}", line))?;
    if args.len() < 8 {
        return Err(format!(
            "attention_partial_batched: expected (q, kv, out_o, out_m, out_d, n_head, s, d), \
             got {}",
            args.len()
        ));
    }
    let q_gm = resolve_gm_name(&ctx.resolve_ptr(args[0].trim()), func);
    let kv_gm = resolve_gm_name(&ctx.resolve_ptr(args[1].trim()), func);
    let o_gm = resolve_gm_name(&ctx.resolve_ptr(args[2].trim()), func);
    let m_gm = resolve_gm_name(&ctx.resolve_ptr(args[3].trim()), func);
    let d_gm = resolve_gm_name(&ctx.resolve_ptr(args[4].trim()), func);
    let n_head = ctx.resolve_const(args[5].trim());
    let s = ctx.resolve_const(args[6].trim());
    let d = ctx.resolve_const(args[7].trim());
    if n_head == 0 || s == 0 || d == 0 {
        return Err(format!(
            "attention_partial_batched: n_head/s/d must be non-zero, got {n_head}/{s}/{d} — \
             an EMPTY shard is the merge's identity element and never launches a kernel"
        ));
    }
    let sb = pick_s_block(s, d).ok_or_else(|| {
        format!("attention_partial_batched: no S-block fits at S={s}, D={d}")
    })?;

    ctx.use_size(1);
    ctx.use_size(d);
    ctx.use_size(n_head);
    ctx.use_size(n_head * d);

    ops.push(format!(
        "// === seq-sharded PARTIAL attention: {} heads over this shard's S={}, D={}, block {} \
         — un-normalised o + (m, d) for the exact log-sum-exp merge; sink-free by contract ===",
        n_head, s, d, sb
    ));

    let o_tv = ctx.get_or_make_tv(&o_gm, n_head * d, 1, "f32", ops);
    let o_tv_ty = tv_type(n_head * d, 1, "f32");
    let m_tv = ctx.get_or_make_tv(&m_gm, n_head, 1, "f32", ops);
    let d_tv = ctx.get_or_make_tv(&d_gm, n_head, 1, "f32", ops);
    let scalar_tv_ty = tv_type(n_head, 1, "f32");

    emit_core_partitioned_row_loop(n_head, ctx, ops);
    let res = "__attnp_out".to_string();
    emit_attention_blocked(
        ctx, ops, &res, &q_gm, &kv_gm, &kv_gm, None, s, d, sb,
        Some((n_head, "%r")), true,
    )?;

    // Store o[d] at this head's rows, and the two [1x1] merge scalars at row %r.
    let base = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = arith.muli %r, %c{} : index  // this head's o base",
        base, d
    ));
    let opv = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c{}, %c1] : {} -> {}",
        opv, o_tv, base, d, o_tv_ty, ptv_type(d, 1, "f32")
    ));
    let out_ssa = ctx
        .get_tile(&res)
        .map(|t| t.ssa.clone())
        .ok_or_else(|| "attention_partial_batched: no o tile registered".to_string())?;
    ops.push(format!(
        "  pto.tstore ins({} : {}) outs({} : {})",
        out_ssa,
        tile_buf_type_rowreduce(d, "f32"),
        opv,
        ptv_type(d, 1, "f32")
    ));
    for (gm_tv, key, what) in [(&m_tv, "__attnp_out__m", "m"), (&d_tv, "__attnp_out__d", "d")] {
        let pv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c1, %c1] : {} -> {}",
            pv, gm_tv, "%r", scalar_tv_ty, ptv_type(1, 1, "f32")
        ));
        let t_ssa = ctx
            .get_tile(key)
            .map(|t| t.ssa.clone())
            .ok_or_else(|| format!("attention_partial_batched: no {what} tile registered"))?;
        ops.push(format!(
            "  pto.tstore ins({} : {}) outs({} : {})  // merge scalar {}",
            t_ssa,
            tile_buf_type_rowreduce(1, "f32"),
            pv,
            ptv_type(1, 1, "f32"),
            what
        ));
    }
    ops.push("}".to_string());
    Ok(())
}

/// Pick the S-block for the k-query blocked attention.
///
/// Same calibrated coefficients as [`pick_s_block`], with the pool restructured: 5 shared
/// tiles (K/V block, product, three transpose/weight scratches) plus 3 per QUERY (broadcast Q
/// and the two weighted-V accumulators), so the big term is `(20 + 12*kq) * sb * d` bytes
/// against `pick_s_block`'s `32 * sb * d` — identical at kq=1 by construction. The per-query
/// small tiles (exp row, two folds, two rowreduce scalars) ride in a `2048 * kq` term padded
/// to ptoas's 256 B floor.
fn pick_s_block_kq(s: u32, d: u32, kq: u32) -> Option<u32> {
    if let Ok(v) = std::env::var("TILE_PTO_ATTN_SB") {
        if let Ok(sb) = v.parse::<u32>() {
            if sb > 0 && s % sb == 0 {
                return Some(sb);
            }
        }
    }
    const UB_BYTES: usize = 192 * 1024;
    let d = d as usize;
    let kq = kq as usize;
    let cost =
        |sb: usize| (20 + 12 * kq) * sb * d + 8 * d + 1792 + 2048 * kq;
    let mut best = None;
    let mut sb = 8u32;
    while sb <= s {
        if s % sb == 0 && cost(sb as usize) <= UB_BYTES {
            best = Some(sb);
        }
        sb += 8;
    }
    best
}

/// Pick the S-block size for blocked attention, or `None` if nothing fits.
///
/// The one-shot lowering keeps `S x D` tiles live, so its cost is the *product*
/// — which is why widening D alone was never the fix. Blocking S bounds the big
/// tiles at `SB x D`, and because the scores are recomputed rather than kept
/// (see `emit_attention_blocked`), NOTHING in the working set scales with S.
/// The largest admissible block therefore wins outright: fewer blocks is less
/// unrolled code and fewer barriers.
///
/// An earlier version kept one `[1 x SB]` score tile per block, which put a
/// `256 * S/SB` term in this model and made it convex — a smaller block bought
/// pool space and paid for it in score tiles, so the size had to be chosen by
/// minimising. That term also capped context at S=1024 for D=512. Recomputing
/// removed it.
///
/// The remaining coefficients are CALIBRATED against ptoas's own overflow
/// reports, not derived, because the dominant one is allocator behaviour no
/// reading of the dialect would reveal: ptoas assigns unified buffer per
/// `pto.alloc_tile` statically and never reuses a dead tile's space, which is
/// why the pool is allocated once and written through every block.
fn pick_s_block(s: u32, d: u32) -> Option<u32> {
    // Debug lever: force a block size, including SB == S, which takes the
    // blocked path with a single block and no folding at all. That is how the
    // per-block chain gets tested apart from the running max/sum.
    if let Ok(v) = std::env::var("TILE_PTO_ATTN_SB") {
        if let Ok(sb) = v.parse::<u32>() {
            if sb > 0 && s % sb == 0 {
                return Some(sb);
            }
        }
    }
    const UB_BYTES: usize = 192 * 1024;
    let d = d as usize;
    // 8 pool tiles of SB x D f32 (broadcast Q, the K/V block, the product,
    // three transpose/weight tiles and two weighted-V accumulators), plus a
    // small fixed term that scales with D.
    let cost = |sb: usize| 32 * sb * d + 8 * d + 1792;

    let mut best = None;
    let mut sb = 8u32;
    while sb <= s {
        if s % sb == 0 && cost(sb as usize) <= UB_BYTES {
            best = Some(sb);
        }
        sb += 8;
    }
    best
}

/// Flash-style blocked decode attention: `out[D] = softmax(Q.K^T.scale) . V`
/// with the S axis streamed in blocks of `sb`.
///
/// Two passes over the blocks, and NOTHING held between them that scales with
/// S — which is what makes the context length unbounded here:
///
///   A. per-block scores, folded elementwise with `pto.tmax`; one `trowmax`
///      afterwards gives the global max, since max-over-blocks then
///      max-over-lanes is max-over-everything
///   B. scores RECOMPUTED against that max, folded with `pto.tadd` for the
///      denominator while the weighted V accumulates in `[D x SB]`
///
/// The normalisation is deferred to the end: pass B accumulates unnormalised
/// `sum_b exp(sc_b - m) . V_b` and divides once, which is what lets the
/// denominator and the V accumulation share a single pass.
///
/// Recomputing the scores rather than storing them costs one extra K load,
/// transpose and column-sum per block. It buys the S-proportional term: an
/// earlier version kept a `[1 x SB]` score tile per block, and since ptoas pads
/// every tile to a 256 B floor, those tiles cost 32 B per position at SB=8 and
/// capped context at S=1024 for the model's 512-wide latent. The alternative —
/// staging scores through a GM workspace — needs a pointer argument on
/// `__tile_attention_f32`, which seven backends translate. Recompute is the
/// cheaper trade.
///
/// Each of the three reductions happens EXACTLY ONCE, into the same col_major
/// rowreduce tile the one-shot path uses. That is deliberate: an earlier
/// version folded the per-block SCALARS, which forced the running max and sum
/// into row_major rowreduce tiles because `pto.tmax` and `pto.tadd` reject
/// col_major. It compiled, ran, and produced garbage — ptoas pads a row_major
/// tile to a 32-byte row, so a `[D x 1]` becomes `[D x 8]` with only lane 0
/// written and lanes 1..7 undefined, and anything reducing across the row sums
/// them. Folding on full-width vector tiles sidesteps the layout question.
///
/// Everything is written through a scratch pool allocated ONCE, because ptoas
/// assigns unified buffer per allocation and never reuses a dead tile's space.
/// The pool is aliased across passes by role — pass A's transpose scratch is
/// pass B's product tile — which is safe only because a `PIPE_ALL` barrier
/// separates every write from the next read.
///
/// The blocks are unrolled at emit time because `S` and `D` are compile-time
/// constants here, so no dynamic control flow or dynamic view offsets are
/// needed. That makes emitted code size grow with `S / SB`, which is now the
/// practical ceiling rather than unified buffer.
///
/// Arithmetic note: blocked summation changes the reduction ORDER, so results
/// may differ from the one-shot path in the last ulp. The softmax itself is
/// unchanged — the max and the denominator are both global.
#[allow(clippy::too_many_arguments)]
fn emit_attention_blocked(
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
    result_ssa: &str,
    q_gm: &str,
    k_gm: &str,
    v_gm: &str,
    // GM holding at least SB copies of this head's sink logit, or None.
    sink_gm: Option<&str>,
    s: u32,
    d: u32,
    sb: u32,
    // Head batching. `Some((n_head, row_ssa))` views Q and the sink plane as `n_head` rows and
    // reads row `row_ssa` — so the identical blocked body serves one head per loop iteration
    // instead of one head per KERNEL LAUNCH. Measured motive: 64 per-head launches were 78% of
    // layer 0's attention sublayer at 2.468 ms each, and the host was doing a BLOCKING aclrtMemcpy
    // of the sink between every one of them.
    head_batch: Option<(u32, &str)>,
    // Sequence-sharded PARTIAL mode: stop before the final division and expose the three merge
    // quantities instead (seq_attention.rs contract): the result key holds the UN-NORMALISED
    // weighted-V sum, and `{result}__m` / `{result}__d` hold the max score and the sink-free
    // denominator as [1x1] rowreduce tiles. The caller must pass `sink_gm: None` — a sink folded
    // into a shard's partials would be counted once per shard at the merge, which the reference
    // module documents as the trap. When `false`, emission is unchanged.
    partial: bool,
) -> Result<(), String> {
    if partial && sink_gm.is_some() {
        return Err(
            "attention partial: shards must be sink-free — the sink joins the softmax exactly \
             once at the MERGE (combine_with_sink), not once per shard"
                .to_string(),
        );
    }
    if sb == 0 || s % sb != 0 {
        return Err(format!("attention: block {} does not divide S={}", sb, s));
    }
    let nb = s / sb;

    let scale = if d > 0 {
        1.0_f32 / (d as f32).sqrt()
    } else {
        1.0
    };
    let c_scale = ctx.fresh_ssa();
    ops.push(format!(
        "{} = arith.constant {} : f32",
        c_scale,
        format_f32_decimal(scale)
    ));
    let c_zero = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 0.00000000 : f32", c_zero));
    let c_one = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 1.00000000 : f32", c_one));

    let vec_1d = tile_buf_type(1, d, "f32");
    let vec_sbd = tile_buf_type(sb, d, "f32");
    let vec_dsb = tile_buf_type(d, sb, "f32");
    let vec_1sb = tile_buf_type(1, sb, "f32");
    let rr1 = tile_buf_type_rowreduce(1, "f32");
    let rr_d = tile_buf_type_rowreduce(d, "f32");
    let ptv_1d = ptv_type(1, d, "f32");
    let ptv_sbd = ptv_type(sb, d, "f32");

    ops.push(format!(
        "// --- flash-blocked decode attention: S={} as {} blocks of {}, D={} ---",
        s, nb, sb, d
    ));

    // ── scratch pool, allocated once and written through every block ────────
    let mut alloc = |ty: &str, what: &str, ctx: &mut PtoContext, ops: &mut Vec<String>| {
        let v = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}  // {}", v, ty, what));
        v
    };
    let qb = alloc(&vec_sbd, "pool: broadcast Q", ctx, ops);
    let ld = alloc(&vec_sbd, "pool: K or V block", ctx, ops);
    let pr = alloc(&vec_sbd, "pool: elementwise product", ctx, ops);
    let t1 = alloc(&vec_dsb, "pool: transpose scratch / product", ctx, ops);
    let t2 = alloc(&vec_dsb, "pool: transposed", ctx, ops);
    let t3 = alloc(&vec_dsb, "pool: broadcast weights", ctx, ops);
    let g0 = alloc(&vec_dsb, "pool: weighted-V accumulator A", ctx, ops);
    let g1 = alloc(&vec_dsb, "pool: weighted-V accumulator B", ctx, ops);
    let u1 = alloc(&vec_1sb, "pool: [1xSB] scratch", ctx, ops);
    let u2 = alloc(&vec_1sb, "pool: [1xSB] scratch", ctx, ops);
    let f0 = alloc(&vec_1sb, "pool: [1xSB] fold A", ctx, ops);
    let f1 = alloc(&vec_1sb, "pool: [1xSB] fold B", ctx, ops);
    let (mx, sm) = if partial {
        // Registered under derived keys so the caller can store them for the merge.
        let m = ctx.alloc_tile_rowreduce(&format!("{}__m", result_ssa), 1, "f32", ops);
        let d0 = ctx.alloc_tile_rowreduce(&format!("{}__d", result_ssa), 1, "f32", ops);
        (m, d0)
    } else {
        (
            alloc(&rr1, "global max", ctx, ops),
            alloc(&rr1, "global softmax denominator", ctx, ops),
        )
    };

    // Q[1xD] broadcast to [SBxD], hoisted: read-only and the same every block.
    let q_rows = head_batch.map(|(n, _)| n).unwrap_or(1);
    let q_tv = ctx.get_or_make_tv(q_gm, q_rows, d, "f32", ops);
    let q_pv = match head_batch {
        Some((_, row)) => {
            // SSA row offset, so make the view by hand: make_pv takes a constant.
            ctx.use_size(1);
            ctx.use_size(d);
            let pv = ctx.fresh_ssa();
            ops.push(format!(
                "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c1, %c{}] : {} -> {}",
                pv, q_tv, row, d, tv_type(q_rows, d, "f32"), ptv_type(1, d, "f32")
            ));
            pv
        }
        None => ctx.make_pv(&q_tv, 1, d, "f32", 0, ops),
    };
    let qt = alloc(&vec_1d, "Q[1xD]", ctx, ops);
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})  // Q[1xD] (1-query decode)",
        q_pv, ptv_1d, qt, vec_1d
    ));
    ops.push(format!(
        "pto.tcolexpand ins({} : {}) outs({} : {})  // broadcast Q across SB rows",
        qt, vec_1d, qb, vec_sbd
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    // The sink row: SB copies of one logit. Loaded once, used twice — folded
    // into the max, and again into the denominator seed.
    let sink = sink_gm.map(|gm| {
        let sink_rows = head_batch.map(|(n, _)| n).unwrap_or(1);
        let tv = ctx.get_or_make_tv(gm, sink_rows, sb, "f32", ops);
        let pv = match head_batch {
            Some((_, row)) => {
                ctx.use_size(1);
                ctx.use_size(sb);
                let pv = ctx.fresh_ssa();
                ops.push(format!(
                    "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c1, %c{}] : {} -> {}",
                    pv, tv, row, sb, tv_type(sink_rows, sb, "f32"), ptv_type(1, sb, "f32")
                ));
                pv
            }
            None => ctx.make_pv(&tv, 1, sb, "f32", 0, ops),
        };
        let t = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}  // attn sink [1xSB]", t, vec_1sb));
        ops.push(format!(
            "pto.tload ins({} : {}) outs({} : {})  // per-head sink logit",
            pv,
            ptv_type(1, sb, "f32"),
            t,
            vec_1sb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        t
    });

    let k_tv = ctx.get_or_make_tv(k_gm, s, d, "f32", ops);

    // Scaled scores for block `b`, landing in `u1`, using `u2` as scratch.
    // Emitted twice per block — once to find the max, once against it — which
    // is the trade that removed the S-proportional working set.
    let emit_scores = |ctx: &mut PtoContext, ops: &mut Vec<String>, b: u32| {
        let k_pv = ctx.make_pv_at(&k_tv, sb, d, "f32", b * sb, 0, ops);
        ops.push(format!(
            "pto.tload ins({} : {}) outs({} : {})",
            k_pv, ptv_sbd, ld, vec_sbd
        ));
        ops.push(format!(
            "pto.tmul ins({}, {} : {}, {}) outs({} : {})  // K_b .* broadcast(Q)",
            ld, qb, vec_sbd, vec_sbd, pr, vec_sbd
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        ops.push(format!(
            "pto.ttrans ins({}, {} : {}, {}) outs({} : {})",
            pr, t1, vec_sbd, vec_dsb, t2, vec_dsb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        ops.push(format!(
            "pto.tcolsum ins({} : {}) outs({} : {})  // scores [1xSB]",
            t2, vec_dsb, u2, vec_1sb
        ));
        ops.push(format!(
            "pto.tmuls ins({}, {} : {}, f32) outs({} : {})  // * 1/sqrt(D)",
            u2, c_scale, vec_1sb, u1, vec_1sb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
    };

    // ── pass A: scores, folded elementwise, then ONE reduction ──────────────
    let mut fold = f0.clone();
    for b in 0..nb {
        ops.push(format!("// block {}/{}: scores (pass A)", b + 1, nb));
        emit_scores(ctx, ops, b);
        if b == 0 {
            ops.push(format!(
                "pto.tmov ins({} : {}) outs({} : {})  // seed the max fold",
                u1, vec_1sb, f0, vec_1sb
            ));
            fold = f0.clone();
        } else {
            let dst = if fold == f0 { &f1 } else { &f0 };
            ops.push(format!(
                "pto.tmax ins({}, {} : {}, {}) outs({} : {})  // elementwise max fold",
                fold, u1, vec_1sb, vec_1sb, dst, vec_1sb
            ));
            fold = dst.clone();
        }
        ops.push("pto.barrier <PIPE_ALL>".to_string());
    }
    // Fold the sink into the [1 x SB] max BEFORE reducing. Doing it after,
    // into the [1 x 1] result, would need `pto.tmax` on a col_major rowreduce
    // tile — the layout that compiled and returned garbage earlier.
    let max_src = if let Some(sk) = &sink {
        let dst = if fold == f0 { f1.clone() } else { f0.clone() };
        ops.push(format!(
            "pto.tmax ins({}, {} : {}, {}) outs({} : {})  // max(scores, sink)",
            fold, sk, vec_1sb, vec_1sb, dst, vec_1sb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        dst
    } else {
        fold.clone()
    };
    ops.push(format!(
        "pto.trowmax ins({}, {} : {}, {}) outs({} : {})  // global max",
        max_src, u2, vec_1sb, vec_1sb, mx, rr1
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    // ── pass B: exp against the max — denominator AND weighted V together ───
    let v_tv = ctx.get_or_make_tv(v_gm, s, d, "f32", ops);
    // Seed the denominator with the sink. Every lane carries exp(sink - m)/SB,
    // so the single trowsum at the end adds exp(sink - m) exactly once — no
    // per-lane masking and no new op. With no sink the fold is seeded by the
    // first block as before.
    let mut esum = f0.clone();
    let mut seeded = false;
    if let Some(sk) = &sink {
        let c_inv_sb = ctx.fresh_ssa();
        ops.push(format!(
            "{} = arith.constant {} : f32",
            c_inv_sb,
            format_f32_decimal(1.0_f32 / sb as f32)
        ));
        ops.push(format!(
            "pto.trowexpandsub ins({}, {} : {}, {}) outs({} : {})  // sink - m",
            sk, mx, vec_1sb, rr1, u1, vec_1sb
        ));
        ops.push(format!(
            "pto.texp ins({} : {}) outs({} : {})",
            u1, vec_1sb, u2, vec_1sb
        ));
        ops.push(format!(
            "pto.tmuls ins({}, {} : {}, f32) outs({} : {})  // /SB, summed back by trowsum",
            u2, c_inv_sb, vec_1sb, f0, vec_1sb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        esum = f0.clone();
        seeded = true;
    }
    let mut acc = g0.clone();
    for b in 0..nb {
        ops.push(format!("// block {}/{}: exp + weighted V (pass B)", b + 1, nb));
        emit_scores(ctx, ops, b);
        ops.push(format!(
            "pto.trowexpandsub ins({}, {} : {}, {}) outs({} : {})",
            u1, mx, vec_1sb, rr1, u2, vec_1sb
        ));
        ops.push(format!(
            "pto.texp ins({} : {}) outs({} : {})  // exp(score - global max)",
            u2, vec_1sb, u1, vec_1sb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        // denominator fold (f0/f1 are free: the max fold was consumed above)
        if b == 0 && !seeded {
            ops.push(format!(
                "pto.tmov ins({} : {}) outs({} : {})  // seed the sum fold",
                u1, vec_1sb, f0, vec_1sb
            ));
            esum = f0.clone();
        } else {
            let dst = if esum == f0 { &f1 } else { &f0 };
            ops.push(format!(
                "pto.tadd ins({}, {} : {}, {}) outs({} : {})  // elementwise sum fold",
                esum, u1, vec_1sb, vec_1sb, dst, vec_1sb
            ));
            esum = dst.clone();
        }
        // UNNORMALISED weighted V — the division is deferred to the end, which
        // is what lets this share a pass with the denominator.
        let v_pv = ctx.make_pv_at(&v_tv, sb, d, "f32", b * sb, 0, ops);
        ops.push(format!(
            "pto.tload ins({} : {}) outs({} : {})",
            v_pv, ptv_sbd, ld, vec_sbd
        ));
        ops.push(format!(
            "pto.ttrans ins({}, {} : {}, {}) outs({} : {})  // V_b[SBxD] -> [DxSB]",
            ld, t1, vec_sbd, vec_dsb, t2, vec_dsb
        ));
        ops.push(format!(
            "pto.tcolexpand ins({} : {}) outs({} : {})  // exp across D rows",
            u1, vec_1sb, t3, vec_dsb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        ops.push(format!(
            "pto.tmul ins({}, {} : {}, {}) outs({} : {})",
            t2, t3, vec_dsb, vec_dsb, t1, vec_dsb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        if b == 0 {
            ops.push(format!(
                "pto.tmov ins({} : {}) outs({} : {})  // seed the V accumulator",
                t1, vec_dsb, g0, vec_dsb
            ));
            acc = g0.clone();
        } else {
            let dst = if acc == g0 { &g1 } else { &g0 };
            ops.push(format!(
                "pto.tadd ins({}, {} : {}, {}) outs({} : {})",
                acc, t1, vec_dsb, vec_dsb, dst, vec_dsb
            ));
            acc = dst.clone();
        }
        ops.push("pto.barrier <PIPE_ALL>".to_string());
    }
    ops.push(format!(
        "pto.trowsum ins({}, {} : {}, {}) outs({} : {})  // global denominator",
        esum, u2, vec_1sb, vec_1sb, sm, rr1
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    if partial {
        // Sequence-sharded shard output: NO division. The [D x SB] accumulator
        // collapses to the un-normalised o[D]; m and d are already in their
        // registered tiles. The merge divides once, after combining shards.
        let out = ctx.alloc_tile_rowreduce(result_ssa, d, "f32", ops);
        ops.push(format!(
            "pto.trowsum ins({}, {} : {}, {}) outs({} : {})  // UN-normalised o[d]",
            acc, t1, vec_dsb, vec_dsb, out, rr_d
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        return Ok(());
    }

    // Normalise. The denominator is a single scalar but the accumulator is
    // [D x SB], and no op divides a tile by a [1x1]. Build a [1xSB] tile whose
    // every lane is 1/l — zero it, add one, divide by the reduction — then
    // broadcast that down D rows and multiply, which existing ops do handle.
    ops.push(format!(
        "pto.tmuls ins({}, {} : {}, f32) outs({} : {})  // zero",
        u2, c_zero, vec_1sb, u1, vec_1sb
    ));
    ops.push(format!(
        "pto.tadds ins({}, {} : {}, f32) outs({} : {})  // ones",
        u1, c_one, vec_1sb, u2, vec_1sb
    ));
    ops.push(format!(
        "pto.trowexpanddiv ins({}, {} : {}, {}) outs({} : {})  // 1/l per lane",
        u2, sm, vec_1sb, rr1, u1, vec_1sb
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "pto.tcolexpand ins({} : {}) outs({} : {})",
        u1, vec_1sb, t3, vec_dsb
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})  // acc / l",
        acc, t3, vec_dsb, vec_dsb, t1, vec_dsb
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    // The final reduction is literally the one-shot path's last op: sum the SB
    // columns of the normalised [D x SB] into the col_major [D x 1] result a
    // following pto.tstore writes to GM.
    let out = ctx.alloc_tile_rowreduce(result_ssa, d, "f32", ops);
    ops.push(format!(
        "pto.trowsum ins({}, {} : {}, {}) outs({} : {})  // out[d]=sum_s w[s].V[s][d]",
        t1, t3, vec_dsb, vec_dsb, out, rr_d
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    Ok(())
}

/// Flash-style blocked decode attention for `kq` RESIDENT query rows over one shared KV.
///
/// Same two-pass running-max/sum structure as [`emit_attention_blocked`] — the layout hazards
/// it settled (col_major rowreduce folds, no reduction across a padded row_major row) are
/// inherited unchanged. What is NEW is the loop nest: per S-block the K tile is loaded once
/// per pass and the V tile is loaded and TRANSPOSED once, then the per-query chain (score
/// product, transpose, colsum, exp, folds, weighted accumulate) runs `kq` times against those
/// resident tiles. That hoisting is the entire point — see
/// [`translate_attention_sink_batched_kq`] for why it is being measured.
///
/// Registers `kq` result tiles under keys `{prefix}_{j}`, each `[d x 1]` col_major rowreduce,
/// and returns the keys in query order. The caller stores them.
#[allow(clippy::too_many_arguments)]
fn emit_attention_blocked_kq(
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
    result_prefix: &str,
    q_gm: &str,
    k_gm: &str,
    v_gm: &str,
    sink_gm: Option<&str>,
    s: u32,
    d: u32,
    sb: u32,
    kq: u32,
    // (n_head, head-row SSA): Q and the sink are viewed per head, KV is shared.
    head_batch: (u32, &str),
) -> Result<Vec<String>, String> {
    if sb == 0 || s % sb != 0 {
        return Err(format!("attention_kq: block {} does not divide S={}", sb, s));
    }
    if kq == 0 {
        return Err("attention_kq: kq must be >= 1".to_string());
    }
    let nb = s / sb;
    let (n_head, row) = head_batch;

    let scale = if d > 0 { 1.0_f32 / (d as f32).sqrt() } else { 1.0 };
    let c_scale = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant {} : f32", c_scale, format_f32_decimal(scale)));
    let c_zero = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 0.00000000 : f32", c_zero));
    let c_one = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 1.00000000 : f32", c_one));

    let vec_1d = tile_buf_type(1, d, "f32");
    let vec_sbd = tile_buf_type(sb, d, "f32");
    let vec_dsb = tile_buf_type(d, sb, "f32");
    let vec_1sb = tile_buf_type(1, sb, "f32");
    let rr1 = tile_buf_type_rowreduce(1, "f32");
    let rr_d = tile_buf_type_rowreduce(d, "f32");
    let ptv_1d = ptv_type(1, d, "f32");
    let ptv_sbd = ptv_type(sb, d, "f32");

    ops.push(format!(
        "// --- k-query flash-blocked attention: {} queries, S={} as {} blocks of {}, D={} ---",
        kq, s, nb, sb, d
    ));

    // ── scratch pool: 5 shared big tiles + 3 big and 4 small per query ──────
    let mut alloc = |ty: &str, what: &str, ctx: &mut PtoContext, ops: &mut Vec<String>| {
        let v = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}  // {}", v, ty, what));
        v
    };
    let ld = alloc(&vec_sbd, "pool: K or V block (shared)", ctx, ops);
    let pr = alloc(&vec_sbd, "pool: elementwise product (shared)", ctx, ops);
    let t1 = alloc(&vec_dsb, "pool: transpose scratch / product (shared)", ctx, ops);
    let t2 = alloc(&vec_dsb, "pool: transposed (shared)", ctx, ops);
    let t3 = alloc(&vec_dsb, "pool: broadcast weights (shared)", ctx, ops);
    let u1 = alloc(&vec_1sb, "pool: [1xSB] scratch (shared)", ctx, ops);
    let u2 = alloc(&vec_1sb, "pool: [1xSB] scratch (shared)", ctx, ops);
    let qt = alloc(&vec_1d, "pool: Q[1xD] staging (shared)", ctx, ops);

    let mut qb = Vec::new(); // broadcast Q per query
    let mut g0 = Vec::new(); // weighted-V accumulator A per query
    let mut g1 = Vec::new(); // weighted-V accumulator B per query
    let mut f0 = Vec::new(); // fold A per query
    let mut f1 = Vec::new(); // fold B per query
    let mut ex = Vec::new(); // exp row per query (alive across the shared V stage)
    let mut mx = Vec::new(); // global max per query
    let mut sm = Vec::new(); // global denominator per query
    for j in 0..kq {
        qb.push(alloc(&vec_sbd, &format!("q{}: broadcast Q", j), ctx, ops));
        g0.push(alloc(&vec_dsb, &format!("q{}: weighted-V acc A", j), ctx, ops));
        g1.push(alloc(&vec_dsb, &format!("q{}: weighted-V acc B", j), ctx, ops));
        f0.push(alloc(&vec_1sb, &format!("q{}: fold A", j), ctx, ops));
        f1.push(alloc(&vec_1sb, &format!("q{}: fold B", j), ctx, ops));
        ex.push(alloc(&vec_1sb, &format!("q{}: exp row", j), ctx, ops));
        mx.push(alloc(&rr1, &format!("q{}: global max", j), ctx, ops));
        sm.push(alloc(&rr1, &format!("q{}: denominator", j), ctx, ops));
    }

    // ── load the kq Q rows of this head and broadcast each to [SBxD] ────────
    let q_tv = ctx.get_or_make_tv(q_gm, n_head * kq, d, "f32", ops);
    ctx.use_size(1);
    ctx.use_size(d);
    ctx.use_size(kq);
    let q_base = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = arith.muli {}, %c{} : index  // this head's first Q row",
        q_base, row, kq
    ));
    for j in 0..kq {
        let qrow = if j == 0 {
            q_base.clone()
        } else {
            let r = ctx.fresh_ssa();
            ctx.use_size(j);
            ops.push(format!(
                "  {} = arith.addi {}, %c{} : index",
                r, q_base, j
            ));
            r
        };
        let pv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c1, %c{}] : {} -> {}",
            pv, q_tv, qrow, d, tv_type(n_head * kq, d, "f32"), ptv_type(1, d, "f32")
        ));
        ops.push(format!(
            "pto.tload ins({} : {}) outs({} : {})  // Q row for query {}",
            pv, ptv_1d, qt, vec_1d, j
        ));
        ops.push(format!(
            "pto.tcolexpand ins({} : {}) outs({} : {})  // broadcast across SB rows",
            qt, vec_1d, qb[j as usize], vec_sbd
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
    }

    // The sink row: per HEAD, shared by all its queries.
    let sink = sink_gm.map(|gm| {
        let tv = ctx.get_or_make_tv(gm, n_head, sb, "f32", ops);
        ctx.use_size(sb);
        let pv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c1, %c{}] : {} -> {}",
            pv, tv, row, sb, tv_type(n_head, sb, "f32"), ptv_type(1, sb, "f32")
        ));
        let t = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}  // attn sink [1xSB]", t, vec_1sb));
        ops.push(format!(
            "pto.tload ins({} : {}) outs({} : {})  // per-head sink logit",
            pv,
            ptv_type(1, sb, "f32"),
            t,
            vec_1sb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        t
    });

    let k_tv = ctx.get_or_make_tv(k_gm, s, d, "f32", ops);
    let v_tv = ctx.get_or_make_tv(v_gm, s, d, "f32", ops);

    // Score for query j against the K block already RESIDENT in `ld` — the hoisted form of
    // the k=1 path's emit_scores. Lands in u1.
    let emit_score_resident = |ctx: &mut PtoContext,
                               ops: &mut Vec<String>,
                               j: usize| {
        let _ = ctx;
        ops.push(format!(
            "pto.tmul ins({}, {} : {}, {}) outs({} : {})  // K_b .* broadcast(Q{})",
            ld, qb[j], vec_sbd, vec_sbd, pr, vec_sbd, j
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        ops.push(format!(
            "pto.ttrans ins({}, {} : {}, {}) outs({} : {})",
            pr, t1, vec_sbd, vec_dsb, t2, vec_dsb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        ops.push(format!(
            "pto.tcolsum ins({} : {}) outs({} : {})  // scores [1xSB]",
            t2, vec_dsb, u2, vec_1sb
        ));
        ops.push(format!(
            "pto.tmuls ins({}, {} : {}, f32) outs({} : {})  // * 1/sqrt(D)",
            u2, c_scale, vec_1sb, u1, vec_1sb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
    };

    // ── pass A: per block, ONE K load, then kq score+fold chains ────────────
    let mut fold: Vec<String> = vec![String::new(); kq as usize];
    for b in 0..nb {
        ops.push(format!("// block {}/{}: scores (pass A), K loaded once", b + 1, nb));
        let k_pv = ctx.make_pv_at(&k_tv, sb, d, "f32", b * sb, 0, ops);
        ops.push(format!(
            "pto.tload ins({} : {}) outs({} : {})",
            k_pv, ptv_sbd, ld, vec_sbd
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        for j in 0..kq as usize {
            emit_score_resident(ctx, ops, j);
            if b == 0 {
                ops.push(format!(
                    "pto.tmov ins({} : {}) outs({} : {})  // seed q{} max fold",
                    u1, vec_1sb, f0[j], vec_1sb, j
                ));
                fold[j] = f0[j].clone();
            } else {
                let dst = if fold[j] == f0[j] { &f1[j] } else { &f0[j] };
                ops.push(format!(
                    "pto.tmax ins({}, {} : {}, {}) outs({} : {})  // q{} max fold",
                    fold[j], u1, vec_1sb, vec_1sb, dst, vec_1sb, j
                ));
                fold[j] = dst.clone();
            }
            ops.push("pto.barrier <PIPE_ALL>".to_string());
        }
    }
    for j in 0..kq as usize {
        let max_src = if let Some(sk) = &sink {
            let dst = if fold[j] == f0[j] { f1[j].clone() } else { f0[j].clone() };
            ops.push(format!(
                "pto.tmax ins({}, {} : {}, {}) outs({} : {})  // q{}: max(scores, sink)",
                fold[j], sk, vec_1sb, vec_1sb, dst, vec_1sb, j
            ));
            ops.push("pto.barrier <PIPE_ALL>".to_string());
            dst
        } else {
            fold[j].clone()
        };
        ops.push(format!(
            "pto.trowmax ins({}, {} : {}, {}) outs({} : {})  // q{} global max",
            max_src, u2, vec_1sb, vec_1sb, mx[j], rr1, j
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
    }

    // ── pass B: per block, ONE K load + kq exp chains, then ONE V load and
    //    transpose + kq weighted accumulations ─────────────────────────────
    let mut esum: Vec<String> = vec![String::new(); kq as usize];
    let mut seeded = vec![false; kq as usize];
    if let Some(sk) = &sink {
        let c_inv_sb = ctx.fresh_ssa();
        ops.push(format!(
            "{} = arith.constant {} : f32",
            c_inv_sb,
            format_f32_decimal(1.0_f32 / sb as f32)
        ));
        for j in 0..kq as usize {
            ops.push(format!(
                "pto.trowexpandsub ins({}, {} : {}, {}) outs({} : {})  // q{}: sink - m",
                sk, mx[j], vec_1sb, rr1, u1, vec_1sb, j
            ));
            ops.push(format!(
                "pto.texp ins({} : {}) outs({} : {})",
                u1, vec_1sb, u2, vec_1sb
            ));
            ops.push(format!(
                "pto.tmuls ins({}, {} : {}, f32) outs({} : {})  // /SB, summed back by trowsum",
                u2, c_inv_sb, vec_1sb, f0[j], vec_1sb
            ));
            ops.push("pto.barrier <PIPE_ALL>".to_string());
            esum[j] = f0[j].clone();
            seeded[j] = true;
        }
    }
    let mut acc: Vec<String> = vec![String::new(); kq as usize];
    for b in 0..nb {
        ops.push(format!(
            "// block {}/{}: exp + weighted V (pass B), K and V loaded once, V transposed once",
            b + 1,
            nb
        ));
        let k_pv = ctx.make_pv_at(&k_tv, sb, d, "f32", b * sb, 0, ops);
        ops.push(format!(
            "pto.tload ins({} : {}) outs({} : {})",
            k_pv, ptv_sbd, ld, vec_sbd
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        for j in 0..kq as usize {
            emit_score_resident(ctx, ops, j);
            ops.push(format!(
                "pto.trowexpandsub ins({}, {} : {}, {}) outs({} : {})",
                u1, mx[j], vec_1sb, rr1, u2, vec_1sb
            ));
            ops.push(format!(
                "pto.texp ins({} : {}) outs({} : {})  // q{}: exp(score - max)",
                u2, vec_1sb, ex[j], vec_1sb, j
            ));
            ops.push("pto.barrier <PIPE_ALL>".to_string());
            if b == 0 && !seeded[j] {
                ops.push(format!(
                    "pto.tmov ins({} : {}) outs({} : {})  // seed q{} sum fold",
                    ex[j], vec_1sb, f0[j], vec_1sb, j
                ));
                esum[j] = f0[j].clone();
            } else {
                let dst = if esum[j] == f0[j] { &f1[j] } else { &f0[j] };
                ops.push(format!(
                    "pto.tadd ins({}, {} : {}, {}) outs({} : {})  // q{} sum fold",
                    esum[j], ex[j], vec_1sb, vec_1sb, dst, vec_1sb, j
                ));
                esum[j] = dst.clone();
            }
            ops.push("pto.barrier <PIPE_ALL>".to_string());
        }
        // The V stage, SHARED: one load, one transpose, then kq accumulations off `t2`.
        let v_pv = ctx.make_pv_at(&v_tv, sb, d, "f32", b * sb, 0, ops);
        ops.push(format!(
            "pto.tload ins({} : {}) outs({} : {})",
            v_pv, ptv_sbd, ld, vec_sbd
        ));
        ops.push(format!(
            "pto.ttrans ins({}, {} : {}, {}) outs({} : {})  // V_b[SBxD] -> [DxSB], once",
            ld, t1, vec_sbd, vec_dsb, t2, vec_dsb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        for j in 0..kq as usize {
            ops.push(format!(
                "pto.tcolexpand ins({} : {}) outs({} : {})  // q{}'s exp across D rows",
                ex[j], vec_1sb, t3, vec_dsb, j
            ));
            ops.push("pto.barrier <PIPE_ALL>".to_string());
            ops.push(format!(
                "pto.tmul ins({}, {} : {}, {}) outs({} : {})",
                t2, t3, vec_dsb, vec_dsb, t1, vec_dsb
            ));
            ops.push("pto.barrier <PIPE_ALL>".to_string());
            if b == 0 {
                ops.push(format!(
                    "pto.tmov ins({} : {}) outs({} : {})  // seed q{} V accumulator",
                    t1, vec_dsb, g0[j], vec_dsb, j
                ));
                acc[j] = g0[j].clone();
            } else {
                let dst = if acc[j] == g0[j] { &g1[j] } else { &g0[j] };
                ops.push(format!(
                    "pto.tadd ins({}, {} : {}, {}) outs({} : {})",
                    acc[j], t1, vec_dsb, vec_dsb, dst, vec_dsb
                ));
                acc[j] = dst.clone();
            }
            ops.push("pto.barrier <PIPE_ALL>".to_string());
        }
    }

    // ── per query: denominator, normalise, register the [Dx1] result ────────
    let mut keys = Vec::new();
    for j in 0..kq as usize {
        ops.push(format!(
            "pto.trowsum ins({}, {} : {}, {}) outs({} : {})  // q{} denominator",
            esum[j], u2, vec_1sb, vec_1sb, sm[j], rr1, j
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        ops.push(format!(
            "pto.tmuls ins({}, {} : {}, f32) outs({} : {})  // zero",
            u2, c_zero, vec_1sb, u1, vec_1sb
        ));
        ops.push(format!(
            "pto.tadds ins({}, {} : {}, f32) outs({} : {})  // ones",
            u1, c_one, vec_1sb, u2, vec_1sb
        ));
        ops.push(format!(
            "pto.trowexpanddiv ins({}, {} : {}, {}) outs({} : {})  // 1/l per lane",
            u2, sm[j], vec_1sb, rr1, u1, vec_1sb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        ops.push(format!(
            "pto.tcolexpand ins({} : {}) outs({} : {})",
            u1, vec_1sb, t3, vec_dsb
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        ops.push(format!(
            "pto.tmul ins({}, {} : {}, {}) outs({} : {})  // q{}: acc / l",
            acc[j], t3, vec_dsb, vec_dsb, t1, vec_dsb, j
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        let key = format!("{}_{}", result_prefix, j);
        let out = ctx.alloc_tile_rowreduce(&key, d, "f32", ops);
        ops.push(format!(
            "pto.trowsum ins({}, {} : {}, {}) outs({} : {})  // q{} out[d]",
            t1, t3, vec_dsb, vec_dsb, out, rr_d, j
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
        keys.push(key);
    }
    Ok(keys)
}

// ---------------------------------------------------------------------------
// Phase 0 tile intrinsic translators (PTO-MLIR)
// ---------------------------------------------------------------------------

/// Transpose: `%res = llvm.call @__tile_transpose_f32(%c0, %src, %rows, %cols)`
///
/// PTO does not have a native `pto.ttranspose` op. We emit a comment documenting
/// the operation and pass through the input via `pto.tmov`.
fn translate_transpose(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("transpose: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("transpose: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("transpose: missing src")?.trim();
    let rows = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("transpose: unknown tile {}", src_ssa))?
        .clone();
    let src_ty = tsrc.tile_buf_type_str();
    // Output is transposed: cols x rows
    let dst_ty = tile_buf_type(cols, rows, dtype);

    ops.push(format!(
        "// --- transpose: {}x{} {} -> {}x{} {} ---",
        rows, cols, dtype, cols, rows, dtype
    ));
    ops.push(
        "// PTO lacks native transpose. Using tmov passthrough (shape metadata swapped)."
            .to_string(),
    );

    let out_ssa = ctx.alloc_tile(&result_ssa, cols, rows, dtype, ops);
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        tsrc.ssa, src_ty, out_ssa, dst_ty
    ));
    ops.push("// TODO: implement transpose via tiled copy with transposed strides".to_string());

    Ok(())
}

/// Rsqrt: `%res = llvm.call @__tile_rsqrt_f32(%c0, %src, %rows, %cols)`
///
/// PTO does not have a native `pto.trsqrt` op. We emit a comment and
/// pass through the input via `pto.tmov`.
fn translate_rsqrt(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("rsqrt: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("rsqrt: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("rsqrt: missing src")?.trim();
    let rows = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("rsqrt: unknown tile {}", src_ssa))?
        .clone();
    let tb_ty = tile_buf_type(rows, cols, dtype);

    ops.push(format!(
        "// --- rsqrt: 1/sqrt(x), {}x{} {} ---",
        rows, cols, dtype
    ));
    ops.push("// PTO lacks native rsqrt. Using tmov passthrough.".to_string());

    let out_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        tsrc.ssa, tb_ty, out_ssa, tb_ty
    ));
    ops.push("// TODO: implement rsqrt via Newton-Raphson or host-side computation".to_string());

    Ok(())
}

/// Log: `%res = llvm.call @__tile_log_f32(%c0, %src, %rows, %cols)`
///
/// PTO does not have a native `pto.tlog` op. We emit a comment and
/// pass through the input via `pto.tmov`.
fn translate_log(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("log: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("log: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("log: missing src")?.trim();
    let rows = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("log: unknown tile {}", src_ssa))?
        .clone();
    let tb_ty = tile_buf_type(rows, cols, dtype);

    ops.push(format!(
        "// --- log: ln(x), {}x{} {} ---",
        rows, cols, dtype
    ));
    ops.push("// PTO lacks native log op. Using tmov passthrough.".to_string());

    let out_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        tsrc.ssa, tb_ty, out_ssa, tb_ty
    ));
    ops.push("// TODO: implement log via series expansion or host-side computation".to_string());

    Ok(())
}

/// Sigmoid: `%res = llvm.call @__tile_sigmoid_f32(%c0, %src, %rows, %cols)`
///
/// Decomposed into:
/// 1. `pto.texp(src)` -> exp_x
/// 2. `pto.tadds(exp_x, 1.0)` -> one_plus = 1 + exp(x)
/// 3. `pto.tdiv(exp_x, one_plus)` -> sigmoid = exp(x) / (1 + exp(x))
///
/// Uses the exp(x)/(1+exp(x)) form (not 1/(1+exp(-x))) because ptoas has no
/// scalar/tile divide; the tile/tile `tdiv` is the only divide available.
fn translate_sigmoid(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("sigmoid: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("sigmoid: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("sigmoid: missing src")?.trim();
    let rows = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("sigmoid: unknown tile {}", src_ssa))?
        .clone();
    let tb_ty = tile_buf_type(rows, cols, dtype);

    ops.push(format!(
        "// --- sigmoid: exp(x)/(1+exp(x)), {}x{} {} ---",
        rows, cols, dtype
    ));

    // ptoas has no scalar/tile divide, so compute sigmoid as exp(x)/(1+exp(x))
    // instead of 1/(1+exp(-x)). Same result, uses tile/tile `tdiv`.
    let cone_ssa = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 1.0 : f32", cone_ssa));

    // Step 1: exp_x = texp(src)
    let exp_key = format!("{}__sig_exp", result_ssa);
    let exp_ssa = ctx.alloc_tile(&exp_key, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.texp ins({} : {}) outs({} : {})",
        tsrc.ssa, tb_ty, exp_ssa, tb_ty
    ));

    // Step 2: one_plus = tadds(exp_x, 1.0) = 1 + exp(x)
    let oplus_key = format!("{}__sig_oplus", result_ssa);
    let oplus_ssa = ctx.alloc_tile(&oplus_key, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.tadds ins({}, {} : {}, f32) outs({} : {})",
        exp_ssa, cone_ssa, tb_ty, oplus_ssa, tb_ty
    ));

    // Step 3: result = tdiv(exp_x, one_plus) = exp(x) / (1 + exp(x))
    let out_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.tdiv ins({}, {} : {}, {}) outs({} : {})",
        exp_ssa, oplus_ssa, tb_ty, tb_ty, out_ssa, tb_ty
    ));

    Ok(())
}

/// SiLU: `%res = llvm.call @__tile_silu_f32(%c0, %src, %rows, %cols)`
///
/// Decomposed into:
/// 1. `pto.tmuls(src, -1.0)` -> neg_x
/// 2. `pto.texp(neg_x)` -> exp_neg
/// 3. `pto.tadds(exp_neg, 1.0)` -> one_plus = 1 + exp(-x)
/// 4. `pto.tdiv(src, one_plus)` -> silu = x / (1 + exp(-x)) = x * sigmoid(x)
///
/// Uses tile/tile `tdiv` (not `tdivs` + `tmul`) because ptoas has no
/// scalar/tile divide, so the sigmoid reciprocal is folded into one division.
fn translate_silu(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("silu: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("silu: cannot parse args in: {}", line))?;
    let (srcs, rows, cols) = normalize_tile_call_args(&args, 1, ctx)
        .ok_or_else(|| format!("silu: unexpected arity in: {}", line))?;
    let src_ssa = srcs[0].as_str();

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("silu: unknown tile {}", src_ssa))?
        .clone();
    let tb_ty = tile_buf_type(rows, cols, dtype);

    // Standalone silu allocates 4 intermediate tiles (neg, exp, oplus, out)
    // on top of the upstream-loaded src tile. Same UB-cap reasoning as
    // translate_silu_mul: 5 × rows × cols × elem_bytes must fit the buffer,
    // otherwise the kernel will crash on-device with an opaque vector-core
    // exception. N-blocked emit tracked in #67.
    let elem_bytes_silu: u32 = match dtype {
        "f32" => 4,
        "f16" | "bf16" => 2,
        _ => return Err(format!("silu: unsupported dtype {}", dtype)),
    };
    let peak_ub_bytes_silu: u64 = 5u64 * (rows as u64) * (cols as u64) * (elem_bytes_silu as u64);
    const SILU_UB_BUDGET_BYTES: u64 = UB_TILE_BUDGET_BYTES;
    if peak_ub_bytes_silu > SILU_UB_BUDGET_BYTES {
        return Err(format!(
            "silu: peak UB usage {} B for {}x{} {} exceeds budget {} B \
             (5-tile emit: src, neg, exp, oplus, out). \
             Inner dim N={} needs N-blocked emit — not yet implemented \
             (tracking: ICLR 2026 #67).",
            peak_ub_bytes_silu, rows, cols, dtype, SILU_UB_BUDGET_BYTES, cols
        ));
    }

    ops.push(format!(
        "// --- silu: x / (1 + exp(-x)) = x * sigmoid(x), {}x{} {} ---",
        rows, cols, dtype
    ));

    // Scalar constants (ptoas requires SSA-bound f32 operands, not attributes).
    //
    // Identity: silu(x) = x / (1 + exp(-x)). Using `tdiv` (tile/tile) avoids
    // the reciprocal — ptoas has no scalar/tile divide.
    let cneg1_ssa = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant -1.0 : f32", cneg1_ssa));
    let cone_ssa = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 1.0 : f32", cone_ssa));

    // Step 1: neg_x = tmuls(src, -1.0)
    let neg_key = format!("{}__silu_neg", result_ssa);
    let neg_ssa = ctx.alloc_tile(&neg_key, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        tsrc.ssa, cneg1_ssa, tb_ty, neg_ssa, tb_ty
    ));

    // Step 2: exp_neg = texp(neg_x)
    let exp_key = format!("{}__silu_exp", result_ssa);
    let exp_ssa = ctx.alloc_tile(&exp_key, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.texp ins({} : {}) outs({} : {})",
        neg_ssa, tb_ty, exp_ssa, tb_ty
    ));

    // Step 3: one_plus = tadds(exp_neg, 1.0)
    let oplus_key = format!("{}__silu_oplus", result_ssa);
    let oplus_ssa = ctx.alloc_tile(&oplus_key, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.tadds ins({}, {} : {}, f32) outs({} : {})",
        exp_ssa, cone_ssa, tb_ty, oplus_ssa, tb_ty
    ));

    // Step 4: result = tdiv(src, one_plus) = x / (1 + exp(-x)) = x*sigmoid(x)
    let out_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.tdiv ins({}, {} : {}, {}) outs({} : {})",
        tsrc.ssa, oplus_ssa, tb_ty, tb_ty, out_ssa, tb_ty
    ));

    Ok(())
}

/// Detect SiLU+Mul fusion opportunities.
///
/// Scans `body_lines` for pairs where:
///   %silu = llvm.call @__tile_silu_f32/f16(...)
///   %out  = llvm.call @__tile_mul_f32/f16(%c0, %silu, %up, ...)
///
/// Returns a map: silu_result_ssa → (silu_line_index, mul_line_index).
// =============================================================================
// K/N-blocked matmul detection
// =============================================================================
//
// Background: the naive translate_matmul emits a single pto.tmatmul over the
// full M×K and K×N shapes. For DeepSeek f32 shapes (K=1536, N=1536 or 8960)
// the CBUF mat staging tiles are ~9 MB, overflowing the 512 KB CBUF cap;
// L0A/L0B (64 KB each) would also overflow. ptoas rejects with
// "mat overflow, requires 75546624 bits while 4194304 bits avaliable".
//
// The fix (validated end-to-end in /tmp/matmul_q_proj_m16.pto — see
// memory/project_pto_matmul_kblocking.md) is to emit:
//   scf.for %n_i = 0 to N/Nb step 1 {
//     scf.for %k_i = 0 to K/Kb step 1 {
//       // per-block partition_view on A / B
//       // tload  mat_a (Mpad × Kb), mat_b (Kb × Nb)
//       // tmov   mat_a → left, mat_b → right
//       // if k_i == 0: pto.tmatmul    ins(left, right) outs(acc)
//       // else       : pto.tmatmul.acc ins(acc, left, right) outs(acc)
//     }
//     // pto.tstore acc → output[0:Mpad, n_off:n_off+Nb]
//   }
//
// Block sizes: Kb=256, Nb=32, Mpad=round_up(M, 16). Choices:
//   - Mpad: TileConfig::fixedRowSize=16 on 910B2 cube (Rows % 16 == 0)
//   - Nb=32: fits L0B at Kb=256 with headroom (256*32*4 = 32 KB < 64 KB cap).
//     Nb=64 was exactly at the 64 KB L0B limit (256*64*4 = 64KB) and caused
//     "aicore execution exception" on 910B2 — likely due to fractal format
//     metadata overhead pushing actual allocation past the hardware cap.
//   - Kb=256: validated in hand-patched reference; still lots of room in L0A
//     for Mpad=16 (16*256*4 = 16 KB, L0A has 64 KB)
//
// The emitter requires `M % 16 == 0` — the Rust kernel author is expected
// to pad M manually (as in benchmarks/deepseek_e2e/kernels_pto_matmul).
// Host caller zeros the unused rows of A and reads only row 0 of output.

/// Block size constants used by the K/N-blocked matmul emission.
/// See comment above `detect_blocked_matmul_loads` for the rationale.
///
/// **Measured on hardware (910c, Ascend910, CANN 9.0.0, 2026-08-05)** with a
/// decode-shaped projection M=16 K=1536 N=1536 — the shape a 1.5B model's
/// q/k/v/o projection actually runs at. All variants produced identical
/// checksums and matched a CPU reference (max_rel_err 1.12e-06), so these are
/// pure scheduling choices:
///
/// ```text
///   Kb x Nb      product   median
///   64  x 64       4096    173.4 us
///   128 x 64       8192    148.2 us
///   256 x 64      16384    134.7 us   <- shipped
///   512 x 32      16384    134.0 us
///   1024 x 16     16384    133.9 us
///   128 x 128     16384    133.9 us
/// ```
///
/// The invariant is the **product**, not either dimension: every pair whose
/// `Kb * Nb` saturates L0B (16384 f32 = 64 KB) lands on the same ~134 us
/// plateau within noise, while smaller products degrade proportionally. So
/// the pair is really one knob — "fill L0B" — and 256x64 is already on the
/// optimum. Unlike the Metal K-unroll default (which was leaving ~40% on the
/// table until measured), there is nothing to reclaim here.
///
/// Note `Nb=128` did **not** reproduce the "aicore execution exception"
/// recorded below for 910B2: at Kb=128 it ran correctly on this
/// Ascend910/CANN 9.0.0 box. Treat that crash as box/CANN-specific rather
/// than a universal cap.
const PTO_MM_KB: u32 = 256;
const PTO_MM_NB: u32 = 64;
/// i8 matmul needs a wider Nb than f16/f32: ptoas picks the L0A `Left` tile's
/// BLayout based on the companion `Right` tile width. At Nb=64 with i8 Left,
/// ptoas silently emits `BLayout::ColMajor` (wrong) instead of RowMajor.
/// Nb=256 matches the validated hand-written probe layout.
const PTO_MM_NB_I8: u32 = 256;
const PTO_MM_MROW_ALIGN: u32 = 16; // TileConfig::fixedRowSize on 910B2 cube

/// ptoas packs the B tensor_view's outer stride (= Kb × row_stride = Kb × N)
/// into a DMA descriptor field that wraps at 2^24. Empirically on CANN 8.5
/// ptoas, correctness breaks at `Kb × N == 2^24` and fails harder as it grows:
/// N=49152 passes (Kb=256 → outer=12.6M), N=65536 fails (outer=2^24 exactly),
/// N=151936 produces garbage. See project notes for the diagnostic N-sweep.
///
/// Safe bound: `Kb × N < 2^24`. We use `2^23` as the decision threshold to
/// give 2× headroom (descriptors can carry a sign bit or reserved flag we
/// haven't characterised).
const PTO_MM_OUTER_STRIDE_LIMIT: u32 = 1 << 23;

/// L0A capacity in bytes on 910B2. The left operand tile is `M x Kb`, so this bounds Kb
/// GIVEN M — a coupling `pick_kb_for_n_dtype` originally did not model, which made the
/// blocked matmul fail outright above a certain batch: at Kb=256 and f16, M=128 exactly
/// fills L0A and M=256 was rejected by ptoas with
/// `left overflow, requires 1048576 bits while 524288 bits avaliable`.
/// Since prefill wants the LARGEST batch it can get, capping Kb is strictly better than
/// refusing the shape.
const PTO_MM_L0A_BYTES: u32 = 64 * 1024;

/// Pick an effective K block size, respecting (a) K itself and (b) the
/// ptoas 24-bit outer-stride limit on B. When N is large enough that the
/// default `PTO_MM_KB × N` would overflow that limit, we fall back to a
/// smaller Kb — Kb is rounded down to a multiple of 16 (cube fractal
/// alignment) and is never smaller than 16.
///
/// This is the N-agnostic legacy entry point used by external callers /
/// tests that don't know N. Prefer `pick_kb_for_n` within the emitter.
#[allow(dead_code)]
fn pick_kb(k: u32) -> u32 {
    pick_kb_for_n(k, u32::MAX)
}

fn pick_kb_for_n(k: u32, n: u32) -> u32 {
    pick_kb_for_n_dtype(k, n, 2)
}

/// Dtype-aware Kb pick: ptoas on CANN 8.5 silently flips the L0A (`Left`) tile
/// from `BLayout::RowMajor` to `BLayout::ColMajor` when the Kb×M×sizeof(lhs)
/// byte-count exceeds a dtype-specific inner-fractal threshold. Empirically:
/// i8 Left at M=16 Kb=256 → cpp gets ColMajor (wrong, numerics 4× small +
/// sign-flipped). Same MLIR at Kb=128 → RowMajor (correct, validated by
/// hand-written probe smoke_i8_kv_proj_tmov3arg.cpp).
///
/// Heuristic: cap Kb so that the lhs L0A tile stays ≤ 256 element-columns.
/// For f16 (2B) and f32 (4B) that's still 256; for i8 it becomes 128.
fn pick_kb_for_n_dtype(k: u32, n: u32, lhs_bytes: u32) -> u32 {
    pick_kb_for_mn_dtype(0, k, n, lhs_bytes)
}

/// As `pick_kb_for_n_dtype`, but also respecting the L0A budget for a batch of `m` rows.
/// Pass `m = 0` when M is not known, which keeps the original behaviour.
fn pick_kb_for_mn_dtype(m: u32, k: u32, n: u32, lhs_bytes: u32) -> u32 {
    let dtype_kb_cap = if lhs_bytes == 1 { 128 } else { PTO_MM_KB };
    // The left tile is M x Kb, so a large batch shrinks Kb rather than failing.
    let dtype_kb_cap = if m > 0 && lhs_bytes > 0 {
        let budget = PTO_MM_L0A_BYTES / (m * lhs_bytes);
        let budget = (budget / 16) * 16;
        dtype_kb_cap.min(budget.max(16))
    } else {
        dtype_kb_cap
    };
    let base = dtype_kb_cap.min(k);
    if n == 0 || n == u32::MAX {
        return base;
    }
    // Largest Kb such that Kb × n <= PTO_MM_OUTER_STRIDE_LIMIT, aligned to 16.
    let kb_cap = PTO_MM_OUTER_STRIDE_LIMIT / n;
    let kb_cap = (kb_cap / 16) * 16;
    let kb_cap = kb_cap.max(16);
    let kb = base.min(kb_cap);
    // Ensure kb divides k. If not, round down to the largest multiple of 16
    // that divides k, then clamp.
    if kb == 0 || k % kb != 0 {
        // Try halving from `base` downward to find a kb that divides k AND
        // stays under kb_cap. 16 divides anything that's a multiple of 16
        // (all DeepSeek Ks are: 128, 256, 1536, 8960).
        let mut candidate = base;
        while candidate > 16 {
            if candidate <= kb_cap && k % candidate == 0 {
                return candidate;
            }
            candidate /= 2;
        }
        return 16.min(base);
    }
    kb
}

/// Pick an effective N block size: min(N, PTO_MM_NB). If N is smaller than
/// PTO_MM_NB we skip the N-loop and emit a single tmatmul.
fn pick_nb(n: u32) -> u32 {
    pick_nb_for_dtype(n, 2)
}

/// Dtype-aware Nb pick. i8 needs Nb=256 so that ptoas translates the L0A
/// `Left` tile with `BLayout::RowMajor` (matching the validated hand-written
/// i8 probe). At Nb=64, ptoas silently emits `BLayout::ColMajor` for i8 Left
/// which produces garbage numerics.
fn pick_nb_for_dtype(n: u32, lhs_bytes: u32) -> u32 {
    let nb_base = if lhs_bytes == 1 {
        PTO_MM_NB_I8
    } else {
        PTO_MM_NB
    };
    nb_base.min(n)
}

/// Decide whether this matmul shape requires blocking. We block when
/// either L0A (M*K*lhs_bytes) or L0B (K*N*rhs_bytes) would overflow their
/// 64 KB caps. For f16 operands, twice the elements fit per L0 byte —
/// e.g., f32 blocks at K=N=128 (32KB × 4B = 128KB > 64KB), while f16 at
/// the same shape fits (32KB × 2B = 64KB, borderline — callers typically
/// go larger before blocking).
fn matmul_needs_blocking(m: u32, k: u32, n: u32, dtypes: &MatmulDtypes) -> bool {
    const L0_CAP_BYTES: u64 = 64 * 1024; // L0A and L0B individual cap
    let mk_bytes = (m as u64) * (k as u64) * dtypes.lhs_bytes();
    let kn_bytes = (k as u64) * (n as u64) * dtypes.rhs_bytes();
    mk_bytes > L0_CAP_BYTES || kn_bytes > L0_CAP_BYTES
}

/// Pre-pass: find tile_load lines whose result is consumed only by a
/// matmul that needs blocking, and whose load shape matches the matmul's
/// A/B operand shape. Returns a set of body_lines indices to skip.
///
/// Each entry in the returned map is `load_idx → matmul_operand_role`
/// (`"A"` or `"B"`). translate_load uses this to skip emitting the
/// full-shape pto.tload / alloc_tile for those loads; translate_matmul
/// later rebuilds per-block loads inside its scf.for nest.
fn detect_blocked_matmul_loads(body_lines: &[String]) -> HashMap<usize, &'static str> {
    let mut result: HashMap<usize, &'static str> = HashMap::new();

    for line in body_lines.iter() {
        let trimmed = line.trim();
        // Match f32-matmul (may need K/N-blocking), f16-matmul (single-block
        // but still needs mat/CBUF routing — CANN 8.5 cube doesn't support
        // b16 GM→UB), and i8-matmul with per-column dequant (same CBUF
        // routing, always blocked at decoder shapes).
        let is_f32_mm = trimmed.contains("__tile_matmul_f32");
        let is_f16_mm = trimmed.contains("__tile_matmul_f16");
        let is_i8_dequant = trimmed.contains("__tile_matmul_i8_acc_i32_dequant_f16");
        let is_i8_mm = is_i8_dequant || trimmed.contains("__tile_matmul_i8_acc_i32");
        // The TRANSPOSED forms are deferred too. Deferral means only "do not
        // materialise the whole operand in UB" — it is not by itself a choice of
        // lowering, though for f16/i8 it does select the K/N-blocked path, which those
        // shapes need (the tile-level form wants A, B and the accumulator resident at
        // once: fine for a probe, impossible at prefill shapes).
        //
        // f32 is deferred for the other half of the benefit alone. It keeps the
        // tile-level lowering — the a2a3-safe shape (GM→mat via tload, no VEC→MAT
        // tmov, no A5-only `tinsert`) that `test_matmul_transposed_f32_generates_pto_mlir`
        // guards — and `translate_matmul_transposed` sources its operands from the
        // deferred GM views instead. What deferral removes here is pure waste: the
        // eager whole-operand `__tile_load_f32` was filled by a DMA and then read by
        // nothing, because the matmul re-reads GM into mat/left/right regardless. Two
        // dead UB tiles at full operand size, enough on their own to push a 16×512×32
        // f32 matmul over the Unified Buffer while the same shape in f16 fit.
        let is_f16_mmT = trimmed.contains("__tile_matmul_transposed_f16");
        let is_f32_mmT = trimmed.contains("__tile_matmul_transposed_f32");
        if !is_f32_mm && !is_f16_mm && !is_i8_mm && !is_f16_mmT && !is_f32_mmT {
            continue;
        }
        let mm_args = match extract_call_args(trimmed) {
            Some(a) => a,
            None => continue,
        };
        // i8 matmul has an extra `scale` arg (between b and m), so its call
        // has 7 args vs 6 for f16/f32. Compute the M/K/N arg indices based
        // on the signature.
        let (mkn_base, min_args) = if is_i8_dequant { (4, 7) } else { (3, 6) };
        if mm_args.len() < min_args {
            continue;
        }
        let m = parse_u32_from_arg(&mm_args[mkn_base], body_lines);
        let k = parse_u32_from_arg(&mm_args[mkn_base + 1], body_lines);
        let n = parse_u32_from_arg(&mm_args[mkn_base + 2], body_lines);
        let (m, k, n) = match (m, k, n) {
            (Some(m), Some(k), Some(n)) => (m, k, n),
            _ => continue,
        };
        // Always defer matmul operand loads: even for small shapes that don't
        // need K/N-blocking, the matmul emitter generates its own mat-tile tloads
        // (GM→CBUF→L0A/L0B). If we also emit the original vec-tile tloads
        // (GM→UB), they're dead code that ptoas/ccec may fail to compile
        // (e.g., copy_gm_to_ubuf_align_b32 unsupported on a2a3 for certain
        // shapes). f16/i8 paths were already always-defer.
        let a_ssa = mm_args[1].trim().to_string();
        let b_ssa = mm_args[2].trim().to_string();

        // Find the tile_load line that produced a_ssa / b_ssa. We only
        // block when the load's result SSA matches directly (no
        // intermediate ops). If another op consumes the load between
        // here and the matmul, fall back to unblocked emission.
        let load_pat = if is_f16_mm || is_f16_mmT {
            "__tile_load_f16"
        } else if is_i8_mm {
            "__tile_load_i8"
        } else {
            "__tile_load_f32"
        };
        for (i, cand) in body_lines.iter().enumerate() {
            let ct = cand.trim();
            if !ct.contains(load_pat) {
                continue;
            }
            let load_ssa = match extract_result_ssa(ct) {
                Some(s) => s,
                None => continue,
            };
            if load_ssa == a_ssa {
                result.insert(i, "A");
            } else if load_ssa == b_ssa {
                result.insert(i, "B");
            }
        }
    }
    result
}

/// 5-tile fused silu_mul peak UB usage exceeds the budget — needs N-blocking.
/// Mirrors `matmul_needs_blocking` for the silu_mul (#67) path.
fn silu_mul_needs_blocking(rows: u32, cols: u32, dtype: &str) -> bool {
    let elem_bytes: u64 = match dtype {
        "f32" => 4,
        "f16" | "bf16" => 2,
        _ => return false,
    };
    let peak = 5u64 * (rows as u64) * (cols as u64) * elem_bytes;
    peak > SILU_MUL_UB_BUDGET_BYTES
}

/// UB budget for the 5-tile silu_mul emit, taken from the hardware buffer (see
/// `UB_TILE_BUDGET_BYTES`). Used by both the unblocked path's guard and the
/// blocked-path detector. Defined once here to keep the two in sync.
const SILU_MUL_UB_BUDGET_BYTES: u64 = UB_TILE_BUDGET_BYTES;

/// Pick a chunk size `Nb` along the inner dim such that the per-chunk
/// 5-tile peak (gate + up + neg + silu + out) fits the UB budget AND
/// `Nb` divides `cols` evenly. Returns None if no such divisor exists
/// (caller falls back to returning Err from translate_silu_mul, which
/// surfaces a clear "shape needs source-level chunking" diagnostic).
///
/// Strategy: walk divisors of `cols` in decreasing order; pick the largest
/// that still satisfies `5 * rows * Nb * elem_bytes <= budget`. Larger Nb
/// means fewer scf.for iterations and less per-chunk overhead.
fn pick_silu_mul_nb(rows: u32, cols: u32, dtype: &str) -> Option<u32> {
    let elem_bytes: u64 = match dtype {
        "f32" => 4,
        "f16" | "bf16" => 2,
        _ => return None,
    };
    let max_nb_by_budget: u64 = SILU_MUL_UB_BUDGET_BYTES / (5u64 * (rows as u64) * elem_bytes);
    if max_nb_by_budget == 0 {
        return None;
    }
    let cap = max_nb_by_budget.min(cols as u64) as u32;
    // Walk divisors of cols, largest-first, that are <= cap.
    let mut best: Option<u32> = None;
    let mut d = 1u32;
    while d as u64 * d as u64 <= cols as u64 {
        if cols % d == 0 {
            let q = cols / d;
            if d <= cap {
                best = Some(best.map_or(d, |b| b.max(d)));
            }
            if q <= cap {
                best = Some(best.map_or(q, |b| b.max(q)));
            }
        }
        d += 1;
    }
    best
}

/// Pre-pass for #67: find tile_load lines whose result feeds a silu_mul
/// fused pair that exceeds the UB budget AND whose inputs come from
/// direct `tile_load_*` calls. Returns indices to defer, mapped to a
/// role label ("G" for gate, "U" for up). Mirrors
/// `detect_blocked_matmul_loads`. The returned indices are unioned into
/// the existing blocked-load set so translate_load skips full-shape tloads.
fn detect_blocked_silu_mul_loads(
    body_lines: &[String],
    silu_mul_fused: &HashMap<String, (usize, usize)>,
) -> HashMap<usize, &'static str> {
    let mut result: HashMap<usize, &'static str> = HashMap::new();

    for (silu_ssa, &(silu_idx, mul_idx)) in silu_mul_fused.iter() {
        let silu_line = body_lines[silu_idx].trim();
        let mul_line = body_lines[mul_idx].trim();

        // Determine dtype from the silu intrinsic name.
        let dtype = if silu_line.contains("__tile_silu_f32") {
            "f32"
        } else if silu_line.contains("__tile_silu_f16") {
            "f16"
        } else {
            continue;
        };

        // Parse rows/cols from silu (last two args) and check budget.
        let silu_args = match extract_call_args(silu_line) {
            Some(a) => a,
            None => continue,
        };
        if silu_args.len() < 4 {
            continue;
        }
        let rows = match parse_u32_from_arg(&silu_args[silu_args.len() - 2], body_lines) {
            Some(r) => r,
            None => continue,
        };
        let cols = match parse_u32_from_arg(&silu_args[silu_args.len() - 1], body_lines) {
            Some(c) => c,
            None => continue,
        };
        if !silu_mul_needs_blocking(rows, cols, dtype) {
            continue;
        }
        // Block size must evenly divide cols. If no divisor fits, the
        // load isn't deferred — translate_silu_mul will then return Err
        // with the existing "needs source-level chunking" guard message.
        if pick_silu_mul_nb(rows, cols, dtype).is_none() {
            continue;
        }

        // Identify gate / up SSAs. silu's gate is silu_args[1] (after the
        // %c0 stash). mul's "up" is whichever of its two operands isn't
        // the silu result. Handle both 4-arg and 5-arg mul signatures
        // exactly like translate_silu_mul does.
        let gate_ssa = silu_args[1].trim().to_string();
        let mul_args = match extract_call_args(mul_line) {
            Some(a) => a,
            None => continue,
        };
        let up_ssa = if mul_args.len() >= 5 {
            let a = mul_args[1].trim();
            let b = mul_args[2].trim();
            if a == silu_ssa {
                b.to_string()
            } else {
                a.to_string()
            }
        } else if mul_args.len() >= 4 {
            let a = mul_args[0].trim();
            let b = mul_args[1].trim();
            if a == silu_ssa {
                b.to_string()
            } else {
                a.to_string()
            }
        } else {
            continue;
        };

        // Find the tile_load lines that produced gate_ssa / up_ssa.
        // Only direct loads qualify — same constraint as the matmul
        // pre-pass, so any intervening op falls back to the
        // "return Err from translate_silu_mul" path.
        let load_pat = if dtype == "f16" {
            "__tile_load_f16"
        } else {
            "__tile_load_f32"
        };
        for (i, cand) in body_lines.iter().enumerate() {
            let ct = cand.trim();
            if !ct.contains(load_pat) {
                continue;
            }
            let load_ssa = match extract_result_ssa(ct) {
                Some(s) => s,
                None => continue,
            };
            if load_ssa == gate_ssa {
                result.insert(i, "G");
            } else if load_ssa == up_ssa {
                result.insert(i, "U");
            }
        }
    }
    result
}

/// Resolve a call arg to a u32 constant — handles direct literals,
/// SSA references to `llvm.mlir.constant`, and `llvm.bitcast` chains
/// (the MLIR emitted by rustc_codegen_tile routes every const through a
/// bitcast, so `%Nc = constant(16)` is followed by `%Nb = bitcast %Nc`
/// and the matmul call uses `%Nb`).
fn parse_u32_from_arg(arg: &str, body_lines: &[String]) -> Option<u32> {
    let mut cur = arg.trim().to_string();
    // Bound the chase to avoid infinite loops on pathological IR.
    for _ in 0..8 {
        if let Ok(n) = cur.parse::<u32>() {
            return Some(n);
        }
        let mut found_def = false;
        for line in body_lines.iter() {
            let l = line.trim();
            let res = match extract_result_ssa(l) {
                Some(s) => s,
                None => continue,
            };
            if res != cur {
                continue;
            }
            // Direct constant definition.
            if l.contains("llvm.mlir.constant(") {
                if let Some(open) = l.find("llvm.mlir.constant(") {
                    let rest = &l[open + "llvm.mlir.constant(".len()..];
                    let n_str: String = rest.chars().take_while(|c| c.is_ascii_digit()).collect();
                    if let Ok(n) = n_str.parse::<u32>() {
                        return Some(n);
                    }
                }
                return None;
            }
            // Bitcast forwarding: `%X = llvm.bitcast %Y : Ta to Tb`.
            // normalize_generic_body_line rewrites the generic form into
            // this canonical shape; chase %Y as the next candidate.
            if l.contains("llvm.bitcast ") {
                if let Some(pos) = l.find("llvm.bitcast ") {
                    let rest = l[pos + "llvm.bitcast ".len()..].trim();
                    let src = rest
                        .split_whitespace()
                        .next()
                        .unwrap_or("")
                        .trim_matches(',');
                    if !src.is_empty() && src != cur {
                        cur = src.to_string();
                        found_def = true;
                        break;
                    }
                }
                return None;
            }
            // Unknown defining op — give up rather than risk a wrong answer.
            return None;
        }
        if !found_def {
            return None;
        }
    }
    None
}

fn detect_silu_mul_pairs(body_lines: &[String]) -> HashMap<String, (usize, usize)> {
    let mut result: HashMap<String, (usize, usize)> = HashMap::new();

    for (i, line) in body_lines.iter().enumerate() {
        let trimmed = line.trim();
        if !trimmed.contains("__tile_silu_f32") && !trimmed.contains("__tile_silu_f16") {
            continue;
        }
        let silu_ssa = match extract_result_ssa(trimmed) {
            Some(s) => s,
            None => continue,
        };

        // Look ahead for a mul that consumes this silu result
        for j in (i + 1)..body_lines.len() {
            let next = body_lines[j].trim();
            // Skip non-call lines (constants, ptr ops, etc.)
            if next.is_empty() || !next.contains("llvm.call @") {
                continue;
            }
            if next.contains("__tile_mul_f32") || next.contains("__tile_mul_f16") {
                if let Some(mul_args) = extract_call_args(next) {
                    // Check all possible operand positions (4-arg and 5-arg variants)
                    let has_silu = mul_args.iter().take(3).any(|a| a.trim() == silu_ssa);
                    if has_silu {
                        result.insert(silu_ssa.clone(), (i, j));
                        break;
                    }
                }
            }
            // Stop at the first call instruction after silu (don't skip past other ops)
            break;
        }
    }

    result
}

/// Fused SiLU+Mul: `out[i] = silu(gate[i]) * up[i]`
///
/// Emits the fused silu(gate) * up using UB-tight tile reuse:
/// 1. `pto.tmuls(gate, -1.0)` -> neg
/// 2. `pto.texp(neg)` -> neg   (in-place reuse)
/// 3. `pto.tadds(neg, 1.0)` -> neg   (in-place reuse; now = 1 + exp(-gate))
/// 4. `pto.tdiv(gate, neg)` -> silu = gate / (1 + exp(-gate))
/// 5. `pto.tmul(silu, up)` -> out
///
/// Uses a single tile/tile `tdiv` (not `tdivs + tmul`) for the sigmoid-and-scale
/// step because ptoas has no scalar/tile divide.
fn translate_silu_mul(
    silu_line: &str,
    mul_line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    // Parse silu: %silu_res = llvm.call @__tile_silu_f32(%c0, %gate, %rows, %cols)
    let silu_result_ssa = extract_result_ssa(silu_line)
        .ok_or_else(|| format!("silu_mul: no result SSA in silu: {}", silu_line))?;
    let silu_args = extract_call_args(silu_line)
        .ok_or_else(|| format!("silu_mul: cannot parse args in silu: {}", silu_line))?;
    let gate_ssa = silu_args.get(1).ok_or("silu_mul: missing gate src")?.trim();
    let rows = ctx.resolve_const(silu_args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(silu_args.get(3).map(|s| s.as_str()).unwrap_or("0"));

    // Parse mul — handle both 4-arg (a, b, rows, cols) and 5-arg (dst, a, b, rows, cols)
    let mul_result_ssa = extract_result_ssa(mul_line)
        .ok_or_else(|| format!("silu_mul: no result SSA in mul: {}", mul_line))?;
    let mul_args = extract_call_args(mul_line)
        .ok_or_else(|| format!("silu_mul: cannot parse args in mul: {}", mul_line))?;

    // Find the "up" operand: the mul arg that isn't the silu result
    let up_ssa = if mul_args.len() >= 5 {
        // 5-arg: (dst, a, b, rows, cols)
        let a = mul_args[1].trim();
        let b = mul_args[2].trim();
        if a == silu_result_ssa { b } else { a }
    } else {
        // 4-arg: (a, b, rows, cols)
        let a = mul_args[0].trim();
        let b = mul_args[1].trim();
        if a == silu_result_ssa { b } else { a }
    };

    let tgate = ctx
        .get_tile(gate_ssa)
        .ok_or_else(|| format!("silu_mul: unknown tile {}", gate_ssa))?
        .clone();
    let tup = ctx
        .get_tile(up_ssa)
        .ok_or_else(|| format!("silu_mul: unknown tile {}", up_ssa))?
        .clone();
    let tb_ty = tile_buf_type(rows, cols, dtype);

    // UB-budget check (#66 + #67). The fused emit holds 5 simultaneous
    // tiles in UB: gate, up (inputs), neg, silu (intermediates), out.
    // The 910's UB is 196608 B (SILU_MUL_UB_BUDGET_BYTES, via UB_TILE_BUDGET_BYTES).
    // This comment previously read "910c UB cap is 256 KB; we reserve ~32 KB …
    // giving 224 KB" — 256 KB is the 310P's buffer, and a threshold above the real
    // one keeps a kernel single-block until UbAllocator refuses it, instead of
    // routing it here to the blocked path that would have worked.
    //
    // - Under budget: emit the original 5-tile single-block path below.
    // - Over budget AND inputs were deferred by the silu_mul pre-pass:
    //   route to the N-blocked path that re-tloads gate/up per-chunk
    //   from GM partition_views inside an scf.for (#67).
    // - Over budget AND inputs were NOT deferred (e.g., gate/up come
    //   from arith ops, not direct tile_loads): fail at codegen with
    //   the original guard message — the pre-pass couldn't defer them
    //   so the chunked path can't synthesise per-iter loads.
    let elem_bytes: u32 = match dtype {
        "f32" => 4,
        "f16" | "bf16" => 2,
        _ => return Err(format!("silu_mul: unsupported dtype {}", dtype)),
    };
    let peak_ub_bytes: u64 = 5u64 * (rows as u64) * (cols as u64) * (elem_bytes as u64);
    if peak_ub_bytes > SILU_MUL_UB_BUDGET_BYTES {
        if tgate.deferred.is_some() && tup.deferred.is_some() {
            // Both inputs are deferred GM tensor_views — emit the blocked
            // path and register a pending entry that translate_store will
            // consume to emit the per-chunk scf.for.
            return translate_silu_mul_blocked(
                &mul_result_ssa,
                &silu_result_ssa,
                rows,
                cols,
                dtype,
                &tgate,
                &tup,
                ctx,
                ops,
            );
        }
        return Err(format!(
            "silu_mul: peak UB usage {} B for {}x{} {} exceeds budget {} B \
             (5-tile fused emit: gate, up, neg, silu, out). \
             Inner dim N={} needs N-blocked emit but inputs are not direct \
             tile_loads, so the per-chunk loop can't be synthesised. \
             Restructure the kernel to load gate/up directly from GM and \
             feed them to silu_mul without intervening ops, or chunk at \
             the source level (tracking: ICLR 2026 #67).",
            peak_ub_bytes, rows, cols, dtype, SILU_MUL_UB_BUDGET_BYTES, cols
        ));
    }

    ops.push(format!(
        "// --- silu_mul (fused): silu(gate) * up, {}x{} {} ---",
        rows, cols, dtype
    ));

    // Scalar constants for sigmoid decomposition — ptoas grammar requires the
    // scalar as an SSA-bound `arith.constant : f32` passed as a second ins
    // operand, NOT a `{scalar = X : f32}` attribute.
    //
    // Identity used: silu(g) = g / (1 + exp(-g))
    //   = g * sigmoid(g) without needing a reciprocal (ptoas has no
    //     scalar/tile op; tdivs is tile/scalar). `tdiv(g, 1+exp(-g))`
    //     gives the same result as `g * (1/(1+exp(-g)))`.
    let cneg1_ssa = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant -1.0 : f32", cneg1_ssa));
    let cone_ssa = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 1.0 : f32", cone_ssa));

    // UB-tight tile budget: at INTER=8960 f32, 7 tiles × 35840 B = 250 KB, which
    // does not fit the 910's 192 KB UB at all (the figure this note was written
    // against, 256 KB, is the 310P's) — triggers a "Vector core execution
    // exception" on A5. Reuse the `neg` tile across
    // the exp/tadds pipeline so we only allocate 2 intermediates (neg, silu)
    // instead of 4 (neg, exp, oplus, silu). Total tiles now: 2 inputs +
    // 2 intermediates + 1 out = 5 (saves ~71 KB at INTER=8960).
    //
    // Dataflow after reuse:
    //   neg   <- tmuls(gate, -1.0)
    //   neg   <- texp(neg)
    //   neg   <- tadds(neg, 1.0)   // neg now holds (1 + exp(-gate))
    //   silu  <- tdiv(gate, neg)    // gate / (1 + exp(-gate))
    //   out   <- tmul(silu, up)
    //
    // Step 1: neg = tmuls(gate, -1.0)
    let neg_key = format!("{}__silumul_neg", mul_result_ssa);
    let neg_ssa = ctx.alloc_tile(&neg_key, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        tgate.ssa, cneg1_ssa, tb_ty, neg_ssa, tb_ty
    ));

    // Step 2: neg = texp(neg)   — reuse neg tile in-place
    ops.push(format!(
        "pto.texp ins({} : {}) outs({} : {})",
        neg_ssa, tb_ty, neg_ssa, tb_ty
    ));

    // Step 3: neg = tadds(neg, 1.0)   — reuse neg tile in-place
    ops.push(format!(
        "pto.tadds ins({}, {} : {}, f32) outs({} : {})",
        neg_ssa, cone_ssa, tb_ty, neg_ssa, tb_ty
    ));

    // Step 4: silu = tdiv(gate, neg) = gate / (1 + exp(-gate))
    // = gate * sigmoid(gate). Uses tile/tile div; ptoas has no scalar/tile.
    let silu_key = format!("{}__silumul_silu", mul_result_ssa);
    let silu_ssa = ctx.alloc_tile(&silu_key, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.tdiv ins({}, {} : {}, {}) outs({} : {})",
        tgate.ssa, neg_ssa, tb_ty, tb_ty, silu_ssa, tb_ty
    ));

    // Step 6: out = tmul(silu, up) = silu(gate) * up
    let out_ssa = ctx.alloc_tile(&mul_result_ssa, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        silu_ssa, tup.ssa, tb_ty, tb_ty, out_ssa, tb_ty
    ));

    // Also register the silu intermediate under its SSA so downstream ops can find it
    // (in case something else references the silu result besides the fused mul).
    ctx.tiles.insert(
        silu_result_ssa,
        TileInfo {
            ssa: silu_ssa,
            rows,
            cols,
            dtype: dtype.to_string(),
            tb_type: tb_ty.clone(),
            pv_ssa: None,
            gm_name: None,
            deferred: None,
        },
    );

    Ok(())
}

/// N-blocked silu_mul (#67) — emitted when the full-shape 5-tile fused emit
/// would exceed the UB budget (e.g., Qwen2.5-7B INTER=18944 f32: 379 KB
/// exceeds the UB budget). Mirrors `translate_matmul_blocked`.
///
/// Both inputs (gate, up) must already have been deferred by the
/// silu_mul pre-pass — translate_load left their TileInfo with
/// `deferred = Some(DeferredMatmulOperand{..})` carrying the GM
/// tensor_view + element offset.
///
/// This function allocates 5 chunk tiles (rows×Nb each) and registers a
/// `PendingBlockedSiluMul`; translate_store then emits the actual
/// `scf.for n_off = 0 to N step Nb` per-chunk loop once it knows the
/// output GM view.
#[allow(clippy::too_many_arguments)]
fn translate_silu_mul_blocked(
    mul_result_ssa: &str,
    silu_result_ssa: &str,
    rows: u32,
    cols: u32,
    dtype: &str,
    tgate: &TileInfo,
    tup: &TileInfo,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let nb = pick_silu_mul_nb(rows, cols, dtype).ok_or_else(|| {
        format!(
            "silu_mul_blocked: no Nb divisor of cols={} fits the {} B budget at \
             rows={} dtype={} — restructure to chunk at the source level",
            cols, SILU_MUL_UB_BUDGET_BYTES, rows, dtype
        )
    })?;
    let n_iters = cols / nb;
    let dtype_static: &'static str = match dtype {
        "f32" => "f32",
        "f16" => "f16",
        "bf16" => "bf16",
        _ => return Err(format!("silu_mul_blocked: unsupported dtype {}", dtype)),
    };

    let dgate = tgate
        .deferred
        .as_ref()
        .expect("caller must verify gate is deferred");
    let dup = tup
        .deferred
        .as_ref()
        .expect("caller must verify up is deferred");

    ops.push(format!(
        "// --- silu_mul (N-blocked, #67): silu(gate) * up, {}x{} {} \
         chunked along N into {} blocks of size {} ---",
        rows, cols, dtype, n_iters, nb
    ));

    // Scalar constants for sigmoid decomposition (-1.0 and 1.0).
    let cneg1_ssa = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant -1.0 : f32", cneg1_ssa));
    let cone_ssa = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 1.0 : f32", cone_ssa));

    // Pre-allocate 5 chunk tiles outside the loop. Each is rows×Nb.
    // Using synthetic keys keeps them out of the gate_ssa/up_ssa slots
    // (those still hold the deferred placeholder TileInfo).
    let tb_chunk_ty = tile_buf_type(rows, nb, dtype);
    let pv_chunk_ty = ptv_type(rows, nb, dtype);
    let gate_chunk_key = format!("{}__sb_gate_chunk", mul_result_ssa);
    let up_chunk_key = format!("{}__sb_up_chunk", mul_result_ssa);
    let neg_chunk_key = format!("{}__sb_neg_chunk", mul_result_ssa);
    let silu_chunk_key = format!("{}__sb_silu_chunk", mul_result_ssa);
    let out_chunk_key = format!("{}__sb_out_chunk", mul_result_ssa);
    let gate_chunk_ssa = ctx.alloc_tile_typed(&gate_chunk_key, rows, nb, dtype, &tb_chunk_ty, ops);
    let up_chunk_ssa = ctx.alloc_tile_typed(&up_chunk_key, rows, nb, dtype, &tb_chunk_ty, ops);
    let neg_chunk_ssa = ctx.alloc_tile_typed(&neg_chunk_key, rows, nb, dtype, &tb_chunk_ty, ops);
    let silu_chunk_ssa = ctx.alloc_tile_typed(&silu_chunk_key, rows, nb, dtype, &tb_chunk_ty, ops);
    let out_chunk_ssa = ctx.alloc_tile_typed(&out_chunk_key, rows, nb, dtype, &tb_chunk_ty, ops);

    // Register a placeholder TileInfo for the mul result so any stray
    // downstream lookup returns sane shape data. translate_store will see
    // the `silu_mul_result_stored_inline` flag first and skip the
    // full-shape tstore path entirely.
    ctx.tiles.insert(
        mul_result_ssa.to_string(),
        TileInfo {
            ssa: out_chunk_ssa.clone(),
            rows,
            cols,
            dtype: dtype.to_string(),
            tb_type: tb_chunk_ty.clone(),
            pv_ssa: None,
            gm_name: None,
            deferred: None,
        },
    );
    // Register the silu intermediate similarly.
    ctx.tiles.insert(
        silu_result_ssa.to_string(),
        TileInfo {
            ssa: silu_chunk_ssa.clone(),
            rows,
            cols,
            dtype: dtype.to_string(),
            tb_type: tb_chunk_ty.clone(),
            pv_ssa: None,
            gm_name: None,
            deferred: None,
        },
    );

    let pending = PendingBlockedSiluMul {
        rows,
        cols,
        nb,
        n_iters,
        dtype: dtype_static,
        tv_gate_ssa: dgate.tv_ssa.clone(),
        tv_up_ssa: dup.tv_ssa.clone(),
        gate_elem_offset: dgate.elem_offset,
        up_elem_offset: dup.elem_offset,
        gate_chunk_ssa,
        up_chunk_ssa,
        neg_chunk_ssa,
        silu_chunk_ssa,
        out_chunk_ssa,
        tb_chunk_ty,
        pv_chunk_ty,
        cneg1_ssa,
        cone_ssa,
    };
    ctx.silu_mul_result_stored_inline
        .insert(mul_result_ssa.to_string());
    ctx.pending_blocked_silu_muls
        .insert(mul_result_ssa.to_string(), pending);

    Ok(())
}

/// Emit the per-chunk `scf.for` loop for an N-blocked silu_mul.
///
/// Output shape:
/// ```text
/// scf.for %n_i = 0 to %N_ITERS step 1 {
///   %n_off = arith.muli %n_i, %Nb
///   // load gate chunk
///   %g_pt = pto.partition_view %tv_gate, offsets=[0, %n_off], sizes=[R, Nb]
///   pto.tload  g_pt → gate_chunk
///   // load up chunk
///   %u_pt = pto.partition_view %tv_up,   offsets=[0, %n_off], sizes=[R, Nb]
///   pto.tload  u_pt → up_chunk
///   // 5-step silu_mul body on chunk tiles
///   pto.tmuls (gate_chunk, -1.0)        → neg_chunk
///   pto.texp  (neg_chunk)               → neg_chunk
///   pto.tadds (neg_chunk, 1.0)          → neg_chunk
///   pto.tdiv  (gate_chunk, neg_chunk)   → silu_chunk
///   pto.tmul  (silu_chunk, up_chunk)    → out_chunk
///   // store out chunk
///   %o_pt = pto.partition_view %tv_out,  offsets=[0, %n_off], sizes=[R, Nb]
///   pto.tstore out_chunk → o_pt
/// }
/// ```
fn emit_blocked_silu_mul_loops(
    tv_out_ssa: &str,
    out_elem_offset: u32,
    out_dtype: &str,
    p: &PendingBlockedSiluMul,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) {
    // Validate output shape matches what the pending entry expects.
    // (translate_store has already enforced rows/cols equality before calling
    // us; we just read them.)
    let _ = (tv_out_ssa, out_dtype);

    // Constants needed across the loop body. For n_off arithmetic we
    // need %c0, %c1, %c{Nb}, %c{n_iters}, %c{rows}.
    let out_base_row = if p.cols > 0 {
        out_elem_offset / p.cols
    } else {
        0
    };
    let out_base_col = if p.cols > 0 {
        out_elem_offset % p.cols
    } else {
        0
    };
    let gate_base_row = if p.cols > 0 {
        p.gate_elem_offset / p.cols
    } else {
        0
    };
    let gate_base_col = if p.cols > 0 {
        p.gate_elem_offset % p.cols
    } else {
        0
    };
    let up_base_row = if p.cols > 0 {
        p.up_elem_offset / p.cols
    } else {
        0
    };
    let up_base_col = if p.cols > 0 {
        p.up_elem_offset % p.cols
    } else {
        0
    };
    ctx.use_size(0);
    ctx.use_size(1);
    ctx.use_size(p.nb);
    ctx.use_size(p.n_iters);
    ctx.use_size(p.rows);
    ctx.use_size(out_base_row);
    ctx.use_size(out_base_col);
    ctx.use_size(gate_base_row);
    ctx.use_size(gate_base_col);
    ctx.use_size(up_base_row);
    ctx.use_size(up_base_col);

    let tv_gate_ty = tv_type(p.rows, p.cols, p.dtype);
    let tv_up_ty = tv_type(p.rows, p.cols, p.dtype);
    let tv_out_ty = tv_type(p.rows, p.cols, out_dtype);
    let _ = (tv_gate_ty, tv_up_ty, tv_out_ty); // types implicit via SSA spelling

    ops.push(format!("scf.for %n_i = %c0 to %c{} step %c1 {{", p.n_iters));
    let n_off_ssa = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = arith.muli %n_i, %c{} : index",
        n_off_ssa, p.nb
    ));

    // gate chunk: partition_view(tv_gate, [base_row, base_col + n_off], [rows, Nb])
    // For decode shapes (M=1) base_row is always 0; base_col is folded into the
    // n_off index by adding the constant inline. We emit the addi only when
    // base_col != 0 to keep the common case clean.
    let g_off_ssa = if gate_base_col != 0 {
        let s = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = arith.addi {}, %c{} : index",
            s, n_off_ssa, gate_base_col
        ));
        s
    } else {
        n_off_ssa.clone()
    };
    let g_pt_ssa = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [%c{}, {}], sizes = [%c{}, %c{}] : {} -> {}",
        g_pt_ssa,
        p.tv_gate_ssa,
        gate_base_row,
        g_off_ssa,
        p.rows,
        p.nb,
        tv_type(p.rows, p.cols, p.dtype),
        p.pv_chunk_ty
    ));
    ops.push(format!(
        "  pto.tload ins({} : {}) outs({} : {})",
        g_pt_ssa, p.pv_chunk_ty, p.gate_chunk_ssa, p.tb_chunk_ty
    ));

    // up chunk
    let u_off_ssa = if up_base_col != 0 {
        let s = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = arith.addi {}, %c{} : index",
            s, n_off_ssa, up_base_col
        ));
        s
    } else {
        n_off_ssa.clone()
    };
    let u_pt_ssa = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [%c{}, {}], sizes = [%c{}, %c{}] : {} -> {}",
        u_pt_ssa,
        p.tv_up_ssa,
        up_base_row,
        u_off_ssa,
        p.rows,
        p.nb,
        tv_type(p.rows, p.cols, p.dtype),
        p.pv_chunk_ty
    ));
    ops.push(format!(
        "  pto.tload ins({} : {}) outs({} : {})",
        u_pt_ssa, p.pv_chunk_ty, p.up_chunk_ssa, p.tb_chunk_ty
    ));

    // 5-step silu_mul body on chunk tiles. Identical algorithm to the
    // unblocked path; only the tile shape differs (rows×Nb instead of
    // rows×cols). The neg tile is reused in-place across tmuls/texp/tadds.
    ops.push(format!(
        "  pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        p.gate_chunk_ssa, p.cneg1_ssa, p.tb_chunk_ty, p.neg_chunk_ssa, p.tb_chunk_ty
    ));
    ops.push(format!(
        "  pto.texp ins({} : {}) outs({} : {})",
        p.neg_chunk_ssa, p.tb_chunk_ty, p.neg_chunk_ssa, p.tb_chunk_ty
    ));
    ops.push(format!(
        "  pto.tadds ins({}, {} : {}, f32) outs({} : {})",
        p.neg_chunk_ssa, p.cone_ssa, p.tb_chunk_ty, p.neg_chunk_ssa, p.tb_chunk_ty
    ));
    ops.push(format!(
        "  pto.tdiv ins({}, {} : {}, {}) outs({} : {})",
        p.gate_chunk_ssa,
        p.neg_chunk_ssa,
        p.tb_chunk_ty,
        p.tb_chunk_ty,
        p.silu_chunk_ssa,
        p.tb_chunk_ty
    ));
    ops.push(format!(
        "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        p.silu_chunk_ssa,
        p.up_chunk_ssa,
        p.tb_chunk_ty,
        p.tb_chunk_ty,
        p.out_chunk_ssa,
        p.tb_chunk_ty
    ));

    // out chunk store
    let o_off_ssa = if out_base_col != 0 {
        let s = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = arith.addi {}, %c{} : index",
            s, n_off_ssa, out_base_col
        ));
        s
    } else {
        n_off_ssa.clone()
    };
    let o_pt_ssa = ctx.fresh_ssa();
    let pv_chunk_out_ty = ptv_type(p.rows, p.nb, out_dtype);
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [%c{}, {}], sizes = [%c{}, %c{}] : {} -> {}",
        o_pt_ssa,
        tv_out_ssa,
        out_base_row,
        o_off_ssa,
        p.rows,
        p.nb,
        tv_type(p.rows, p.cols, out_dtype),
        pv_chunk_out_ty
    ));
    ops.push(format!(
        "  pto.tstore ins({} : {}) outs({} : {})",
        p.out_chunk_ssa, p.tb_chunk_ty, o_pt_ssa, pv_chunk_out_ty
    ));

    ops.push("}".to_string());
}

/// Matmul transposed: `%res = llvm.call @__tile_matmul_transposed_f32(%c0, %a, %b, %m, %k, %n)`
///
/// C[M,N] = A[M,K] * B^T[N,K] — uses `pto.tmatmul` with B transposed.
/// PTO tmatmul operates on left[M,K] * right[K,N], so we transpose B first.
fn translate_matmul_transposed(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("matmul_transposed: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("matmul_transposed: cannot parse args in: {}", line))?;
    let a_ssa = args.get(1).ok_or("matmul_transposed: missing a")?.trim();
    let b_ssa = args.get(2).ok_or("matmul_transposed: missing b")?.trim();
    let m = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let k = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let n = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));

    let ta = ctx
        .get_tile(a_ssa)
        .ok_or_else(|| format!("matmul_transposed: unknown tile {}", a_ssa))?
        .clone();
    let tb = ctx
        .get_tile(b_ssa)
        .ok_or_else(|| format!("matmul_transposed: unknown tile {}", b_ssa))?
        .clone();
    // Large shapes cannot hold A, B and the accumulator at once, so when the pre-pass
    // deferred both operand loads, block over K and N instead. The blocked path applies
    // the SAME transposed-view trick described below, so an [N x K] B works there too —
    // which is what lets an MXFP4 f16 slab feed a prefill-shaped matmul.
    //
    // f32 is the exception: it is deferred purely to suppress the dead whole-operand
    // staging load, and keeps the tile-level lowering below, which sources A and B
    // from the deferred GM views. Deferral and blocking are separate decisions here.
    let deferred = ta.deferred.clone().zip(tb.deferred.clone());
    if let Some((da, db)) = &deferred {
        if dtype != "f32" {
            let dts = match dtype {
                "f16" => MatmulDtypes::f16_mixed(),
                "i8" => MatmulDtypes::i8_quantized(),
                _ => MatmulDtypes::f32(),
            };
            return translate_matmul_blocked(&result_ssa, m, k, n, dts, da, db, true, ctx, ops);
        }
    }

    // pv_b (N×K view) is intentionally not used — see below.
    let _pv_b = tb.pv_ssa.clone();
    // B is N×K in GM row-major. For C = A · B^T we need B^T which is K×N.
    // Sidestep the broken VEC→MAT tmov path by building a *transposed*
    // tensor_view on the same GM buffer (shape [K,N] strides [1,K]) and
    // tloading straight into a ZN mat tile. This is the DN→ZN path —
    // the only supported transposed-MAT TLoad combo.
    //
    // Both operands resolve the same way whether or not the load was deferred: B has
    // only ever needed the GM name (it builds its own view), and A's partition view is
    // either the one its materialised load left behind, or one rebuilt here over the
    // deferred tensor_view. Rebuilding is what lets the eager staging load go away
    // without changing a single emitted op of this lowering.
    let b_gm = match &deferred {
        Some((_, db)) => db.gm_name.clone(),
        None => tb.gm_name.clone().ok_or_else(|| {
            format!(
                "matmul_transposed: tile {} has no recorded GM name (not loaded from GM)",
                b_ssa
            )
        })?,
    };

    ctx.use_size(m);
    ctx.use_size(k);
    ctx.use_size(n);

    ops.push(format!(
        "// --- matmul_transposed: C[{}x{}] = A[{}x{}] x B^T[{}x{}] ---",
        m, n, m, k, n, k
    ));

    // Step 1: Alloc CBUF staging tiles (mat_a: MxK NZ, mat_bt: KxN ZN for DN→ZN tload)
    let mat_a_key = format!("{}__mat_a", result_ssa);
    let mat_bt_key = format!("{}__mat_bt", result_ssa);
    let mat_a_ty = mat_tile_type(m, k, dtype);
    let mat_bt_ty = mat_tile_type_zn(k, n, dtype);
    let mat_a_ssa = ctx.alloc_tile_typed(&mat_a_key, m, k, dtype, &mat_a_ty, ops);
    let mat_bt_ssa = ctx.alloc_tile_typed(&mat_bt_key, k, n, dtype, &mat_bt_ty, ops);

    // Step 2: Alloc L0A/L0B/L0C tiles
    let left_key = format!("{}__left", result_ssa);
    let right_key = format!("{}__right", result_ssa);
    let left_ty = left_tile_type(m, k, dtype);
    let right_ty = right_tile_type(k, n, dtype);
    // The ACCUMULATOR is not the operand dtype. ptoas accepts only (i32,i8,i8),
    // (f32,f16,f16), (f32,bf16,bf16) and (f32,f32,f32), so an f16 matmul accumulates in
    // f32. This previously passed `dtype` straight through, which emitted (f16,f16,f16)
    // and was rejected — meaning the f16 form of this lowering had never been exercised;
    // only the f32 one, where operand and accumulator dtypes coincide.
    //
    // ⚠ THIS LINE IS INERT, and that is measured, not assumed. Every non-f32 dtype with
    // deferred operands returns early above into `translate_matmul_blocked`, so f16 and i8
    // never reach here; and for f32 the match is an identity. Mutating `acc_dtype` to a
    // bogus value changes no emitted byte and fails no test. The invariant that actually
    // holds the f16 path correct is `MatmulDtypes::f16_mixed().dst` — flipping THAT fails
    // four tests. Keep this correct anyway (the early return is conditional on deferral, so
    // a non-deferred f16 operand would arrive here), but do not read a green suite as
    // evidence about this line.
    let acc_dtype = match dtype {
        "i8" => "i32",
        _ => "f32",
    };
    let acc_ty = acc_tile_type(m, n, acc_dtype);
    let left_ssa = ctx.alloc_tile_typed(&left_key, m, k, dtype, &left_ty, ops);
    let right_ssa = ctx.alloc_tile_typed(&right_key, k, n, dtype, &right_ty, ops);
    let acc_ssa = ctx.alloc_tile_typed(&result_ssa, m, n, dtype, &acc_ty, ops);

    // Step 3: tload A (ND→NZ) and B^T (DN→ZN via transposed tensor_view)
    //   A: standard row-major load, N×K → NZ mat tile
    //   B^T: shape [K,N] strides [1,K] over the same GM buffer = column-major
    //        view of an N×K row-major tensor — which is exactly B transposed.
    let pv_a = match &deferred {
        Some((da, _)) => ctx.make_pv(&da.tv_ssa, m, k, dtype, da.elem_offset, ops),
        None => ta
            .pv_ssa
            .clone()
            .ok_or_else(|| format!("matmul_transposed: tile {} has no partition view", a_ssa))?,
    };
    let pv_a_ty = ptv_type(m, k, dtype);
    let pv_bt_ty = ptv_type(k, n, dtype);
    let tv_b_t = ctx.make_tv_transposed(&b_gm, n, k, dtype, ops);
    let pv_b_t = ctx.make_pv(&tv_b_t, k, n, dtype, 0, ops);
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        pv_a, pv_a_ty, mat_a_ssa, mat_a_ty
    ));
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        pv_b_t, pv_bt_ty, mat_bt_ssa, mat_bt_ty
    ));

    // Step 4: CBUF → L0A/L0B and matmul
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        mat_a_ssa, mat_a_ty, left_ssa, left_ty
    ));
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        mat_bt_ssa, mat_bt_ty, right_ssa, right_ty
    ));
    ops.push(format!(
        "pto.tmatmul ins({}, {} : {}, {}) outs({} : {})",
        left_ssa, right_ssa, left_ty, right_ty, acc_ssa, acc_ty
    ));

    Ok(())
}

/// Attention GQA: Grouped-Query Attention
///
/// Decomposed similarly to standard attention, but with head grouping:
/// Q has n_heads_q heads, KV has n_heads_kv heads.
/// Each KV head serves (n_heads_q / n_heads_kv) Q heads.
/// We emit the attention for the first Q head only as a representative,
/// using tmatmul + softmax + tmatmul.
fn translate_attention_gqa(
    line: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("attention_gqa: cannot parse args: {}", line))?;
    if args.len() < 8 {
        return Err(format!(
            "attention_gqa: expected 8 args, got {}",
            args.len()
        ));
    }
    let result_ssa = extract_result_ssa(line).unwrap_or_else(|| "__gqa_out".to_string());
    // THREE shapes reach this arm, and ARITY CANNOT TELL THEM APART:
    //
    //   A  (dst, q, k, v, heads_q, heads_kv, seq, head_dim)      8   <- declared
    //   B  (q, k, v, seq, dim, heads_q, heads_kv, causal)        8   <- dst-less
    //   C  (dummy, q, k, v, seq, dim, heads_q, heads_kv, causal) 9
    //
    // A and B are both 8 arguments and mean entirely different things. The old
    // `base = if args.len() >= 9 {1} else {0}` therefore read every A as a B:
    // the dst became Q and every operand shifted one place left, so the V TILE
    // landed where seq_len belongs. From s=16 d=8 heads_q=4 heads_kv=2 that
    // derived "8 Q heads, 4 KV heads, S=0, D=16" and emitted tiles of zero
    // extent -- silently, because the test only checked that the output
    // contained the string "attention_gqa".
    //
    // Disambiguate by OPERAND KIND instead. Whether slot 3 is a tile handle or
    // a scalar separates A/C from B, and the arity then separates A from C.
    // That is the same fix the mlir_to_cpp arm needed, and it is what an
    // arity heuristic was standing in for all along.
    let slot3_is_tile = ctx.get_tile(args[3].trim()).is_some();
    let (base, seq_first) = if !slot3_is_tile {
        (0usize, true) // B: q,k,v at 0..2, seq at 3
    } else if args.len() >= 9 {
        (1usize, true) // C: dummy then q,k,v, seq at 4
    } else {
        (1usize, false) // A: the declared order, heads first
    };
    let q_arg = args[base].trim();
    let k_arg = args[base + 1].trim();
    let v_arg = args[base + 2].trim();
    // Shapes B and C put (seq, dim) before the head counts; the declared shape
    // A puts the head counts first.
    let (s, d, n_heads_q, n_heads_kv) = if seq_first {
        (
            ctx.resolve_const(args[base + 3].trim()),
            ctx.resolve_const(args[base + 4].trim()),
            ctx.resolve_const(args[base + 5].trim()),
            ctx.resolve_const(args[base + 6].trim()),
        )
    } else {
        (
            ctx.resolve_const(args[base + 5].trim()),
            ctx.resolve_const(args[base + 6].trim()),
            ctx.resolve_const(args[base + 3].trim()),
            ctx.resolve_const(args[base + 4].trim()),
        )
    };
    let group_size = if n_heads_kv > 0 {
        n_heads_q / n_heads_kv
    } else {
        1
    };

    let tq = ctx
        .get_tile(q_arg)
        .ok_or_else(|| format!("attention_gqa: unknown Q tile {}", q_arg))?
        .clone();
    let tk = ctx
        .get_tile(k_arg)
        .ok_or_else(|| format!("attention_gqa: unknown K tile {}", k_arg))?
        .clone();
    let tv = ctx
        .get_tile(v_arg)
        .ok_or_else(|| format!("attention_gqa: unknown V tile {}", v_arg))?
        .clone();

    // Reuse the GM-direct tload path from translate_attention: we don't have
    // working vec→mat / acc→vec tmov pairs on a2a3, so Q/V go straight from
    // GM partition_view to mat tiles, and K uses a transposed tensor_view.
    // Prefer the tile's own view, but fall back to building one from GM: the
    // Q/K/V loads are DEFERRED (see detect_gqa_loads), because attention
    // re-views per head at seq x dim rather than consuming a whole-tensor tile.
    // The Q/K/V loads are DEFERRED (see detect_gqa_loads): attention re-views the
    // buffer per head at seq x dim, so a whole-tensor tile would be both unused
    // and a different shape from every use. Build the views from GM here, and
    // fall back to a materialised tile's own view when one exists.
    let pv_q = match tq.pv_ssa.clone() {
        Some(pv) => pv,
        None => {
            let gm = tq.gm_name.clone().ok_or_else(|| {
                format!("attention_gqa: Q tile {} has no GM buffer to view", q_arg)
            })?;
            let tv_q = ctx.get_or_make_tv(&gm, s, d, "f32", ops);
            ctx.make_pv_at(&tv_q, s, d, "f32", 0, 0, ops)
        }
    };
    let pv_v = match tv.pv_ssa.clone() {
        Some(pv) => pv,
        None => {
            let gm = tv.gm_name.clone().ok_or_else(|| {
                format!("attention_gqa: V tile {} has no GM buffer to view", v_arg)
            })?;
            let tv_v = ctx.get_or_make_tv(&gm, s, d, "f32", ops);
            ctx.make_pv_at(&tv_v, s, d, "f32", 0, 0, ops)
        }
    };
    let k_gm = tk.gm_name.clone().ok_or_else(|| {
        format!(
            "attention_gqa: K tile {} has no recorded GM name (not loaded from GM)",
            k_arg
        )
    })?;

    ops.push(format!(
        "// --- attention_gqa: {} Q heads, {} KV heads, group_size={}, S={}, D={} ---",
        n_heads_q, n_heads_kv, group_size, s, d
    ));
    ops.push(format!(
        "// Emitting representative single-head attention (first Q head, first KV head)"
    ));

    // Step 1: scores = Q(S×D) @ K^T(D×S) → S×S via cube unit.
    // Q is loaded ND→NZ; K uses a transposed tensor_view (DN) and a ZN mat tile
    // (mat_tile_type_zn) to satisfy TLoadGm2L1's DN→ZN path.
    let mat_q_ty = mat_tile_type(s, d, "f32");
    let mat_k_ty = mat_tile_type_zn(d, s, "f32");
    let l_ty = left_tile_type(s, d, "f32");
    let r_ty = right_tile_type(d, s, "f32");
    let acc_ty = acc_tile_type(s, s, "f32");

    let mq = ctx.alloc_tile_typed(
        &format!("{}__gqa_mq", result_ssa),
        s,
        d,
        "f32",
        &mat_q_ty,
        ops,
    );
    let mk = ctx.alloc_tile_typed(
        &format!("{}__gqa_mk", result_ssa),
        d,
        s,
        "f32",
        &mat_k_ty,
        ops,
    );
    let lq = ctx.alloc_tile_typed(&format!("{}__gqa_lq", result_ssa), s, d, "f32", &l_ty, ops);
    let rk = ctx.alloc_tile_typed(&format!("{}__gqa_rk", result_ssa), d, s, "f32", &r_ty, ops);
    let scores = ctx.alloc_tile_typed(
        &format!("{}__gqa_scores", result_ssa),
        s,
        s,
        "f32",
        &acc_ty,
        ops,
    );

    let pv_sd = ptv_type(s, d, "f32");
    let tv_k_t = ctx.make_tv_transposed(&k_gm, s, d, "f32", ops);
    let pv_k_t = ctx.make_pv(&tv_k_t, d, s, "f32", 0, ops);
    let pv_ds = ptv_type(d, s, "f32");
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        pv_q, pv_sd, mq, mat_q_ty
    ));
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        pv_k_t, pv_ds, mk, mat_k_ty
    ));
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        mq, mat_q_ty, lq, l_ty
    ));
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        mk, mat_k_ty, rk, r_ty
    ));
    ops.push(format!(
        "pto.tmatmul ins({}, {} : {}, {}) outs({} : {})",
        lq, rk, l_ty, r_ty, scores, acc_ty
    ));

    // Step 2: move scores to VEC for softmax
    let vec_ty = tile_buf_type(s, s, "f32");
    let sv = ctx.alloc_tile_typed(&format!("{}__gqa_sv", result_ssa), s, s, "f32", &vec_ty, ops);
    // Same a2a3 Acc->Vec blocker as translate_attention; see the note there.
    // The comment above about avoiding vec->mat / acc->vec covers only the Q/V
    // LOADS -- this scores move is still Acc -> Vec and is a5-only.
    ops.push(format!("pto.tmov ins({} : {}) outs({} : {})", scores, acc_ty, sv, vec_ty));

    // Step 3: softmax (5-step) — max/sum are row-reductions (rows×1 col_major).
    let rr_ty = tile_buf_type_rowreduce(s, "f32");
    let tmp = ctx.alloc_tile(&format!("{}__gqa_tmp", result_ssa), s, s, "f32", ops);
    let mx = ctx.alloc_tile_rowreduce(&format!("{}__gqa_mx", result_ssa), s, "f32", ops);
    let sb = ctx.alloc_tile(&format!("{}__gqa_sb", result_ssa), s, s, "f32", ops);
    let ex = ctx.alloc_tile(&format!("{}__gqa_ex", result_ssa), s, s, "f32", ops);
    let sm = ctx.alloc_tile_rowreduce(&format!("{}__gqa_sm", result_ssa), s, "f32", ops);
    let wt = ctx.alloc_tile(&format!("{}__gqa_wt", result_ssa), s, s, "f32", ops);

    ops.push(format!(
        "pto.trowmax ins({}, {} : {}, {}) outs({} : {})",
        sv, tmp, vec_ty, vec_ty, mx, rr_ty
    ));
    ops.push(format!(
        "pto.trowexpandsub ins({}, {} : {}, {}) outs({} : {})",
        sv, mx, vec_ty, rr_ty, sb, vec_ty
    ));
    ops.push(format!(
        "pto.texp ins({} : {}) outs({} : {})",
        sb, vec_ty, ex, vec_ty
    ));
    ops.push(format!(
        "pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
        ex, tmp, vec_ty, vec_ty, sm, rr_ty
    ));
    ops.push(format!(
        "pto.trowexpanddiv ins({}, {} : {}, {}) outs({} : {})",
        ex, sm, vec_ty, rr_ty, wt, vec_ty
    ));

    // Step 4: output = weights(S×S) @ V(S×D) → S×D
    let mw_ty = mat_tile_type(s, s, "f32");
    let mv_ty = mat_tile_type(s, d, "f32");
    let lw_ty = left_tile_type(s, s, "f32");
    let rv_ty = right_tile_type(s, d, "f32");
    let out_ty = acc_tile_type(s, d, "f32");

    let mw = ctx.alloc_tile_typed(&format!("{}__gqa_mw", result_ssa), s, s, "f32", &mw_ty, ops);
    let mv = ctx.alloc_tile_typed(&format!("{}__gqa_mv", result_ssa), s, d, "f32", &mv_ty, ops);
    let lw = ctx.alloc_tile_typed(&format!("{}__gqa_lw", result_ssa), s, s, "f32", &lw_ty, ops);
    let rv = ctx.alloc_tile_typed(&format!("{}__gqa_rv", result_ssa), s, d, "f32", &rv_ty, ops);
    let out = ctx.alloc_tile_typed(&result_ssa, s, d, "f32", &out_ty, ops);

    // V: GM partition_view → mat directly (avoid vec→mat tmov).
    let pv_sd2 = ptv_type(s, d, "f32");
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        pv_v, pv_sd2, mv, mv_ty
    ));
    // Weights (vec) → mat via pto.tinsert (A5-only), not tmov.
    ctx.use_size(0);
    ops.push(format!(
        "pto.tinsert ins({}, %c0, %c0 : {}, index, index) outs({} : {})",
        wt, vec_ty, mw, mw_ty
    ));
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        mw, mw_ty, lw, lw_ty
    ));
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        mv, mv_ty, rv, rv_ty
    ));
    ops.push(format!(
        "pto.tmatmul ins({}, {} : {}, {}) outs({} : {})",
        lw, rv, lw_ty, rv_ty, out, out_ty
    ));

    Ok(())
}

/// Clamp: `%res = llvm.call @__tile_clamp_f32(%c0, %src, %min, %max, %rows, %cols)`
///
/// Decomposed into:
/// 1. `pto.tmaxs(src, min_val)` -> clamp lower bound
/// 2. `pto.tmins(clamped_lower, max_val)` -> clamp upper bound
fn translate_clamp(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("clamp: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("clamp: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("clamp: missing src")?.trim();
    let min_ssa = args.get(2).ok_or("clamp: missing min")?.trim();
    let max_ssa = args.get(3).ok_or("clamp: missing max")?.trim();
    let rows = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));

    let min_val = ctx.resolve_float(min_ssa);
    let max_val = ctx.resolve_float(max_ssa);

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("clamp: unknown tile {}", src_ssa))?
        .clone();
    let tb_ty = tile_buf_type(rows, cols, dtype);

    ops.push(format!(
        "// --- clamp: clamp(x, {}, {}), {}x{} {} ---",
        min_val, max_val, rows, cols, dtype
    ));

    // Scalar constants (ptoas requires SSA-bound f32 operands, not attributes).
    let cmin_ssa = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant {} : f32", cmin_ssa, min_val));
    let cmax_ssa = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant {} : f32", cmax_ssa, max_val));

    // Step 1: lower_clamped = tmaxs(src, min_val)
    let lower_key = format!("{}__clamp_lo", result_ssa);
    let lower_ssa = ctx.alloc_tile(&lower_key, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.tmaxs ins({}, {} : {}, f32) outs({} : {})",
        tsrc.ssa, cmin_ssa, tb_ty, lower_ssa, tb_ty
    ));

    // Step 2: result = tmins(lower_clamped, max_val)
    let out_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.tmins ins({}, {} : {}, f32) outs({} : {})",
        lower_ssa, cmax_ssa, tb_ty, out_ssa, tb_ty
    ));

    Ok(())
}

/// Scale: `%res = llvm.call @__tile_scale_f32(%c0, %src, %scalar, %rows, %cols)`
///
/// Emits `pto.tmuls ins(src, k : ty, f32) outs(dst : ty)`.
///
/// This was routed to `translate_unary(.., "pto.tmuls", ..)`, which is wrong in two
/// ways at once, and MEASURED before fixing:
///
///   - `normalize_tile_call_args(args, 1, ..)` describes `(dummy, src, rows, cols)`. It
///     picks that branch on arity alone (`5 >= 1 + 3`), so with the f32 scalar sitting at
///     index 2 it read the SCALAR as `rows` and `%rows` as `cols`. A float SSA has no
///     entry in `const_map`, so `resolve_const` fell through to `parse_const_arg` and
///     returned 0 — emitting a `rows=0, cols=1` tile for a kernel written `1 x 256`.
///   - the scalar was then dropped entirely: the emitted op was
///     `pto.tmuls ins(%t : ty) outs(%d : ty)` with no multiplier at all.
///
/// So `tile_conv1d` could not assemble — ptoas rejects it with "tile_buf rows/cols must
/// be positive" — while `test_pto_conv1d` passed, because it asserts on the emitted text
/// and never ran the assembler. Found by adding the C0 zero-extent rule in
/// `validate_tile_shape`, which is the guard that makes this class visible at all.
///
/// Modelled on `translate_clamp`, which already handles interleaved f32 scalars
/// correctly and is why clamp never had this bug.
fn translate_scale(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("scale: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("scale: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("scale: missing src")?.trim();
    let k_ssa = args.get(2).ok_or("scale: missing scalar")?.trim();
    let rows = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let k_val = ctx.resolve_float(k_ssa);

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("scale: unknown tile {}", src_ssa))?
        .clone();
    let tb_ty = tile_buf_type(rows, cols, dtype);

    ops.push(format!("// --- scale: x * {}, {}x{} {} ---", k_val, rows, cols, dtype));
    // ptoas requires an SSA-bound f32 operand, not an attribute.
    let ck_ssa = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant {} : f32", ck_ssa, k_val));
    let out_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);
    ops.push(format!(
        "pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        tsrc.ssa, ck_ssa, tb_ty, out_ssa, tb_ty
    ));
    Ok(())
}

/// Cast: `%res = llvm.call @__tile_cast_f32_f16(%c0, %src, %rows, %cols)`
///        `%res = llvm.call @__tile_cast_f16_f32(%c0, %src, %rows, %cols)`
///
/// PTO does not have a native `pto.tcast` op. We emit a comment and use tmov
/// as a passthrough (with the output tile typed in the target dtype).
fn translate_cast(
    line: &str,
    src_dtype: &str,
    dst_dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("cast: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("cast: cannot parse args in: {}", line))?;
    let (srcs, rows, cols) = normalize_tile_call_args(&args, 1, ctx)
        .ok_or_else(|| format!("cast: unexpected arity in: {}", line))?;
    let src_ssa = srcs[0].as_str();

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("cast: unknown tile {}", src_ssa))?
        .clone();
    let src_ty = tsrc.tile_buf_type_str();
    let dst_ty = tile_buf_type(rows, cols, dst_dtype);

    ops.push(format!(
        "// --- cast: {} -> {}, {}x{} ---",
        src_dtype, dst_dtype, rows, cols
    ));
    ops.push("// PTO lacks native cast. Using tmov passthrough with target dtype.".to_string());

    let out_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dst_dtype, ops);
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        tsrc.ssa, src_ty, out_ssa, dst_ty
    ));
    ops.push(format!(
        "// TODO: implement {} -> {} cast when PTO tcast is available",
        src_dtype, dst_dtype
    ));

    Ok(())
}
/// Partition creation: `%p = llvm.call @__tile_partition_f16(%gm, %rows, %cols)`
/// and the permuted form `__tile_partition_perm_*`.
///
/// A partition emits NO PTO ops. It is a logical record -- the full extent of a
/// GM buffer, to be carved into cells -- and translate_partition_cell does the
/// real work, turning each (i,j) into a pto.partition_view + tload at the right
/// offset. All this has to do is register a tile carrying the extent and the
/// originating GM name, which is exactly what the cell translator looks up.
///
/// `permuted` records that the axes are swapped (thm:partdisj_perm): a cell of
/// a permuted partition reads the transposed footprint, which is how the
/// transposed-B matmul reaches the engine's [d_out][d_in] weight layout.
fn translate_partition(
    line: &str,
    dtype: &str,
    permuted: bool,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    _ops: &mut [String],
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("partition: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("partition: cannot parse args in: {}", line))?;
    let gm_arg = args.first().ok_or("partition: missing gm arg")?.trim();
    let rows = ctx.resolve_const(args.get(1).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    if rows == 0 || cols == 0 {
        return Err(format!("partition: zero extent {}x{} in: {}", rows, cols, line));
    }

    let resolved = ctx.resolve_ptr(gm_arg);
    let gm_name = resolve_gm_name(&resolved, func);

    // `permuted` describes the MEMORY LAYOUT, not the logical extent: the
    // partition is still (rows, cols) as declared, and cells are still indexed
    // in those terms. What changes is the stride pattern a cell reads with --
    // that is the whole point of thm:partdisj_perm, and it is why the
    // transposed-B matmul can read the engine's [d_out][d_in] weights without
    // a repacking copy.
    //
    // Swapping the extent here instead made gemm_t report "32x16 does not
    // divide 16x32": the cell asks for exactly the declared (k, n).
    let (r, c) = (rows, cols);
    let _ = permuted; // recorded below via tb_type; extent is unaffected

    ctx.tiles.insert(
        result_ssa,
        TileInfo {
            ssa: String::new(), // logical only -- no alloc_tile until a cell is taken
            rows: r,
            cols: c,
            dtype: dtype.to_string(),
            tb_type: tile_buf_type(r, c, dtype),
            pv_ssa: None,
            gm_name: Some(gm_name),
            deferred: None,
        },
    );
    Ok(())
}


/// Slice: `%res = llvm.call @__tile_slice_f32(%c0, %src, %row_off, %col_off, %src_r, %src_c, %dst_r, %dst_c)`
///
/// Extracts a sub-tile from a larger tile. Emits tmov passthrough with reshaped output.
/// PartitionCellStore: `%res = llvm.call @__tile_partition_cell_mut_f32(%src, %i, %j, %tr, %tc)`
///
/// Writes the tile `%src` INTO cell (i,j) of a Tr x Tc partition -- the inverse of
/// translate_partition_cell, and the operation cuTile can only express behind `unsafe`.
/// PTO expresses the destination natively: a `pto.partition_view` at the cell's offsets is
/// exactly the footprint being written, so this is a `tstore` into that view rather than a
/// copy. thm:partdisj's hypotheses are enforced first, as for the read form.
fn translate_partition_cell_store(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("partition_cell_store: cannot parse args in: {}", line))?;
    let src_ssa = args.first().ok_or("partition_cell_store: missing src tile")?.trim();
    let ci = ctx.resolve_const(args.get(1).map(|s| s.as_str()).unwrap_or("0"));
    let cj = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let tr = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let tc = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("partition_cell_store: unknown tile {}", src_ssa))?
        .clone();
    // The enclosing view must COVER the cell being written: cell (i,j) occupies rows
    // [i*Tr, (i+1)*Tr) and columns [j*Tc, (j+1)*Tc), so a view sized to the tile alone would
    // put every cell past (0,0) out of bounds. Size it to the grid the index implies, taking
    // the source tile's own extent as a floor.
    let rows = tsrc.rows.max((ci + 1) * tr);
    let cols = tsrc.cols.max((cj + 1) * tc);

    if tr == 0 || tc == 0 {
        return Err(format!(
            "partition_cell_store: tile extent must be positive, got {}x{} (thm:partdisj \
needs Tr>0, Tc>0)",
            tr, tc
        ));
    }
    if rows % tr != 0 || cols % tc != 0 {
        return Err(format!(
            "partition_cell_store: {}x{} does not divide {}x{} -- a ragged partition is \
outside thm:partdisj, so pairwise disjointness is NOT established",
            tr, tc, rows, cols
        ));
    }

    let gm_name = tsrc.gm_name.clone().ok_or_else(|| {
        format!("partition_cell_store: tile {} has no originating GM buffer", src_ssa)
    })?;
    let (row_off, col_off) = (ci * tr, cj * tc);
    ops.push(format!(
        "// --- partition cell STORE ({},{}), tile {}x{}, offsets [{},{}] ---",
        ci, cj, tr, tc, row_off, col_off
    ));
    let tv = ctx.get_or_make_tv(&gm_name, rows, cols, dtype, ops);
    let pv = ctx.make_pv_at(&tv, tr, tc, dtype, row_off, col_off, ops);
    ops.push(format!(
        "pto.tstore ins({} : {}) outs({} : {})",
        tsrc.ssa,
        tsrc.tile_buf_type_str(),
        pv,
        ptv_type(tr, tc, dtype)
    ));
    Ok(())
}

/// PartitionCell: `%res = llvm.call @__tile_partition_cell_f32(%src, %i, %j, %tr, %tc)`
///
/// Cell (i,j) of a Tr x Tc partition owns rows [i*Tr, i*Tr+Tr) and cols [j*Tc, j*Tc+Tc).
/// Its flat element offset is `i*Tr*C + j*Tc` -- the same address the mechanization computes
/// (`addr(C, i*Tr, j*Tc)`, `in_cell`). PTO expresses exactly this with `pto.partition_view`,
/// whose `offsets`/`sizes` clause is the native form of a tile footprint, so this is a direct
/// lowering rather than an emulation.
///
/// The grid hypotheses of thm:partdisj (Tr>0, Tc>0, Tr|R, Tc|C) are checked here: a ragged
/// split is outside the theorem, so its disjointness is not established and it must not lower.
fn translate_partition_cell(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("partition_cell: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("partition_cell: cannot parse args in: {}", line))?;
    let src_ssa = args.first().ok_or("partition_cell: missing src")?.trim();
    let ci = ctx.resolve_const(args.get(1).map(|s| s.as_str()).unwrap_or("0"));
    let cj = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let tr = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let tc = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("partition_cell: unknown tile {}", src_ssa))?
        .clone();
    let (rows, cols) = (tsrc.rows, tsrc.cols);

    // thm:partdisj's hypotheses, enforced rather than assumed.
    if tr == 0 || tc == 0 {
        return Err(format!(
            "partition_cell: tile extent must be positive, got {}x{} (thm:partdisj needs \
Tr>0, Tc>0)",
            tr, tc
        ));
    }
    if rows % tr != 0 || cols % tc != 0 {
        return Err(format!(
            "partition_cell: {}x{} does not divide {}x{} -- a ragged partition is outside \
thm:partdisj (needs Tr|R and Tc|C), so pairwise disjointness is NOT established",
            tr, tc, rows, cols
        ));
    }
    // Grid extent. When the partition was declared with the SAME footprint as the
    // cell, the declaration describes the cell, not the whole buffer -- split-half
    // RoPE partitions a row as (1, C) then takes cells (0,0) and (0,1), each (1, C).
    // The Metal backend models it the same way: `src_cols` and `tile_cols` are
    // SEPARATE runtime parameters and cell j is addressed at `j * tile_cols`, never
    // assuming src_cols == tile_cols. The grid is a runtime property the caller
    // supplies, so a static division rejects a well-formed kernel.
    //
    // Widen to cover the requested index instead. Disjointness still holds: cells
    // are Tr x Tc at stride Tr/Tc, so distinct (i,j) stay disjoint -- exactly
    // thm:partdisj. Whether the caller's buffer is large enough was never
    // statically checkable here.
    let (gi, gj) = ((rows / tr).max(ci + 1), (cols / tc).max(cj + 1));

    // Cell base as (row, col), which is what partition_view wants directly.  NOTE: do not
    // route this through make_pv's flat-offset path -- that divides by the TILE width to
    // recover a row, but the buffer's row stride is C, so a flat offset of i*Tr*C + j*Tc
    // would decode to the wrong row whenever Tc != C.  (Caught by the round-trip test:
    // cell (1,1) of a 32x64 partition of a 128-wide buffer decoded to row 65 instead of 32.)
    let row_off = ci * tr;
    let col_off = cj * tc;
    let elem_offset = row_off * cols + col_off;
    ops.push(format!(
        "// --- partition cell ({},{}) of {}x{} grid, tile {}x{}, base offset {} ---",
        ci, cj, gi, gj, tr, tc, elem_offset
    ));

    // The cell is a view over the SAME GM buffer the source tile came from; PTO's
    // partition_view takes the offset directly, so no copy is introduced.
    let gm_name = tsrc.gm_name.clone().ok_or_else(|| {
        format!("partition_cell: tile {} has no originating GM buffer", src_ssa)
    })?;
    let tv = ctx.get_or_make_tv(&gm_name, rows, cols, dtype, ops);
    let pv = ctx.make_pv_at(&tv, tr, tc, dtype, row_off, col_off, ops);
    let _ = elem_offset; // kept for the diagnostic comment above
    let out_ssa = ctx.alloc_tile(&result_ssa, tr, tc, dtype, ops);
    // Keep the partition view on the tile. translate_matmul re-reads its
    // operands from GM through pv_ssa rather than consuming the loaded tile
    // buffer, so a cell that drops its view is unusable as a matmul operand
    // ("tile %tb has no partition view"). alloc_tile leaves pv_ssa None.
    if let Some(t) = ctx.tiles.get_mut(&result_ssa) {
        t.pv_ssa = Some(pv.clone());
        t.gm_name = Some(gm_name.clone());
    }
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        pv,
        ptv_type(tr, tc, dtype),
        out_ssa,
        tile_buf_type(tr, tc, dtype)
    ));
    Ok(())
}

fn translate_slice(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    _func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("slice: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("slice: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("slice: missing src")?.trim();
    let row_off = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let col_off = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let _src_r = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let _src_c = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));
    let dst_r = ctx.resolve_const(args.get(6).map(|s| s.as_str()).unwrap_or("0"));
    let dst_c = ctx.resolve_const(args.get(7).map(|s| s.as_str()).unwrap_or("0"));

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("slice: unknown tile {}", src_ssa))?
        .clone();
    let src_ty = tsrc.tile_buf_type_str();
    let dst_ty = tile_buf_type(dst_r, dst_c, dtype);

    ops.push(format!(
        "// --- slice: offset=({},{}), dst={}x{} {} ---",
        row_off, col_off, dst_r, dst_c, dtype
    ));
    ops.push(
        "// Slice extracts a sub-tile. Using tmov passthrough with reshaped output.".to_string(),
    );

    let out_ssa = ctx.alloc_tile(&result_ssa, dst_r, dst_c, dtype, ops);
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        tsrc.ssa, src_ty, out_ssa, dst_ty
    ));
    ops.push(format!(
        "// TODO: implement slice with partition_view offset=[{}, {}] when supported",
        row_off, col_off
    ));

    Ok(())
}

/// Concat: `%res = llvm.call @__tile_concat_f32(%c0, %a, %b, %rows, %cols_a, %cols_b)`
///
/// Concatenates two tiles along the column dimension. Since PTO has no native
/// concat, we emit a tmov pair as passthrough placeholder.
fn translate_concat(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("concat: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("concat: cannot parse args in: {}", line))?;
    let a_ssa = args.get(1).ok_or("concat: missing a")?.trim();
    let b_ssa = args.get(2).ok_or("concat: missing b")?.trim();
    let rows = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let cols_a = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let cols_b = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));

    let ta = ctx
        .get_tile(a_ssa)
        .ok_or_else(|| format!("concat: unknown tile {}", a_ssa))?
        .clone();
    let tb = ctx
        .get_tile(b_ssa)
        .ok_or_else(|| format!("concat: unknown tile {}", b_ssa))?
        .clone();
    let ta_ty = ta.tile_buf_type_str();
    let tb_ty_str = tb.tile_buf_type_str();
    let out_cols = cols_a + cols_b;
    let out_ty = tile_buf_type(rows, out_cols, dtype);

    ops.push(format!(
        "// --- concat: {}x{} + {}x{} -> {}x{} {} ---",
        rows, cols_a, rows, cols_b, rows, out_cols, dtype
    ));
    ops.push("// PTO lacks native concat. Using tmov pair as passthrough.".to_string());

    let out_ssa = ctx.alloc_tile(&result_ssa, rows, out_cols, dtype, ops);

    // Copy first tile into output
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        ta.ssa, ta_ty, out_ssa, out_ty
    ));
    // Document the second copy
    ops.push(format!(
        "// tmov {} ({}) into output at col offset {} (requires partition_view offset)",
        tb.ssa, tb_ty_str, cols_a
    ));

    Ok(())
}

/// Scatter: `%res = llvm.call @__tile_scatter_f32(%c0, %src, %indices, %n, %m, %d)`
///
/// PTO has no native scatter operation. Emit a comment placeholder and
/// pass through the input tile via tmov.
fn translate_scatter(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("scatter: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("scatter: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("scatter: missing src")?.trim();
    let _indices_ssa = args.get(2).ok_or("scatter: missing indices")?.trim();
    let n = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let m = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let _d = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("scatter: unknown tile {}", src_ssa))?
        .clone();
    let tb_ty = tile_buf_type(n, m, dtype);

    ops.push(format!(
        "// --- scatter: indexed scatter, {}x{} {} ---",
        n, m, dtype
    ));
    ops.push("// PTO lacks native scatter. Using tmov passthrough.".to_string());
    ops.push("// TODO: implement scatter via host-side index computation".to_string());

    let out_ssa = ctx.alloc_tile(&result_ssa, n, m, dtype, ops);
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        tsrc.ssa, tb_ty, out_ssa, tb_ty
    ));

    Ok(())
}

/// Gather: `%res = llvm.call @__tile_gather_f32(%c0, %src, %indices, %n, %m, %d)`
///
/// PTO has no native gather operation. Emit a comment placeholder and
/// pass through the input tile via tmov.
fn translate_gather(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("gather: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("gather: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("gather: missing src")?.trim();
    let _indices_ssa = args.get(2).ok_or("gather: missing indices")?.trim();
    let n = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let m = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let _d = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("gather: unknown tile {}", src_ssa))?
        .clone();
    let tb_ty = tile_buf_type(n, m, dtype);

    ops.push(format!(
        "// --- gather: indexed gather, {}x{} {} ---",
        n, m, dtype
    ));
    ops.push("// PTO lacks native gather. Using tmov passthrough.".to_string());
    ops.push("// TODO: implement gather via host-side index computation".to_string());

    let out_ssa = ctx.alloc_tile(&result_ssa, n, m, dtype, ops);
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        tsrc.ssa, tb_ty, out_ssa, tb_ty
    ));

    Ok(())
}

/// Mask-pattern gather: `%res = llvm.call @__tile_gather_mask_f32(%c0, %src, %mask_pattern, %rows, %cols)`
///
/// Emits `pto.tgather` (mask-pattern form). Extracts a sub-tile per the
/// 4-bit mask pattern attribute.
///
/// **MEASURED POLARITY (2026-08-05, on a2a3 silicon), which is the REVERSE of
/// what this comment used to claim.** Feeding `[1, 2, 3, ... 32]`:
///
///   * `P1010` returns `2 4 6 ... 32` — the **ODD**-indexed lanes (0-based)
///   * `P0101` returns `1 3 5 ... 31` — the **EVEN**-indexed lanes
///
/// The selected lanes are compacted into the FIRST half of the destination tile;
/// the upper half is left undefined. Reproduce with
/// `mlir_to_pto_tests --gmask 10` / `--gmask 5` plus `gmask_run.cpp`.
///
/// **The top-K path below would be affected, but it does not assemble at all
/// under ptoas 0.55** — see the defect list on `translate_topk`. So the polarity
/// question is latent there rather than live, and only becomes answerable once
/// that path parses.
///
/// MLIR shape (verified 2026-04-29 against
/// `/tmp/.../ptoas/*.pto`):
/// ```text
///   pto.tgather ins(%src, {maskPattern = #pto.mask_pattern<P1010>}
///                   : !pto.tile_buf<...>)
///               outs(%dst : !pto.tile_buf<...>)
/// ```
///
/// The mask is encoded in the `mask_pattern` arg as the integer value of
/// the bit pattern (e.g. `0b1010 = 10` for value-channel extraction).
/// The emitted attr is rendered as `P{nibble}` — e.g. `P1010`, `P1111`.
fn translate_gather_mask(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("gather_mask: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("gather_mask: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("gather_mask: missing src")?.trim();
    let mask = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let rows = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));

    if rows == 0 || cols == 0 {
        return Err("gather_mask: rows and cols must be > 0".to_string());
    }
    if mask > 15 {
        return Err(format!(
            "gather_mask: mask must fit in 4 bits (0..15), got {}",
            mask
        ));
    }

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("gather_mask: unknown src tile {}", src_ssa))?
        .clone();
    let src_ty = tsrc.tile_buf_type_str();

    // Output dims match source dims (mask selects lanes, doesn't reshape).
    let dst_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);
    let dst_ty = tile_buf_type(rows, cols, dtype);

    // Render the 4-bit mask as `P{b3}{b2}{b1}{b0}` (e.g. mask=10 → P1010).
    let mask_str = format!(
        "P{}{}{}{}",
        (mask >> 3) & 1,
        (mask >> 2) & 1,
        (mask >> 1) & 1,
        mask & 1
    );

    ops.push(format!(
        "pto.tgather ins({}, {{maskPattern = #pto.mask_pattern<{}>}} : {}) \
         outs({} : {})",
        tsrc.ssa, mask_str, src_ty, dst_ssa, dst_ty
    ));

    Ok(())
}

/// 2-way bitonic merge: `%res = llvm.call @__tile_mrgsort2_f32(%c0, %src0, %src1, %tmp, %cols_each)`
///
/// Emits `pto.tmrgsort` (2-way form). Merges two sorted 1×N f32 tiles into
/// a 1×(2N) sorted tile, plus a 4-element i16 exhausted-flags vector.
/// `tmp` is a 1×(2N) scratch tile whose dtype matches src0/src1.
///
/// MLIR shape (verified 2026-04-29 against
/// `/tmp/pa_spmd_hw_small/ptoas/SpmdPagedAttentionGroup.pto`):
/// ```text
///   pto.tmrgsort ins(%src0, %src1, %tmp {exhausted = false}
///                    : tile<rows=1,cols=N>, tile<rows=1,cols=N>,
///                      tile<rows=1,cols=2N>)
///                outs(%dst, %ex : tile<rows=1,cols=2N>, vector<4xi16>)
/// ```
fn translate_merge_sort(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("merge_sort: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("merge_sort: cannot parse args in: {}", line))?;
    let src0_ssa = args.get(1).ok_or("merge_sort: missing src0")?.trim();
    let src1_ssa = args.get(2).ok_or("merge_sort: missing src1")?.trim();
    let tmp_ssa = args.get(3).ok_or("merge_sort: missing tmp")?.trim();
    let cols_each = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));

    if cols_each == 0 {
        return Err("merge_sort: cols_each must be > 0".to_string());
    }

    let t0 = ctx
        .get_tile(src0_ssa)
        .ok_or_else(|| format!("merge_sort: unknown src0 tile {}", src0_ssa))?
        .clone();
    let t1 = ctx
        .get_tile(src1_ssa)
        .ok_or_else(|| format!("merge_sort: unknown src1 tile {}", src1_ssa))?
        .clone();
    let ttmp = ctx
        .get_tile(tmp_ssa)
        .ok_or_else(|| format!("merge_sort: unknown tmp tile {}", tmp_ssa))?
        .clone();

    let merged_cols = cols_each * 2;
    let dst_ssa = ctx.alloc_tile(&result_ssa, 1, merged_cols, dtype, ops);
    let dst_ty = tile_buf_type(1, merged_cols, dtype);
    let ex_ssa = ctx.fresh_ssa();
    // pto.tmrgsort takes the two output SSAs in the outs() clause (matches
    // captured fixture form — there is no leading `%res =` assignment).
    ops.push(format!(
        "pto.tmrgsort ins({}, {}, {} {{exhausted = false}} : {}, {}, {}) \
         outs({}, {} : {}, vector<4xi16>)",
        t0.ssa,
        t1.ssa,
        ttmp.ssa,
        t0.tile_buf_type_str(),
        t1.tile_buf_type_str(),
        ttmp.tile_buf_type_str(),
        dst_ssa,
        ex_ssa,
        dst_ty,
    ));

    Ok(())
}

/// Tile sort: `%res = llvm.call @__tile_sort32_f32(%c0, %values, %indices, %rows, %cols)`
///
/// Emits `pto.tsort32` — sorts a 1×N f32 tile via vbitsort, producing a
/// 1×(2N) f32 tile of interleaved [value, idx] pairs. Per
/// `pto-isa-patched/pto/npu/a2a3/TSort32.hpp`, output stride coefficient
/// is 2 — the ASIC writes (value, idx) pairs at 64-element granularity
/// per vbitsort call (stride=2).
///
/// MLIR shape (verified 2026-04-29 against
/// `/tmp/pa_spmd_hw_small/ptoas/SpmdPagedAttentionGroup.pto`):
/// ```text
///   pto.tsort32 ins(%values, %indices :
///                   !pto.tile_buf<...rows=1, cols=N, dtype=f32...>,
///                   !pto.tile_buf<...rows=1, cols=N, dtype=ui32...>)
///               outs(%sorted :
///                   !pto.tile_buf<...rows=1, cols=2*N, dtype=f32...>)
/// ```
fn translate_tile_sort(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("tile_sort: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("tile_sort: cannot parse args in: {}", line))?;
    let values_ssa = args.get(1).ok_or("tile_sort: missing values")?.trim();
    let indices_ssa = args.get(2).ok_or("tile_sort: missing indices")?.trim();
    let rows = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));

    if rows != 1 {
        return Err(format!(
            "tile_sort: only rows=1 supported (vbitsort is 1D), got {}",
            rows
        ));
    }
    if cols == 0 || cols % 64 != 0 {
        return Err(format!(
            "tile_sort: cols must be a positive multiple of 64 (vbitsort granularity), got {}",
            cols
        ));
    }

    let tvals = ctx
        .get_tile(values_ssa)
        .ok_or_else(|| format!("tile_sort: unknown values tile {}", values_ssa))?
        .clone();
    let tidx = ctx
        .get_tile(indices_ssa)
        .ok_or_else(|| format!("tile_sort: unknown indices tile {}", indices_ssa))?
        .clone();
    let vals_ty = tvals.tile_buf_type_str();
    let idx_ty = tidx.tile_buf_type_str();

    // Output tile: rows=1, cols=2*N (interleaved [val, idx] pairs).
    let out_cols = cols * 2;
    let dst_ssa = ctx.alloc_tile(&result_ssa, 1, out_cols, dtype, ops);
    let dst_ty = tile_buf_type(1, out_cols, dtype);
    ops.push(format!(
        "pto.tsort32 ins({}, {} : {}, {}) outs({} : {})",
        tvals.ssa, tidx.ssa, vals_ty, idx_ty, dst_ssa, dst_ty
    ));

    Ok(())
}

/// Sort-buffer init: `%res = llvm.call @__tile_init_sort_buf_f32(%c0, %src, %rows, %cols)`
///
/// Emits `pto.tfillpad` — re-pads a tile to the next BLOCK_SIZE boundary
/// with a sentinel value (used to safely handle non-32-multiple sort
/// inputs). The output tile has the same logical rows/cols/v_row/v_col
/// as the input but `pad=3` (vs `pad=0` on the input).
///
/// MLIR shape (verified 2026-04-29 against
/// `/tmp/pa_spmd_hw_small/ptoas/SpmdPagedAttentionGroup.pto` on 910c):
/// ```text
///   pto.tfillpad ins(%src : !pto.tile_buf<...pad=0...>)
///                outs(%dst : !pto.tile_buf<...pad=3...>)
/// ```
///
/// The `pad=3` literal is the documented marker for "ptoas-managed
/// sentinel pad" — its precise semantics are opaque from the patched
/// headers but match the emitted form in production .pto files.
fn translate_init_sort_buf(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("init_sort_buf: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("init_sort_buf: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("init_sort_buf: missing src")?.trim();
    let rows = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));

    if rows == 0 || cols == 0 {
        return Err("init_sort_buf: rows and cols must be > 0".to_string());
    }

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("init_sort_buf: unknown tile {}", src_ssa))?
        .clone();
    let src_ty = tsrc.tile_buf_type_str();

    // Output tile: same shape as src, but pad=3 (sentinel-pad marker).
    let dst_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);
    let dst_ty = format!(
        "!pto.tile_buf<loc=vec, dtype={}, rows={}, cols={}, v_row={}, v_col={}, \
         blayout=row_major, slayout=none_box, fractal=512, pad=3>",
        dtype, rows, cols, rows, cols
    );
    ops.push(format!(
        "pto.tfillpad ins({} : {}) outs({} : {})",
        tsrc.ssa, src_ty, dst_ssa, dst_ty
    ));

    Ok(())
}

/// Iota / arithmetic progression: `%res = llvm.call @__tile_arith_progression_i32(%c0, %start, %valid_col)`
///
/// Emits `pto.tci` — the canonical iota op consumed by ptoas. Output is a
/// 1×N i32 tile where `dst[i] = start + i` for `i in 0..valid_col`. Used
/// as the index initializer for `pto.tsort32`.
///
/// MLIR shape (verified 2026-04-29 against
/// `/tmp/mgather_skip_ptoas/kernels/aiv/main_incore_0.pto` on 910c):
/// ```text
///   pto.tci ins(%c0_i32 {descending = false} : i32)
///           outs(%dst : !pto.tile_buf<...rows=1, cols=N, dtype=i32...>)
/// ```
fn translate_arith_progression(
    line: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("arith_progression: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("arith_progression: cannot parse args in: {}", line))?;
    let _start = ctx.resolve_const(args.get(1).map(|s| s.as_str()).unwrap_or("0"));
    let valid_col = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));

    if valid_col == 0 {
        return Err("arith_progression: valid_col must be > 0".to_string());
    }

    // Scalar i32 start operand (ptoas requires SSA-bound, not attribute).
    let start_ssa = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 0 : i32", start_ssa));

    // Indices are unsigned (matches `pto.tsort32` consumer dtype `ui32`).
    let dst_ssa = ctx.alloc_tile(&result_ssa, 1, valid_col, "ui32", ops);
    let dst_ty = tile_buf_type(1, valid_col, "ui32");
    ops.push(format!(
        "pto.tci ins({} {{descending = false}} : i32) outs({} : {})",
        start_ssa, dst_ssa, dst_ty
    ));

    Ok(())
}

/// Top-K: `%res = llvm.call @__tile_topk_f32(%c0, %src, %indices_out, %rows, %cols, %k)`
///
/// **Path A composed emit** (2026-04-29): for `rows=1` and `cols` a
/// multiple of 64, the topk pipeline lowers to the tilelang
/// topk_selector algorithm composed from 4 PTO ops:
///   1. `pto.tci`         — iota indices `1×cols` ui32
///   2. `pto.tsort32`     — sort (values, indices) → 1×(2*cols) interleaved [val, idx]
///   3. `pto.tgather`     — mask P1010 extracts value channel → 1×cols
///   4. `pto.tmov`        — passthrough into the 1×k output tile
///                          (head-extract is implicit: ptoas handles
///                          v_col=k truncation; not bit-exact at the
///                          MLIR layer — see paper §saturation).
///
/// **DOES NOT ASSEMBLE under ptoas 0.55 (measured 2026-08-06).** The shape above
/// was "verified 2026-04-29" against a ptoas of that era; the vendor tool has
/// moved and this path now fails at three independent points, each uncovered only
/// by fixing the one before it:
///
///   1. `pto.tci ins(%s {descending = false} : i32)` — **syntax error**,
///      "expected ':'". The attribute may not sit inside `ins(...)`.
///   2. with that moved out: "'pto.tci' op expects S and dst element type to be
///      exactly the same type" — the start scalar is `arith.constant : i32` while
///      the index tile is `ui32`. Emitting the tile as `i32` clears it.
///   3. with both fixed: "'pto.tmov' op expects A2/A3 non-mat tmov to use
///      matching src/dst shapes" — so step 4's premise is wrong on this arch.
///      ptoas does NOT silently truncate 1×cols to 1×k; the head extract has to
///      be explicit.
///
/// The unit tests below do not catch any of this: they assert that certain
/// strings appear in the emitted text, which says nothing about whether the
/// vendor toolchain accepts it.
///
/// Deliberately NOT fixed here. DS4-Flash does not need it — routing is a host
/// decision in that plan (top-k for the later layers, a token-id hash table for
/// layers 0-2), so this is off that critical path and a fix would want its own
/// device verification, including the `P1010` polarity question above.
///
/// For other shapes (rows>1 or cols not 64-aligned), falls back to the
/// stub passthrough. This covers Path A's "tilelang-port at native
/// shape" deliverable; rows>1 needs a row-blocked emit (future work).
fn translate_topk(
    line: &str,
    dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("topk: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("topk: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("topk: missing src")?.trim();
    let _indices_ssa = args.get(2).ok_or("topk: missing indices_out")?.trim();
    let rows = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let k = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));

    let tsrc = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("topk: unknown tile {}", src_ssa))?
        .clone();
    let src_ty = tsrc.tile_buf_type_str();
    let dst_ty = tile_buf_type(rows, k, dtype);

    // Path A composed emit: rows=1 and cols % 64 == 0 (vbitsort granularity).
    if rows == 1 && cols > 0 && cols % 64 == 0 && k > 0 && k <= cols {
        ops.push(format!(
            "// --- topk: tilelang topk_selector port, 1×{} → 1×{} {} ---",
            cols, k, dtype
        ));

        // Step 1: tci → indices [0..cols] ui32
        let idx_key = format!("{}__topk_idx", result_ssa);
        let idx_ssa = ctx.alloc_tile(&idx_key, 1, cols, "ui32", ops);
        let idx_ty = tile_buf_type(1, cols, "ui32");
        let start_ssa = ctx.fresh_ssa();
        ops.push(format!("{} = arith.constant 0 : i32", start_ssa));
        ops.push(format!(
            "pto.tci ins({} {{descending = false}} : i32) outs({} : {})",
            start_ssa, idx_ssa, idx_ty
        ));

        // Step 2: tsort32 (src, idx) → sorted_interleaved 1×(2*cols)
        let sort_key = format!("{}__topk_sorted", result_ssa);
        let sort_cols = cols * 2;
        let sort_ssa = ctx.alloc_tile(&sort_key, 1, sort_cols, dtype, ops);
        let sort_ty = tile_buf_type(1, sort_cols, dtype);
        ops.push(format!(
            "pto.tsort32 ins({}, {} : {}, {}) outs({} : {})",
            tsrc.ssa, idx_ssa, src_ty, idx_ty, sort_ssa, sort_ty
        ));

        // Step 3: tgather mask=P1010 → value channel 1×cols
        let val_key = format!("{}__topk_vals", result_ssa);
        let val_ssa = ctx.alloc_tile(&val_key, 1, cols, dtype, ops);
        let val_ty = tile_buf_type(1, cols, dtype);
        ops.push(format!(
            "pto.tgather ins({}, {{maskPattern = #pto.mask_pattern<P1010>}} : {}) \
             outs({} : {})",
            sort_ssa, sort_ty, val_ssa, val_ty
        ));

        // Step 4: tmov head-K → output tile 1×k.
        // Note: ptoas handles the v_col=k truncation; the MLIR layer
        // emits a same-shape tmov on val_ssa. The on-device kernel reads
        // only the first k lanes per the GM tstore that follows.
        let out_ssa = ctx.alloc_tile(&result_ssa, 1, k, dtype, ops);
        ops.push(format!(
            "// head-extract first {} of {} sorted values (ptoas v_col truncation)",
            k, cols
        ));
        ops.push(format!(
            "pto.tmov ins({} : {}) outs({} : {})",
            val_ssa, val_ty, out_ssa, dst_ty
        ));

        return Ok(());
    }

    // Fallback: rows>1 or non-aligned cols → stub passthrough.
    ops.push(format!(
        "// --- topk: top-{} selection, {}x{} {} (stub fallback) ---",
        k, rows, k, dtype
    ));
    ops.push("// PTO topk port handles only rows=1 + cols % 64 == 0 (Path A scope).".to_string());

    let out_ssa = ctx.alloc_tile(&result_ssa, rows, k, dtype, ops);
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        tsrc.ssa, src_ty, out_ssa, dst_ty
    ));

    Ok(())
}

/// Matmul f16: `%res = llvm.call @__tile_matmul_f16(%c0, %a, %b, %m, %k, %n)`
///
/// Same cube-unit pipeline as f32 matmul but with f16 dtype throughout.
fn translate_matmul_f16(
    line: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("matmul_f16: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("matmul_f16: cannot parse args in: {}", line))?;
    // Two shapes: (dummy, a, b, m, k, n) = 6 args, and the shim's dummy-less
    // (a, b, m, k, n) = 5. Reading the short form at 6-arg positions put %r --
    // a shape constant -- where operand B belongs ("unknown tile %r").
    let no_dummy = args.len() == 5;
    let base = if no_dummy { 0 } else { 1 };
    let a_ssa = args.get(base).ok_or("matmul_f16: missing a")?.trim();
    let b_ssa = args.get(base + 1).ok_or("matmul_f16: missing b")?.trim();
    let m = ctx.resolve_const(args.get(base + 2).map(|s| s.as_str()).unwrap_or("0"));
    let k = ctx.resolve_const(args.get(base + 3).map(|s| s.as_str()).unwrap_or("0"));
    let n = ctx.resolve_const(args.get(base + 4).map(|s| s.as_str()).unwrap_or("0"));

    let ta = ctx
        .get_tile(a_ssa)
        .ok_or_else(|| format!("matmul_f16: unknown tile {}", a_ssa))?
        .clone();
    let tb = ctx
        .get_tile(b_ssa)
        .ok_or_else(|| format!("matmul_f16: unknown tile {}", b_ssa))?
        .clone();

    let f16_dtypes = MatmulDtypes::f16_mixed();

    // Blocked path: real decoder shapes (K≥1536) overflow L0A/L0B's 64KB
    // even with f16 halving. Delegate to the shared blocked emitter, which
    // handles the K/N scf.for nest + per-block FixPipe store. This requires
    // both loads to be deferred (detect_blocked_matmul_loads always defers
    // f16 loads, so this is the common case).
    if matmul_needs_blocking(m, k, n, &f16_dtypes) {
        if let (Some(da), Some(db)) = (ta.deferred.clone(), tb.deferred.clone()) {
            return translate_matmul_blocked(
                &result_ssa, m, k, n, f16_dtypes, &da, &db, false, ctx, ops,
            );
        }
        // Fall through to single-block path if loads weren't deferred —
        // this will L0-overflow at compile time but gives the user a
        // clearer error than silently corrupting state.
    }

    ctx.use_size(m);
    ctx.use_size(k);
    ctx.use_size(n);

    // Operand partition_views. If the input loads were deferred (the common
    // case on f16 — see detect_blocked_matmul_loads rationale), build fresh
    // pvs from the deferred tv_ssa + elem_offset. Otherwise reuse the pv
    // emitted by the upstream load. Deferring is required for f16 because
    // CANN 8.5 ccec rejects b16 GM→UB (vec-tile) tloads on cube cores; we
    // must land directly in a mat-tile.
    let pv_a_ty = ptv_type(m, k, "f16");
    let pv_b_ty = ptv_type(k, n, "f16");
    let pv_a = if let Some(da) = ta.deferred.clone() {
        let a_base_row = da.elem_offset / k; // A is M×K, row = offset/K
        let a_base_col = da.elem_offset % k;
        ctx.use_size(a_base_row);
        ctx.use_size(a_base_col);
        let pv_a_blk = ctx.fresh_ssa();
        ops.push(format!(
            "{} = pto.partition_view {}, offsets = [%c{}, %c{}], sizes = [%c{}, %c{}] : {} -> {}",
            pv_a_blk,
            da.tv_ssa,
            a_base_row,
            a_base_col,
            m,
            k,
            tv_type(m, k, "f16"),
            pv_a_ty
        ));
        pv_a_blk
    } else {
        ta.pv_ssa.clone().ok_or_else(|| {
            format!(
                "matmul_f16: tile {} has no partition view (not loaded from GM)",
                a_ssa
            )
        })?
    };
    let pv_b = if let Some(db) = tb.deferred.clone() {
        let b_base_row = db.elem_offset / n; // B is K×N, row = offset/N
        let b_base_col = db.elem_offset % n;
        ctx.use_size(b_base_row);
        ctx.use_size(b_base_col);
        let pv_b_blk = ctx.fresh_ssa();
        ops.push(format!(
            "{} = pto.partition_view {}, offsets = [%c{}, %c{}], sizes = [%c{}, %c{}] : {} -> {}",
            pv_b_blk,
            db.tv_ssa,
            b_base_row,
            b_base_col,
            k,
            n,
            tv_type(k, n, "f16"),
            pv_b_ty
        ));
        pv_b_blk
    } else {
        tb.pv_ssa.clone().ok_or_else(|| {
            format!(
                "matmul_f16: tile {} has no partition view (not loaded from GM)",
                b_ssa
            )
        })?
    };

    // 1. Alloc CBUF staging tiles
    let mat_a_key = format!("{}__mat_a", result_ssa);
    let mat_b_key = format!("{}__mat_b", result_ssa);
    let mat_a_ty = mat_tile_type(m, k, "f16");
    let mat_b_ty = mat_tile_type(k, n, "f16");
    let mat_a_ssa = ctx.alloc_tile_typed(&mat_a_key, m, k, "f16", &mat_a_ty, ops);
    let mat_b_ssa = ctx.alloc_tile_typed(&mat_b_key, k, n, "f16", &mat_b_ty, ops);

    // 2. Alloc L0A/L0B/L0C tiles.
    //
    // CRITICAL: ptoas on CANN 8.5 enforces `pto.tmatmul` dtype triples —
    // the accepted set is (dst, lhs, rhs) ∈ { (i32,i8,i8), (f32,f16,f16),
    // (f32,bf16,bf16), (f32,f32,f32) }. An all-f16 tmatmul is REJECTED
    // at MLIR parse time (empirically confirmed 2026-04-16 — see
    // memory/project_pto_tmatmul_dtype_rules.md). So L0A/L0B stay f16
    // (the whole point — halves HBM for B) but the L0C accumulator MUST
    // be f32.
    //
    // There is NO supported tmov from Acc to Vec — the pto_instr TMov
    // static_assert only accepts Mat→{Left,Right,Bias,Scaling}, Vec→Vec,
    // and Mat→Acc. To get L0C data out to f16 GM we rely on the hardware
    // FixPipe: tstore from an Acc (f32) tile directly into an f16 GM
    // partition_view performs the f32→f16 cast in-flight during the
    // L0C→GM DMA. We register the f32 acc tile under `result_ssa` so the
    // caller's downstream `__tile_store_f16` reads the acc tile and
    // emits `pto.tstore ins(acc : f32) outs(pv : f16)`.
    let left_key = format!("{}__left", result_ssa);
    let right_key = format!("{}__right", result_ssa);
    let left_ty = left_tile_type(m, k, "f16");
    let right_ty = right_tile_type(k, n, "f16");
    let acc_ty = acc_tile_type(m, n, "f32");
    let left_ssa = ctx.alloc_tile_typed(&left_key, m, k, "f16", &left_ty, ops);
    let right_ssa = ctx.alloc_tile_typed(&right_key, k, n, "f16", &right_ty, ops);
    let acc_ssa = ctx.alloc_tile_typed(&result_ssa, m, n, "f32", &acc_ty, ops);

    // 3. tload GM -> mat tiles (CBUF). pv_a_ty / pv_b_ty were computed
    //    above alongside pv_a / pv_b.
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        pv_a, pv_a_ty, mat_a_ssa, mat_a_ty
    ));
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        pv_b, pv_b_ty, mat_b_ssa, mat_b_ty
    ));

    // 4. tmov: CBUF -> L0A / L0B
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        mat_a_ssa, mat_a_ty, left_ssa, left_ty
    ));
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        mat_b_ssa, mat_b_ty, right_ssa, right_ty
    ));

    // 5. tmatmul: L0A x L0B -> L0C (dst=f32, lhs=f16, rhs=f16 — the only
    //    mixed-dtype triple ptoas accepts for f16 matmul on CANN 8.5).
    //    The f32 acc tile is registered under `result_ssa` above; the
    //    caller's `__tile_store_f16` will emit a `pto.tstore` from
    //    this f32 acc into an f16 GM partition_view, and the hardware
    //    FixPipe path performs the f32→f16 cast during the L0C→GM DMA.
    ops.push(format!(
        "pto.tmatmul ins({}, {} : {}, {}) outs({} : {})",
        left_ssa, right_ssa, left_ty, right_ty, acc_ssa, acc_ty
    ));

    Ok(())
}

/// Matmul i8×i8→i32 with per-column f32 dequant → f16 GM:
/// `%res = llvm.call @__tile_matmul_i8_acc_i32_dequant_f16(
///            %c0, %a, %b, %scale_ptr, %m, %k, %n)`
///
/// Dtype rules (ptoas CANN 8.5, empirical): A / B both i8, L0C accumulator
/// i32. Per-column f32 scale tile is loaded into `loc=scaling` (__fbuf__) and
/// folded into the L0C→GM DMA via `pto.tstore_fp` (FixPipe). The output is
/// registered as `dst="i32"` under the matmul result SSA; the caller's
/// downstream `__tile_store_f16` sees the i32 acc tile but the inline
/// store emitted by the blocked-matmul path writes via tstore_fp with f16
/// GM dtype, dequanting in-flight.
///
/// See:
///   - memory/project_pto_i8_tmatmul_validated.md
///   - /tmp/smoke_i8_kv_proj_dequant.acl.pto (validated decoder-shape probe)
fn translate_matmul_i8(
    line: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("matmul_i8: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("matmul_i8: cannot parse args in: {}", line))?;
    // extern fn __tile_matmul_i8_acc_i32_dequant_f16(
    //   dst: u32, a: u32, b: u32, scale: *const f32,
    //   m: u32, k: u32, n: u32) -> u32
    // args[0]=dst, args[1]=a, args[2]=b, args[3]=scale, args[4]=m,
    // args[5]=k, args[6]=n.
    let a_ssa = args.get(1).ok_or("matmul_i8: missing a")?.trim();
    let b_ssa = args.get(2).ok_or("matmul_i8: missing b")?.trim();
    let scale_arg = args.get(3).ok_or("matmul_i8: missing scale")?.trim();
    let m = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let k = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));
    let n = ctx.resolve_const(args.get(6).map(|s| s.as_str()).unwrap_or("0"));

    let ta = ctx
        .get_tile(a_ssa)
        .ok_or_else(|| format!("matmul_i8: unknown tile {}", a_ssa))?
        .clone();
    let tb = ctx
        .get_tile(b_ssa)
        .ok_or_else(|| format!("matmul_i8: unknown tile {}", b_ssa))?
        .clone();

    let dtypes = MatmulDtypes::i8_quantized();

    // Only the K/N-blocked path is supported for i8 matmul right now. Real
    // decoder shapes always need blocking (e.g., K=1536 × N=256 at 1B = 384KB
    // > L0B 64KB). The dispatch also asserts deferred-load for both operands
    // (f16 matmul always defers; i8 matmul we will defer via
    // detect_blocked_matmul_loads).
    if !matmul_needs_blocking(m, k, n, &dtypes) {
        return Err(format!(
            "matmul_i8: single-block path unsupported (M={} K={} N={}); \
             extend detect_blocked_matmul_loads + translate_matmul_i8 to \
             cover small-shape i8 matmul",
            m, k, n
        ));
    }
    let (da, db) = match (ta.deferred.clone(), tb.deferred.clone()) {
        (Some(da), Some(db)) => (da, db),
        _ => {
            return Err(format!(
                "matmul_i8: both operand loads must be deferred for blocked emit \
                 (a.deferred={}, b.deferred={}); detect_blocked_matmul_loads \
                 must mark i8 matmul inputs",
                ta.deferred.is_some(),
                tb.deferred.is_some()
            ));
        }
    };

    // Resolve the scale pointer → GM arg name. Same pattern as tile_load for
    // i8/f32 operands (follow ptr_aliases + GEP chain to the func arg).
    let scale_resolved = ctx.resolve_ptr(scale_arg);
    let scale_gm_name = resolve_gm_name(&scale_resolved, func);
    // No GEP offset handling for the scale pointer: decode callers pass a
    // raw per-layer scale vector directly. If a user needs to pass a GEP'd
    // offset view, extend here with resolve_offset.
    //
    // Build a tensor_view for scale (shape 1×N, ui64 packed). The per-N-block
    // partition_view + tload is emitted inside emit_blocked_matmul_loops.
    // Host-side packs per-column f32 scale as u64 FB words (see
    // memory/project_cann85_i8_path_viable_via_tmov3arg.md).
    let tv_scale_ssa = ctx.get_or_make_tv(&scale_gm_name, 1, n, "ui64", ops);
    let lhs_bytes = dtypes.lhs_bytes() as u32;

    // Delegate to the shared blocked emitter first so it allocates the core i8
    // tiles (mat_a, mat_b, left, right, acc) BEFORE we allocate the scaling
    // tiles. ptoas is sensitive to tile declaration order: when the ui64
    // scaling/mat tiles are allocated first, ptoas flips the i8 Left tile's
    // BLayout from RowMajor to ColMajor, which breaks the numerics on
    // dav-c220-cube. Matching the hand-written probe's order (i8 tiles first,
    // scaling last) keeps ptoas on the verified codepath.
    translate_matmul_blocked(&result_ssa, m, k, n, dtypes, &da, &db, false, ctx, ops)?;

    // Allocate scale tiles AFTER the i8 tiles. CANN 8.5 ptoas rejects direct
    // tload→Scaling, so we hop via L0B-Mat:
    //   tload GM → scale_mat (loc=mat, ui64, none_box, fractal=512)
    //   tmov scale_mat → scale_fb (loc=scaling, ui64, none_box, fractal=512)
    // TMovToFb requires uint64_t DstType + Rows=1 + Cols×sizeof%128==0.
    let nb = pick_nb_for_dtype(n, lhs_bytes);
    let scale_mat_ty = format!(
        "!pto.tile_buf<loc=mat, dtype=ui64, rows=1, cols={}, v_row=1, v_col={}, \
         blayout=row_major, slayout=none_box, fractal=512, pad=0>",
        nb, nb
    );
    let scale_mat_ssa = ctx.alloc_tile_typed(
        &format!("{}__scale_mat", result_ssa),
        1,
        nb,
        "ui64",
        &scale_mat_ty,
        ops,
    );
    let scale_tile_ty = format!(
        "!pto.tile_buf<loc=scaling, dtype=ui64, rows=1, cols={}, v_row=1, v_col={}, \
         blayout=row_major, slayout=none_box, fractal=512, pad=0>",
        nb, nb
    );
    let scale_tile_ssa = ctx.alloc_tile_typed(
        &format!("{}__scale_blk", result_ssa),
        1,
        nb,
        "ui64",
        &scale_tile_ty,
        ops,
    );

    // Placeholder pv for the full-row scale — we reuse `tv_scale_ssa` + a
    // per-block partition_view inside the N-loop rather than a hoisted
    // 1×N pv. These fields stay in DequantSpec for future single-block
    // code paths; emit_blocked_matmul_loops currently ignores them.
    let pv_scale_ssa = String::new();
    let pv_scale_ty = ptv_type(1, nb, "ui64");

    // The blocked emitter pushed the pending descriptor with store_kind =
    // C2vNoConvert (its default for plain matmul). Patch it to FixPipeDequant so
    // the tstore emission below is tstore_fp. (Cleaner than forking the whole
    // blocked path.)
    let pending = ctx
        .pending_blocked_matmuls
        .get_mut(&result_ssa)
        .ok_or("matmul_i8: expected pending blocked matmul after translate_matmul_blocked")?;
    pending.store_kind = MatmulStoreKind::FixPipeDequant(DequantSpec {
        scale_tile_ssa,
        scale_tile_ty,
        scale_mat_ssa,
        scale_mat_ty,
        tv_scale_ssa,
        pv_scale_ssa,
        pv_scale_ty,
    });

    Ok(())
}

/// `%res = llvm.call @__tile_matmul_i8_acc_i32(%c0, %a, %b, %m, %k, %n)` →
/// i8×i8→i32 matmul with the RAW i32 accumulator tstore'd to GM (NO dequant).
///
/// The per-column dequant moves to the VECTOR half: the cube outputs i32, a
/// companion vector kernel does `f32 = i32 * scale` then silu·mul→absmax→quant.
/// Dropping the FixPipe/c2v dequant frees the cube to run blockDim>1 — the c2v
/// pipe's single FIFO is what pinned it to blockDim=1 (307us for 2 GEMMs).
fn translate_matmul_i8_raw(
    line: &str,
    ctx: &mut PtoContext,
    _func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("matmul_i8_raw: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("matmul_i8_raw: cannot parse args in: {}", line))?;
    // extern fn __tile_matmul_i8_acc_i32(dst: u32, a: u32, b: u32, m: u32, k: u32, n: u32) -> u32
    let a_ssa = args.get(1).ok_or("matmul_i8_raw: missing a")?.trim();
    let b_ssa = args.get(2).ok_or("matmul_i8_raw: missing b")?.trim();
    let m = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let k = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let n = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));

    let ta = ctx
        .get_tile(a_ssa)
        .ok_or_else(|| format!("matmul_i8_raw: unknown tile {}", a_ssa))?
        .clone();
    let tb = ctx
        .get_tile(b_ssa)
        .ok_or_else(|| format!("matmul_i8_raw: unknown tile {}", b_ssa))?
        .clone();

    let dtypes = MatmulDtypes::i8_quantized(); // dst=i32, lhs=i8, rhs=i8

    if !matmul_needs_blocking(m, k, n, &dtypes) {
        return Err(format!(
            "matmul_i8_raw: single-block path unsupported (M={} K={} N={})",
            m, k, n
        ));
    }
    let (da, db) = match (ta.deferred.clone(), tb.deferred.clone()) {
        (Some(da), Some(db)) => (da, db),
        _ => {
            return Err(format!(
                "matmul_i8_raw: both operand loads must be deferred (a.deferred={}, b.deferred={})",
                ta.deferred.is_some(),
                tb.deferred.is_some()
            ));
        }
    };

    translate_matmul_blocked(&result_ssa, m, k, n, dtypes, &da, &db, false, ctx, ops)?;

    // The blocked emitter defaults to C2vNoConvert (right for a plain f16/f32
    // matmul, which has to leave the cube through the vector half). The raw i8
    // form is the one case that must NOT: it deliberately stores the i32
    // accumulator straight to GM, because its dequant lives in a separate vector
    // kernel downstream. Pushing it through the c2v pipe would both convert the
    // accumulator and force a companion vector func this kernel does not want.
    let pending = ctx
        .pending_blocked_matmuls
        .get_mut(&result_ssa)
        .ok_or("matmul_i8_raw: expected pending blocked matmul after translate_matmul_blocked")?;
    pending.store_kind = MatmulStoreKind::Plain;
    Ok(())
}

/// Fused grouped-matmul swiglu_quant (the w8a8 MoE expert FFN seam):
/// `llvm.call @__tile_grouped_matmul_swiglu_quant(%x, %w_cat, %s_cat, %out,
///     %scale, %m, %k, %n) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>,
///     !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32) -> ()`
///
/// One mix kernel = one cube func (aic) + one vector func (aiv):
///   cube: x[m,k] @ w_cat[k,2n] as ONE matmul over `2n/nb` n-blocks; dequant
///         + push one [m,nb] f16 tile per n-block (set_quant_vector + tpush).
///   aiv : pop 2G f16 tiles (G gate + G up), silu(gate)*up, fold the per-row
///         absmax, quantise, store m×n i8 out + m×n f32 scale.
///
/// `w_cat`/`s_cat` are host-pre-concatenated [wg|wu] / [sg|su] (gate in cols
/// 0..n, up in cols n..2n) — the single-matmul pivot that turns the 3-launch
/// chain into one launch. This is the tile-rs GENERATED form of the hand-written
/// `gen_fused_single.py` prototype (byte-identical at blockDim=1).
fn translate_grouped_matmul_swiglu_quant(
    line: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("grouped_matmul_swiglu_quant: cannot parse args in: {}", line))?;
    let x_arg = args
        .get(0)
        .ok_or("grouped_matmul_swiglu_quant: missing x")?
        .trim();
    let w_arg = args
        .get(1)
        .ok_or("grouped_matmul_swiglu_quant: missing w_cat")?
        .trim();
    let s_arg = args
        .get(2)
        .ok_or("grouped_matmul_swiglu_quant: missing s_cat")?
        .trim();
    let out_arg = args
        .get(3)
        .ok_or("grouped_matmul_swiglu_quant: missing out")?
        .trim();
    let scale_arg = args
        .get(4)
        .ok_or("grouped_matmul_swiglu_quant: missing scale")?
        .trim();
    let m = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));
    let k = ctx.resolve_const(args.get(6).map(|s| s.as_str()).unwrap_or("0"));
    let hidden_n = ctx.resolve_const(args.get(7).map(|s| s.as_str()).unwrap_or("0"));

    // Resolve each GM pointer to the function's GM arg name (follow ptr_aliases +
    // GEP). The aiv companion only has the func's GM args in scope, so the out /
    // scale names must be the func params, not a derived pointer.
    let x_gm = resolve_gm_name(&ctx.resolve_ptr(x_arg), func);
    let w_gm = resolve_gm_name(&ctx.resolve_ptr(w_arg), func);
    let s_gm = resolve_gm_name(&ctx.resolve_ptr(s_arg), func);
    let out_gm = resolve_gm_name(&ctx.resolve_ptr(out_arg), func);
    let scale_gm = resolve_gm_name(&ctx.resolve_ptr(scale_arg), func);

    let concat_n = hidden_n * 2; // [wg|wu] width
    // i8 n-block width. 256 is PTO_MM_NB_I8 and fills L0B exactly, so this may
    // only be reduced; reducing it raises the number of cooperating blocks.
    let nb: u32 = ctx.gmm_nb;
    let kb: u32 = 256; // k-block (matches the byte-identical reference)
    if m != 16 {
        return Err(format!(
            "grouped_matmul_swiglu_quant: only M=16 supported (got M={}); the \
             cube fixedRowSize is 16 rows",
            m
        ));
    }
    if k == 0 || k % kb != 0 {
        return Err(format!(
            "grouped_matmul_swiglu_quant: K={} not a positive multiple of kb={}",
            k, kb
        ));
    }
    if hidden_n == 0 || concat_n % nb != 0 {
        return Err(format!(
            "grouped_matmul_swiglu_quant: 2*n={} not a multiple of nb={}",
            concat_n, nb
        ));
    }
    if hidden_n % nb != 0 {
        return Err(format!(
            "grouped_matmul_swiglu_quant: hidden n={} not a multiple of nb={} \
             (the straight-line gate/up count G must be integer)",
            hidden_n, nb
        ));
    }
    let k_iters = k / kb;
    let n_iters = concat_n / nb;
    let g = hidden_n / nb;

    // Cooperating blocks = the blockDim this kernel must be launched at. The
    // cube already strides its N-loop by `get_block_num`, so it adapts on its
    // own; the vector half cannot, because its pop count is a straight-line
    // constant (an scf dispatch around `tpop_from_aic` breaks ptoas UB
    // liveness). So the block count has to be fixed at emit time, and the
    // launch has to match it.
    //
    // Above 1 this also decides correctness rather than just speed: each block
    // then sees only `hidden/blocks` columns, so the per-row absmax the
    // quantisation needs is reduced across blocks through a GM workspace and a
    // grid-wide barrier. Default 1 keeps the single-block form.
    let blocks = ctx.gmm_blocks.max(1);
    if g % blocks != 0 {
        return Err(format!(
            "grouped_matmul_swiglu_quant: {} gate blocks (hidden {} / nb {}) do \
             not divide evenly across TILERS_GMM_BLOCKS={}",
            g, hidden_n, nb, blocks
        ));
    }

    ctx.use_size(m);
    ctx.use_size(k);
    ctx.use_size(concat_n);
    ctx.use_size(nb);
    ctx.use_size(kb);
    ctx.use_size(k_iters);
    ctx.use_size(n_iters);

    ops.push(format!(
        "// --- grouped_matmul_swiglu_quant: {}x{} @ {}x{} (fused c2v, G={}, kb={}, nb={}) ---",
        m, k, k, concat_n, g, kb, nb
    ));

    // Tensor views for x[m,k], w_cat[k,2n], s_cat[1,2n]. The out[m,n] i8 and
    // scale[m,n] f32 views are ALSO built here (though only the aiv consumes
    // them) so `infer_arg_dtype_from_emitted` pins their func-arg dtypes to i8 /
    // f32 — otherwise the name heuristic would declare both `!pto.ptr<f32>` and
    // ptoas would reject the aiv's `make_tensor_view %out ... tensor_view<?x?xi8>`.
    let x_tv = ctx.get_or_make_tv(&x_gm, m, k, "i8", ops);
    // FRACTAL_NZ weights are a 5-D view over the fractals, not a 2-D view over
    // elements: [1, N/C0, K/16, 16, C0]. The ISA rejects a 2-D NZ global because
    // an NZ tensor's last two dims must be exactly [16, C0], and the layout
    // annotation only survives with `ptoas --disable-infer-layout` since the NZ
    // address is not affine in 2-D indices. ND keeps the plain 2-D view.
    let nz_c0: u32 = 32 / 1; // C0_SIZE_BYTE / sizeof(i8)
    let nz_row: u32 = 16; // FRACTAL_NZ_ROW
    let w_nz = ctx.gmm_weights_nz;
    if w_nz {
        if k % nz_row != 0 || concat_n % nz_c0 != 0 {
            return Err(format!(
                "grouped_matmul_swiglu_quant: NZ weights need K={} divisible by {} \
                 and 2*n={} divisible by C0={}",
                k, nz_row, concat_n, nz_c0
            ));
        }
        if kb % nz_row != 0 || nb % nz_c0 != 0 {
            return Err(format!(
                "grouped_matmul_swiglu_quant: NZ weights need kb={} divisible by {} \
                 and nb={} divisible by C0={}",
                kb, nz_row, nb, nz_c0
            ));
        }
    }
    let w_tv_ty = if w_nz {
        "!pto.tensor_view<?x?x?x?x?xi8>".to_string()
    } else {
        tv_type(k, concat_n, "i8")
    };
    let w_tv = if w_nz {
        for v in [1, concat_n / nz_c0, k / nz_row, nz_row, nz_c0, nz_row * nz_c0] {
            ctx.use_size(v);
        }
        let tv = ctx.fresh_ssa();
        ops.push(format!(
            "    {} = pto.make_tensor_view {}, shape = [%c1, %c{}, %c{}, %c{}, %c{}], \
             strides = [%c{}, %c{}, %c{}, %c{}, %c1] \
             {{layout = #pto.layout<nz>}} : {}",
            tv,
            w_gm,
            concat_n / nz_c0,
            k / nz_row,
            nz_row,
            nz_c0,
            k * concat_n,
            k * nz_c0,
            nz_row * nz_c0,
            nz_c0,
            w_tv_ty
        ));
        ctx.use_size(k * concat_n);
        ctx.use_size(k * nz_c0);
        tv
    } else {
        ctx.get_or_make_tv(&w_gm, k, concat_n, "i8", ops)
    };
    let s_tv = ctx.get_or_make_tv(&s_gm, 1, concat_n, "ui64", ops);
    let _out_tv = ctx.get_or_make_tv(&out_gm, m, hidden_n, "i8", ops);
    let _scale_tv = ctx.get_or_make_tv(&scale_gm, m, hidden_n, "f32", ops);

    // Tile types (mirror the byte-identical reference exactly).
    let x_mat_ty = mat_tile_type(m, kb, "i8");
    let x_left_ty = left_tile_type(m, kb, "i8");
    let w_mat_ty = mat_tile_type(kb, nb, "i8");
    let w_right_ty = right_tile_type(kb, nb, "i8");
    let acc_ty = acc_tile_type(m, nb, "i32");
    let s_mat_ty = format!(
        "!pto.tile_buf<loc=mat, dtype=ui64, rows=1, cols={}, v_row=1, v_col={}, \
         blayout=row_major, slayout=none_box, fractal=512, pad=0>",
        nb, nb
    );
    let s_scale_ty = format!(
        "!pto.tile_buf<loc=scaling, dtype=ui64, rows=1, cols={}, v_row=1, v_col={}, \
         blayout=row_major, slayout=none_box, fractal=512, pad=0>",
        nb, nb
    );

    // Allocate the i8/acc tiles FIRST, then the ui64 scale tiles — ptoas is
    // sensitive to tile declaration order (the scaling tile flips the Left tile's
    // BLayout if allocated first; see translate_matmul_i8's note).
    let key = ctx.fresh_ssa();
    let x_mat = ctx.alloc_tile_typed(&format!("{key}__x_mat"), m, kb, "i8", &x_mat_ty, ops);
    let x_left = ctx.alloc_tile_typed(&format!("{key}__x_left"), m, kb, "i8", &x_left_ty, ops);
    let w_mat = ctx.alloc_tile_typed(&format!("{key}__w_mat"), kb, nb, "i8", &w_mat_ty, ops);
    let w_right =
        ctx.alloc_tile_typed(&format!("{key}__w_right"), kb, nb, "i8", &w_right_ty, ops);
    let acc = ctx.alloc_tile_typed(&format!("{key}__acc"), m, nb, "i32", &acc_ty, ops);
    let s_mat = ctx.alloc_tile_typed(&format!("{key}__s_mat"), 1, nb, "ui64", &s_mat_ty, ops);
    let s_scale =
        ctx.alloc_tile_typed(&format!("{key}__s_scale"), 1, nb, "ui64", &s_scale_ty, ops);

    // Block idx/num for the strided N-loop. Distinct names from the header's
    // %bidx_slot/%bidx_slot_i (which address the pipe's GM slot, not this loop).
    let bi64 = ctx.fresh_ssa();
    let bn64 = ctx.fresh_ssa();
    let bi = ctx.fresh_ssa();
    let bn = ctx.fresh_ssa();
    ops.push(format!("{} = \"pto.get_block_idx\"() : () -> i64", bi64));
    ops.push(format!("{} = \"pto.get_block_num\"() : () -> i64", bn64));
    ops.push(format!("{} = arith.index_cast {} : i64 to index", bi, bi64));
    ops.push(format!("{} = arith.index_cast {} : i64 to index", bn, bn64));
    let bmax = ctx.fresh_ssa();
    ops.push(format!("{} = arith.maxui {}, %c1 : index", bmax, bn));

    // N-loop strided across blocks: block b does n-blocks {b, b+bnum, ...}.
    ops.push(format!(
        "scf.for %n_i = {} to %c{} step {} {{",
        bi, n_iters, bmax
    ));
    let n_off = ctx.fresh_ssa();
    ops.push(format!("  {} = arith.muli %n_i, %c{} : index", n_off, nb));

    // Inner K-loop.
    ops.push(format!("  scf.for %k_i = %c0 to %c{} step %c1 {{", k_iters));
    let k_off = ctx.fresh_ssa();
    ops.push(format!("    {} = arith.muli %k_i, %c{} : index", k_off, kb));

    // x block [0..m, k_off..k_off+kb].
    let x_pv = ctx.fresh_ssa();
    ops.push(format!(
        "    {} = pto.partition_view {}, offsets = [%c0, {}], sizes = [%c{}, %c{}] : {} -> {}",
        x_pv,
        x_tv,
        k_off,
        m,
        kb,
        tv_type(m, k, "i8"),
        ptv_type(m, kb, "i8"),
    ));
    ops.push(format!(
        "    pto.tload ins({} : {}) outs({} : {})",
        x_pv,
        ptv_type(m, kb, "i8"),
        x_mat,
        x_mat_ty
    ));
    ops.push(format!(
        "    pto.tmov ins({} : {}) outs({} : {})",
        x_mat, x_mat_ty, x_left, x_left_ty
    ));

    // w_cat block [k_off..k_off+kb, n_off..n_off+nb]. Under NZ the block is
    // addressed in fractals rather than elements, so the offsets are the loop
    // indices scaled by the fractal counts instead of by the element extents.
    let w_pv = ctx.fresh_ssa();
    let w_ptv_ty = if w_nz {
        format!(
            "!pto.partition_tensor_view<1x{}x{}x{}x{}xi8>",
            nb / nz_c0,
            kb / nz_row,
            nz_row,
            nz_c0
        )
    } else {
        ptv_type(kb, nb, "i8")
    };
    if w_nz {
        let nz_n = ctx.fresh_ssa();
        let nz_k = ctx.fresh_ssa();
        ctx.use_size(nb / nz_c0);
        ctx.use_size(kb / nz_row);
        ops.push(format!(
            "    {} = arith.muli %n_i, %c{} : index",
            nz_n,
            nb / nz_c0
        ));
        ops.push(format!(
            "    {} = arith.muli %k_i, %c{} : index",
            nz_k,
            kb / nz_row
        ));
        ops.push(format!(
            "    {} = pto.partition_view {}, offsets = [%c0, {}, {}, %c0, %c0], \
             sizes = [%c1, %c{}, %c{}, %c{}, %c{}] : {} -> {}",
            w_pv,
            w_tv,
            nz_n,
            nz_k,
            nb / nz_c0,
            kb / nz_row,
            nz_row,
            nz_c0,
            w_tv_ty,
            w_ptv_ty
        ));
    } else {
        ops.push(format!(
            "    {} = pto.partition_view {}, offsets = [{}, {}], sizes = [%c{}, %c{}] : {} -> {}",
            w_pv, w_tv, k_off, n_off, kb, nb, w_tv_ty, w_ptv_ty,
        ));
    }
    ops.push(format!(
        "    pto.tload ins({} : {}) outs({} : {})",
        w_pv, w_ptv_ty, w_mat, w_mat_ty
    ));
    ops.push(format!(
        "    pto.tmov ins({} : {}) outs({} : {})",
        w_mat, w_mat_ty, w_right, w_right_ty
    ));

    // First k-block initialises the accumulator; the rest accumulate.
    let is_k0 = ctx.fresh_ssa();
    ops.push(format!("    {} = arith.cmpi eq, %k_i, %c0 : index", is_k0));
    ops.push(format!("    scf.if {} {{", is_k0));
    ops.push(format!(
        "      pto.tmatmul ins({}, {} : {}, {}) outs({} : {})",
        x_left, w_right, x_left_ty, w_right_ty, acc, acc_ty
    ));
    ops.push("    } else {".to_string());
    ops.push(format!(
        "      pto.tmatmul.acc ins({}, {}, {} : {}, {}, {}) outs({} : {})",
        acc, x_left, w_right, acc_ty, x_left_ty, w_right_ty, acc, acc_ty
    ));
    ops.push("    }".to_string());
    ops.push("  }".to_string()); // close K-loop

    // Per n-block: load the packed scale slice, fold it into the FixPipe, push
    // the raw i32 acc through the c2v pipe (dequant in flight → f16 tile).
    let s_pv = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [%c0, {}], sizes = [%c1, %c{}] : {} -> {}",
        s_pv,
        s_tv,
        n_off,
        nb,
        tv_type(1, concat_n, "ui64"),
        ptv_type(1, nb, "ui64"),
    ));
    ops.push(format!(
        "  pto.tload ins({} : {}) outs({} : {})",
        s_pv,
        ptv_type(1, nb, "ui64"),
        s_mat,
        s_mat_ty
    ));
    ops.push(format!(
        "  pto.tmov ins({} : {}) outs({} : {})",
        s_mat, s_mat_ty, s_scale, s_scale_ty
    ));
    ops.push(format!(
        "  pto.set_quant_vector({} : {}) {{id = 0}}",
        s_scale, s_scale_ty
    ));
    ops.push(format!(
        "  pto.tpush_to_aiv({} : {}) {{id = 0, split = 0}}",
        acc, acc_ty
    ));
    ops.push("}".to_string()); // close N-loop

    ctx.c2v = Some(C2vSplitSpec {
        m,
        n: concat_n,
        nb,
        n_iters,
        out_dtype: "f16".to_string(),
        quant: "deqf16_vec".to_string(),
        kind: C2vKind::FusedSwiGluQuant {
            out_arg: out_gm,
            scale_arg: scale_gm,
            blocks,
            per_token_scale: ctx.gmm_per_token_scale,
            swiglu_limit: ctx.gmm_swiglu_limit,
        },
    });

    Ok(())
}

/// Fill: `%res = llvm.call @__tile_fill_f32(%c0, %scalar, %rows, %cols)`
/// → alloc_tile + pto.tmov (broadcast scalar)
fn translate_fill(line: &str, ctx: &mut PtoContext, ops: &mut Vec<String>) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("fill: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("fill: cannot parse args in: {}", line))?;
    // rank-2: (dummy, value, rows, cols).  cuTile: (rows, cols) -- the
    // accumulator is zero-filled, so no value operand. Reading the short form
    // at rank-2 positions gave rows=cols=0, and ptoas rejected the result:
    // "tile_buf rows/cols must be positive".
    let (rows, cols) = if args.len() >= 4 {
        (
            ctx.resolve_const(args[2].trim()),
            ctx.resolve_const(args[3].trim()),
        )
    } else {
        (
            ctx.resolve_const(args.first().map(|s| s.as_str()).unwrap_or("0")),
            ctx.resolve_const(args.get(1).map(|s| s.as_str()).unwrap_or("0")),
        )
    };
    let dtype = if line.contains("f16") { "f16" } else { "f32" };

    let tb_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);
    let tb_ty = tile_buf_type(rows, cols, dtype);
    ops.push(format!(
        "// fill {}x{} with scalar (broadcast via tmov)",
        rows, cols
    ));
    ops.push(format!(
        "pto.tmov ins({} : {}) outs({} : {})",
        tb_ssa, tb_ty, tb_ssa, tb_ty
    ));

    Ok(())
}

/// RMSNorm: `y = x * rsqrt(mean(x^2) + eps)`
///
/// Emits the 8-step PTO-MLIR sequence:
///
///   1. sq      = tmul(x, x)                     (rows×cols  row_major)
///   2. sum_sq  = trowsum(sq, tmp)               (rows×1     col_major)
///   3. mean    = tmuls(sum_sq, 1/cols)          (rows×8 v=1 row_major)
///   4. m_eps   = tadds(mean, eps)               (rows×8 v=1 row_major)
///   5. sqrt    = tsqrt(m_eps)                   (rows×8 v=1 row_major)
///   6. inv     = trecip(sqrt)                   (rows×8 v=1 row_major)
///   7. inv_b   = trowexpand(inv)                (rows×cols  row_major)
///   8. y       = tmul(x, inv_b)                 (rows×cols  row_major)
///
/// `pto.tsqrt + pto.trecip` matches the Qwen3DecodeA3 sample's RMSNorm
/// pattern (`/data/y00949728/workspace/PTOAS/test/samples/Qwen3DecodeA3/qwen3_decode_incore_0.pto`)
/// and sidesteps the vrsqrt instruction's lane-garbage NaN propagation.
///
/// Steps 7–8 (`trowexpand` + `tmul`) replace the more concise
/// `trowexpandmul`. The latter's underlying vmul reads 8 lanes of src1 in
/// each 256-bit broadcast block, so for R=1 col_major V=1×1 src1 (only
/// lane 0 populated, lanes 1..7 garbage) it would corrupt 7/8 of dst.
/// `trowexpand` instead uses `vector_dup` from a single scalar, then
/// `tmul` does the per-element multiply on a fully-populated dst.
///
/// `pto.barrier <PIPE_ALL>` is emitted between every V op to match the
/// working sample. ptoas may drop barriers during lowering; they are
/// harmless when preserved and required for correctness when the
/// scheduler issues V ops in parallel.
/// Render an f32 without scientific notation.
///
/// ptoas's MLIR parser rejects `6.510417e-4`-style literals (sees the `e`
/// as a custom op name). Decimal-only form works for both mlir-opt and ptoas.
fn format_f32_decimal(v: f32) -> String {
    // 9 decimal places lose significant digits for small magnitudes: 1/4096
    // at {:.9} renders 0.000244141, which parses back ~12 ulps away from the
    // true constant (measurable as rms_norm scale error vs an fp64 oracle).
    // Grow precision until the decimal literal round-trips to the identical
    // f32; values that already round-trip keep their previous rendering.
    let mut prec = 9usize;
    let s = loop {
        let s = format!("{:.*}", prec, v);
        if s.parse::<f32>().map(|r| r == v).unwrap_or(false) || prec >= 24 {
            break s;
        }
        prec += 3;
    };
    let trimmed = s.trim_end_matches('0');
    let trimmed = trimmed.trim_end_matches('.');
    if trimmed.is_empty() || trimmed == "-" {
        "0.0".to_string()
    } else if !trimmed.contains('.') {
        format!("{}.0", trimmed)
    } else {
        trimmed.to_string()
    }
}

fn translate_rms_norm_pto(
    line: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("rms_norm: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("rms_norm: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("rms_norm: missing src")?.trim();
    let rows = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let dtype = if line.contains("f16") { "f16" } else { "f32" };

    let ta = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("rms_norm: unknown tile {}", src_ssa))?
        .clone();
    let ta_ty = ta.tile_buf_type_str();
    let vec_ty = tile_buf_type(rows, cols, dtype);
    // ptoas rejects `pto.trsqrt` with col_major src blayout, so the entire
    // row-reduce chain in rms_norm uses row_major. Other row-reduce consumers
    // (softmax's trowmax/trowsum) keep col_major via the original helper.
    let rr_ty = tile_buf_type_rowreduce_rowmajor(rows, dtype);

    let inv_cols = if cols > 0 {
        1.0_f32 / (cols as f32)
    } else {
        0.0
    };
    let eps = 1.0e-6_f32;

    let c_inv_cols = ctx.fresh_ssa();
    ops.push(format!(
        "{} = arith.constant {} : f32",
        c_inv_cols,
        format_f32_decimal(inv_cols)
    ));
    let c_eps = ctx.fresh_ssa();
    ops.push(format!(
        "{} = arith.constant {} : f32",
        c_eps,
        format_f32_decimal(eps)
    ));

    // Col-major V=R×1 view used by trowsum dst (verifier requires).
    let cm_ty = tile_buf_type_rowreduce(rows, dtype);

    let sq_ssa = ctx.alloc_tile(&format!("{}__rms_sq", result_ssa), rows, cols, dtype, ops);
    // trowsum's scratch needs HALF the source width, not all of it. From
    // pto-isa's own `TRowSumOp::FillTmp`, the reduction is a pairwise tree whose
    // first step writes `tmp + i*elemPerRpt` for i in 0..srcRptPerRow/2 and
    // whose later steps only ever shrink within `tmp`. So D/2 elements suffice.
    //
    // That branch is reached only when validCol >= 2*elemPerRpt, which is 128
    // for f32 (REPEAT_BYTE 256 / 4). Below it the op takes `OneRepeatProc` or a
    // single-repeat copy into `tmp`, both of which want a full repeat, so narrow
    // only above the threshold and leave small widths exactly as they were.
    //
    // This is the tile that takes the live full-width count from three to two:
    // requires(D) goes from 12*D to 10*D, and D = 16384 — the DS4-Flash HC state
    // at 4 x 4096 — lands under the 192 KiB budget instead of one padding step
    // over it.
    let tmp_cols = if cols >= 128 { cols / 2 } else { cols };
    let tmp_ssa =
        ctx.alloc_tile(&format!("{}__rms_tmp", result_ssa), rows, tmp_cols, dtype, ops);
    let tmp_ty = tile_buf_type(rows, tmp_cols, dtype);
    // sum: col_major V=R×1 (matches trowsum dst constraint)
    let sum_ssa = ctx.alloc_tile_rowreduce(&format!("{}__rms_sum", result_ssa), rows, dtype, ops);
    // mean/m_eps/sqrt/inv: row_major V=R×8, v_col=1 (matches Qwen3 pattern)
    let mean_ssa =
        ctx.alloc_tile_rowreduce_rowmajor(&format!("{}__rms_mean", result_ssa), rows, dtype, ops);
    let meps_ssa =
        ctx.alloc_tile_rowreduce_rowmajor(&format!("{}__rms_meps", result_ssa), rows, dtype, ops);
    // These four rowreduce scalars stay separate. Aliasing sqrt onto mean and
    // inv onto m_eps was tried and changed the requirement by NOTHING —
    // 196864 B before and after at D=16384 — so ptoas already coalesces tiles
    // this small and the flat 256 B term is not a sum of per-tile floors.
    let sqrt_ssa =
        ctx.alloc_tile_rowreduce_rowmajor(&format!("{}__rms_sqrt", result_ssa), rows, dtype, ops);
    let inv_ssa =
        ctx.alloc_tile_rowreduce_rowmajor(&format!("{}__rms_inv", result_ssa), rows, dtype, ops);
    // inv_b: D-element broadcast of inv_rms (full row, populated lanes).
    //
    // Do not try to save unified buffer by aliasing these tiles. All three
    // variants were emitted and measured against ptoas at D=16384, and none
    // moves the width that actually works:
    //
    //   inv_b onto sq (dead after step 2)  12*D + 512 -> 12*D + 256, no gain
    //   tmp onto out  (idle until step 8)  REGRESSION, back to 12*D + 512
    //   sqrt/inv onto mean/m_eps           no change at all, 196864 B either way
    //
    // The cost is `12*D + flat` and the 12 is three live full-width f32 tiles —
    // the input, `sq`, and trowsum's scratch. Widths pad to a multiple of 256,
    // so the norm accepts up to D = 16128 and rejects from 16352 up, and a
    // 256-byte saving crosses no padding step. ptoas also does its own
    // liveness-based sharing, which is why hand-aliasing `out` LOST to it.
    // Fitting DS4-Flash's HC state (4 x 4096 = 16384) needs the live full-width
    // count down from three to two, i.e. blocking the reduction — not golf.
    let inv_b_ssa = ctx.alloc_tile(
        &format!("{}__rms_inv_b", result_ssa),
        rows,
        cols,
        dtype,
        ops,
    );
    let out_ssa = ctx.alloc_tile(&result_ssa, rows, cols, dtype, ops);

    // 1. sq = x * x
    ops.push(format!(
        "pto.tmul ins({0}, {0} : {1}, {1}) outs({2} : {3})",
        ta.ssa, ta_ty, sq_ssa, vec_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    // 2. sum_sq = trowsum(sq, tmp)  (col_major dst)
    ops.push(format!(
        "pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
        sq_ssa, tmp_ssa, vec_ty, tmp_ty, sum_ssa, cm_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    // 3. mean = sum_sq * (1/cols)  (input col_major V=R×1, output row_major V=R×8 v_col=1)
    ops.push(format!(
        "pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        sum_ssa, c_inv_cols, cm_ty, mean_ssa, rr_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    // 4. m_eps = mean + eps
    ops.push(format!(
        "pto.tadds ins({}, {} : {}, f32) outs({} : {})",
        mean_ssa, c_eps, rr_ty, meps_ssa, rr_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    // 5. sqrt_v = sqrt(m_eps)
    ops.push(format!(
        "pto.tsqrt ins({} : {}) outs({} : {})",
        meps_ssa, rr_ty, sqrt_ssa, rr_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    // 6. inv_rms = 1 / sqrt_v   (Qwen3 pattern: tsqrt → trecip, sidesteps trsqrt)
    ops.push(format!(
        "pto.trecip ins({} : {}) outs({} : {})",
        sqrt_ssa, rr_ty, inv_ssa, rr_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    // 7. inv_b = trowexpand(inv) — broadcast lane-0 scalar via vector_dup
    //    across all D columns of the dst row.
    ops.push(format!(
        "pto.trowexpand ins({} : {}) outs({} : {})",
        inv_ssa, rr_ty, inv_b_ssa, vec_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    // 8. y = x .* inv_b  (per-element multiply, no broadcast issue)
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        ta.ssa, inv_b_ssa, ta_ty, vec_ty, out_ssa, vec_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    Ok(())
}

/// Whole-kernel weighted multi-row RMSNorm, block-partitioned across AIV cores:
/// `llvm.call @__tile_rms_norm_rows_f32(%x, %w, %out, %rows, %cols[, %barriers])
///   : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32[, i32]) -> ()`
///
/// x/out are GM `[rows × cols]` f32; w is GM `[1 × cols]` f32, applied per row.
/// The row loop runs IN-KERNEL: core b handles rows b, b+blockDim, … so one
/// launch with blockDim = min(rows, 48) replaces a host loop of `rows`
/// launches (measured 7–8 µs per extra launch at decode shapes). The weight
/// tile loads once and stays resident; the chain tiles are allocated once and
/// re-tload'd per row — the mul_mv_id idiom. eps is baked at 1e-6, matching
/// `translate_rms_norm_pto` (and DS4-Flash's rms_norm_eps).
///
/// `barriers` (optional 6th arg, default 1): 1 emits an explicit
/// `pto.barrier <PIPE_ALL>` after every chain op — the conservative form,
/// device-proven bitwise-identical to `torch_npu.npu_rms_norm` at M=4.
/// 0 elides them all and relies on ptoas `--enable-insert-sync` (part of this
/// emitter's documented compile contract): measured 1.28× faster on 910C
/// (42 → 33 µs) at parity ≤3.1e-7. Loop-carried tile reuse across iterations
/// (rows > cores) is also device-validated: M=96 at blockDim=48 (two
/// iterations per core) passes at 3.4e-7 with the iteration-2 rows showing
/// the same error magnitude as iteration-1 — insert-sync alone is safe here.
fn translate_rms_norm_rows_f32(
    line: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("rms_norm_rows: cannot parse args in: {}", line))?;
    let x_gm = args.first().ok_or("rms_norm_rows: missing x")?.trim().to_string();
    let w_gm = args.get(1).ok_or("rms_norm_rows: missing w")?.trim().to_string();
    let o_gm = args.get(2).ok_or("rms_norm_rows: missing out")?.trim().to_string();
    let rows = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let barriers = args
        .get(5)
        .map(|s| ctx.resolve_const(s.as_str()))
        .unwrap_or(1)
        != 0;
    if rows == 0 || cols == 0 {
        return Err(format!(
            "rms_norm_rows: rows/cols must be compile-time constants: {}",
            line
        ));
    }
    let dtype = "f32";
    ctx.use_size(0);
    ctx.use_size(1);
    ctx.use_size(rows);
    ctx.use_size(cols);
    // Ops emitted by this call start here; the barriers=0 filter below only
    // touches this range, matching the device-validated whole-kernel strip.
    let ops_start = ops.len();

    let vec_ty = tile_buf_type(1, cols, dtype);
    let cm_ty = tile_buf_type_rowreduce(1, dtype);
    let rr_ty = tile_buf_type_rowreduce_rowmajor(1, dtype);
    let tv_ty = tv_type(rows, cols, dtype);
    let ptv_row_ty = ptv_type(1, cols, dtype);

    let c_inv_cols = ctx.fresh_ssa();
    ops.push(format!(
        "{} = arith.constant {} : f32",
        c_inv_cols,
        format_f32_decimal(1.0_f32 / (cols as f32))
    ));
    let c_eps = ctx.fresh_ssa();
    ops.push(format!(
        "{} = arith.constant {} : f32",
        c_eps,
        format_f32_decimal(1.0e-6_f32)
    ));

    // Weight: loaded once, resident across all rows.
    let tv_w = ctx.get_or_make_tv(&w_gm, 1, cols, dtype, ops);
    let pv_w = ctx.make_pv_at(&tv_w, 1, cols, dtype, 0, 0, ops);
    let key = ctx.fresh_ssa(); // unique key prefix for this call site's tiles
    let t_w = ctx.alloc_tile(&format!("{key}__rmsrows_w"), 1, cols, dtype, ops);
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        pv_w, ptv_row_ty, t_w, vec_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    // Chain tiles: allocated once (ptoas allocation is static), reused per row.
    let t_x = ctx.alloc_tile(&format!("{key}__rmsrows_x"), 1, cols, dtype, ops);
    let sq = ctx.alloc_tile(&format!("{key}__rmsrows_sq"), 1, cols, dtype, ops);
    let tmp = ctx.alloc_tile(&format!("{key}__rmsrows_tmp"), 1, cols, dtype, ops);
    let sum = ctx.alloc_tile_rowreduce(&format!("{key}__rmsrows_sum"), 1, dtype, ops);
    let mean = ctx.alloc_tile_rowreduce_rowmajor(&format!("{key}__rmsrows_mean"), 1, dtype, ops);
    let meps = ctx.alloc_tile_rowreduce_rowmajor(&format!("{key}__rmsrows_meps"), 1, dtype, ops);
    let sqrtv = ctx.alloc_tile_rowreduce_rowmajor(&format!("{key}__rmsrows_sqrt"), 1, dtype, ops);
    let inv = ctx.alloc_tile_rowreduce_rowmajor(&format!("{key}__rmsrows_inv"), 1, dtype, ops);
    let inv_b = ctx.alloc_tile(&format!("{key}__rmsrows_inv_b"), 1, cols, dtype, ops);
    let t_n = ctx.alloc_tile(&format!("{key}__rmsrows_n"), 1, cols, dtype, ops);
    let t_y = ctx.alloc_tile(&format!("{key}__rmsrows_y"), 1, cols, dtype, ops);

    // GM views over the full [rows × cols] x/out buffers.
    let tv_x = ctx.get_or_make_tv(&x_gm, rows, cols, dtype, ops);
    let tv_o = ctx.get_or_make_tv(&o_gm, rows, cols, dtype, ops);

    // Row loop, round-robined across the AIV grid (blocked-matmul idiom).
    let bi64 = ctx.fresh_ssa();
    let bn64 = ctx.fresh_ssa();
    let bi = ctx.fresh_ssa();
    let bn = ctx.fresh_ssa();
    ops.push(format!("{} = \"pto.get_block_idx\"() : () -> i64", bi64));
    ops.push(format!("{} = \"pto.get_block_num\"() : () -> i64", bn64));
    ops.push(format!("{} = arith.index_cast {} : i64 to index", bi, bi64));
    ops.push(format!("{} = arith.index_cast {} : i64 to index", bn, bn64));
    // Same clamp as the blocked-matmul N-loop: a zero stride never terminates,
    // and on device that reads as "the aicore execution times out".
    let bn_safe = ctx.fresh_ssa();
    ops.push(format!("{} = arith.maxui {}, %c1 : index", bn_safe, bn));
    ops.push(format!(
        "scf.for %rmsrow = {} to %c{} step {} {{",
        bi, rows, bn_safe
    ));

    let pv_x = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [%rmsrow, %c0], sizes = [%c1, %c{}] : {} -> {}",
        pv_x, tv_x, cols, tv_ty, ptv_row_ty
    ));
    ops.push(format!(
        "  pto.tload ins({} : {}) outs({} : {})",
        pv_x, ptv_row_ty, t_x, vec_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    // Chain identical to translate_rms_norm_pto at rows=1, plus the weight mul.
    ops.push(format!(
        "  pto.tmul ins({0}, {0} : {1}, {1}) outs({2} : {3})",
        t_x, vec_ty, sq, vec_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
        sq, tmp, vec_ty, vec_ty, sum, cm_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        sum, c_inv_cols, cm_ty, mean, rr_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tadds ins({}, {} : {}, f32) outs({} : {})",
        mean, c_eps, rr_ty, meps, rr_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tsqrt ins({} : {}) outs({} : {})",
        meps, rr_ty, sqrtv, rr_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.trecip ins({} : {}) outs({} : {})",
        sqrtv, rr_ty, inv, rr_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.trowexpand ins({} : {}) outs({} : {})",
        inv, rr_ty, inv_b, vec_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        t_x, inv_b, vec_ty, vec_ty, t_n, vec_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        t_n, t_w, vec_ty, vec_ty, t_y, vec_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    let pv_o = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [%rmsrow, %c0], sizes = [%c1, %c{}] : {} -> {}",
        pv_o, tv_o, cols, tv_ty, ptv_row_ty
    ));
    ops.push(format!(
        "  pto.tstore ins({} : {}) outs({} : {})",
        t_y, vec_ty, pv_o, ptv_row_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push("}".to_string());

    if !barriers {
        let kept: Vec<String> = ops
            .drain(ops_start..)
            .filter(|op| !op.trim_start().starts_with("pto.barrier"))
            .collect();
        ops.extend(kept);
    }

    Ok(())
}

/// `llvm.call @__tile_add_rms_norm_rows_<dt>(%x, %res, %w, %out, %res_out,
///                                           %rows, %cols[, %barriers])`
/// with `<dt>` one of `f32` / `f16` / `bf16`.
///
/// The **fused** residual+RMSNorm that real transformer blocks actually call:
///
/// ```text
/// s   = x + residual          -> written back as the new residual
/// out = s / rms(s) * weight
/// ```
///
/// matching `torch_npu.npu_add_rms_norm(x, residual, weight, eps) ->
/// (normed, x+residual)`, which is what `AscendRMSNorm.forward_oot` dispatches
/// to on the residual path.
///
/// WHY THIS EXISTS. The E1 override only fired for `residual is None` AND f32
/// AND width 4096. A live serving run is bf16/f16 and takes the fused
/// add+rms_norm path, so BOTH conditions failed and the tile-rs kernel would
/// never have run on a real model — the seam was proven, the live path was
/// not. This closes that gap.
///
/// I/O is `<dt>`; the reduction is always f32 (accumulating an RMS in bf16
/// would lose the sum long before the divide). Tiles ping-pong between two
/// pooled f32 temporaries: one per chain step is ~9 full-width f32 tiles live
/// at once, which at cols=4096 is 144 KB before counting the `<dt>` tiles and
/// runs the UB budget close enough to fault.
fn translate_add_rms_norm_rows(
    line: &str,
    io_dt: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    if io_dt != "f32" && !tcvt_pair_supported(io_dt, "f32") {
        return Err(format!(
            "add_rms_norm_rows: no {}->f32 convert on a2a3 (see the vconv table)",
            io_dt
        ));
    }
    if io_dt != "f32" && !tcvt_pair_supported("f32", io_dt) {
        return Err(format!(
            "add_rms_norm_rows: no f32->{} convert on a2a3 (see the vconv table)",
            io_dt
        ));
    }
    let args = extract_call_args(line)
        .ok_or_else(|| format!("add_rms_norm_rows: cannot parse args in: {}", line))?;
    let x_gm = args.first().ok_or("add_rms_norm_rows: missing x")?.trim().to_string();
    let r_gm = args.get(1).ok_or("add_rms_norm_rows: missing residual")?.trim().to_string();
    let w_gm = args.get(2).ok_or("add_rms_norm_rows: missing weight")?.trim().to_string();
    let o_gm = args.get(3).ok_or("add_rms_norm_rows: missing out")?.trim().to_string();
    let ro_gm = args.get(4).ok_or("add_rms_norm_rows: missing residual out")?.trim().to_string();
    let rows = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(6).map(|s| s.as_str()).unwrap_or("0"));
    let barriers = args
        .get(7)
        .map(|s| ctx.resolve_const(s.as_str()))
        .unwrap_or(1)
        != 0;
    if rows == 0 || cols == 0 {
        return Err(format!(
            "add_rms_norm_rows: rows/cols must be compile-time constants: {}",
            line
        ));
    }
    ctx.use_size(0);
    ctx.use_size(1);
    ctx.use_size(rows);
    ctx.use_size(cols);
    let ops_start = ops.len();

    let f32_ty = tile_buf_type(1, cols, "f32");
    let io_ty = tile_buf_type(1, cols, io_dt);
    let cm_ty = tile_buf_type_rowreduce(1, "f32");
    let rr_ty = tile_buf_type_rowreduce_rowmajor(1, "f32");
    let ptv_io = ptv_type(1, cols, io_dt);
    let tv_io_ty = tv_type(rows, cols, io_dt);
    let is_f32 = io_dt == "f32";

    let c_inv_cols = ctx.fresh_ssa();
    ops.push(format!(
        "{} = arith.constant {} : f32",
        c_inv_cols,
        format_f32_decimal(1.0_f32 / (cols as f32))
    ));
    let c_eps = ctx.fresh_ssa();
    ops.push(format!(
        "{} = arith.constant {} : f32",
        c_eps,
        format_f32_decimal(1.0e-6_f32)
    ));

    let key = ctx.fresh_ssa();
    let wf = ctx.alloc_tile(&format!("{key}__arn_wf"), 1, cols, "f32", ops);
    let s = ctx.alloc_tile(&format!("{key}__arn_s"), 1, cols, "f32", ops);
    let tmp_a = ctx.alloc_tile(&format!("{key}__arn_a"), 1, cols, "f32", ops);
    let tmp_b = ctx.alloc_tile(&format!("{key}__arn_b"), 1, cols, "f32", ops);
    // When I/O is already f32 the staging tiles are pure redundancy: allocating
    // them anyway put EIGHT full-width f32 tiles live (128 KB at cols=4096) and
    // faulted on device with "ub address out of bounds", while the bf16 build
    // of the same kernel — which needs only four f32 tiles plus four narrow
    // ones, 96 KB — passed. So in f32 mode the I/O tiles ALIAS the f32 pool.
    let (t_x, t_r, t_o, t_w) = if is_f32 {
        (tmp_a.clone(), tmp_b.clone(), tmp_a.clone(), wf.clone())
    } else {
        (
            ctx.alloc_tile_typed(&format!("{key}__arn_x"), 1, cols, io_dt, &io_ty, ops),
            ctx.alloc_tile_typed(&format!("{key}__arn_r"), 1, cols, io_dt, &io_ty, ops),
            ctx.alloc_tile_typed(&format!("{key}__arn_o"), 1, cols, io_dt, &io_ty, ops),
            ctx.alloc_tile_typed(&format!("{key}__arn_w"), 1, cols, io_dt, &io_ty, ops),
        )
    };
    let sum = ctx.alloc_tile_rowreduce(&format!("{key}__arn_sum"), 1, "f32", ops);
    let mean = ctx.alloc_tile_rowreduce_rowmajor(&format!("{key}__arn_mean"), 1, "f32", ops);
    let meps = ctx.alloc_tile_rowreduce_rowmajor(&format!("{key}__arn_meps"), 1, "f32", ops);
    let sqrtv = ctx.alloc_tile_rowreduce_rowmajor(&format!("{key}__arn_sqrt"), 1, "f32", ops);
    let inv = ctx.alloc_tile_rowreduce_rowmajor(&format!("{key}__arn_inv"), 1, "f32", ops);

    // Weight: loaded and widened ONCE, resident across every row.
    let tv_w = ctx.get_or_make_tv(&w_gm, 1, cols, io_dt, ops);
    let pv_w = ctx.make_pv_at(&tv_w, 1, cols, io_dt, 0, 0, ops);
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})",
        pv_w, ptv_io, t_w, io_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    if !is_f32 {
        // In f32 mode t_w IS wf (aliased above), so the load already landed in
        // the right tile and a move here would be a self-op.
        ops.push(format!(
            "pto.tcvt ins({} : {}) outs({} : {})",
            t_w, io_ty, wf, f32_ty
        ));
        ops.push("pto.barrier <PIPE_ALL>".to_string());
    }

    let tv_x = ctx.get_or_make_tv(&x_gm, rows, cols, io_dt, ops);
    let tv_r = ctx.get_or_make_tv(&r_gm, rows, cols, io_dt, ops);
    let tv_o = ctx.get_or_make_tv(&o_gm, rows, cols, io_dt, ops);
    let tv_ro = ctx.get_or_make_tv(&ro_gm, rows, cols, io_dt, ops);

    let bi64 = ctx.fresh_ssa();
    let bn64 = ctx.fresh_ssa();
    let bi = ctx.fresh_ssa();
    let bn = ctx.fresh_ssa();
    ops.push(format!("{} = \"pto.get_block_idx\"() : () -> i64", bi64));
    ops.push(format!("{} = \"pto.get_block_num\"() : () -> i64", bn64));
    ops.push(format!("{} = arith.index_cast {} : i64 to index", bi, bi64));
    ops.push(format!("{} = arith.index_cast {} : i64 to index", bn, bn64));
    let bn_safe = ctx.fresh_ssa();
    ops.push(format!("{} = arith.maxui {}, %c1 : index", bn_safe, bn));
    ops.push(format!(
        "scf.for %arnrow = {} to %c{} step {} {{",
        bi, rows, bn_safe
    ));

    let mut load_row = |tv: &str, tile: &str, ops: &mut Vec<String>, ctx: &mut PtoContext| {
        let pv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [%arnrow, %c0], sizes = [%c1, %c{}] : {} -> {}",
            pv, tv, cols, tv_io_ty, ptv_io
        ));
        ops.push(format!(
            "  pto.tload ins({} : {}) outs({} : {})",
            pv, ptv_io, tile, io_ty
        ));
    };
    load_row(&tv_x, &t_x, ops, ctx);
    load_row(&tv_r, &t_r, ops, ctx);
    ops.push("  pto.barrier <PIPE_ALL>".to_string());

    // s = x + residual, widened to f32 for the reduction.
    if is_f32 {
        ops.push(format!(
            "  pto.tadd ins({}, {} : {}, {}) outs({} : {})",
            t_x, t_r, io_ty, io_ty, s, f32_ty
        ));
    } else {
        ops.push(format!(
            "  pto.tcvt ins({} : {}) outs({} : {})",
            t_x, io_ty, tmp_a, f32_ty
        ));
        ops.push(format!(
            "  pto.tcvt ins({} : {}) outs({} : {})",
            t_r, io_ty, tmp_b, f32_ty
        ));
        ops.push("  pto.barrier <PIPE_ALL>".to_string());
        ops.push(format!(
            "  pto.tadd ins({}, {} : {}, {}) outs({} : {})",
            tmp_a, tmp_b, f32_ty, f32_ty, s, f32_ty
        ));
    }
    ops.push("  pto.barrier <PIPE_ALL>".to_string());

    // The NEW residual is s, written back before it is consumed by the norm.
    let store_row = |tv: &str, tile: &str, ops: &mut Vec<String>, ctx: &mut PtoContext| {
        let pv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [%arnrow, %c0], sizes = [%c1, %c{}] : {} -> {}",
            pv, tv, cols, tv_io_ty, ptv_io
        ));
        ops.push(format!(
            "  pto.tstore ins({} : {}) outs({} : {})",
            tile, io_ty, pv, ptv_io
        ));
    };
    if is_f32 {
        store_row(&tv_ro, &s, ops, ctx);
    } else {
        ops.push(format!(
            "  pto.tcvt ins({} : {}) outs({} : {})",
            s, f32_ty, t_o, io_ty
        ));
        ops.push("  pto.barrier <PIPE_ALL>".to_string());
        store_row(&tv_ro, &t_o, ops, ctx);
    }
    ops.push("  pto.barrier <PIPE_ALL>".to_string());

    // rms(s): identical chain to translate_rms_norm_rows_f32, on the sum.
    ops.push(format!(
        "  pto.tmul ins({0}, {0} : {1}, {1}) outs({2} : {1})",
        s, f32_ty, tmp_a
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
        tmp_a, tmp_b, f32_ty, f32_ty, sum, cm_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        sum, c_inv_cols, cm_ty, mean, rr_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tadds ins({}, {} : {}, f32) outs({} : {})",
        mean, c_eps, rr_ty, meps, rr_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tsqrt ins({} : {}) outs({} : {})",
        meps, rr_ty, sqrtv, rr_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.trecip ins({} : {}) outs({} : {})",
        sqrtv, rr_ty, inv, rr_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.trowexpand ins({} : {}) outs({} : {})",
        inv, rr_ty, tmp_a, f32_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        s, tmp_a, f32_ty, f32_ty, tmp_b, f32_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        tmp_b, wf, f32_ty, f32_ty, tmp_a, f32_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    if is_f32 {
        store_row(&tv_o, &tmp_a, ops, ctx);
    } else {
        ops.push(format!(
            "  pto.tcvt ins({} : {}) outs({} : {})",
            tmp_a, f32_ty, t_o, io_ty
        ));
        ops.push("  pto.barrier <PIPE_ALL>".to_string());
        store_row(&tv_o, &t_o, ops, ctx);
    }
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push("}".to_string());

    if !barriers {
        let kept: Vec<String> = ops
            .drain(ops_start..)
            .filter(|op| !op.trim_start().starts_with("pto.barrier"))
            .collect();
        ops.extend(kept);
    }

    Ok(())
}

/// `llvm.call @__tile_swiglu_quant_rows(%g, %u, %y, %s, %rows, %cols[, %barriers])
///   : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32[, i32]) -> ()`
///
/// The vector half of the w8a8 grouped-GEMM chain, with the row loop IN-KERNEL:
/// per row, `y = quantise(silu(g) * u)` with a per-row (per-token) int8 scale.
/// g/u are GM `[rows × cols]` f16 (the cube half's f16 output), y is GM
/// `[rows × cols]` si8, and s is GM `[rows × cols]` f32 carrying the row's
/// scale broadcast across the row — the same layout the rows=1 kernel wrote,
/// so consumers do not change.
///
/// WHY THIS EXISTS. The rows=1 kernel (`gmm_swiglu_quant_<I>`) fills a single
/// row, so chaining it after the M-row cube half needed M launches. Measured on
/// 910c at M=16, K=4096, I=2048: cube ×2 = 73.3 µs but vec ×16 = 588.1 µs, i.e.
/// **89% of the chain**, with per-launch cost 36.8 µs implied against 36.4 µs
/// measured for one launch — strictly linear in launch count, so it was launch
/// overhead rather than arithmetic. For scale, one such launch costs about what
/// `torch_npu.npu_grouped_matmul_swiglu_quant` spends on the ENTIRE fused M=16
/// op (33.8 µs), which is why fusion and launch count are the lever here and
/// FLOPs are not.
///
/// Core b handles rows b, b+blockDim, … so one launch with
/// blockDim = min(rows, 48) replaces the host loop, exactly as
/// `translate_rms_norm_rows_f32` does. The stride is clamped with `arith.maxui`
/// for the same reason: a zero step never terminates and reads on device as
/// "the aicore execution times out".
///
/// `barriers` (optional 7th arg, default 1) mirrors the rms_norm_rows option:
/// 1 emits an explicit `pto.barrier <PIPE_ALL>` after every chain op; 0 elides
/// them and relies on ptoas `--enable-insert-sync`.
fn translate_swiglu_quant_rows(
    line: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("swiglu_quant_rows: cannot parse args in: {}", line))?;
    let g_gm = args.first().ok_or("swiglu_quant_rows: missing gate")?.trim().to_string();
    let u_gm = args.get(1).ok_or("swiglu_quant_rows: missing up")?.trim().to_string();
    let y_gm = args.get(2).ok_or("swiglu_quant_rows: missing y out")?.trim().to_string();
    let s_gm = args.get(3).ok_or("swiglu_quant_rows: missing scale out")?.trim().to_string();
    let rows = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));
    let barriers = args
        .get(6)
        .map(|s| ctx.resolve_const(s.as_str()))
        .unwrap_or(1)
        != 0;
    if rows == 0 || cols == 0 {
        return Err(format!(
            "swiglu_quant_rows: rows/cols must be compile-time constants: {}",
            line
        ));
    }
    ctx.use_size(0);
    ctx.use_size(1);
    ctx.use_size(rows);
    ctx.use_size(cols);
    let ops_start = ops.len();

    let f32_ty = tile_buf_type(1, cols, "f32");
    let f16_ty = tile_buf_type(1, cols, "f16");
    let i8_ty = tile_buf_type(1, cols, "si8");
    let cm_ty = tile_buf_type_rowreduce(1, "f32");
    let rr_ty = tile_buf_type_rowreduce_rowmajor(1, "f32");
    let ptv_f16 = ptv_type(1, cols, "f16");
    // GM side uses `i8` while the tile buffer stays `si8` — the convention the
    // device-proven rows=1 kernel emits. Mixing them makes ptoas reject the
    // module ("%arg2 expects different type than prior uses").
    let ptv_i8 = ptv_type(1, cols, "i8");
    let ptv_f32 = ptv_type(1, cols, "f32");
    let tv_f16_ty = tv_type(rows, cols, "f16");
    let tv_i8_ty = tv_type(rows, cols, "i8");
    let tv_f32_ty = tv_type(rows, cols, "f32");

    let c_neg1 = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant -1.0 : f32", c_neg1));
    let c_one = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 1.0 : f32", c_one));
    // Per-token int8 scale = rowmax(|a|) / 127, folded into one tmuls.
    let c_inv127 = ctx.fresh_ssa();
    ops.push(format!(
        "{} = arith.constant {} : f32",
        c_inv127,
        format_f32_decimal(1.0_f32 / 127.0_f32)
    ));

    let key = ctx.fresh_ssa();
    // Chain tiles: allocated once (ptoas allocation is static), reused per row.
    let t_g16 = ctx.alloc_tile_typed(&format!("{key}__sq_g16"), 1, cols, "f16", &f16_ty, ops);
    let t_u16 = ctx.alloc_tile_typed(&format!("{key}__sq_u16"), 1, cols, "f16", &f16_ty, ops);
    let t_g = ctx.alloc_tile(&format!("{key}__sq_g"), 1, cols, "f32", ops);
    let t_u = ctx.alloc_tile(&format!("{key}__sq_u"), 1, cols, "f32", ops);
    // TWO pooled f32 temporaries, not one per chain step. Giving each step its
    // own tile needs 11 x cols x 4 B live at once, which at cols=2048 overruns
    // UB and faults on device as "VEC instruction error: the ub address out of
    // bounds" (507035, vector core exception) — measured, not theorised. Every
    // temporary here is dead after its single consumer, so the chain
    // ping-pongs between tmp_a and tmp_b; each op reads one and writes the
    // other, so no op ever reads a buffer it is writing:
    //   neg=a  exp=b  oplus=a  silu=b  acc=a  abs=b  maxb=b  div=b
    // `scale` is separate because it must survive to the store.
    let tmp_a = ctx.alloc_tile(&format!("{key}__sq_tmp_a"), 1, cols, "f32", ops);
    let tmp_b = ctx.alloc_tile(&format!("{key}__sq_tmp_b"), 1, cols, "f32", ops);
    let mx = ctx.alloc_tile_rowreduce(&format!("{key}__sq_max"), 1, "f32", ops);
    let mx_rr = ctx.alloc_tile_rowreduce_rowmajor(&format!("{key}__sq_max_rr"), 1, "f32", ops);
    let scale = ctx.alloc_tile(&format!("{key}__sq_scale"), 1, cols, "f32", ops);
    let qf16 = ctx.alloc_tile_typed(&format!("{key}__sq_qf16"), 1, cols, "f16", &f16_ty, ops);
    let t_y = ctx.alloc_tile_typed(&format!("{key}__sq_y"), 1, cols, "si8", &i8_ty, ops);
    let (neg, ex, oplus, sil, acc, absv, mxb, dv) = (
        &tmp_a, &tmp_b, &tmp_a, &tmp_b, &tmp_a, &tmp_b, &tmp_b, &tmp_b,
    );

    let tv_g = ctx.get_or_make_tv(&g_gm, rows, cols, "f16", ops);
    let tv_u = ctx.get_or_make_tv(&u_gm, rows, cols, "f16", ops);
    let tv_y = ctx.get_or_make_tv(&y_gm, rows, cols, "i8", ops);
    let tv_s = ctx.get_or_make_tv(&s_gm, rows, cols, "f32", ops);

    let bi64 = ctx.fresh_ssa();
    let bn64 = ctx.fresh_ssa();
    let bi = ctx.fresh_ssa();
    let bn = ctx.fresh_ssa();
    ops.push(format!("{} = \"pto.get_block_idx\"() : () -> i64", bi64));
    ops.push(format!("{} = \"pto.get_block_num\"() : () -> i64", bn64));
    ops.push(format!("{} = arith.index_cast {} : i64 to index", bi, bi64));
    ops.push(format!("{} = arith.index_cast {} : i64 to index", bn, bn64));
    let bn_safe = ctx.fresh_ssa();
    ops.push(format!("{} = arith.maxui {}, %c1 : index", bn_safe, bn));
    ops.push(format!(
        "scf.for %sqrow = {} to %c{} step {} {{",
        bi, rows, bn_safe
    ));

    // Load this row's gate/up (f16, as the cube half writes them).
    let pv_g = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [%sqrow, %c0], sizes = [%c1, %c{}] : {} -> {}",
        pv_g, tv_g, cols, tv_f16_ty, ptv_f16
    ));
    ops.push(format!(
        "  pto.tload ins({} : {}) outs({} : {})",
        pv_g, ptv_f16, t_g16, f16_ty
    ));
    let pv_u = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [%sqrow, %c0], sizes = [%c1, %c{}] : {} -> {}",
        pv_u, tv_u, cols, tv_f16_ty, ptv_f16
    ));
    ops.push(format!(
        "  pto.tload ins({} : {}) outs({} : {})",
        pv_u, ptv_f16, t_u16, f16_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tcvt ins({} : {}) outs({} : {})",
        t_g16, f16_ty, t_g, f32_ty
    ));
    ops.push(format!(
        "  pto.tcvt ins({} : {}) outs({} : {})",
        t_u16, f16_ty, t_u, f32_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    // silu(g) = g / (1 + exp(-g)) — same decomposition as translate_silu.
    ops.push(format!(
        "  pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        t_g, c_neg1, f32_ty, neg, f32_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.texp ins({} : {}) outs({} : {})",
        neg, f32_ty, ex, f32_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tadds ins({}, {} : {}, f32) outs({} : {})",
        ex, c_one, f32_ty, oplus, f32_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tdiv ins({}, {} : {}, {}) outs({} : {})",
        t_g, oplus, f32_ty, f32_ty, sil, f32_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        sil, t_u, f32_ty, f32_ty, acc, f32_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    // Per-row absmax: abs → trowmax → bridge to row_major → broadcast.
    // The col_major reduce cannot feed trowexpand directly and ptoas rejects
    // tmaxs with a tile operand, so the identity tmuls bridge is required.
    ops.push(format!(
        "  pto.tabs ins({} : {}) outs({} : {})",
        acc, f32_ty, absv, f32_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    let tmp_ssa = ctx.alloc_tile(&format!("{key}__tmp"), 1, cols, "f32", ops);
    ops.push(format!(
        "  pto.trowmax ins({}, {} : {}, {}) outs({} : {})",
        absv, tmp_ssa, f32_ty, f32_ty, mx, cm_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        mx, c_one, cm_ty, mx_rr, rr_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.trowexpand ins({} : {}) outs({} : {})",
        mx_rr, rr_ty, mxb, f32_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        mxb, c_inv127, f32_ty, scale, f32_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    // quantise: rint(a / scale) → si8, via f16 (there is NO f32→s8 vconv on
    // a2a3; a direct f32→si8 tcvt compiles and then misbehaves on device).
    ops.push(format!(
        "  pto.tdiv ins({}, {} : {}, {}) outs({} : {})",
        acc, scale, f32_ty, f32_ty, dv, f32_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tcvt ins({} {{sat_mode = #pto<saturation_mode ON>}} : {}) outs({} : {})",
        dv, f32_ty, qf16, f16_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push(format!(
        "  pto.tcvt ins({} {{sat_mode = #pto<saturation_mode ON>}} : {}) outs({} : {})",
        qf16, f16_ty, t_y, i8_ty
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    let pv_y = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [%sqrow, %c0], sizes = [%c1, %c{}] : {} -> {}",
        pv_y, tv_y, cols, tv_i8_ty, ptv_i8
    ));
    ops.push(format!(
        "  pto.tstore ins({} : {}) outs({} : {})",
        t_y, i8_ty, pv_y, ptv_i8
    ));
    let pv_s = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [%sqrow, %c0], sizes = [%c1, %c{}] : {} -> {}",
        pv_s, tv_s, cols, tv_f32_ty, ptv_f32
    ));
    ops.push(format!(
        "  pto.tstore ins({} : {}) outs({} : {})",
        scale, f32_ty, pv_s, ptv_f32
    ));
    ops.push("  pto.barrier <PIPE_ALL>".to_string());
    ops.push("}".to_string());

    if !barriers {
        let kept: Vec<String> = ops
            .drain(ops_start..)
            .filter(|op| !op.trim_start().starts_with("pto.barrier"))
            .collect();
        ops.extend(kept);
    }

    Ok(())
}

// ---------------------------------------------------------------------------
// Rotary Position Embedding (RoPE)
// ---------------------------------------------------------------------------

/// Rotary embedding, halves convention — the one rope form that actually
/// rotates.
///
/// `llvm.call @__tile_rope_halves_f32(%x, %cs, %sn, %o, %rows, %cols)` -> void.
/// Pointer-in/pointer-out like the matvec intrinsics, NOT tile-returning: the
/// result is two halves and there is no way to weave two tiles into one on a2a3
/// (see the plan's re-interleave notes), so each half is stored to its own
/// contiguous slice of `%o` instead.
///
///   h  = cols / 2
///   x1 = x[0..h),  x2 = x[h..cols)
///   o[0..h)    = x1*cos - x2*sin
///   o[h..cols) = x2*cos + x1*sin
///
/// `cs` and `sn` are GM pointers to `h` floats each, precomputed by the host —
/// PTO has no sin/cos, and the angles depend only on position and layer, never on
/// the activation, exactly like the quantisation scales. **The inverse rotation
/// needs no separate kernel: negate the host's sin table.** The reference is
/// literally `sin_sign = inverse ? -1.0f : 1.0f`.
///
/// This is the HALVES pairing, `(x_lo, x_hi)`. DS4-Flash rotates ADJACENT pairs,
/// so its weights must be permuted once at load time to run the rotary tail in
/// the deinterleaved domain — the layout choice is recorded in the plan. Doing it
/// the other way round, weaving lanes back at runtime, is closed: TLOAD refuses
/// strided views and TSTORE silently ignores them.
///
/// Lowering mirrors `benchmarks/ds4flash_layer_runner/rrope.pto`, which was
/// validated on this silicon by hand; the point of this function is that the
/// sequence now comes from codegen.
/// Bitwise op with an immediate on an si8 tile: `pto.tands` / `pto.tshrs` /
/// `pto.tshls`.
///
/// `%r = llvm.call @__tile_ands_i8(%c0, %src, %imm, %rows, %cols)`
///
/// These exist for the in-kernel 4-bit unpack. MXFP4 stores two weights per byte, so
/// a block of 32 arrives as 16 bytes and separating them is a mask and a shift. The
/// a2a3 ISA has `TANDS_IMPL`, `TSHRS_IMPL` and `TSHLS_IMPL`; the emitter had no
/// integer bitwise op at all before this, which is why the unpack was blocked.
///
/// The tile is **si8**, not an unsigned type — `ui8` is not in the emitter's dtype
/// vocabulary. That makes `>>` an ARITHMETIC shift which sign-extends, so the high
/// nibble must be recovered as `tands(tshrs(x, 4), 0x0F)`: the mask discards whatever
/// the shift extended. The low nibble is a single `tands(x, 0x0F)` and is unaffected.
fn translate_bitwise_imm_i8(
    line: &str,
    op: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("{}: no result SSA in: {}", op, line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("{}: cannot parse args in: {}", op, line))?;
    if args.len() < 5 {
        return Err(format!(
            "{}: expected (dst, src, imm, rows, cols), got {} args",
            op,
            args.len()
        ));
    }
    let src_ssa = args[1].trim();
    let imm = ctx.resolve_const(args[2].trim());
    let rows = ctx.resolve_const(args[3].trim());
    let cols = ctx.resolve_const(args[4].trim());
    let src = ctx
        .get_tile(src_ssa)
        .cloned()
        .ok_or_else(|| format!("{}: unknown tile {}", op, src_ssa))?;
    // Take the dtype from the SOURCE tile rather than assuming one. The load path
    // declares `i8` where this originally hardcoded `si8`, and ptoas rejects the
    // mismatch with "expects different type than prior uses" — pointing at the
    // operand, not at the assumption.
    let dt = src.dtype.clone();
    // A2/A3 constrains the two op families to DIFFERENT lane widths, and they
    // overlap only at i16. Measured from ptoas:
    //   'pto.tands' expects src, scalar and dst element type to be i8/i16
    //   'pto.tshrs' expects src and dst element type to be i16/i32
    // So a nibble split — which needs both — must run on i16 lanes; see
    // `emit_widen_i8_i16`. Refuse here naming the constraint, rather than emitting
    // a shift the vendor rejects with a message that points at the operand instead
    // of the cause.
    if op != "pto.tands" && (dt == "i8" || dt == "si8" || dt == "ui8") {
        return Err(format!(
            "{}: A2/A3 requires i16/i32 element type for shifts, got {}. Widen the \
             packed bytes to i16 first (emit_widen_i8_i16) — i16 rather than i32 \
             because tands accepts only i8/i16, so i16 is the only width both the \
             shift and the mask accept.",
            op, dt
        ));
    }
    let ty = tile_buf_type(rows, cols, &dt);
    let c = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant {} : {}", c, imm, dt));
    let dst = ctx.alloc_tile(&result_ssa, rows, cols, &dt, ops);
    ops.push(format!(
        "{} ins({}, {} : {}, {}) outs({} : {})",
        op, src.ssa, c, ty, dt, dst, ty
    ));
    Ok(())
}

/// Widen packed 8-bit lanes to i16 lanes, one lane per byte.
///
/// i16 is the only width that serves BOTH halves of a nibble split. ptoas reports
/// `'pto.tands' op expects A2/A3 tands src, scalar, and dst element type to be
/// i8/i16` and `'pto.tshrs' op expects ... to be i16/i32`, so the mask wants ≤16
/// bits, the shift wants ≥16, and only i16 satisfies both. (An i32 lane compiles
/// for the shift and is then rejected at the mask — the reason this widens to 16
/// and not 32.)
///
/// PTO has no direct i8→i16 convert, and `pto.tcast` is NOT one: it reinterprets
/// the dtype, so it would repack two bytes into a single lane. But f16 bridges it
/// with steps already device-verified elsewhere in this file — si8→f16 is the q8_0
/// matvec's dequant, and the f16↔integer convert is the sin/cos quadrant split.
/// The bridge is exact because every 8-bit value is an integer below 2048, where
/// f16 is exact.
///
/// Either extension gives the correct nibbles, so this does not depend on how the
/// vendor treats the sign. Sign-extended, byte 0xF3 becomes -13, and
/// `-13 & 0xF == 3` with `(-13 >> 4) & 0xF == 15`. Zero-extended it becomes 243,
/// and `243 & 0xF == 3` with `243 >> 4 == 15`. Both are the correct UNSIGNED
/// nibbles — provided the mask is applied AFTER the shift, which is why the
/// caller must not reorder them.
fn emit_widen_i8_i16(
    src: &str,
    src_dt: &str,
    rows: u32,
    cols: u32,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> String {
    let t_src = tile_buf_type(rows, cols, src_dt);
    let t_f16 = tile_buf_type(rows, cols, "f16");
    let t_i16 = tile_buf_type(rows, cols, "i16");
    let h = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", h, t_f16));
    ops.push(format!(
        "pto.tcvt ins({} : {}) outs({} : {})  // {} -> f16",
        src, t_src, h, t_f16, src_dt
    ));
    let w = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", w, t_i16));
    ops.push(format!(
        "pto.tcvt ins({} : {}) outs({} : {})  // f16 -> i16 (byte widened to lane)",
        h, t_f16, w, t_i16
    ));
    w
}

/// 4-bit nibble unpack: `(qs & 0x0F)` or `((qs >> 4) & 0x0F)`, returned as f32.
///
/// This replaces a stub that emitted a `pto.tmov` passthrough and a COMMENT
/// claiming the mask semantics, so the intrinsic compiled while performing no
/// mask or shift at all — a kernel calling it silently received whole unmasked
/// bytes. The shift runs on the widened i32 lanes because A2/A3 rejects shifts on
/// 8-bit lanes (see `translate_bitwise_imm_i8`).
fn translate_unpack_q4_pto(
    line: &str,
    hi: bool,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let name = if hi { "unpack_q4_hi" } else { "unpack_q4_lo" };
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("{}: no result SSA in: {}", name, line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("{}: cannot parse args in: {}", name, line))?;
    if args.len() < 4 {
        return Err(format!(
            "{}: expected (dst, src, rows, cols), got {} args",
            name,
            args.len()
        ));
    }
    let src_ssa = args[1].trim();
    let rows = ctx.resolve_const(args[2].trim());
    let cols = ctx.resolve_const(args[3].trim());
    let src = ctx
        .get_tile(src_ssa)
        .cloned()
        .ok_or_else(|| format!("{}: unknown tile {}", name, src_ssa))?;
    let out = ctx.alloc_tile(&result_ssa, rows, cols, "f32", ops);
    emit_unpack_nibble(&src.ssa, &src.dtype, rows, cols, hi, &out, ctx, ops)
}

/// Core of the nibble unpack: writes the f32 nibble of `src` into the ALREADY
/// ALLOCATED f32 tile `out`. Split out from the intrinsic so the packed matvec can
/// call it inside its reduction loop without going through a call line.
fn emit_unpack_nibble(
    src_ssa: &str,
    src_dt: &str,
    rows: u32,
    cols: u32,
    hi: bool,
    out: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let name = if hi { "unpack_q4_hi" } else { "unpack_q4_lo" };
    let dt = src_dt.to_string();
    if !matches!(dt.as_str(), "i8" | "si8" | "u8" | "ui8") {
        return Err(format!(
            "{}: source must be an 8-bit packed tile, got {}",
            name, dt
        ));
    }
    ops.push(format!(
        "// --- {}: {}x{} packed {} -> f32 nibble in [0,15] ---",
        name, rows, cols, dt
    ));
    let w = emit_widen_i8_i16(src_ssa, &dt, rows, cols, ctx, ops);
    let t_i16 = tile_buf_type(rows, cols, "i16");
    // Shift FIRST, mask AFTER — the order is what makes either extension correct.
    let shifted = if hi {
        let c4 = ctx.fresh_ssa();
        ops.push(format!("{} = arith.constant 4 : i16", c4));
        let s = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", s, t_i16));
        ops.push(format!(
            "pto.tshrs ins({}, {} : {}, i16) outs({} : {})",
            w, c4, t_i16, s, t_i16
        ));
        s
    } else {
        w
    };
    let c15 = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 15 : i16", c15));
    let masked = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", masked, t_i16));
    ops.push(format!(
        "pto.tands ins({}, {} : {}, i16) outs({} : {})",
        shifted, c15, t_i16, masked, t_i16
    ));
    // Back to f32 through f16. The nibble is in [0,15], so both converts are exact.
    let t_f16 = tile_buf_type(rows, cols, "f16");
    let nh = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", nh, t_f16));
    ops.push(format!(
        "pto.tcvt ins({} : {}) outs({} : {})  // nibble i16 -> f16",
        masked, t_i16, nh, t_f16
    ));
    ops.push(format!(
        "pto.tcvt ins({} : {}) outs({} : {})  // nibble f16 -> f32",
        nh,
        t_f16,
        out,
        tile_buf_type(rows, cols, "f32")
    ));
    Ok(())
}

/// MXFP4 code -> value, as the DOUBLED integer the folded matvec wants.
///
/// Input is a 4-bit code in `[0, 15]` as f32 (what `translate_unpack_q4_pto`
/// produces); output is `2 * MXFP4[code]`, which is exactly the int8 the host
/// currently precomputes — see `__tile_mul_mv_id_mxfp4_f32`, which folds MXFP4 into
/// int8 times half-scale. Halving the scale is the caller's job, unchanged.
///
/// There is no lookup table here, because on this ISA there is nowhere to put one.
/// `pto.tgatherb` is a 32-byte BLOCK gather — one offset per 8 f32 lanes, measured
/// on device — so it cannot index a 16-entry table per lane, and `pto.tgather` is
/// only the mask-pattern form. Native MXFP4 (`pto.tgemv.mx`, `f4e2m1x2`) is a5-only
/// and this is a3.
///
/// So the table is evaluated arithmetically instead, which is possible because the
/// doubled magnitudes {0,1,2,3,4,6,8,12} are PIECEWISE LINEAR in the magnitude code
/// with breakpoints at 4 and 6:
///
/// ```text
/// f(n) = n + relu(n - 4) + 2 * relu(n - 6)      exact for n = 0..7
/// ```
///
/// That is 15 elementwise ops with no `exp`, no select and no gather, and every op
/// family used here is already exercised elsewhere in this file. It is exact rather
/// than approximate: every intermediate is a small integer held in f32.
fn translate_mxfp4_value_pto(
    line: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("mxfp4_value: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("mxfp4_value: cannot parse args in: {}", line))?;
    if args.len() < 4 {
        return Err(format!(
            "mxfp4_value: expected (dst, code, rows, cols), got {} args",
            args.len()
        ));
    }
    let src_ssa = args[1].trim();
    let rows = ctx.resolve_const(args[2].trim());
    let cols = ctx.resolve_const(args[3].trim());
    let src = ctx
        .get_tile(src_ssa)
        .cloned()
        .ok_or_else(|| format!("mxfp4_value: unknown tile {}", src_ssa))?;
    if src.dtype != "f32" {
        return Err(format!(
            "mxfp4_value: code tile must be f32 in [0,15], got {}",
            src.dtype
        ));
    }
    let out = ctx.alloc_tile(&result_ssa, rows, cols, "f32", ops);
    emit_mxfp4_value(&src.ssa, rows, cols, &out, ctx, ops);
    Ok(())
}

/// Core of the code->value transform: writes `2 * MXFP4[code]` into the ALREADY
/// ALLOCATED f32 tile `out`. See `translate_mxfp4_value_pto` for why this is
/// arithmetic rather than a lookup.
fn emit_mxfp4_value(
    src_ssa: &str,
    rows: u32,
    cols: u32,
    out: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) {
    emit_mxfp4_value_dt(src_ssa, rows, cols, out, "f32", ctx, ops)
}

/// As `emit_mxfp4_value`, on either `f32` or `i16` lanes.
///
/// Every value in the construction is a small integer -- the code is in `[0,15]`, the
/// magnitude in `[0,12]` and the result in `[-12,12]` -- so i16 holds all of it exactly
/// and gives DOUBLE the lanes per vector op. That matters: the packed matvec is
/// vector-bound, not memory-bound, as the A/B against the host-expanded int8 path
/// showed, so halving the transform's lane cost is the direct lever on its throughput.
///
/// All six ops used here (`tadds`, `tmaxs`, `tmins`, `tmuls`, `tadd`, `tmul`) are
/// accepted on i16 by ptoas on a3 -- measured, since nothing else in this file had
/// exercised i16 arithmetic.
fn emit_mxfp4_value_dt(
    src_ssa: &str,
    rows: u32,
    cols: u32,
    out: &str,
    dt: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) {
    let ty = tile_buf_type(rows, cols, dt);
    // f32 wants "-7.0", i16 wants "-7"; a float literal on an integer lane is a parse
    // error, so the suffix is chosen from the dtype rather than hardcoded.
    let f = |v: i32| -> String {
        if dt == "f32" {
            format!("{}.0", v)
        } else {
            format!("{}", v)
        }
    };
    ops.push(format!(
        "// --- mxfp4 code -> 2*value, {}x{} {} (piecewise-linear, no LUT) ---",
        rows, cols, dt
    ));
    // Scalar-immediate op: dst = op(src, imm). The scalar must be an SSA value —
    // ptoas rejects a literal in the operand list with "expected SSA operand".
    let sc = |op: &str, a: &str, imm: &str, ctx: &mut PtoContext, ops: &mut Vec<String>| {
        let c = ctx.fresh_ssa();
        ops.push(format!("{} = arith.constant {} : {}", c, imm, dt));
        let d = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", d, ty));
        ops.push(format!(
            "{} ins({}, {} : {}, {}) outs({} : {})",
            op, a, c, ty, dt, d, ty
        ));
        d
    };
    // Tile-tile op: dst = op(a, b).
    let tt = |op: &str, a: &str, b: &str, ctx: &mut PtoContext, ops: &mut Vec<String>| {
        let d = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", d, ty));
        ops.push(format!(
            "{} ins({}, {} : {}, {}) outs({} : {})",
            op, a, b, ty, ty, d, ty
        ));
        d
    };

    // Sign bit and magnitude code. On INTEGER lanes these are what they actually are —
    // `n = c & 7` and `s = c >> 3` — which is two ops. On f32 there are no bitwise ops,
    // so the same two values have to be emulated arithmetically in five:
    // `s = min(relu(c-7), 1)` and `n = c - 8s`. (`floor` would be the natural spelling
    // for the sign but has no tile form here: the op list carries `pto.floor`, not a
    // `tfloor`.) Both branches produce identical values for every code in [0,15].
    let (s, n) = if dt == "f32" {
        let s = sc("pto.tadds", src_ssa, &f(-7), ctx, ops);
        let s = sc("pto.tmaxs", &s, &f(0), ctx, ops);
        let s = sc("pto.tmins", &s, &f(1), ctx, ops);
        let neg8s = sc("pto.tmuls", &s, &f(-8), ctx, ops);
        let n = tt("pto.tadd", src_ssa, &neg8s, ctx, ops);
        (s, n)
    } else {
        let n = sc("pto.tands", src_ssa, &f(7), ctx, ops);
        let s = sc("pto.tshrs", src_ssa, &f(3), ctx, ops);
        (s, n)
    };
    // f(n) = n + relu(n-4) + 2*relu(n-6).
    let a = sc("pto.tadds", &n, &f(-4), ctx, ops);
    let a = sc("pto.tmaxs", &a, &f(0), ctx, ops);
    let b = sc("pto.tadds", &n, &f(-6), ctx, ops);
    let b = sc("pto.tmaxs", &b, &f(0), ctx, ops);
    let v = tt("pto.tadd", &n, &a, ctx, ops);
    let v = tt("pto.tadd", &v, &b, ctx, ops);
    let v = tt("pto.tadd", &v, &b, ctx, ops);
    // Sign-magnitude, not two's complement: MXFP4 code 8 is -0, not -8.
    let sf = sc("pto.tmuls", &s, &f(-2), ctx, ops);
    let sf = sc("pto.tadds", &sf, &f(1), ctx, ops);
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        v, sf, ty, ty, out, ty
    ));
}

fn translate_rope_halves_pto(
    line: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("rope_halves: cannot parse args in: {}", line))?;
    if args.len() < 6 {
        return Err(format!(
            "rope_halves: expected (x, cs, sn, o, rows, cols), got {} args: {}",
            args.len(),
            line
        ));
    }
    let x_arg = args[0].trim();
    let cs_arg = args[1].trim();
    let sn_arg = args[2].trim();
    let o_arg = args[3].trim();
    let rows = ctx.resolve_const(args[4].trim());
    let cols = ctx.resolve_const(args[5].trim());

    if rows != 1 {
        return Err(format!(
            "rope_halves: rows must be 1 (one head per launch; the host offsets \
             into the head and the tail, as it does for attention and the output \
             projection groups), got {}",
            rows
        ));
    }
    if cols == 0 || cols % 2 != 0 {
        return Err(format!("rope_halves: cols must be even and non-zero, got {}", cols));
    }
    let h = cols / 2;
    // A row_major none_box tile needs 32-byte-aligned rows, so a half of h f32
    // values needs h % 8 == 0. Refuse here with the reason rather than letting
    // ptoas report a byte count the caller cannot act on.
    if h % 8 != 0 {
        return Err(format!(
            "rope_halves: cols/2 = {} must be a multiple of 8 — a row_major \
             none_box tile requires 32-byte-aligned rows, so each half must be a \
             whole number of 32-byte blocks. cols={} gives a {}-float half.",
            h, cols, h
        ));
    }

    let x_gm = resolve_gm_name(&ctx.resolve_ptr(x_arg), func);
    let cs_gm = resolve_gm_name(&ctx.resolve_ptr(cs_arg), func);
    let sn_gm = resolve_gm_name(&ctx.resolve_ptr(sn_arg), func);
    let o_gm = resolve_gm_name(&ctx.resolve_ptr(o_arg), func);

    let ty = tile_buf_type(1, h, "f32");
    let ptv = ptv_type(1, h, "f32");

    ops.push(format!(
        "// --- rope (halves): o[0..{h}) = x1*cos - x2*sin, o[{h}..{cols}) = x2*cos + x1*sin ---",
        h = h,
        cols = cols
    ));

    // x split into two contiguous halves. Contiguous only — a strided view would
    // be rejected on load and silently ignored on store.
    let xtv = ctx.get_or_make_tv(&x_gm, 1, cols, "f32", ops);
    let x1pv = ctx.make_pv_at(&xtv, 1, h, "f32", 0, 0, ops);
    let x2pv = ctx.make_pv_at(&xtv, 1, h, "f32", 0, h, ops);
    let x1 = ctx.alloc_tile(&format!("{}__rope_x1", x_arg), 1, h, "f32", ops);
    let x2 = ctx.alloc_tile(&format!("{}__rope_x2", x_arg), 1, h, "f32", ops);
    ops.push(format!("pto.tload ins({} : {}) outs({} : {})  // x_lo", x1pv, ptv, x1, ty));
    ops.push(format!("pto.tload ins({} : {}) outs({} : {})  // x_hi", x2pv, ptv, x2, ty));

    let cstv = ctx.get_or_make_tv(&cs_gm, 1, h, "f32", ops);
    let cspv = ctx.make_pv_at(&cstv, 1, h, "f32", 0, 0, ops);
    let cost = ctx.alloc_tile(&format!("{}__rope_cos", x_arg), 1, h, "f32", ops);
    ops.push(format!("pto.tload ins({} : {}) outs({} : {})  // cos", cspv, ptv, cost, ty));

    let sntv = ctx.get_or_make_tv(&sn_gm, 1, h, "f32", ops);
    let snpv = ctx.make_pv_at(&sntv, 1, h, "f32", 0, 0, ops);
    let sint = ctx.alloc_tile(&format!("{}__rope_sin", x_arg), 1, h, "f32", ops);
    ops.push(format!("pto.tload ins({} : {}) outs({} : {})  // sin", snpv, ptv, sint, ty));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    let a = ctx.alloc_tile(&format!("{}__rope_a", x_arg), 1, h, "f32", ops);
    let b = ctx.alloc_tile(&format!("{}__rope_b", x_arg), 1, h, "f32", ops);
    let o1 = ctx.alloc_tile(&format!("{}__rope_o1", x_arg), 1, h, "f32", ops);
    ops.push(format!("pto.tmul ins({}, {} : {}, {}) outs({} : {})", x1, cost, ty, ty, a, ty));
    ops.push(format!("pto.tmul ins({}, {} : {}, {}) outs({} : {})", x2, sint, ty, ty, b, ty));
    ops.push(format!("pto.tsub ins({}, {} : {}, {}) outs({} : {})", a, b, ty, ty, o1, ty));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    let c = ctx.alloc_tile(&format!("{}__rope_c", x_arg), 1, h, "f32", ops);
    let d = ctx.alloc_tile(&format!("{}__rope_d", x_arg), 1, h, "f32", ops);
    let o2 = ctx.alloc_tile(&format!("{}__rope_o2", x_arg), 1, h, "f32", ops);
    ops.push(format!("pto.tmul ins({}, {} : {}, {}) outs({} : {})", x2, cost, ty, ty, c, ty));
    ops.push(format!("pto.tmul ins({}, {} : {}, {}) outs({} : {})", x1, sint, ty, ty, d, ty));
    ops.push(format!("pto.tadd ins({}, {} : {}, {}) outs({} : {})", c, d, ty, ty, o2, ty));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    // Two contiguous stores. `o` may alias `x`: both halves are fully read into
    // tiles and reduced before either store, so an in-place rotation is safe.
    let otv = ctx.get_or_make_tv(&o_gm, 1, cols, "f32", ops);
    let o1pv = ctx.make_pv_at(&otv, 1, h, "f32", 0, 0, ops);
    let o2pv = ctx.make_pv_at(&otv, 1, h, "f32", 0, h, ops);
    ops.push(format!("pto.tstore ins({} : {}) outs({} : {})", o1, ty, o1pv, ptv));
    ops.push(format!("pto.tstore ins({} : {}) outs({} : {})", o2, ty, o2pv, ptv));

    Ok(())
}

/// RoPE: `%res = llvm.call @__tile_rope_f32(%c0, %src, %pos, %rows, %cols)`
///
/// For each row r and pair index i (0..cols/2):
///   freq  = 1.0 / pow(10000.0, 2.0 * i / cols)
///   angle = pos * freq
///   out[r*cols + 2*i]     = x[r*cols + 2*i] * cos(angle) - x[r*cols + 2*i+1] * sin(angle)
///   out[r*cols + 2*i + 1] = x[r*cols + 2*i] * sin(angle) + x[r*cols + 2*i+1] * cos(angle)
///
/// PTO has no native sin/cos/pow ops; this emits a shape-correct STUB that
/// copies src → dst via `tmul` (identity). Use `mlir_to_cpp` for a
/// numerically correct RoPE until PTO gains trigonometric intrinsics.
fn translate_rope_pto(
    line: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("rope: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("rope: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("rope: missing src")?.trim();
    // args[2] is the position index — consumed but unused in the stub
    let rows = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));

    let ta = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("rope: unknown tile {}", src_ssa))?
        .clone();
    let ta_ty = ta.tile_buf_type_str();

    // Allocate output tile mapped to the result SSA
    let tc_ssa = ctx.alloc_tile(&result_ssa, rows, cols, "f32", ops);
    let tc_ty = tile_buf_type(rows, cols, "f32");

    ops.push(format!(
        "// --- rope: Rotary Position Embedding {}x{} f32 ---",
        rows, cols
    ));
    ops.push(
        "// STUB: PTO lacks sin/cos/pow. Passthrough (identity) preserves shape; \
         use mlir_to_cpp for numerically correct RoPE."
            .to_string(),
    );

    // Identity copy: out = src * 1.0 (shape-correct passthrough)
    let cone_ssa = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 1.0 : f32", cone_ssa));
    ops.push(format!(
        "pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        ta.ssa, cone_ssa, ta_ty, tc_ssa, tc_ty
    ));

    Ok(())
}

// ---------------------------------------------------------------------------
// INT8 quantization helpers
// ---------------------------------------------------------------------------

/// absmax: abs(src) → row-reduce max → broadcast scalar back to tile
fn translate_absmax_pto(
    line: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("absmax: no result SSA in: {}", line))?;
    let args =
        extract_call_args(line).ok_or_else(|| format!("absmax: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("absmax: missing src")?.trim();
    let rows = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));

    let ta = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("absmax: unknown tile {}", src_ssa))?
        .clone();
    let ta_ty = ta.tile_buf_type_str();

    // scratch: abs of src
    let abs_key = format!("{}__abs", result_ssa);
    let abs_ssa = ctx.alloc_tile(&abs_key, rows, cols, "f32", ops);
    let abs_ty = tile_buf_type(rows, cols, "f32");

    // row-reduce max (rows×1)
    let max_key = format!("{}__max", result_ssa);
    let max_ssa = ctx.alloc_tile_rowreduce(&max_key, rows, "f32", ops);
    let max_ty = tile_buf_type_rowreduce(rows, "f32");

    // col_major reduce output cannot feed trowexpand directly; bridge to the
    // row_major rowreduce form via an identity tmuls (the device-proven
    // rms_norm idiom — ptoas rejects tmaxs with a tile as its scalar operand).
    let max_rr_key = format!("{}__max_rr", result_ssa);
    let max_rr_ssa = ctx.alloc_tile_rowreduce_rowmajor(&max_rr_key, rows, "f32", ops);
    let max_rr_ty = tile_buf_type_rowreduce_rowmajor(rows, "f32");

    // output tile: per-row max broadcast across all cols via trowexpand
    let tc_ssa = ctx.alloc_tile(&result_ssa, rows, cols, "f32", ops);
    let tc_ty = tile_buf_type(rows, cols, "f32");

    ops.push("// absmax: abs(src) → row-reduce max → bridge → row-broadcast".to_string());
    ops.push(format!(
        "pto.tabs ins({} : {}) outs({} : {})",
        ta.ssa, ta_ty, abs_ssa, abs_ty
    ));
    let tmp_ssa = ctx.alloc_tile(&format!("{}__tmp", result_ssa), rows, cols, "f32", ops);
    ops.push(format!(
        "pto.trowmax ins({}, {} : {}, {}) outs({} : {})",
        abs_ssa, tmp_ssa, abs_ty, abs_ty, max_ssa, max_ty
    ));
    let cone_ssa = ctx.fresh_ssa();
    ops.push(format!("{} = arith.constant 1.0 : f32", cone_ssa));
    ops.push(format!(
        "pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        max_ssa, cone_ssa, max_ty, max_rr_ssa, max_rr_ty
    ));
    ops.push(format!(
        "pto.trowexpand ins({} : {}) outs({} : {})",
        max_rr_ssa, max_rr_ty, tc_ssa, tc_ty
    ));

    Ok(())
}

/// quantize: round(src / scale) clamped to [-128, 127]
fn translate_quantize_pto(
    line: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa =
        extract_result_ssa(line).ok_or_else(|| format!("quantize: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("quantize: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("quantize: missing src")?.trim();
    let scale_ssa = args.get(2).ok_or("quantize: missing scale")?.trim();
    let rows = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));

    let ta = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("quantize: unknown tile {}", src_ssa))?
        .clone();
    let ts = ctx
        .get_tile(scale_ssa)
        .ok_or_else(|| format!("quantize: unknown scale tile {}", scale_ssa))?
        .clone();
    let ta_ty = ta.tile_buf_type_str();
    let ts_ty = ts.tile_buf_type_str();

    // y = rint(src / scale), saturating to i8. The divide is element-wise
    // against a broadcast divisor tile (e.g. __tile_absmax_f32 output run
    // through __tile_muls_ratio_f32(1, 127) for the per-token int8 scale).
    // Rounding comes from the hardware convert: ptoas lowers pto.tcvt
    // f32→si8 to TCVT(..., RoundMode::CAST_RINT) (probe-verified, a3).
    let div_key = format!("{}__qdiv", result_ssa);
    let div_ssa = ctx.alloc_tile(&div_key, rows, cols, "f32", ops);
    let div_ty = tile_buf_type(rows, cols, "f32");

    // ⛔ There is NO f32->s8 hardware convert on a2a3. The vconv table has
    // f16->s8 (`vconv_f162s8`) but no `vconv_f322s8`; ptoas nonetheless
    // ACCEPTS a direct f32->si8 pto.tcvt and emits a TCVT for it, which on
    // device produces garbage and can raise a vector core exception (507035).
    // So round-trip through f16, which is exact for the int8-valued results
    // this op produces (|y| <= 127 is well within f16's integer-exact range).
    let f16_ty = tile_buf_type(rows, cols, "f16");
    let f16_ssa = ctx.alloc_tile_typed(
        &format!("{}__qf16", result_ssa),
        rows,
        cols,
        "f16",
        &f16_ty,
        ops,
    );
    let tc_ty = tile_buf_type(rows, cols, "si8");
    let tc_ssa = ctx.alloc_tile_typed(&result_ssa, rows, cols, "si8", &tc_ty, ops);

    ops.push("// quantize: y_i8 = rint(src / scale), via f16 (no f32->s8 vconv)".to_string());
    ops.push(format!(
        "pto.tdiv ins({}, {} : {}, {}) outs({} : {})",
        ta.ssa, ts.ssa, ta_ty, ts_ty, div_ssa, div_ty
    ));
    ops.push(format!(
        "pto.tcvt ins({} {{sat_mode = #pto<saturation_mode ON>}} : {}) outs({} : {})",
        div_ssa, div_ty, f16_ssa, f16_ty
    ));
    ops.push(format!(
        "pto.tcvt ins({} {{sat_mode = #pto<saturation_mode ON>}} : {}) outs({} : {})",
        f16_ssa, f16_ty, tc_ssa, tc_ty
    ));

    Ok(())
}

/// Type pairs the a2a3 vector unit can convert in ONE `TCVT`, taken from the
/// `vconv_*` table in the pinned pto-isa `TCvt.hpp`. ptoas will happily accept
/// and emit a TCVT for a pair that has no `vconv`, which then misbehaves on
/// device — so the emitter refuses instead of shipping a kernel that compiles
/// and faults. Notably absent: **f32 -> s8** (go via f16).
fn tcvt_pair_supported(src: &str, dst: &str) -> bool {
    matches!(
        (src, dst),
        ("bf16", "f32")
            | ("bf16", "si32")
            | ("f16", "f32")
            | ("f16", "si16")
            | ("f16", "si32")
            | ("f16", "si8")
            | ("f16", "ui8")
            | ("f32", "bf16")
            | ("f32", "f16")
            | ("f32", "f32")
            | ("f32", "si16")
            | ("f32", "si32")
            | ("f32", "si64")
            | ("si16", "f16")
            | ("si16", "f32")
            | ("si32", "f32")
            | ("si32", "si16")
            | ("si32", "si64")
            | ("si8", "f16")
            | ("ui8", "f16")
    )
}

/// True dtype convert:
/// `%res = llvm.call @__tile_cvt_f16_f32(%c0, %src, %rows, %cols)` (or f32→f16)
///
/// Emits `pto.tcvt`, which ptoas lowers to TCVT with RoundMode::CAST_RINT
/// (probe-verified on a3). This CONVERTS values; `__tile_cast_*` (tmov
/// passthrough) reinterprets bits between differently-typed tiles.
fn translate_cvt_pto(
    line: &str,
    src_dtype: &str,
    dst_dtype: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("cvt: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("cvt: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("cvt: missing src")?.trim();
    let rows = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let ta = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("cvt: unknown tile {}", src_ssa))?
        .clone();
    let ta_ty = ta.tile_buf_type_str();
    if !tcvt_pair_supported(src_dtype, dst_dtype) {
        return Err(format!(
            "cvt: no single-TCVT vconv for {} -> {} on a2a3 (ptoas would accept it \
             and emit a TCVT that misbehaves on device); route through a supported \
             pair — e.g. f32 -> f16 -> si8: {}",
            src_dtype, dst_dtype, line
        ));
    }
    let tc_ty = tile_buf_type(rows, cols, dst_dtype);
    let tc_ssa = ctx.alloc_tile_typed(&result_ssa, rows, cols, dst_dtype, &tc_ty, ops);
    ops.push(format!(
        "pto.tcvt ins({} : {}) outs({} : {})",
        ta.ssa, ta_ty, tc_ssa, tc_ty
    ));
    Ok(())
}

/// Scalar multiply by a rational constant:
/// `%res = llvm.call @__tile_muls_ratio_f32(%c0, %src, %num, %den, %rows, %cols)`
///
/// Emits `pto.tmuls` with the f32 constant num/den. Integer num/den keep the
/// scalar expressible through the i32 constant tracker (the MLIR surface has
/// no f32 constant resolution); the emitted literal uses the round-trip
/// decimal formatter, so e.g. 1/127 is exact to the nearest f32.
fn translate_muls_ratio_pto(
    line: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("muls_ratio: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("muls_ratio: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("muls_ratio: missing src")?.trim();
    let num = ctx.resolve_const(args.get(2).map(|s| s.as_str()).unwrap_or("0"));
    let den = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("1"));
    let rows = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));
    if den == 0 {
        return Err(format!("muls_ratio: zero denominator in: {}", line));
    }
    let ta = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("muls_ratio: unknown tile {}", src_ssa))?
        .clone();
    let ta_ty = ta.tile_buf_type_str();
    let c_ssa = ctx.fresh_ssa();
    ops.push(format!(
        "{} = arith.constant {} : f32",
        c_ssa,
        format_f32_decimal(num as f32 / den as f32)
    ));
    let tc_ssa = ctx.alloc_tile(&result_ssa, rows, cols, "f32", ops);
    let tc_ty = tile_buf_type(rows, cols, "f32");
    ops.push(format!(
        "pto.tmuls ins({}, {} : {}, f32) outs({} : {})",
        ta.ssa, c_ssa, ta_ty, tc_ssa, tc_ty
    ));
    Ok(())
}

/// dequantize: src * scale (i8→f32)
fn translate_dequantize_pto(
    line: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let result_ssa = extract_result_ssa(line)
        .ok_or_else(|| format!("dequantize: no result SSA in: {}", line))?;
    let args = extract_call_args(line)
        .ok_or_else(|| format!("dequantize: cannot parse args in: {}", line))?;
    let src_ssa = args.get(1).ok_or("dequantize: missing src")?.trim();
    let rows = ctx.resolve_const(args.get(3).map(|s| s.as_str()).unwrap_or("0"));
    let cols = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));

    let ta = ctx
        .get_tile(src_ssa)
        .ok_or_else(|| format!("dequantize: unknown tile {}", src_ssa))?
        .clone();
    let ta_ty = ta.tile_buf_type_str();

    let tc_ssa = ctx.alloc_tile(&result_ssa, rows, cols, "f32", ops);
    let tc_ty = tile_buf_type(rows, cols, "f32");

    ops.push(format!("// dequantize: src * scale"));
    ops.push(format!(
        "pto.tmuls ins({0}, {0} : {1}, {1}) outs({2} : {3})",
        ta.ssa, ta_ty, tc_ssa, tc_ty
    ));

    Ok(())
}

// ---------------------------------------------------------------------------
// Phase 6 MTP op translators (PTO scalar-loop decomposition)
// ---------------------------------------------------------------------------

/// SampleTopP: `%res = llvm.call @__tile_sample_top_p_f32(%c0, %logits, %temp, %top_p, %seed, %rows, %cols)`
///
/// Nucleus (top-p) sampling. PTO has no native equivalent.
/// Decompose to: sort logits (trowmax pass) → cumsum approximation → tmov passthrough.
/// REFUSED, deliberately. This lowering used to emit a `trowmax` + `tmov` "greedy approximation"
/// with a TODO — which compiles, launches, and returns row maxima where the caller asked for
/// sampled token INDICES. A kernel that silently computes something else is the exact failure
/// mode this backend's discipline exists to prevent (toolchain acceptance is not correctness —
/// the blocked-attention garbage of 85b9a9ac0 is the canonical case).
///
/// Nucleus sampling on the host is cheap (`ds4_ascend::sampling::sample`) and the greedy spec
/// path needs only `argmax`, which HAS a real device lowering (`pto.trowargmax`). Anyone who
/// hits this error wants one of those two, not a wrong kernel.
fn translate_sample_top_p_pto(
    line: &str,
    _dtype: &str,
    _ctx: &mut PtoContext,
    _ops: &mut Vec<String>,
) -> Result<(), String> {
    Err(format!(
        "__tile_sample_top_p has no PTO lowering: nucleus sampling needs softmax + cumsum + \
         threshold scan, none of which is built. The previous stub returned row maxima instead \
         of sampled indices, silently. Use host-side sampling (ds4_ascend::sampling), or \
         __tile_argmax (real, device-verified) for greedy. In: {}",
        line.trim()
    ))
}

/// DraftVerify: `%res = llvm.call @__tile_draft_verify_f32(%c0, %draft_tokens, %target_logits, %rows, %cols)`
///
/// REFUSED, deliberately — the previous stub returned each row's MAX LOGIT where the caller
/// asked for acceptance probabilities `min(1, target[r, draft[r]] / draft[r, draft[r]])`.
/// Wrong values here do not crash: they silently accept wrong tokens, which breaks spec
/// decoding's one guarantee (byte-identity to plain greedy).
///
/// The greedy spec path does not need this op at all: acceptance is
/// `draft[k] == argmax(target row k)`, a host-side comparison over k integers per round, with
/// `__tile_argmax` (real, device-verified) supplying the argmax. Probabilistic (non-greedy)
/// verification would need an index gather along each row, which PTO does not express today.
fn translate_draft_verify_pto(
    line: &str,
    _dtype: &str,
    _ctx: &mut PtoContext,
    _ops: &mut Vec<String>,
) -> Result<(), String> {
    Err(format!(
        "__tile_draft_verify has no PTO lowering: it needs a per-row index gather \
         (target[r, draft[r]]), which PTO does not express. The previous stub returned row \
         maxima as 'acceptance probabilities', silently. Greedy spec decode does not need this \
         op — accept on the host by comparing draft tokens to __tile_argmax of the target rows. \
         In: {}",
        line.trim()
    ))
}

/// TokenAccept: `%res = llvm.call @__tile_token_accept_f32(%c0, %draft, %target, %probs, %threshold, %rows)`
///
/// REFUSED, deliberately — the previous stub `tmov`-ed the DRAFT tokens through unconditionally,
/// i.e. it accepted every draft regardless of the verifier's verdict. That is the single worst
/// silent failure available in speculative decoding: output diverges from the target model and
/// nothing faults. Accept/reject is k integer comparisons per round; do it on the host
/// (`accept = longest prefix where draft[k] == argmax(target row k)`).
fn translate_token_accept_pto(
    line: &str,
    _dtype: &str,
    _ctx: &mut PtoContext,
    _ops: &mut Vec<String>,
) -> Result<(), String> {
    Err(format!(
        "__tile_token_accept has no PTO lowering. The previous stub passed the draft tokens \
         through unconditionally — accepting every draft and silently diverging from the \
         target model. Do acceptance on the host: longest prefix where draft[k] == argmax of \
         the target's row k (__tile_argmax is real and device-verified). In: {}",
        line.trim()
    ))
}

// ---------------------------------------------------------------------------
// DS4-Flash Q2_K MoE-routed decode matvec  (decode hot path)
// ---------------------------------------------------------------------------

/// `llvm.call @__tile_mul_mv_id_q2_K_f32(%src0s, %src1, %ids, %dst, %ne00, %ne0)`
///
/// Routed-expert block-quant matvec: `dst[ne0] = W_expert · x[ne00]`, where the
/// active expert index is `i02 = ids[0]` and the weight matrix `W` (ne0 rows ×
/// ne00 cols) is stored as `block_q2_K` super-blocks. This is the DS4-Flash-Q2
/// routed **down-projection** in the decode hot path (routed experts = IQ2_XXS
/// gate/up + Q2_K down).
///
/// `block_q2_K` (84 B): `uchar scales[16] @+0`, `uchar qs[64] @+16`,
/// `half d @+80`, `half dmin @+82`. `QK_K = 256` → `nb = ne00/256` super-blocks
/// per output row; each super-block splits into 16 scale-groups of 16 elements,
/// group `g` using `scales[g]` (low nibble = 4-bit scale, high nibble = 4-bit
/// min) and 2-bit weights from `qs`.
///
/// Lifted from the Metal reference `emit_mul_mv_id_q2_K_f32_msl`. The folded
/// decode it uses,
/// ```text
///   sumf += dall * ( acc_bank * (sc & 0x0F) * bank_scale )
///         - dmin * ( sumy_bank * (sc & 0xF0) )
///   dall = d,   dmin = dmin_half * (1/16)
/// ```
/// is algebraically identical to the canonical ggml `dequantize_row_q2_K`
/// followed by a dot product — proven numerically in the gate test
/// `test_pto_q2k_folded_matches_ggml_dequant` (`q2k_folded_matvec_ref` vs the
/// independent `q2k_dequant_dot_ref`).
///
/// PTO lowering strategy (honest scope):
/// * The input activation row `x` is a genuine `loc=vec` tile — emitted as a
///   real `pto.make_tensor_view` + `pto.partition_view` + `pto.tload`. It is
///   reused across all `ne0` output rows, so keeping it resident is a real win.
/// * The 2-bit sub-byte dequant + per-group scale/min is emitted as the
///   **AscendC AIV scalar-decode** lowering (with the exact masks and bank
///   factors inline). PTO-MLIR has no cube/vector tile op for 2-bit sub-byte
///   unpack today — the existing `__tile_unpack_q4_*` ops are likewise scalar
///   stubs, and a native packed-block dequant intrinsic awaits CANN 9.x
///   (see docs/DS4FLASH_Q2_PTO_910C.md). The scalar loop `ptoas`/bisheng
///   generates is fully specified by the emitted constants below.
/// * Expert routing (`ids[0] -> src0 byte offset i02*nb02`) and the block
///   stride are emitted as index arithmetic comments; the AIV loop advances
///   the byte pointer by `Q2K_BLOCK_BYTES`.
#[allow(non_snake_case)] // Q2_K is the canonical llama.cpp/ggml quant name
fn translate_mul_mv_id_q2_K_pto(
    line: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("mul_mv_id_q2_K: cannot parse args in: {}", line))?;
    let src0s_arg = args
        .first()
        .ok_or("mul_mv_id_q2_K: missing src0s (weights)")?
        .trim();
    let src1_arg = args
        .get(1)
        .ok_or("mul_mv_id_q2_K: missing src1 (input)")?
        .trim();
    let ids_arg = args
        .get(2)
        .ok_or("mul_mv_id_q2_K: missing ids (routing)")?
        .trim();
    let dst_arg = args.get(3).ok_or("mul_mv_id_q2_K: missing dst")?.trim();
    let ne00 = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let ne0 = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));

    if ne00 == 0 || ne0 == 0 {
        return Err(format!(
            "mul_mv_id_q2_K: ne00 ({}) and ne0 ({}) must be non-zero: {}",
            ne00, ne0, line
        ));
    }
    if ne00 % 256 != 0 {
        return Err(format!(
            "mul_mv_id_q2_K: ne00 ({}) must be a multiple of QK_K=256 (block_q2_K super-block): {}",
            ne00, line
        ));
    }
    let nb = ne00 / 256;

    let src0s_gm = resolve_gm_name(&ctx.resolve_ptr(src0s_arg), func);
    let src1_gm = resolve_gm_name(&ctx.resolve_ptr(src1_arg), func);
    let ids_gm = resolve_gm_name(&ctx.resolve_ptr(ids_arg), func);
    let dst_gm = resolve_gm_name(&ctx.resolve_ptr(dst_arg), func);

    ops.push(format!(
        "// === DS4-Flash Q2_K MoE-routed decode matvec: dst[{ne0}] = W_expert . x[{ne00}] ===",
        ne0 = ne0,
        ne00 = ne00
    ));
    ops.push(format!(
        "// weights={} input={} ids={} dst={}  (nb={} super-blocks/row, QK_K=256)",
        src0s_gm, src1_gm, ids_gm, dst_gm, nb
    ));
    ops.push(
        "// block_q2_K = 84 B: uchar scales[16]@0, uchar qs[64]@16, half d@80, half dmin@82"
            .to_string(),
    );

    // ── Real PTO tile op: stage the input activation row x[ne00] into a vec
    //    tile. It is reused across all ne0 output rows, so residency is a win.
    let x_tv = ctx.get_or_make_tv(&src1_gm, 1, ne00, "f32", ops);
    let x_pv = ctx.make_pv(&x_tv, 1, ne00, "f32", 0, ops);
    let x_tile = ctx.fresh_ssa();
    let x_tb_ty = tile_buf_type(1, ne00, "f32");
    let x_ptv_ty = ptv_type(1, ne00, "f32");
    ops.push(format!("{} = pto.alloc_tile : {}", x_tile, x_tb_ty));
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})  // activation row x, resident across rows",
        x_pv, x_ptv_ty, x_tile, x_tb_ty
    ));

    ops.push(
        "// --- HOST PRECOMPUTE (activation-independent): dequantize the routed expert's"
            .to_string(),
    );
    ops.push("//     block_q2_K to f32 weights w[ne00] = dl_g*q2 - ml_g, where".to_string());
    ops.push(
        "//     dl_g = d*(sc&0x0F), ml_g = dmin*(1.0/16.0)*(sc&0xF0), q2 = 2-bit qs. This"
            .to_string(),
    );
    ops.push("//     matches ggml dequantize_row_q2_K exactly (gated by".to_string());
    ops.push(
        "//     test_pto_q2k_folded_matches_ggml_dequant). The 2-bit unpack + per-group"
            .to_string(),
    );
    ops.push(
        "//     scale/min is a pure function of the block bytes, so it is done host-side"
            .to_string(),
    );
    ops.push(
        "//     (bounded to active experts) and the on-device op is a plain f32 matvec."
            .to_string(),
    );

    // ── Multi-row (ne0>1): parallelise output rows across the AIV grid (mirrors
    //    the Q8_0 grid). W = host-dequantized f32 [ne0 × ne00] (row r at r*ne00);
    //    x shared [1 × ne00]; dst [1 × ne0]. Per row: tload W_r → tmul(x) → trowsum
    //    → tstore dst[r]. Launch blockDim = min(ne0, #AIV cores).
    if ne0 > 1 {
        ctx.use_size(ne0);
        ctx.use_size(ne00);
        ctx.use_size(1);
        let vec_ty = tile_buf_type(1, ne00, "f32");
        let cm_ty = tile_buf_type_rowreduce(1, "f32");
        let w_ptv_ty = ptv_type(1, ne00, "f32");
        let out_ptv_ty = ptv_type(1, 1, "f32");
        let w_tv = ctx.get_or_make_tv(&src0s_gm, ne0, ne00, "f32", ops);
        let out_tv = ctx.get_or_make_tv(&dst_gm, 1, ne0, "f32", ops);
        let w_tv_ty = tv_type(ne0, ne00, "f32");
        let out_tv_ty = tv_type(1, ne0, "f32");
        let w = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", w, vec_ty));
        let p = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", p, vec_ty));
        let tmp = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", tmp, vec_ty));
        let dot = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", dot, cm_ty));
        let bi64 = ctx.fresh_ssa();
        let bn64 = ctx.fresh_ssa();
        let bi = ctx.fresh_ssa();
        let bn = ctx.fresh_ssa();
        ops.push(format!("{} = \"pto.get_block_idx\"() : () -> i64", bi64));
        ops.push(format!("{} = \"pto.get_block_num\"() : () -> i64", bn64));
        ops.push(format!("{} = arith.index_cast {} : i64 to index", bi, bi64));
        ops.push(format!("{} = arith.index_cast {} : i64 to index", bn, bn64));
        ops.push(format!(
            "scf.for %r = {} to %c{} step {} {{  // [AIV grid] over ne0 rows (host-dequant f32 Q2_K)",
            bi, ne0, bn
        ));
        let wpv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [%r, %c0], sizes = [%c1, %c{}] : {} -> {}",
            wpv, w_tv, ne00, w_tv_ty, w_ptv_ty
        ));
        ops.push(format!(
            "  pto.tload ins({} : {}) outs({} : {})  // host-dequantized f32 Q2_K weights row r",
            wpv, w_ptv_ty, w, vec_ty
        ));
        ops.push(format!(
            "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
            w, x_tile, vec_ty, x_tb_ty, p, vec_ty
        ));
        ops.push("  pto.barrier <PIPE_ALL>".to_string());
        ops.push(format!(
            "  pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
            p, tmp, vec_ty, vec_ty, dot, cm_ty
        ));
        ops.push("  pto.barrier <PIPE_ALL>".to_string());
        let opv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [%c0, %r], sizes = [%c1, %c1] : {} -> {}",
            opv, out_tv, out_tv_ty, out_ptv_ty
        ));
        ops.push(format!(
            "  pto.tstore ins({} : {}) outs({} : {})",
            dot, cm_ty, opv, out_ptv_ty
        ));
        ops.push("}".to_string());
        ops.push(format!(
            "// multi-row Q2_K: ne0={} rows over AIV grid; nb={} super-blocks/row. REAL f32 matvec/row (host-dequant).",
            ne0, nb
        ));
        return Ok(());
    }

    // REAL PTO compute: dst[0] = Σ_i w_i · x_i  (tmul + trowsum + tstore).
    let vec_ty = tile_buf_type(1, ne00, "f32");
    // 1. load host-dequantized f32 weights w [1 × ne00].
    let w_tv = ctx.get_or_make_tv(&src0s_gm, 1, ne00, "f32", ops);
    let w_pv = ctx.make_pv(&w_tv, 1, ne00, "f32", 0, ops);
    let w = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", w, vec_ty));
    let w_ptv_ty = ptv_type(1, ne00, "f32");
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})  // host-dequantized f32 Q2_K weights",
        w_pv, w_ptv_ty, w, vec_ty
    ));
    // 2. p = w .* x
    let p = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", p, vec_ty));
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        w, x_tile, vec_ty, x_tb_ty, p, vec_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    // 3. dot = trowsum(p, tmp) → [1 × 1] col_major.
    let tmp = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", tmp, vec_ty));
    let cm_ty = tile_buf_type_rowreduce(1, "f32");
    let dot = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", dot, cm_ty));
    ops.push(format!(
        "pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
        p, tmp, vec_ty, vec_ty, dot, cm_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    // 4. store dst[0].
    let out_tv = ctx.get_or_make_tv(&dst_gm, 1, 1, "f32", ops);
    let out_pv = ctx.make_pv(&out_tv, 1, 1, "f32", 0, ops);
    let out_ptv_ty = ptv_type(1, 1, "f32");
    ops.push(format!(
        "pto.tstore ins({} : {}) outs({} : {})",
        dot, cm_ty, out_pv, out_ptv_ty
    ));

    ops.push(format!(
        "// nb={} super-blocks/row (QK_K=256). REAL f32 matvec (host-precompute dequant).",
        nb
    ));
    ops.push(
        "// dl_g/ml_g/2-bit unpack folded into w host-side; on-device 2-bit unpack needs"
            .to_string(),
    );
    ops.push(
        "// de-interleave/interleave tile ops (pdintlv/tinsert) — deferred (see the doc)."
            .to_string(),
    );

    Ok(())
}

// ---------------------------------------------------------------------------
// DS4-Flash Q8_0 matvec  (signal path: attn-proj / shared-expert / output)
// ---------------------------------------------------------------------------

/// `llvm.call @__tile_mul_mv_id_q8_0_f32(%src0s, %src1, %ids, %dst, %ne00, %ne0)`
///
/// Block-quant matvec `dst[ne0] = W_expert · x[ne00]` where `W` is stored as
/// `block_q8_0`. In DS4-Flash-Q2 **all signal-path weights are Q8_0**
/// (attention Q/K/V/O projections, the shared expert, and the output head), so
/// this unblocks the whole non-routed-MoE decode path. When `ids` is a null /
/// single-slot buffer this is the plain (non-routed) `mul_mv_q8_0` matvec; the
/// routed form selects the expert weight block via `ids[0]`.
///
/// `block_q8_0` (34 B): `half d @+0`, `int8 qs[32] @+2`. `QK8_0 = 32` →
/// `nb = ne00/32` blocks per output row. Decode (ggml `dequantize_row_q8_0`
/// then dot):
/// ```text
///   dst[row] = Σ_block d_block * Σ_{i in 0..32} (float)qs[i] * x[block*32 + i]
/// ```
/// The per-block scale `d` factors cleanly out of the 32-wide int8·f32 dot —
/// verified in `test_pto_q8_0_folded_matches_ggml_dequant`.
///
/// PTO lowering (efficiency-aware):
/// * **Decode (m=1, this op):** AIV-vector-bound (per ds4-pto memory: K=1 decode
///   sits at the AIV floor — the cube is idle for a single-token matvec). We
///   emit the input activation row `x` as a resident `loc=vec` tile
///   (`pto.tload`) and the per-block int8→f32 dequant + dot as the AscendC AIV
///   lowering. Unlike Q2_K there is **no sub-byte unpack** — the int8 load, the
///   `i8→f32` cast (`translate_cast` already lowers this to `pto.tcast`), the
///   `pto.tmul`, and the `pto.trowsum` are all native PTO vector tile ops; only
///   the per-block `d` broadcast/segmented scale is scalar. So Q8_0 is the
///   *closest to native* of the DS4-Flash quants.
/// * **Prefill (m≥16):** the batched GEMM should instead go through the existing
///   i8-cube + FixPipe path (`translate_matmul_i8`): int8×int8→i32 in L0C with
///   the per-block `d` folded into the L0C→GM FixPipe dequant. That path is
///   already lowered; this decode op is the m=1 complement.
/// Q8_0 matvec with a PER-BLOCK scale: `dst[ne0] = W . x[ne00]`, where the scale
/// buffer is `[ne0 x nb]` f32 (one per 32-weight block) rather than the plain
/// form's `[ne0 x ne00]` (one per weight).
///
/// `llvm.call @__tile_mul_mv_id_q8_0_blk_f32(%w, %x, %d, %o, %ne00, %ne0)` -> void.
///
/// **Why this exists.** The plain lowering multiplies the dequantised weights by a
/// full-width scale tile, so the host must expand each block's `d` 32 times. That
/// costs 4 bytes of global memory per weight on top of the 1-byte int8, and at this
/// model's 277 G expert weights it puts full residency at 1332 GiB against 980 GiB
/// of HBM across all sixteen chips. Reading the scale per block is 0.125 B/weight.
///
/// **Why it is exact, not an approximation.** `d` is constant within a block, so
/// `d * sum_32(w*x) == sum_32(d*w*x)`. Reducing first and scaling after is the same
/// arithmetic in a different order — the last-ulp caveat the plain form already
/// carries for its chunking applies here too, and nothing more.
///
/// **Shape.** The whole chunk pipeline runs at `[nb_chunk x 32]` instead of
/// `[1 x cw]`. A contiguous run of `cw` weights viewed as `nb x 32` row-major IS its
/// natural layout, and the rows are 32 B (si8) or 128 B (f32), both 32-byte aligned.
/// Then `ttrans` + `tcolsum` — the idiom blocked attention already uses on this arch
/// — turns `[nb x 32]` into `[1 x nb]` row-major per-block partials, which the
/// scale multiplies directly. Chunks fold into a `[1 x nb]` accumulator and ONE
/// `trowsum` closes each row, mirroring the plain form's structure. Which lane a
/// partial lands in does not matter: every block is summed exactly once.
/// Emit a row loop partitioned CYCLICALLY across AI cores.
///
/// `for r = block_idx; r < rows; r += block_num`. Valid only where the iterations are
/// independent, which holds for every matvec and unpack here: output row `r` reads only its
/// own weight rows and writes only its own output element(s), so no synchronisation is
/// needed and any launch width is load-balanced to within one row.
///
/// This is the largest single lever measured in this work — 41.78x on the unpack — and it
/// applies to all of these kernels equally, which is why it is shared rather than repeated:
/// partitioning only some of them would silently bias any A/B between them.
///
/// Two measured rules for the caller's launch width, both on the unpack at 512 rows:
/// the usable vector-core count is 48, and blockDim should be `<= 48` or a MULTIPLE of 48 —
/// 56 measured WORSE than 40, running two waves with the second nearly empty.
fn emit_core_partitioned_row_loop(rows: u32, ctx: &mut PtoContext, ops: &mut Vec<String>) {
    let bi64 = ctx.fresh_ssa();
    let bn64 = ctx.fresh_ssa();
    ops.push(format!("{} = \"pto.get_block_idx\"() : () -> i64", bi64));
    ops.push(format!("{} = \"pto.get_block_num\"() : () -> i64", bn64));
    let bi = ctx.fresh_ssa();
    let bn = ctx.fresh_ssa();
    ops.push(format!("{} = arith.index_cast {} : i64 to index", bi, bi64));
    ops.push(format!("{} = arith.index_cast {} : i64 to index", bn, bn64));
    ops.push(format!("scf.for %r = {} to %c{} step {} {{", bi, rows, bn));
}

fn translate_mul_mv_id_q8_0_blk_pto(
    line: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("mul_mv_id_q8_0_blk: cannot parse args in: {}", line))?;
    if args.len() < 6 {
        return Err(format!(
            "mul_mv_id_q8_0_blk: expected (w, x, d, o, ne00, ne0), got {}",
            args.len()
        ));
    }
    let w_gm = resolve_gm_name(&ctx.resolve_ptr(args[0].trim()), func);
    let x_gm = resolve_gm_name(&ctx.resolve_ptr(args[1].trim()), func);
    let d_gm = resolve_gm_name(&ctx.resolve_ptr(args[2].trim()), func);
    let o_gm = resolve_gm_name(&ctx.resolve_ptr(args[3].trim()), func);
    let ne00 = ctx.resolve_const(args[4].trim());
    let ne0 = ctx.resolve_const(args[5].trim());

    if ne00 == 0 || ne0 == 0 {
        return Err(format!("mul_mv_id_q8_0_blk: ne00/ne0 must be non-zero: {}", line));
    }
    if ne00 % 32 != 0 {
        return Err(format!(
            "mul_mv_id_q8_0_blk: ne00 ({}) must be a multiple of QK8_0=32",
            ne00
        ));
    }
    let nb_total = ne00 / 32;

    // Chunk the reduction, as the plain form does. Its budget was ~31 B per element
    // across seven live full-width tiles; here the live set is smaller (the scale is
    // nb wide, not cw), so the same chunk width is safe. Keep it a multiple of 32 so
    // chunks fall on block boundaries — a chunk that split a block would need its
    // scale twice.
    const CHUNK: u32 = 4096;
    let cw = if ne00 <= CHUNK { ne00 } else { CHUNK };
    if ne00 % cw != 0 {
        return Err(format!(
            "mul_mv_id_q8_0_blk: ne00 ({}) must be a multiple of the {} chunk",
            ne00, cw
        ));
    }
    let n_chunk = ne00 / cw;
    let nbc = cw / 32; // blocks per chunk
    if nbc < 8 {
        return Err(format!(
            "mul_mv_id_q8_0_blk: {} blocks per chunk gives a {}-byte row for the \
             [1 x nb] partials, and a row_major none_box tile needs 32-byte rows. \
             Use ne00 >= 256.",
            nbc,
            nbc * 4
        ));
    }

    ctx.use_size(1);
    ctx.use_size(32);
    ctx.use_size(nbc);
    ctx.use_size(cw);

    let t_i8 = tile_buf_type(nbc, 32, "si8");
    let t_f16 = tile_buf_type(nbc, 32, "f16");
    let t_f32 = tile_buf_type(nbc, 32, "f32");
    let t_tr = tile_buf_type(32, nbc, "f32");
    let t_nb = tile_buf_type(1, nbc, "f32");
    let ptv_i8 = ptv_type(nbc, 32, "si8");
    let ptv_f32 = ptv_type(nbc, 32, "f32");
    let ptv_nb = ptv_type(1, nbc, "f32");
    let rr1 = tile_buf_type_rowreduce(1, "f32");

    ops.push(format!(
        "// === Q8_0 matvec, PER-BLOCK scale: dst[{}] = W . x[{}] ({} blocks, {} chunk(s) of {}) ===",
        ne0, ne00, nb_total, n_chunk, cw
    ));

    // Each view is shaped so its partitions are natural, with no reshape across a
    // parent's extent. W and x are viewed as [rows-of-32-blocks x 32]: a contiguous
    // run of weights IS that layout, so block k of output row r is view row
    // r*nb_total + k.
    let w_tv = ctx.get_or_make_tv(&w_gm, ne0 * nb_total, 32, "si8", ops);
    let d_tv = ctx.get_or_make_tv(&d_gm, ne0, nb_total, "f32", ops);
    let x_tv = ctx.get_or_make_tv(&x_gm, nb_total, 32, "f32", ops);
    let o_tv = ctx.get_or_make_tv(&o_gm, 1, ne0, "f32", ops);
    let w_tv_ty = tv_type(ne0 * nb_total, 32, "si8");
    let d_tv_ty = tv_type(ne0, nb_total, "f32");
    let o_tv_ty = tv_type(1, ne0, "f32");
    let ptv_1x1 = ptv_type(1, 1, "f32");

    let wi = ctx.alloc_tile("__blk_wi8", nbc, 32, "si8", ops);
    let wh = ctx.alloc_tile("__blk_wf16", nbc, 32, "f16", ops);
    let wf = ctx.alloc_tile("__blk_wf32", nbc, 32, "f32", ops);
    let xt = ctx.alloc_tile("__blk_x", nbc, 32, "f32", ops);
    let pr = ctx.alloc_tile("__blk_prod", nbc, 32, "f32", ops);
    let tr = ctx.alloc_tile("__blk_tr", 32, nbc, "f32", ops);
    // ttrans takes a scratch tile of the DESTINATION shape as its second operand,
    // the same form blocked attention uses.
    let trt = ctx.alloc_tile("__blk_trtmp", 32, nbc, "f32", ops);
    let pb = ctx.alloc_tile("__blk_part", 1, nbc, "f32", ops);
    let ds = ctx.alloc_tile("__blk_scale", 1, nbc, "f32", ops);
    let sc = ctx.alloc_tile("__blk_scaled", 1, nbc, "f32", ops);
    let ac = ctx.alloc_tile("__blk_acc", 1, nbc, "f32", ops);
    let tm = ctx.alloc_tile("__blk_tmp", 1, nbc, "f32", ops);
    let dt = ctx.alloc_tile_rowreduce("__blk_dot", 1, "f32", ops);

    // x is loop-invariant: it does not depend on the output row. Hoisting it out turns
    // n_chunk*ne0 tloads into n_chunk. On the packed matvec the same change was worth 2.2x
    // and broke a wall that removing arithmetic ops had not moved — tload setup is far more
    // expensive per op than vector arithmetic. Single chunk only, so the x tiles stay within
    // the unified buffer.
    // NOTE: x is loop-invariant here too, and hoisting it out of the row loop is worth 2.2x
    // on the PACKED matvec — but doing the same here made BOTH kernels ~20x slower when the
    // two share a translation unit (packed went 0.167 -> 3.64 ms without being edited).
    // Unexplained, so not done. See the plan doc: it also means per-kernel timings taken from
    // a merged TU are not independent.
    let hoist_x = n_chunk == 1;
    if hoist_x {
        let xpv = ctx.make_pv_at(&x_tv, nbc, 32, "f32", 0, 0, ops);
        ops.push(format!(
            "pto.tload ins({} : {}) outs({} : {})  // activation, loop-invariant",
            xpv, ptv_f32, xt, t_f32
        ));
    }
    emit_core_partitioned_row_loop(ne0, ctx, ops);
    // Weight block-row base for this output row: r * nb_total.
    let rb = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = arith.muli %r, %c{} : index  // block-row base for output row r",
        rb, nb_total
    ));
    for c in 0..n_chunk {
        let boff = c * nbc;
        ctx.use_size(boff);
        let wr = ctx.fresh_ssa();
        ops.push(format!("  {} = arith.addi {}, %c{} : index", wr, rb, boff));
        let wpv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c{}, %c32] : {} -> {}",
            wpv, w_tv, wr, nbc, w_tv_ty, ptv_i8
        ));
        ops.push(format!("  pto.tload ins({} : {}) outs({} : {})  // int8 weights", wpv, ptv_i8, wi, t_i8));
        ops.push(format!("  pto.tcvt ins({} : {}) outs({} : {})  // si8 -> f16", wi, t_i8, wh, t_f16));
        ops.push(format!("  pto.tcvt ins({} : {}) outs({} : {})  // f16 -> f32", wh, t_f16, wf, t_f32));
        if !hoist_x {
            let xpv = ctx.make_pv_at(&x_tv, nbc, 32, "f32", boff, 0, ops);
            ops.push(format!("  pto.tload ins({} : {}) outs({} : {})  // activation", xpv, ptv_f32, xt, t_f32));
        }
        ops.push(format!(
            "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
            wf, xt, t_f32, t_f32, pr, t_f32
        ));
        // Per-block reduction: ttrans + tcolsum gives a ROW-MAJOR [1 x nb], which
        // sidesteps the col_major rowreduce bridge that fails on this arch.
        ops.push(format!(
            "  pto.ttrans ins({}, {} : {}, {}) outs({} : {})  // [nb x 32] -> [32 x nb]",
            pr, trt, t_f32, t_tr, tr, t_tr
        ));
        ops.push(format!("  pto.tcolsum ins({} : {}) outs({} : {})  // sum each block's 32", tr, t_tr, pb, t_nb));
        let dpv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [%r, %c{}], sizes = [%c1, %c{}] : {} -> {}",
            dpv, d_tv, boff, nbc, d_tv_ty, ptv_nb
        ));
        ops.push(format!("  pto.tload ins({} : {}) outs({} : {})  // per-BLOCK scale", dpv, ptv_nb, ds, t_nb));
        ops.push(format!(
            "  pto.tmul ins({}, {} : {}, {}) outs({} : {})  // d * partial",
            pb, ds, t_nb, t_nb, sc, t_nb
        ));
        if c == 0 {
            ops.push(format!("  pto.tmov ins({} : {}) outs({} : {})  // seed", sc, t_nb, ac, t_nb));
        } else {
            ops.push(format!(
                "  pto.tadd ins({}, {} : {}, {}) outs({} : {})  // fold chunk",
                ac, sc, t_nb, t_nb, ac, t_nb
            ));
        }
    }
    ops.push(format!(
        "  pto.trowsum ins({}, {} : {}, {}) outs({} : {})  // one reduction per row",
        ac, tm, t_nb, t_nb, dt, rr1
    ));
    let opv = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [%c0, %r], sizes = [%c1, %c1] : {} -> {}",
        opv, o_tv, o_tv_ty, ptv_1x1
    ));
    ops.push(format!(
        "  pto.tstore ins({} : {}) outs({} : {})",
        dt, rr1, opv, ptv_1x1
    ));
    ops.push("}".to_string());
    Ok(())
}

/// MXFP4 4-bit weights -> a PRE-SCALED f16 slab, for the cube path at prefill.
///
/// The packed matvec expands 4-bit codes per weight per token, which is right for decode
/// (M=1) and wrong for prefill: there the same weight serves every token in the batch, so
/// the expansion should happen ONCE and be reused. This kernel does that, writing f16
/// because the cube accepts `(f32, f16, f16)` — f16 operands with an f32 accumulator.
///
/// The scale is folded in HERE, and that is the point. MXFP4's scale is per 32-weight
/// block, so a cube accumulating over the whole K cannot apply it afterwards; pre-scaling
/// the weights is what lets the cube run its full-K accumulation. This is also why
/// the same trick does not help decode: pre-scaling costs a pass over the weights, which
/// at M=1 is the very cost the matvec was already paying.
///
/// **f16 is not a precision concession for MXFP4 weights.** Every code point is a small
/// dyadic rational (≤3 significant bits) and the e8m0 scale is a power of two, so
/// `scale * value` is exactly representable in f16 — provided the product is inside f16's
/// exponent range. That last clause is a real risk on a trained model rather than a
/// formality, so the runner checks bit-exactness against a CPU f16 rather than a tolerance.
///
/// Contract, with the weight and scale planes identical to the packed matvec's:
///   w   `[ne0*npair x 32]` u8   repacked nibble planes (see mxfp4_repack)
///   d   `[ne0 x nb]`  f32  even scales then odd, pre-halved
///   out `[ne0*nb x 32]` f16 — read linearly this is `[ne0 x ne00]`, i.e. B as N x K,
///        with K ordered EVEN blocks then ODD. A dot product does not care about the
///        order of K, so this costs only a matching permutation of the activation's K.
///
/// N x K is also the layout `translate_matmul_transposed` already consumes, via a
/// `[K,N]`-shaped view with `[1,K]` strides tloaded DN->ZN.
fn translate_mxfp4_unpack_f16_pto(
    line: &str,
    scales_e8m0: bool,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("mxfp4_unpack_f16: cannot parse args in: {}", line))?;
    if args.len() < 5 {
        return Err(format!(
            "mxfp4_unpack_f16: expected (w, d, out, ne00, ne0), got {}",
            args.len()
        ));
    }
    let w_gm = resolve_gm_name(&ctx.resolve_ptr(args[0].trim()), func);
    let d_gm = resolve_gm_name(&ctx.resolve_ptr(args[1].trim()), func);
    let o_gm = resolve_gm_name(&ctx.resolve_ptr(args[2].trim()), func);
    let ne00 = ctx.resolve_const(args[3].trim());
    let ne0 = ctx.resolve_const(args[4].trim());

    if ne00 == 0 || ne0 == 0 {
        return Err(format!(
            "mxfp4_unpack_f16: ne00/ne0 must be non-zero: {}",
            line
        ));
    }
    if ne00 % 64 != 0 {
        return Err(format!(
            "mxfp4_unpack_f16: ne00 ({}) must be a multiple of 64 — a 32-byte packed row \
             holds a PAIR of blocks, so the block count must be even",
            ne00
        ));
    }
    let nb_total = ne00 / 32;
    let np_total = nb_total / 2;
    let pairs_per_chunk = mxfp4_pairs_per_chunk();
    let npc = if np_total <= pairs_per_chunk {
        np_total
    } else {
        pairs_per_chunk
    };
    if np_total % npc != 0 {
        return Err(format!(
            "mxfp4_unpack_f16: pair count ({}) must be a multiple of the {} chunk",
            np_total, npc
        ));
    }
    let n_chunk = np_total / npc;
    if npc < 8 {
        return Err(format!(
            "mxfp4_unpack_f16: {} pairs per chunk gives a {}-byte row for the [1 x npc] \
             scale, and a row_major none_box tile needs 32-byte rows. Use ne00 >= 1024.",
            npc,
            npc * 4
        ));
    }

    ctx.use_size(1);
    ctx.use_size(32);
    ctx.use_size(npc);
    ctx.use_size(np_total);
    ctx.use_size(nb_total);

    let t_u8 = tile_buf_type(npc, 32, "i8");
    let t_i16 = tile_buf_type(npc, 32, "i16");
    let t_f16 = tile_buf_type(npc, 32, "f16");
    let t_f32 = tile_buf_type(npc, 32, "f32");
    let t_np = tile_buf_type(1, npc, "f32");
    let t_col = tile_buf_type_rowreduce(npc, "f32");
    let ptv_u8 = ptv_type(npc, 32, "i8");
    let ptv_np = ptv_type(1, npc, "f32");
    let ptv_f16 = ptv_type(npc, 32, "f16");

    ops.push(format!(
        "// === MXFP4 4-bit -> PRE-SCALED f16 slab for the cube: [{} x {}] \
         ({} pairs, {} chunk(s) of {}) ===",
        ne0, ne00, np_total, n_chunk, npc
    ));

    let w_tv = ctx.get_or_make_tv(&w_gm, ne0 * np_total, 32, "i8", ops);
    // The scale plane is either pre-expanded f32 or MXFP4's native e8m0 byte. Reading the byte
    // here is what keeps prefill from paying for a saving it cannot use: prefill is COMPUTE-bound
    // (the sweep's unpack exceeds its transfer), so the native layout's smaller stream buys
    // nothing, and running the expansion as a separate kernel would be 241 ms of pure cost. Folded
    // in, the chain lands on a [1 x npc] tile inside a kernel already doing thousands of ops on
    // the weight tile, so it is free at this scale.
    let d_dt = if scales_e8m0 { "i8" } else { "f32" };
    let d_tv = ctx.get_or_make_tv(&d_gm, ne0, nb_total, d_dt, ops);
    let o_tv = ctx.get_or_make_tv(&o_gm, ne0 * nb_total, 32, "f16", ops);
    let w_tv_ty = tv_type(ne0 * np_total, 32, "i8");
    let d_tv_ty = tv_type(ne0, nb_total, d_dt);
    let o_tv_ty = tv_type(ne0 * nb_total, 32, "f16");

    let wb = ctx.alloc_tile("__mxu_packed", npc, 32, "i8", ops);
    // A [1 x npc] i8 row is npc bytes, and a row_major none_box tile needs 32-byte rows.
    if scales_e8m0 && npc % 32 != 0 {
        return Err(format!(
            "mxfp4_unpack_f16 (e8m0 scales): {} pairs per chunk gives a {}-byte i8 scale row, \
             and a row_major none_box tile needs 32-byte rows. Use a chunk that is a multiple \
             of 32 pairs.",
            npc, npc
        ));
    }
    let ptv_nb = ptv_type(1, npc, "i8");
    let t_nb = tile_buf_type(1, npc, "i8");
    let dsb = if scales_e8m0 {
        ctx.alloc_tile("__mxu_scale_b", 1, npc, "i8", ops)
    } else {
        String::new()
    };
    let dse = ctx.alloc_tile("__mxu_scale_e", 1, npc, "f32", ops);
    let dso = ctx.alloc_tile("__mxu_scale_o", 1, npc, "f32", ops);
    let cole = ctx.alloc_tile_typed("__mxu_col_e", npc, 1, "f32", &t_col, ops);
    let colo = ctx.alloc_tile_typed("__mxu_col_o", npc, 1, "f32", &t_col, ops);
    let coltmp = ctx.alloc_tile_typed("__mxu_coltmp", npc, 1, "f32", &t_col, ops);
    let outh_e = ctx.alloc_tile("__mxu_out_e", npc, 32, "f16", ops);
    let outh_o = ctx.alloc_tile("__mxu_out_o", npc, 32, "f16", ops);

    // Output rows are INDEPENDENT — row r reads only its own packed rows and writes only
    // its own slab rows — so the row loop is partitioned cyclically across AI cores with
    // no synchronisation of any kind. Same shape the blocked matmul already uses for its
    // N-loop: `for r = block_idx; r < ne0; r += block_num`, which is load-balanced for any
    // launch width and degenerates to the single-core loop at blockDim=1.
    //
    // This matters more than anything else in this kernel: the unpack is 96-97% of the
    // prefill path, and until now every runner launched <<<1,...>>> on a chip with
    // twenty-odd cores.
    emit_core_partitioned_row_loop(ne0, ctx, ops);
    let wbase = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = arith.muli %r, %c{} : index  // packed pair-row base",
        wbase, np_total
    ));
    let obase = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = arith.muli %r, %c{} : index  // output block-row base",
        obase, nb_total
    ));
    for c in 0..n_chunk {
        let poff = c * npc;
        let ooff = np_total + poff;
        ctx.use_size(poff);
        ctx.use_size(ooff);
        let wr = ctx.fresh_ssa();
        ops.push(format!("  {} = arith.addi {}, %c{} : index", wr, wbase, poff));
        let wpv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c{}, %c32] : {} -> {}",
            wpv, w_tv, wr, npc, w_tv_ty, ptv_u8
        ));
        ops.push(format!(
            "  pto.tload ins({} : {}) outs({} : {})  // packed block pair",
            wpv, ptv_u8, wb, t_u8
        ));
        // Codes, then values, on i16 lanes — the same chain the packed matvec uses.
        let w16 = emit_widen_i8_i16(&wb, "i8", npc, 32, ctx, ops);
        let mask = ctx.fresh_ssa();
        ops.push(format!("  {} = arith.constant 15 : i16", mask));
        let sh4 = ctx.fresh_ssa();
        ops.push(format!("  {} = arith.constant 4 : i16", sh4));
        let ce = ctx.fresh_ssa();
        ops.push(format!("  {} = pto.alloc_tile : {}", ce, t_i16));
        ops.push(format!(
            "  pto.tands ins({}, {} : {}, i16) outs({} : {})  // even = low nibble",
            w16, mask, t_i16, ce, t_i16
        ));
        let sho = ctx.fresh_ssa();
        ops.push(format!("  {} = pto.alloc_tile : {}", sho, t_i16));
        ops.push(format!(
            "  pto.tshrs ins({}, {} : {}, i16) outs({} : {})",
            w16, sh4, t_i16, sho, t_i16
        ));
        let co = ctx.fresh_ssa();
        ops.push(format!("  {} = pto.alloc_tile : {}", co, t_i16));
        ops.push(format!(
            "  pto.tands ins({}, {} : {}, i16) outs({} : {})  // odd = high nibble",
            sho, mask, t_i16, co, t_i16
        ));
        // Both planes: value transform, widen to f32 for the scale multiply.
        let mut plane = |code: &str,
                        dpv_off: u32,
                        scale_row: &str,
                        col: &str,
                        outh: &str,
                        store_off: u32,
                        ctx: &mut PtoContext,
                        ops: &mut Vec<String>| {
            let v16 = ctx.fresh_ssa();
            ops.push(format!("  {} = pto.alloc_tile : {}", v16, t_i16));
            emit_mxfp4_value_dt(code, npc, 32, &v16, "i16", ctx, ops);
            let vh = ctx.fresh_ssa();
            ops.push(format!("  {} = pto.alloc_tile : {}", vh, t_f16));
            ops.push(format!(
                "  pto.tcvt ins({} : {}) outs({} : {})  // value i16 -> f16",
                v16, t_i16, vh, t_f16
            ));
            let vf = ctx.fresh_ssa();
            ops.push(format!("  {} = pto.alloc_tile : {}", vf, t_f32));
            ops.push(format!(
                "  pto.tcvt ins({} : {}) outs({} : {})  // -> f32 for the scale multiply",
                vh, t_f16, vf, t_f32
            ));
            // Scale: [1 x npc] row -> [npc x 1] column, then broadcast across the row.
            // The column is col_major because a [npc x 1] f32 row_major tile would have
            // 4-byte rows, which ptoas rejects.
            let dpv = ctx.fresh_ssa();
            let (pvty, ldty) = if scales_e8m0 {
                (ptv_nb.as_str(), t_nb.as_str())
            } else {
                (ptv_np.as_str(), t_np.as_str())
            };
            ops.push(format!(
                "  {} = pto.partition_view {}, offsets = [%r, %c{}], sizes = [%c1, %c{}] : {} -> {}",
                dpv, d_tv, dpv_off, npc, d_tv_ty, pvty
            ));
            if scales_e8m0 {
                ops.push(format!(
                    "  pto.tload ins({} : {}) outs({} : {})  // e - 128, one byte per block",
                    dpv, pvty, dsb, ldty
                ));
                emit_e8m0_to_f32_chain(&dsb, 1, npc, scale_row, ctx, ops);
            } else {
                ops.push(format!(
                    "  pto.tload ins({} : {}) outs({} : {})  // per-block scale (pre-halved)",
                    dpv, pvty, scale_row, ldty
                ));
            }
            ops.push(format!(
                "  pto.ttrans ins({}, {} : {}, {}) outs({} : {})  // [1 x npc] -> [npc x 1]",
                scale_row, coltmp, t_np, t_col, col, t_col
            ));
            let sc = ctx.fresh_ssa();
            ops.push(format!("  {} = pto.alloc_tile : {}", sc, t_f32));
            ops.push(format!(
                "  pto.trowexpandmul ins({}, {} : {}, {}) outs({} : {})  // scale each block's row",
                vf, col, t_f32, t_col, sc, t_f32
            ));
            ops.push(format!(
                "  pto.tcvt ins({} : {}) outs({} : {})  // scaled -> f16 (exact for MXFP4)",
                sc, t_f32, outh, t_f16
            ));
            let orow = ctx.fresh_ssa();
            ops.push(format!(
                "  {} = arith.addi {}, %c{} : index",
                orow, obase, store_off
            ));
            let opv = ctx.fresh_ssa();
            ops.push(format!(
                "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c{}, %c32] : {} -> {}",
                opv, o_tv, orow, npc, o_tv_ty, ptv_f16
            ));
            ops.push(format!(
                "  pto.tstore ins({} : {}) outs({} : {})",
                outh, t_f16, opv, ptv_f16
            ));
        };
        plane(&ce, poff, &dse, &cole, &outh_e, poff, ctx, ops);
        plane(&co, ooff, &dso, &colo, &outh_o, ooff, ctx, ops);
    }
    ops.push("}".to_string());
    Ok(())
}

/// Rows of 32 scale bytes handled per loop iteration by the e8m0 expansion.
///
/// 64 rows is 2048 lanes per vector op. The plane is only `ne0*nb` bytes (256 KiB for a real
/// expert projection at 2048x128), so this kernel is nowhere near memory-bound — but this
/// project's measurements say the wall on these kernels is per-OP fixed cost, and at 32 lanes
/// per op the eight-op chain would be paid 32x more often for the same work.
/// Overridable with `TILE_E8M0_ROWS_PER_CHUNK`; never swept when it was chosen.
fn e8m0_rows_per_chunk() -> u32 {
    tile_knob("TILE_E8M0_ROWS_PER_CHUNK", 64)
}

/// Expand an MXFP4 e8m0 scale plane to the halved f32 scales the packed matvec reads.
///
/// `__tile_mxfp4_e8m0_to_f32(src, dst, n)` — `src` is `n` bytes holding `e - 128`, `dst` is `n`
/// f32 values equal to `2^(e-127) / 2`.
///
/// # Why this is a SEPARATE kernel rather than part of the matvec
///
/// The obvious placement is inside `translate_mul_mv_id_mxfp4_pk_pto`, reading scale bytes where
/// it currently reads f32. That would add this eight-op chain to the inner ROW loop, twice (even
/// and odd planes) — about +14 ops against the ~40 the row already costs, on a kernel whose wall
/// is per-op fixed cost. Here the same chain runs ONCE per plane and is amortised over all `ne0`
/// output rows, and the matvec is left byte-identical: it still reads a halved f32 plane and does
/// not know the scales arrived as bytes. The saving is in what is RESIDENT and what crosses the
/// host link, which is where it was wanted; nothing about the matvec needed to change to get it.
///
/// The extra HBM traffic is the reason this is affordable: 1 GiB of expanded scales per token
/// against a ~1.6 TB/s HBM is well under a millisecond, while the H2D bytes it removes are worth
/// ~15% of a transfer-bound decode.
///
/// # The chain, every step device-verified on 910c over all 256 byte values
///
/// ```text
///   si8 -> f16        the q8_0 dequant's own widen; exact, every byte is an integer < 2048
///   +128              undo the host bias, recovering e exactly
///   f16 -> f32 -> i32 reach 32-bit lanes, which a 23-bit shift requires
///   << 23             put e in the f32 exponent field
///   tmov i32 -> f32   REINTERPRET. `pto.tcast` does not exist ("custom op is unknown"); tmov
///                     between differently-typed tiles turned out to reinterpret, measured
///   max(2^-127)       e == 0 means 2^-127, but bits 0<<23 are exactly +0. Every e >= 1 gives at
///                     least 2^-126, so this lifts only that case
///   * 0.5             the doubled-MXFP4 table's half, which the host used to apply
/// ```
///
/// There is no arithmetic alternative worth having: without the shift and the reinterpret the
/// only exact route is a multiplicative decomposition over the bits of `e`, some twenty further
/// ops, and it would have to run per row.
/// A tile knob, overridable from the environment so a sweep can explore it without recompiling.
///
/// Both chunk knobs in this file were originally chosen by widening until something worked rather
/// than by sweeping: `MXFP4_PAIRS_PER_CHUNK` went 16 -> 64 on a buffer budget that later turned
/// out to be wrong (it assumed ptoas does no liveness reuse; it does), and the e8m0 expansion's
/// row count was simply picked. Exposing them makes the adopted value a MEASURED one.
///
/// Reads the environment on every call rather than caching. A cached value would be fixed by
/// whichever caller ran first, and the emitter's tests run in parallel inside one process.
fn tile_knob(name: &str, default: u32) -> u32 {
    std::env::var(name)
        .ok()
        .and_then(|v| v.parse::<u32>().ok())
        .filter(|v| *v > 0)
        .unwrap_or(default)
}

/// The verified e8m0 -> halved-f32 chain, on an already-loaded `[rows x cols]` i8 tile.
///
/// Extracted so the standalone expansion kernel and the prefill unpack share ONE definition. They
/// must: the chain's correctness rests on four toolchain facts that took a device probe to
/// establish, and a second copy would be a second thing to get wrong.
///
///   * `pto.tcast` does not exist — ptoas rejects it as an unknown op — so the reinterpret is
///     `pto.tmov` between differently-typed tiles, which was MEASURED to reinterpret rather than
///     convert (a convert would have compiled and returned `(float)(e << 23)`);
///   * the shift must be on i32 lanes, since 23 bits do not fit an i16 lane;
///   * a denormal f32 literal survives the vector unit, so `e == 0` (2^-127) is one `tmaxs`
///     rather than a select;
///   * the source byte holds `e - 128`, because the only byte-to-lane route is the SIGNED
///     `si8 -> f16` widen and a raw e8m0 byte above 1.0 would arrive negative.
///
/// `out` must be a `[rows x cols]` f32 tile the caller has allocated.
fn emit_e8m0_to_f32_chain(
    src: &str,
    rows: u32,
    cols: u32,
    out: &str,
    ctx: &mut PtoContext,
    ops: &mut Vec<String>,
) {
    let t_i8 = tile_buf_type(rows, cols, "i8");
    let t_f16 = tile_buf_type(rows, cols, "f16");
    let t_f32 = tile_buf_type(rows, cols, "f32");
    let t_i32 = tile_buf_type(rows, cols, "i32");

    let th = ctx.fresh_ssa();
    ops.push(format!("  {} = pto.alloc_tile : {}", th, t_f16));
    ops.push(format!(
        "  pto.tcvt ins({} : {}) outs({} : {})  // si8 -> f16, exact for every byte",
        src, t_i8, th, t_f16
    ));
    let k128 = ctx.fresh_ssa();
    ops.push(format!("  {} = arith.constant 128.0 : f16", k128));
    let the = ctx.fresh_ssa();
    ops.push(format!("  {} = pto.alloc_tile : {}", the, t_f16));
    ops.push(format!(
        "  pto.tadds ins({}, {} : {}, f16) outs({} : {})  // recover e",
        th, k128, t_f16, the, t_f16
    ));
    let tf = ctx.fresh_ssa();
    ops.push(format!("  {} = pto.alloc_tile : {}", tf, t_f32));
    ops.push(format!(
        "  pto.tcvt ins({} : {}) outs({} : {})",
        the, t_f16, tf, t_f32
    ));
    let ti = ctx.fresh_ssa();
    ops.push(format!("  {} = pto.alloc_tile : {}", ti, t_i32));
    ops.push(format!(
        "  pto.tcvt ins({} : {}) outs({} : {})  // reach 32-bit lanes for the shift",
        tf, t_f32, ti, t_i32
    ));
    let sh = ctx.fresh_ssa();
    ops.push(format!("  {} = arith.constant 23 : i32", sh));
    let tsh = ctx.fresh_ssa();
    ops.push(format!("  {} = pto.alloc_tile : {}", tsh, t_i32));
    ops.push(format!(
        "  pto.tshls ins({}, {} : {}, i32) outs({} : {})  // e into the exponent field",
        ti, sh, t_i32, tsh, t_i32
    ));
    let tr = ctx.fresh_ssa();
    ops.push(format!("  {} = pto.alloc_tile : {}", tr, t_f32));
    ops.push(format!(
        "  pto.tmov ins({} : {}) outs({} : {})  // REINTERPRET, not a convert",
        tsh, t_i32, tr, t_f32
    ));
    let kden = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = arith.constant 5.877471754111438e-39 : f32  // 2^-127",
        kden
    ));
    let tx = ctx.fresh_ssa();
    ops.push(format!("  {} = pto.alloc_tile : {}", tx, t_f32));
    ops.push(format!(
        "  pto.tmaxs ins({}, {} : {}, f32) outs({} : {})  // e == 0 means 2^-127, not +0",
        tr, kden, t_f32, tx, t_f32
    ));
    let khalf = ctx.fresh_ssa();
    ops.push(format!("  {} = arith.constant 5.0e-01 : f32", khalf));
    ops.push(format!(
        "  pto.tmuls ins({}, {} : {}, f32) outs({} : {})  // the doubled table's half",
        tx, khalf, t_f32, out, t_f32
    ));
}

fn translate_mxfp4_e8m0_to_f32_pto(
    line: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("mxfp4_e8m0_to_f32: cannot parse args in: {}", line))?;
    if args.len() < 3 {
        return Err(format!(
            "mxfp4_e8m0_to_f32: expected (src, dst, n), got {}",
            args.len()
        ));
    }
    let s_gm = resolve_gm_name(&ctx.resolve_ptr(args[0].trim()), func);
    let d_gm = resolve_gm_name(&ctx.resolve_ptr(args[1].trim()), func);
    let n = ctx.resolve_const(args[2].trim());

    let ch = e8m0_rows_per_chunk();
    let per_iter = ch * 32;
    if n == 0 || n % per_iter != 0 {
        return Err(format!(
            "mxfp4_e8m0_to_f32: n ({}) must be a non-zero multiple of {} ({} rows of 32 bytes). \
             A real expert projection's plane is ne0*nb — 2048*128 for K=4096 — which qualifies.",
            n, per_iter, ch
        ));
    }
    let n_rows = n / 32;
    let n_iters = n_rows / ch;

    ctx.use_size(1);
    ctx.use_size(32);
    ctx.use_size(ch);
    ctx.use_size(n_rows);
    // The core-partitioned loop bound is the CHUNK count, not the row count — registering only
    // `n_rows` emitted `scf.for %r = ... to %c128` with `%c128` never declared, which ptoas
    // rejects with "use of undeclared SSA value name" pointing at the loop rather than here.
    ctx.use_size(n_iters);

    let t_i8 = tile_buf_type(ch, 32, "i8");
    let t_f32 = tile_buf_type(ch, 32, "f32");
    let ptv_i8 = ptv_type(ch, 32, "i8");
    let ptv_f32 = ptv_type(ch, 32, "f32");

    ops.push(format!(
        "// === MXFP4 e8m0 scale plane -> halved f32: {} scales, {} iteration(s) of {} rows ===",
        n, n_iters, ch
    ));

    let s_tv = ctx.get_or_make_tv(&s_gm, n_rows, 32, "i8", ops);
    let d_tv = ctx.get_or_make_tv(&d_gm, n_rows, 32, "f32", ops);
    let s_tv_ty = tv_type(n_rows, 32, "i8");
    let d_tv_ty = tv_type(n_rows, 32, "f32");

    let tb = ctx.alloc_tile("__e8m_byte", ch, 32, "i8", ops);
    let to = ctx.alloc_tile("__e8m_out", ch, 32, "f32", ops);

    emit_core_partitioned_row_loop(n_iters, ctx, ops);
    let rb = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = arith.muli %r, %c{} : index  // first scale row of this chunk",
        rb, ch
    ));
    let spv = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c{}, %c32] : {} -> {}",
        spv, s_tv, rb, ch, s_tv_ty, ptv_i8
    ));
    ops.push(format!(
        "  pto.tload ins({} : {}) outs({} : {})  // e - 128, one byte per block",
        spv, ptv_i8, tb, t_i8
    ));
    emit_e8m0_to_f32_chain(&tb, ch, 32, &to, ctx, ops);
    let dpv = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c{}, %c32] : {} -> {}",
        dpv, d_tv, rb, ch, d_tv_ty, ptv_f32
    ));
    ops.push(format!(
        "  pto.tstore ins({} : {}) outs({} : {})",
        to, t_f32, dpv, ptv_f32
    ));
    ops.push("}".to_string());
    Ok(())
}

/// Block PAIRS per reduction chunk in the packed MXFP4 matvec.
///
/// 64 pairs is 4096 elements, matching the per-block Q8_0 form's chunk. An earlier 16
/// was chosen on the reasoning that the in-kernel decode's ~13 intermediates per nibble
/// plane would be 208 KiB against a 192 KiB unified buffer at 64 -- that reasoning was
/// WRONG, because it assumed no liveness reuse and ptoas does reuse (the same thing the
/// rms_norm buffer work found). Measured: 64 is accepted, and widening the chunk from
/// 16 to 64 took the packed form from 5.45x to 1.76x the host-expanded int8 path, since
/// 512-element tiles waste most of a vector issue.
/// Overridable with `TILE_MXFP4_PAIRS_PER_CHUNK`. Read by BOTH the packed matvec and the prefill
/// unpack, so a sweep point moves them together — which is correct, since they share the layout.
fn mxfp4_pairs_per_chunk() -> u32 {
    tile_knob("TILE_MXFP4_PAIRS_PER_CHUNK", 64)
}

/// MXFP4 matvec over PACKED 4-bit weights — the layout that fits three chips.
///
/// The folded `__tile_mul_mv_id_mxfp4_f32` has the HOST expand each code to
/// `2*MXFP4[c]` as int8: exact, but 1 byte per weight instead of 0.5, which is the
/// whole difference between a five-chip and a three-chip fit. Here the expansion
/// happens in-kernel from the verified primitives.
///
/// A packed byte row is 16 bytes at one block per row, and ptoas requires row bytes to
/// be 32-byte aligned, so a row must hold 64 weights. The nibble planes are therefore
/// repacked at LOAD time so that each plane row is one whole block:
///
///   w  `[ne0*npair x 32]` u8   byte i of row (r,g)
///                                = code(r, blk 2g+1, i) << 4 | code(r, blk 2g, i)
///                              => low-nibble plane row  = block 2g   (32 lanes)
///                                 high-nibble plane row = block 2g+1 (32 lanes)
///   x  `[nb x 32]`   f32  rows `0..npair` = EVEN blocks, `npair..nb` = ODD blocks
///   d  `[ne0 x nb]`  f32  cols `0..npair` = even scales, `npair..nb` = odd. ALREADY
///                         halved by the host, as the folded path's scale is.
///   o  `[1 x ne0]`   f32
///
/// Splitting x and d into even/odd planes is what keeps this to four pointers and
/// lets both halves use partition views with no stride: strided views are avoided
/// deliberately here, since a strided TSTORE compiles and then silently ignores the
/// stride on this toolchain.
///
/// The cost versus the per-block Q8_0 form is two reductions per chunk instead of one,
/// both the same proven `ttrans` + `tcolsum` shape.
fn translate_mul_mv_id_mxfp4_pk_pto(
    line: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("mul_mv_id_mxfp4_pk: cannot parse args in: {}", line))?;
    if args.len() < 6 {
        return Err(format!(
            "mul_mv_id_mxfp4_pk: expected (w, x, d, o, ne00, ne0), got {}",
            args.len()
        ));
    }
    let w_gm = resolve_gm_name(&ctx.resolve_ptr(args[0].trim()), func);
    let x_gm = resolve_gm_name(&ctx.resolve_ptr(args[1].trim()), func);
    let d_gm = resolve_gm_name(&ctx.resolve_ptr(args[2].trim()), func);
    let o_gm = resolve_gm_name(&ctx.resolve_ptr(args[3].trim()), func);
    let ne00 = ctx.resolve_const(args[4].trim());
    let ne0 = ctx.resolve_const(args[5].trim());

    if ne00 == 0 || ne0 == 0 {
        return Err(format!(
            "mul_mv_id_mxfp4_pk: ne00/ne0 must be non-zero: {}",
            line
        ));
    }
    if ne00 % 64 != 0 {
        return Err(format!(
            "mul_mv_id_mxfp4_pk: ne00 ({}) must be a multiple of 64 — a 32-byte packed \
             row holds a PAIR of 32-weight blocks, so the block count must be even",
            ne00
        ));
    }
    let nb_total = ne00 / 32;
    let np_total = nb_total / 2;

    let pairs_per_chunk = mxfp4_pairs_per_chunk();
    let npc = if np_total <= pairs_per_chunk {
        np_total
    } else {
        pairs_per_chunk
    };
    if np_total % npc != 0 {
        return Err(format!(
            "mul_mv_id_mxfp4_pk: pair count ({}) must be a multiple of the {} chunk",
            np_total, npc
        ));
    }
    let n_chunk = np_total / npc;
    if npc < 8 {
        return Err(format!(
            "mul_mv_id_mxfp4_pk: {} pairs per chunk gives a {}-byte row for the \
             [1 x npc] partials, and a row_major none_box tile needs 32-byte rows. \
             Use ne00 >= 1024.",
            npc,
            npc * 4
        ));
    }

    ctx.use_size(1);
    ctx.use_size(32);
    ctx.use_size(npc);
    ctx.use_size(np_total);

    let t_u8 = tile_buf_type(npc, 32, "i8");
    let t_w = tile_buf_type(npc, 32, "f32");
    let t_tr = tile_buf_type(32, npc, "f32");
    let t_np = tile_buf_type(1, npc, "f32");
    let ptv_u8 = ptv_type(npc, 32, "i8");
    let ptv_w = ptv_type(npc, 32, "f32");
    let ptv_np = ptv_type(1, npc, "f32");
    let rr1 = tile_buf_type_rowreduce(1, "f32");

    ops.push(format!(
        "// === MXFP4 matvec, PACKED 4-bit (repacked nibble planes) + per-block scale: \
         dst[{}] = W . x[{}] ({} blocks = {} pairs, {} chunk(s) of {} pairs) ===",
        ne0, ne00, nb_total, np_total, n_chunk, npc
    ));

    let w_tv = ctx.get_or_make_tv(&w_gm, ne0 * np_total, 32, "i8", ops);
    let d_tv = ctx.get_or_make_tv(&d_gm, ne0, nb_total, "f32", ops);
    let x_tv = ctx.get_or_make_tv(&x_gm, nb_total, 32, "f32", ops);
    let o_tv = ctx.get_or_make_tv(&o_gm, 1, ne0, "f32", ops);
    let w_tv_ty = tv_type(ne0 * np_total, 32, "i8");
    let d_tv_ty = tv_type(ne0, nb_total, "f32");
    let o_tv_ty = tv_type(1, ne0, "f32");
    let ptv_1x1 = ptv_type(1, 1, "f32");

    let wb = ctx.alloc_tile("__mxp_packed", npc, 32, "i8", ops);
    let vlo = ctx.alloc_tile("__mxp_val_e", npc, 32, "f32", ops);
    let vhi = ctx.alloc_tile("__mxp_val_o", npc, 32, "f32", ops);
    let xe = ctx.alloc_tile("__mxp_x_e", npc, 32, "f32", ops);
    let xo = ctx.alloc_tile("__mxp_x_o", npc, 32, "f32", ops);
    let prl = ctx.alloc_tile("__mxp_prod_e", npc, 32, "f32", ops);
    let prh = ctx.alloc_tile("__mxp_prod_o", npc, 32, "f32", ops);
    let trl = ctx.alloc_tile("__mxp_tr_e", 32, npc, "f32", ops);
    let trh = ctx.alloc_tile("__mxp_tr_o", 32, npc, "f32", ops);
    // ttrans takes a scratch tile of the DESTINATION shape as its second operand.
    let trt = ctx.alloc_tile("__mxp_trtmp", 32, npc, "f32", ops);
    let pbl = ctx.alloc_tile("__mxp_part_e", 1, npc, "f32", ops);
    let pbh = ctx.alloc_tile("__mxp_part_o", 1, npc, "f32", ops);
    let dse = ctx.alloc_tile("__mxp_scale_e", 1, npc, "f32", ops);
    let dso = ctx.alloc_tile("__mxp_scale_o", 1, npc, "f32", ops);
    let sce = ctx.alloc_tile("__mxp_scaled_e", 1, npc, "f32", ops);
    let sco = ctx.alloc_tile("__mxp_scaled_o", 1, npc, "f32", ops);
    let sum = ctx.alloc_tile("__mxp_pairsum", 1, npc, "f32", ops);
    let ac = ctx.alloc_tile("__mxp_acc", 1, npc, "f32", ops);
    let tm = ctx.alloc_tile("__mxp_tmp", 1, npc, "f32", ops);
    let dt = ctx.alloc_tile_rowreduce("__mxp_dot", 1, "f32", ops);

    // x does not depend on the output row, so its loads are loop-invariant. With one
    // chunk they can be hoisted out of the row loop entirely, turning 2*ne0 tloads into 2.
    // That matters because the wall here is per-OP fixed cost, not data volume (halving K
    // did not move it), so removing ops from the inner loop is the lever even when the
    // bytes are unchanged. Only done for n_chunk == 1, which covers the real widths
    // (K=4096 and K=2048 both give a single chunk); more chunks would need one x tile pair
    // each and could overflow the unified buffer.
    let hoist_x = n_chunk == 1;
    if hoist_x {
        let xepv = ctx.make_pv_at(&x_tv, npc, 32, "f32", 0, 0, ops);
        ops.push(format!(
            "pto.tload ins({} : {}) outs({} : {})  // x EVEN, loop-invariant",
            xepv, ptv_w, xe, t_w
        ));
        let xopv = ctx.make_pv_at(&x_tv, npc, 32, "f32", np_total, 0, ops);
        ops.push(format!(
            "pto.tload ins({} : {}) outs({} : {})  // x ODD, loop-invariant",
            xopv, ptv_w, xo, t_w
        ));
    }
    emit_core_partitioned_row_loop(ne0, ctx, ops);
    let rb = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = arith.muli %r, %c{} : index  // packed pair-row base for output row r",
        rb, np_total
    ));
    for c in 0..n_chunk {
        let poff = c * npc;
        let ooff = np_total + poff; // odd plane starts after all the even rows
        ctx.use_size(poff);
        ctx.use_size(ooff);
        let wr = ctx.fresh_ssa();
        ops.push(format!("  {} = arith.addi {}, %c{} : index", wr, rb, poff));
        let wpv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [{}, %c0], sizes = [%c{}, %c32] : {} -> {}",
            wpv, w_tv, wr, npc, w_tv_ty, ptv_u8
        ));
        ops.push(format!(
            "  pto.tload ins({} : {}) outs({} : {})  // 32 PACKED bytes = a block PAIR",
            wpv, ptv_u8, wb, t_u8
        ));
        // Low nibbles are the even block, high nibbles the odd one — by construction
        // of the load-time repack, so each plane is one whole block per row.
        //
        // This does NOT reuse `emit_unpack_nibble` (which returns f32), for two
        // measured reasons. The widen is shared: both nibbles come from the SAME bytes,
        // so widening once instead of per-plane drops a whole tcvt chain. And the value
        // transform stays on i16 lanes all the way to the end, at double the lanes per
        // vector issue — which is the lever that matters, because the A/B against the
        // host-expanded int8 path showed this kernel is vector-bound, not memory-bound.
        let w16 = emit_widen_i8_i16(&wb, "i8", npc, 32, ctx, ops);
        let t_i16 = tile_buf_type(npc, 32, "i16");
        let t_f16 = tile_buf_type(npc, 32, "f16");
        let mask = ctx.fresh_ssa();
        ops.push(format!("  {} = arith.constant 15 : i16", mask));
        let sh4 = ctx.fresh_ssa();
        ops.push(format!("  {} = arith.constant 4 : i16", sh4));
        // Even block: the low nibble, so a mask alone.
        let ce = ctx.fresh_ssa();
        ops.push(format!("  {} = pto.alloc_tile : {}", ce, t_i16));
        ops.push(format!(
            "  pto.tands ins({}, {} : {}, i16) outs({} : {})  // even block = low nibble",
            w16, mask, t_i16, ce, t_i16
        ));
        // Odd block: shift FIRST, mask AFTER — the order that makes it correct for
        // bytes >= 0x80 regardless of how the widen treats the sign.
        let sho = ctx.fresh_ssa();
        ops.push(format!("  {} = pto.alloc_tile : {}", sho, t_i16));
        ops.push(format!(
            "  pto.tshrs ins({}, {} : {}, i16) outs({} : {})",
            w16, sh4, t_i16, sho, t_i16
        ));
        let co = ctx.fresh_ssa();
        ops.push(format!("  {} = pto.alloc_tile : {}", co, t_i16));
        ops.push(format!(
            "  pto.tands ins({}, {} : {}, i16) outs({} : {})  // odd block = high nibble",
            sho, mask, t_i16, co, t_i16
        ));
        // Value transform on i16, then one convert per plane out to f32.
        let ve = ctx.fresh_ssa();
        ops.push(format!("  {} = pto.alloc_tile : {}", ve, t_i16));
        emit_mxfp4_value_dt(&ce, npc, 32, &ve, "i16", ctx, ops);
        let vo = ctx.fresh_ssa();
        ops.push(format!("  {} = pto.alloc_tile : {}", vo, t_i16));
        emit_mxfp4_value_dt(&co, npc, 32, &vo, "i16", ctx, ops);
        let heh = ctx.fresh_ssa();
        ops.push(format!("  {} = pto.alloc_tile : {}", heh, t_f16));
        ops.push(format!(
            "  pto.tcvt ins({} : {}) outs({} : {})  // even value i16 -> f16",
            ve, t_i16, heh, t_f16
        ));
        ops.push(format!(
            "  pto.tcvt ins({} : {}) outs({} : {})  // -> f32",
            heh, t_f16, vlo, t_w
        ));
        let hoh = ctx.fresh_ssa();
        ops.push(format!("  {} = pto.alloc_tile : {}", hoh, t_f16));
        ops.push(format!(
            "  pto.tcvt ins({} : {}) outs({} : {})  // odd value i16 -> f16",
            vo, t_i16, hoh, t_f16
        ));
        ops.push(format!(
            "  pto.tcvt ins({} : {}) outs({} : {})  // -> f32",
            hoh, t_f16, vhi, t_w
        ));
        if !hoist_x {
            let xepv = ctx.make_pv_at(&x_tv, npc, 32, "f32", poff, 0, ops);
            ops.push(format!(
                "  pto.tload ins({} : {}) outs({} : {})  // x, EVEN blocks",
                xepv, ptv_w, xe, t_w
            ));
            let xopv = ctx.make_pv_at(&x_tv, npc, 32, "f32", ooff, 0, ops);
            ops.push(format!(
                "  pto.tload ins({} : {}) outs({} : {})  // x, ODD blocks",
                xopv, ptv_w, xo, t_w
            ));
        }
        ops.push(format!(
            "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
            vlo, xe, t_w, t_w, prl, t_w
        ));
        ops.push(format!(
            "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
            vhi, xo, t_w, t_w, prh, t_w
        ));
        // Two reductions, not one: the halves carry DIFFERENT block scales, so they
        // cannot be folded before scaling.
        ops.push(format!(
            "  pto.ttrans ins({}, {} : {}, {}) outs({} : {})  // even: [npc x 32] -> [32 x npc]",
            prl, trt, t_w, t_tr, trl, t_tr
        ));
        ops.push(format!(
            "  pto.tcolsum ins({} : {}) outs({} : {})",
            trl, t_tr, pbl, t_np
        ));
        ops.push(format!(
            "  pto.ttrans ins({}, {} : {}, {}) outs({} : {})  // odd",
            prh, trt, t_w, t_tr, trh, t_tr
        ));
        ops.push(format!(
            "  pto.tcolsum ins({} : {}) outs({} : {})",
            trh, t_tr, pbh, t_np
        ));
        let depv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [%r, %c{}], sizes = [%c1, %c{}] : {} -> {}",
            depv, d_tv, poff, npc, d_tv_ty, ptv_np
        ));
        ops.push(format!(
            "  pto.tload ins({} : {}) outs({} : {})  // even-block scales (pre-halved)",
            depv, ptv_np, dse, t_np
        ));
        let dopv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [%r, %c{}], sizes = [%c1, %c{}] : {} -> {}",
            dopv, d_tv, ooff, npc, d_tv_ty, ptv_np
        ));
        ops.push(format!(
            "  pto.tload ins({} : {}) outs({} : {})  // odd-block scales",
            dopv, ptv_np, dso, t_np
        ));
        ops.push(format!(
            "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
            pbl, dse, t_np, t_np, sce, t_np
        ));
        ops.push(format!(
            "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
            pbh, dso, t_np, t_np, sco, t_np
        ));
        ops.push(format!(
            "  pto.tadd ins({}, {} : {}, {}) outs({} : {})  // pair total",
            sce, sco, t_np, t_np, sum, t_np
        ));
        if c == 0 {
            ops.push(format!(
                "  pto.tmov ins({} : {}) outs({} : {})  // seed",
                sum, t_np, ac, t_np
            ));
        } else {
            ops.push(format!(
                "  pto.tadd ins({}, {} : {}, {}) outs({} : {})  // fold chunk",
                ac, sum, t_np, t_np, ac, t_np
            ));
        }
    }
    ops.push(format!(
        "  pto.trowsum ins({}, {} : {}, {}) outs({} : {})  // one reduction per row",
        ac, tm, t_np, t_np, dt, rr1
    ));
    let opv = ctx.fresh_ssa();
    ops.push(format!(
        "  {} = pto.partition_view {}, offsets = [%c0, %r], sizes = [%c1, %c1] : {} -> {}",
        opv, o_tv, o_tv_ty, ptv_1x1
    ));
    ops.push(format!(
        "  pto.tstore ins({} : {}) outs({} : {})",
        dt, rr1, opv, ptv_1x1
    ));
    ops.push("}".to_string());
    Ok(())
}

fn translate_mul_mv_id_q8_0_pto(
    line: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("mul_mv_id_q8_0: cannot parse args in: {}", line))?;
    let src0s_arg = args
        .first()
        .ok_or("mul_mv_id_q8_0: missing src0s (weights)")?
        .trim();
    let src1_arg = args
        .get(1)
        .ok_or("mul_mv_id_q8_0: missing src1 (input)")?
        .trim();
    let ids_arg = args
        .get(2)
        .ok_or("mul_mv_id_q8_0: missing ids (routing)")?
        .trim();
    let dst_arg = args.get(3).ok_or("mul_mv_id_q8_0: missing dst")?.trim();
    let ne00 = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let ne0 = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));

    if ne00 == 0 || ne0 == 0 {
        return Err(format!(
            "mul_mv_id_q8_0: ne00 ({}) and ne0 ({}) must be non-zero: {}",
            ne00, ne0, line
        ));
    }
    if ne00 % 32 != 0 {
        return Err(format!(
            "mul_mv_id_q8_0: ne00 ({}) must be a multiple of QK8_0=32 (block_q8_0): {}",
            ne00, line
        ));
    }
    let nb = ne00 / 32;

    let src0s_gm = resolve_gm_name(&ctx.resolve_ptr(src0s_arg), func);
    let src1_gm = resolve_gm_name(&ctx.resolve_ptr(src1_arg), func);
    let ids_gm = resolve_gm_name(&ctx.resolve_ptr(ids_arg), func);
    let dst_gm = resolve_gm_name(&ctx.resolve_ptr(dst_arg), func);

    ops.push(format!(
        "// === DS4-Flash Q8_0 matvec (signal path): dst[{ne0}] = W_expert . x[{ne00}] ===",
        ne0 = ne0,
        ne00 = ne00
    ));
    ops.push(format!(
        "// weights={} input={} ids={} dst={}  (nb={} blocks/row, QK8_0=32)",
        src0s_gm, src1_gm, ids_gm, dst_gm, nb
    ));
    ops.push("// block_q8_0 = 34 B: half d@0, int8 qs[32]@2".to_string());

    // Real PTO tile op: stage the input activation row x[ne00] into a vec tile.
    // Reduction-dimension blocking.
    //
    // The row body keeps ~7 tiles of ne00 live (si8 + f16 + five f32) plus the
    // activation — about 31 bytes per element. At ne00=8192 that is 216 KiB
    // against a 192 KiB unified buffer, exactly what ptoas reported: "requires
    // 1771520 bits while 1572864 avaliable". Measured: 6144 fits, 8192 does not.
    //
    // So chunk the reduction. Each chunk forms an elementwise product over its
    // slice; chunks fold into ONE accumulator of chunk width, reduced a single
    // time per row. Folding on a full-width vector tile and reducing once is the
    // shape `emit_attention_blocked` settled on, for the same reason:
    // accumulating [1 x 1] reductions would need `pto.tadd` on a col_major
    // rowreduce tile, which A2/A3 refuses.
    //
    // Exact: the chunks partition the reduction range, so the sum is unchanged.
    // The ORDER changes, so results may differ from the unblocked form in the
    // last ulp.
    //
    // ne00 <= CHUNK emits one chunk — nothing that fits today changes.
    const CHUNK: u32 = 4096;
    let cw = ne00.min(CHUNK);
    let nchunk = ne00.div_ceil(cw);
    if ne00 % cw != 0 {
        return Err(format!(
            "mul_mv_id: ne00={ne00} is not a multiple of the {cw}-wide reduction \
             chunk; a tail chunk would need a pad mask"
        ));
    }
    ctx.use_size(cw);
    let x_tv = ctx.get_or_make_tv(&src1_gm, 1, ne00, "f32", ops);
    let x_pv = ctx.make_pv(&x_tv, 1, cw, "f32", 0, ops);
    let x_tb_ty = tile_buf_type(1, cw, "f32");
    let x_ptv_ty = ptv_type(1, cw, "f32");
    // x is LOOP-INVARIANT: it does not depend on the output row. The single-chunk case
    // already kept it resident; the multi-chunk case was re-loading every chunk on every
    // row, which is `nchunk * ne0` tloads where `nchunk` suffice. That matters more than it
    // looks: on the packed matvec, hoisting two such loads was worth 2.2x and broke a wall
    // that neither barrier removal nor halving K could move — a tload costs far more than a
    // vector op, and its COUNT is what the row loop multiplies.
    //
    // Guarded on total x bytes rather than done unconditionally: one tile per chunk costs
    // `ne00 * 4` bytes of unified buffer, against `cw * 4` before. 64 KiB keeps the DS4-Flash
    // shapes (hc_dim 16384 -> exactly 64 KiB) while refusing to blow the 192 KiB budget on a
    // very wide reduction.
    let hoist_x = nchunk == 1 || ne00 as usize * 4 <= 64 * 1024;
    let x_tiles: Vec<String> = (0..nchunk)
        .map(|c| {
            let t = ctx.fresh_ssa();
            ops.push(format!("{} = pto.alloc_tile : {}", t, x_tb_ty));
            if hoist_x {
                let coff = c * cw;
                ctx.use_size(coff);
                let pv = if c == 0 {
                    x_pv.clone()
                } else {
                    let pv = ctx.fresh_ssa();
                    ops.push(format!(
                        "{} = pto.partition_view {}, offsets = [%c0, %c{}], sizes = [%c1, %c{}] : {} -> {}",
                        pv, x_tv, coff, cw, tv_type(1, ne00, "f32"), x_ptv_ty
                    ));
                    pv
                };
                // Keep the single-chunk wording byte-identical: two emitter tests assert
                // on it, and their intent ("x is staged resident") is exactly what this
                // preserves — so they keep testing the property rather than being relaxed.
                let note = if nchunk == 1 {
                    "activation row x, resident across rows".to_string()
                } else {
                    format!("activation row x, resident across rows (chunk {}/{})", c + 1, nchunk)
                };
                ops.push(format!(
                    "pto.tload ins({} : {}) outs({} : {})  // {}",
                    pv, x_ptv_ty, t, x_tb_ty, note
                ));
            }
            t
        })
        .collect();
    // Tiles beyond the hoisted set are only reached when !hoist_x, where the loop reloads
    // chunk 0's tile each time, exactly as before.
    let x_tile = x_tiles[0].clone();

    // ── Multi-row (ne0>1): parallelise the ne0 output rows across the AIV grid.
    //    Each core handles a strided subset of rows (get_block_idx/num); per row
    //    it runs the proven int8 matvec at a runtime row offset. W is [ne0 × ne00]
    //    si8 (row r at r*ne00), sd is [ne0 × ne00] f32 (sd[r][i]=d[r][i/32],
    //    host-expanded), x is shared [1 × ne00], dst is [1 × ne0]. Launch with
    //    blockDim = min(ne0, #AIV cores); rows > cores are round-robined.
    if ne0 > 1 {
        ctx.use_size(ne0);
        ctx.use_size(ne00);
        ctx.use_size(1);
        let vec_ty = tile_buf_type(1, cw, "f32");
        let w_i8_ty = tile_buf_type(1, cw, "si8");
        let w_f16_ty = tile_buf_type(1, cw, "f16");
        let cm_ty = tile_buf_type_rowreduce(1, "f32");
        let w_ptv_ty = ptv_type(1, cw, "si8");
        let sd_ptv_ty = ptv_type(1, cw, "f32");
        let out_ptv_ty = ptv_type(1, 1, "f32");
        let w_tv = ctx.get_or_make_tv(&src0s_gm, ne0, ne00, "si8", ops);
        let sd_tv = ctx.get_or_make_tv(&ids_gm, ne0, ne00, "f32", ops);
        let out_tv = ctx.get_or_make_tv(&dst_gm, 1, ne0, "f32", ops);
        let w_tv_ty = tv_type(ne0, ne00, "si8");
        let sd_tv_ty = tv_type(ne0, ne00, "f32");
        let out_tv_ty = tv_type(1, ne0, "f32");
        // Allocate the compute tiles once; reused (re-tload'd) each row iteration.
        let w_i8 = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", w_i8, w_i8_ty));
        let w_f16 = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", w_f16, w_f16_ty));
        let w_f32 = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", w_f32, vec_ty));
        let p = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", p, vec_ty));
        let sd = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", sd, vec_ty));
        let ps = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", ps, vec_ty));
        let tmp = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", tmp, vec_ty));
        let dot = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", dot, cm_ty));
        let acc = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}  // chunk fold", acc, vec_ty));

        let bi64 = ctx.fresh_ssa();
        let bn64 = ctx.fresh_ssa();
        let bi = ctx.fresh_ssa();
        let bn = ctx.fresh_ssa();
        ops.push(format!("{} = \"pto.get_block_idx\"() : () -> i64", bi64));
        ops.push(format!("{} = \"pto.get_block_num\"() : () -> i64", bn64));
        ops.push(format!("{} = arith.index_cast {} : i64 to index", bi, bi64));
        ops.push(format!("{} = arith.index_cast {} : i64 to index", bn, bn64));
        ops.push(format!(
            "scf.for %r = {} to %c{} step {} {{  // [AIV grid] over ne0 output rows",
            bi, ne0, bn
        ));
        for c in 0..nchunk {
        let coff = c * cw;
        ctx.use_size(coff);
        ops.push(format!("  // reduction chunk {}/{} at +{}", c + 1, nchunk, coff));
        if nchunk > 1 && !hoist_x {
            let xpv = ctx.fresh_ssa();
            ops.push(format!(
                "  {} = pto.partition_view {}, offsets = [%c0, %c{}], sizes = [%c1, %c{}] : {} -> {}",
                xpv, x_tv, coff, cw, tv_type(1, ne00, "f32"), x_ptv_ty
            ));
            ops.push(format!(
                "  pto.tload ins({} : {}) outs({} : {})  // activation slice",
                xpv, x_ptv_ty, x_tile, x_tb_ty
            ));
        }
        let x_cur = if hoist_x { &x_tiles[c as usize] } else { &x_tile };
        let wpv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [%r, %c{}], sizes = [%c1, %c{}] : {} -> {}",
            wpv, w_tv, coff, cw, w_tv_ty, w_ptv_ty
        ));
        ops.push(format!(
            "  pto.tload ins({} : {}) outs({} : {})  // int8 weights row r",
            wpv, w_ptv_ty, w_i8, w_i8_ty
        ));
        ops.push(format!(
            "  pto.tcvt ins({} : {}) outs({} : {})  // si8 -> f16",
            w_i8, w_i8_ty, w_f16, w_f16_ty
        ));
        ops.push(format!(
            "  pto.tcvt ins({} : {}) outs({} : {})  // f16 -> f32",
            w_f16, w_f16_ty, w_f32, vec_ty
        ));
        ops.push(format!(
            "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
            w_f32, x_cur, vec_ty, x_tb_ty, p, vec_ty
        ));
        ops.push("  pto.barrier <PIPE_ALL>".to_string());
        let spv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [%r, %c{}], sizes = [%c1, %c{}] : {} -> {}",
            spv, sd_tv, coff, cw, sd_tv_ty, sd_ptv_ty
        ));
        ops.push(format!(
            "  pto.tload ins({} : {}) outs({} : {})  // per-element scale sd[r][i]=d[r][i/32]",
            spv, sd_ptv_ty, sd, vec_ty
        ));
        ops.push(format!(
            "  pto.tmul ins({}, {} : {}, {}) outs({} : {})  // apply block scale (per-element)",
            p, sd, vec_ty, vec_ty, ps, vec_ty
        ));
        ops.push("  pto.barrier <PIPE_ALL>".to_string());
        // SEED on the first chunk rather than zeroing beforehand. The earlier
        // version zeroed with `tmuls(acc, 0.0)` on an UNINITIALISED tile, and
        // NaN * 0 = NaN — the kernel produced NaN for every output. Seeding
        // cannot leave anything unwritten.
        if c == 0 {
            ops.push(format!(
                "  pto.tmov ins({} : {}) outs({} : {})  // seed the fold",
                ps, vec_ty, acc, vec_ty
            ));
        } else {
            ops.push(format!(
                "  pto.tadd ins({}, {} : {}, {}) outs({} : {})  // fold chunk",
                acc, ps, vec_ty, vec_ty, acc, vec_ty
            ));
        }
        ops.push("  pto.barrier <PIPE_ALL>".to_string());
        }
        // ONE reduction per row, over the folded chunks.
        ops.push(format!(
            "  pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
            acc, tmp, vec_ty, vec_ty, dot, cm_ty
        ));
        ops.push("  pto.barrier <PIPE_ALL>".to_string());
        let opv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [%c0, %r], sizes = [%c1, %c1] : {} -> {}",
            opv, out_tv, out_tv_ty, out_ptv_ty
        ));
        ops.push(format!(
            "  pto.tstore ins({} : {}) outs({} : {})",
            dot, cm_ty, opv, out_ptv_ty
        ));
        ops.push("}".to_string());
        ops.push(format!(
            "// multi-row: ne0={} rows across AIV grid; nb={} blocks/row. REAL int8 matvec/row: tload(si8)->tcvt si8->f16->f32->tmul(x)->tmul(scale)->trowsum->tstore.",
            ne0, nb
        ));
        return Ok(());
    }

    // REAL PTO compute (proof-of-life): a single-scale-group int8 matvec that
    // lowers to native pto ops and compiles to an AICORE binary (dav-c310-vec).
    //   dst[0] = scale * Σ_i (f32)W_i8[i] · x[i]
    // Chain: tload(si8) → tcvt si8→f16 → tcvt f16→f32 → tmul(x) → trowsum →
    //        tmul(scale) → tstore.  (PTO's tcvt does the real int8→float
    //        conversion in two steps: si8→f16, f16→f32 — the accepted dtype
    //        pairs; there is no direct si8→f32 tcvt.)
    // This is EXACT Q8_0 for one 32-block (ne00==32, one scale d). For ne00>32
    // it is a single-scale-group int8 matvec (real ops, correct dot); true
    // per-block Q8_0 over nb blocks needs a block-wise reduce (trowsum[nb×32] →
    // per-block scale → tcolsum) — see the NOTE. Only output row 0 is computed;
    // the ne0 row dimension maps to the AIV dispatch grid (one row per core).
    // De-interleaved on-device ABI: src0s=int8 weights[ne00], src1=x[ne00] f32,
    // ids=scale d (f32, per-row Q8_0 block scale), dst=out[ne0] f32.

    // 1. load the int8 weight row W as si8 [1 × ne00].
    let w_tv = ctx.get_or_make_tv(&src0s_gm, 1, ne00, "si8", ops);
    let w_pv = ctx.make_pv(&w_tv, 1, ne00, "si8", 0, ops);
    let w_i8 = ctx.fresh_ssa();
    let w_i8_ty = tile_buf_type(1, ne00, "si8");
    let w_ptv_ty = ptv_type(1, ne00, "si8");
    ops.push(format!("{} = pto.alloc_tile : {}", w_i8, w_i8_ty));
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})  // int8 weights row",
        w_pv, w_ptv_ty, w_i8, w_i8_ty
    ));

    // 2. tcvt si8 → f16 → f32 (real numeric int8 dequant to float).
    let w_f16 = ctx.fresh_ssa();
    let w_f16_ty = tile_buf_type(1, ne00, "f16");
    ops.push(format!("{} = pto.alloc_tile : {}", w_f16, w_f16_ty));
    ops.push(format!(
        "pto.tcvt ins({} : {}) outs({} : {})  // si8 -> f16",
        w_i8, w_i8_ty, w_f16, w_f16_ty
    ));
    let w_f32 = ctx.fresh_ssa();
    let w_f32_ty = tile_buf_type(1, ne00, "f32");
    ops.push(format!("{} = pto.alloc_tile : {}", w_f32, w_f32_ty));
    ops.push(format!(
        "pto.tcvt ins({} : {}) outs({} : {})  // f16 -> f32",
        w_f16, w_f16_ty, w_f32, w_f32_ty
    ));

    // 3. x[ne00] is already staged resident in x_tile above.

    // 4. p = W_f32 .* x   [1 × ne00]
    let p = ctx.fresh_ssa();
    let vec_ty = tile_buf_type(1, ne00, "f32");
    ops.push(format!("{} = pto.alloc_tile : {}", p, vec_ty));
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        w_f32, x_tile, w_f32_ty, x_tb_ty, p, vec_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    // 5. Apply the per-element Q8_0 block scale sd, where sd[i] = d[block(i)] =
    //    d[i/32] (the nb per-block scales expanded to one scale per column). This
    //    handles nb>1 blocks with DIFFERENT per-block scales — the general
    //    multi-block Q8_0 — because Σ_i d_{b(i)}·w_i·x_i = Σ_blocks d_b·Σ(w·x).
    //    Scaling the products before the reduction keeps everything row-major and
    //    uses only proven ops (tmul/trowsum), avoiding the col/row-major friction
    //    of a block-wise trowsum→tcolsum. sd is fed as a [1 × ne00] f32 vector via
    //    the `ids` GM slot (host expands the nb block scales: sd[i]=d[i/32]); for
    //    a single 32-block that is just d repeated 32×.
    let sd_tv = ctx.get_or_make_tv(&ids_gm, 1, ne00, "f32", ops);
    let sd_pv = ctx.make_pv(&sd_tv, 1, ne00, "f32", 0, ops);
    let sd = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", sd, vec_ty));
    let sd_ptv_ty = ptv_type(1, ne00, "f32");
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})  // per-element block scale sd[i]=d[i/32]",
        sd_pv, sd_ptv_ty, sd, vec_ty
    ));
    let ps = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", ps, vec_ty));
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})  // apply block scale (per-element)",
        p, sd, vec_ty, vec_ty, ps, vec_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    // 6. dot = trowsum(ps, tmp)  → [1 × 1] col_major = d · Σ(w·x).
    let tmp = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", tmp, vec_ty));
    let cm_ty = tile_buf_type_rowreduce(1, "f32");
    let dot = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", dot, cm_ty));
    ops.push(format!(
        "pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
        ps, tmp, vec_ty, vec_ty, dot, cm_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());

    // 7. store dst[0] = dot.
    let out_tv = ctx.get_or_make_tv(&dst_gm, 1, 1, "f32", ops);
    let out_pv = ctx.make_pv(&out_tv, 1, 1, "f32", 0, ops);
    let out_ptv_ty = ptv_type(1, 1, "f32");
    ops.push(format!(
        "pto.tstore ins({} : {}) outs({} : {})",
        dot, cm_ty, out_pv, out_ptv_ty
    ));

    ops.push(format!(
        "// nb={} blocks/row (QK8_0=32). ne0={} output rows via AIV grid.",
        nb, ne0
    ));
    ops.push("// REAL ops: tload(si8) -> tcvt si8->f16->f32 -> tmul(x) -> tmul(per-elem scale) -> trowsum -> tstore.".to_string());
    ops.push("// Multi-block correct: sd[i]=d[i/32] applied per element, so nb blocks with distinct scales sum exactly.".to_string());

    Ok(())
}

// ---------------------------------------------------------------------------
// DS4-Flash IQ2_XXS matvec  (routed gate/up) — HOST-PRECOMPUTE path
// ---------------------------------------------------------------------------

/// `llvm.call @__tile_mul_mv_id_iq2_xxs_f32(%src0s, %src1, %ids, %dst, %ne00, %ne0)`
///
/// Routed gate/up projection where `W` is `block_iq2_xxs`. IQ2_XXS decode needs a
/// **256-entry `iq2xxs_grid` (ulong) + `ksigns_iq2xs[128]` + `kmask_iq2xs[8]`
/// byte-indexed gather** per group — and PTO has **no native gather** today
/// (`translate_gather` is a `pto.tmov` stub). So the on-device decode is
/// BLOCKED on CANN 9.x / a custom AscendC gather intrinsic.
///
/// **Host-side index-precompute path (viable, emitted here).** The grid lookup +
/// sign expansion is a pure function of the block bytes — it does **not** depend
/// on the activations. So the host expands each routed expert's `block_iq2_xxs`
/// into `block_q8_0`-shaped scratch (int8 weights + a per-32 f16 scale)
/// *before* the NPU dispatch, and the on-device op becomes a plain int8 matvec —
/// exactly the `translate_mul_mv_id_q8_0_pto` path (native `tcast`/`tmul`/
/// `trowsum`, no gather). Decode arithmetic per 32-group:
/// ```text
///   aux8[0..4] = grid indices ; aux32 = q2[2] | q2[3]<<16
///   d = block.d * (0.5 + (aux32 >> 28))         // sub-scale in the top nibble
///   for l in 0..4:  g = grid[aux8[l]] (8 int8)  ; s = ksigns[(aux32>>7l)&127]
///     w[8l+j] = g[j] * ((s & kmask[j]) ? -1 : 1)  // expanded signed weight
///   contribution = 0.25 * d * Σ w·x
/// ```
/// Equivalence of this host expansion to the direct on-device decode is proven
/// in `test_pto_iq2xxs_host_precompute_matches_decode` (real ggml tables).
///
/// **Capacity note (honest):** expanding the *whole model* IQ2_XXS→int8 is a
/// ~4× weight-memory regression (2-bit → 8-bit) that defeats the Q2 footprint
/// goal on the 96 GB-class flagship. The viable form is **bounded, on-the-fly
/// host expansion of only the active experts for the current token** into a
/// small scratch buffer — the host CPU cost overlaps NPU compute (the ds4-pto
/// "parallelise host CPU prefix" lever). See docs/DS4FLASH_Q2_PTO_910C.md.
fn translate_mul_mv_id_iq2_xxs_pto(
    line: &str,
    ctx: &mut PtoContext,
    func: &MlirFunc,
    ops: &mut Vec<String>,
) -> Result<(), String> {
    let args = extract_call_args(line)
        .ok_or_else(|| format!("mul_mv_id_iq2_xxs: cannot parse args in: {}", line))?;
    let src0s_arg = args
        .first()
        .ok_or("mul_mv_id_iq2_xxs: missing src0s")?
        .trim();
    let src1_arg = args
        .get(1)
        .ok_or("mul_mv_id_iq2_xxs: missing src1 (input)")?
        .trim();
    let ids_arg = args.get(2).ok_or("mul_mv_id_iq2_xxs: missing ids")?.trim();
    let dst_arg = args.get(3).ok_or("mul_mv_id_iq2_xxs: missing dst")?.trim();
    let ne00 = ctx.resolve_const(args.get(4).map(|s| s.as_str()).unwrap_or("0"));
    let ne0 = ctx.resolve_const(args.get(5).map(|s| s.as_str()).unwrap_or("0"));

    if ne00 == 0 || ne0 == 0 {
        return Err(format!(
            "mul_mv_id_iq2_xxs: ne00 ({}) and ne0 ({}) must be non-zero: {}",
            ne00, ne0, line
        ));
    }
    if ne00 % 256 != 0 {
        return Err(format!(
            "mul_mv_id_iq2_xxs: ne00 ({}) must be a multiple of QK_K=256 (block_iq2_xxs): {}",
            ne00, line
        ));
    }
    let nb32 = ne00 / 32; // 32-element groups per output row

    let src0s_gm = resolve_gm_name(&ctx.resolve_ptr(src0s_arg), func);
    let src1_gm = resolve_gm_name(&ctx.resolve_ptr(src1_arg), func);
    let ids_gm = resolve_gm_name(&ctx.resolve_ptr(ids_arg), func);
    let dst_gm = resolve_gm_name(&ctx.resolve_ptr(dst_arg), func);

    ops.push(format!(
        "// === DS4-Flash IQ2_XXS matvec (routed gate/up): dst[{ne0}] = W_expert . x[{ne00}] ===",
        ne0 = ne0,
        ne00 = ne00
    ));
    ops.push(format!(
        "// weights={} input={} ids={} dst={}  ({} 32-groups/row, block_iq2_xxs=66 B)",
        src0s_gm, src1_gm, ids_gm, dst_gm, nb32
    ));
    ops.push("// block_iq2_xxs = 66 B: half d@0, ushort qs[32]@2".to_string());

    // Real PTO tile op: stage the input activation row x[ne00] into a vec tile.
    let x_tv = ctx.get_or_make_tv(&src1_gm, 1, ne00, "f32", ops);
    let x_pv = ctx.make_pv(&x_tv, 1, ne00, "f32", 0, ops);
    let x_tile = ctx.fresh_ssa();
    let x_tb_ty = tile_buf_type(1, ne00, "f32");
    let x_ptv_ty = ptv_type(1, ne00, "f32");
    ops.push(format!("{} = pto.alloc_tile : {}", x_tile, x_tb_ty));
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})  // activation row x, resident across rows",
        x_pv, x_ptv_ty, x_tile, x_tb_ty
    ));

    ops.push(
        "// --- HOST PRECOMPUTE (activation-independent): expand the routed expert's".to_string(),
    );
    ops.push(
        "//     block_iq2_xxs via iq2xxs_grid + ksigns/kmask into int8 weights w8[ne00]"
            .to_string(),
    );
    ops.push(
        "//     and a per-element scale sd[i] = 0.25 * d_group(i) (d_group = block.d *".to_string(),
    );
    ops.push(
        "//     (0.5 + (aux32>>28))). The on-device op is then EXACTLY the Q8_0 int8".to_string(),
    );
    ops.push("//     matvec below — no on-device grid gather (that stays host-side).".to_string());

    // ── Multi-row (ne0>1): parallelise output rows across the AIV grid (same as
    //    Q8_0). Host-expanded int8 weights W [ne0 × ne00] (row r at r*ne00) and
    //    per-element scale sd [ne0 × ne00] (sd[r][i]=0.25·d_group); x shared
    //    [1 × ne00]; dst [1 × ne0]. Per row: tload W_r → tcvt → tmul(x) →
    //    tmul(sd_r) → trowsum → tstore dst[r].
    if ne0 > 1 {
        ctx.use_size(ne0);
        ctx.use_size(ne00);
        ctx.use_size(1);
        let vec_ty = tile_buf_type(1, ne00, "f32");
        let w_i8_ty = tile_buf_type(1, ne00, "si8");
        let w_f16_ty = tile_buf_type(1, ne00, "f16");
        let cm_ty = tile_buf_type_rowreduce(1, "f32");
        let w_ptv_ty = ptv_type(1, ne00, "si8");
        let sd_ptv_ty = ptv_type(1, ne00, "f32");
        let out_ptv_ty = ptv_type(1, 1, "f32");
        let w_tv = ctx.get_or_make_tv(&src0s_gm, ne0, ne00, "si8", ops);
        let sd_tv = ctx.get_or_make_tv(&ids_gm, ne0, ne00, "f32", ops);
        let out_tv = ctx.get_or_make_tv(&dst_gm, 1, ne0, "f32", ops);
        let w_tv_ty = tv_type(ne0, ne00, "si8");
        let sd_tv_ty = tv_type(ne0, ne00, "f32");
        let out_tv_ty = tv_type(1, ne0, "f32");
        let w_i8 = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", w_i8, w_i8_ty));
        let w_f16 = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", w_f16, w_f16_ty));
        let w_f32 = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", w_f32, vec_ty));
        let p = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", p, vec_ty));
        let sd = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", sd, vec_ty));
        let ps = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", ps, vec_ty));
        let tmp = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", tmp, vec_ty));
        let dot = ctx.fresh_ssa();
        ops.push(format!("{} = pto.alloc_tile : {}", dot, cm_ty));
        let bi64 = ctx.fresh_ssa();
        let bn64 = ctx.fresh_ssa();
        let bi = ctx.fresh_ssa();
        let bn = ctx.fresh_ssa();
        ops.push(format!("{} = \"pto.get_block_idx\"() : () -> i64", bi64));
        ops.push(format!("{} = \"pto.get_block_num\"() : () -> i64", bn64));
        ops.push(format!("{} = arith.index_cast {} : i64 to index", bi, bi64));
        ops.push(format!("{} = arith.index_cast {} : i64 to index", bn, bn64));
        ops.push(format!(
            "scf.for %r = {} to %c{} step {} {{  // [AIV grid] over ne0 rows (IQ2_XXS host-precompute int8)",
            bi, ne0, bn
        ));
        let wpv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [%r, %c0], sizes = [%c1, %c{}] : {} -> {}",
            wpv, w_tv, ne00, w_tv_ty, w_ptv_ty
        ));
        ops.push(format!(
            "  pto.tload ins({} : {}) outs({} : {})  // int8 weights row r",
            wpv, w_ptv_ty, w_i8, w_i8_ty
        ));
        ops.push(format!(
            "  pto.tcvt ins({} : {}) outs({} : {})  // si8 -> f16",
            w_i8, w_i8_ty, w_f16, w_f16_ty
        ));
        ops.push(format!(
            "  pto.tcvt ins({} : {}) outs({} : {})  // f16 -> f32",
            w_f16, w_f16_ty, w_f32, vec_ty
        ));
        ops.push(format!(
            "  pto.tmul ins({}, {} : {}, {}) outs({} : {})",
            w_f32, x_tile, vec_ty, x_tb_ty, p, vec_ty
        ));
        ops.push("  pto.barrier <PIPE_ALL>".to_string());
        let spv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [%r, %c0], sizes = [%c1, %c{}] : {} -> {}",
            spv, sd_tv, ne00, sd_tv_ty, sd_ptv_ty
        ));
        ops.push(format!(
            "  pto.tload ins({} : {}) outs({} : {})  // per-element scale sd[r][i]=0.25*d_group",
            spv, sd_ptv_ty, sd, vec_ty
        ));
        ops.push(format!(
            "  pto.tmul ins({}, {} : {}, {}) outs({} : {})  // apply iq2 group scale",
            p, sd, vec_ty, vec_ty, ps, vec_ty
        ));
        ops.push("  pto.barrier <PIPE_ALL>".to_string());
        ops.push(format!(
            "  pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
            ps, tmp, vec_ty, vec_ty, dot, cm_ty
        ));
        ops.push("  pto.barrier <PIPE_ALL>".to_string());
        let opv = ctx.fresh_ssa();
        ops.push(format!(
            "  {} = pto.partition_view {}, offsets = [%c0, %r], sizes = [%c1, %c1] : {} -> {}",
            opv, out_tv, out_tv_ty, out_ptv_ty
        ));
        ops.push(format!(
            "  pto.tstore ins({} : {}) outs({} : {})",
            dot, cm_ty, opv, out_ptv_ty
        ));
        ops.push("}".to_string());
        ops.push(format!("// multi-row IQ2_XXS: ne0={} rows over AIV grid; {} 32-groups/row. REAL int8 matvec/row (host-precompute; on-device grid gather stays BLOCKED).", ne0, nb32));
        return Ok(());
    }

    // REAL PTO compute — same int8 matvec as Q8_0 (proven on-device):
    //   dst[0] = Σ_i (f32)w8_i · sd_i · x_i,  via tcvt(si8→f16→f32)/tmul/trowsum/tstore.
    // 1. load host-expanded int8 weights w8 as si8 [1 × ne00].
    let w_tv = ctx.get_or_make_tv(&src0s_gm, 1, ne00, "si8", ops);
    let w_pv = ctx.make_pv(&w_tv, 1, ne00, "si8", 0, ops);
    let w_i8 = ctx.fresh_ssa();
    let w_i8_ty = tile_buf_type(1, ne00, "si8");
    let w_ptv_ty = ptv_type(1, ne00, "si8");
    ops.push(format!("{} = pto.alloc_tile : {}", w_i8, w_i8_ty));
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})  // host-expanded int8 weights",
        w_pv, w_ptv_ty, w_i8, w_i8_ty
    ));
    // 2. tcvt si8 → f16 → f32.
    let w_f16 = ctx.fresh_ssa();
    let w_f16_ty = tile_buf_type(1, ne00, "f16");
    ops.push(format!("{} = pto.alloc_tile : {}", w_f16, w_f16_ty));
    ops.push(format!(
        "pto.tcvt ins({} : {}) outs({} : {})  // si8 -> f16",
        w_i8, w_i8_ty, w_f16, w_f16_ty
    ));
    let w_f32 = ctx.fresh_ssa();
    let w_f32_ty = tile_buf_type(1, ne00, "f32");
    ops.push(format!("{} = pto.alloc_tile : {}", w_f32, w_f32_ty));
    ops.push(format!(
        "pto.tcvt ins({} : {}) outs({} : {})  // f16 -> f32",
        w_f16, w_f16_ty, w_f32, w_f32_ty
    ));
    // 3. p = w_f32 .* x   [1 × ne00]
    let vec_ty = tile_buf_type(1, ne00, "f32");
    let p = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", p, vec_ty));
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})",
        w_f32, x_tile, w_f32_ty, x_tb_ty, p, vec_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    // 4. apply the per-element (host-precomputed) scale sd[i] = 0.25*d_group(i).
    let sd_tv = ctx.get_or_make_tv(&ids_gm, 1, ne00, "f32", ops);
    let sd_pv = ctx.make_pv(&sd_tv, 1, ne00, "f32", 0, ops);
    let sd = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", sd, vec_ty));
    let sd_ptv_ty = ptv_type(1, ne00, "f32");
    ops.push(format!(
        "pto.tload ins({} : {}) outs({} : {})  // per-element scale sd[i]=0.25*d_group(i)",
        sd_pv, sd_ptv_ty, sd, vec_ty
    ));
    let ps = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", ps, vec_ty));
    ops.push(format!(
        "pto.tmul ins({}, {} : {}, {}) outs({} : {})  // apply iq2_xxs group scale",
        p, sd, vec_ty, vec_ty, ps, vec_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    // 5. dot = trowsum(ps, tmp) → [1 × 1] col_major.
    let tmp = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", tmp, vec_ty));
    let cm_ty = tile_buf_type_rowreduce(1, "f32");
    let dot = ctx.fresh_ssa();
    ops.push(format!("{} = pto.alloc_tile : {}", dot, cm_ty));
    ops.push(format!(
        "pto.trowsum ins({}, {} : {}, {}) outs({} : {})",
        ps, tmp, vec_ty, vec_ty, dot, cm_ty
    ));
    ops.push("pto.barrier <PIPE_ALL>".to_string());
    // 6. store dst[0].
    let out_tv = ctx.get_or_make_tv(&dst_gm, 1, 1, "f32", ops);
    let out_pv = ctx.make_pv(&out_tv, 1, 1, "f32", 0, ops);
    let out_ptv_ty = ptv_type(1, 1, "f32");
    ops.push(format!(
        "pto.tstore ins({} : {}) outs({} : {})",
        dot, cm_ty, out_pv, out_ptv_ty
    ));

    ops.push(format!(
        "// {} 32-groups/row. REAL int8 matvec (host-precompute feed).",
        nb32
    ));
    ops.push(
        "// On-device grid gather stays BLOCKED (no native PTO gather); grid decode is host-side."
            .to_string(),
    );

    Ok(())
}

// ---------------------------------------------------------------------------
// Helper: resolve a call-arg GM pointer to the function parameter name
// ---------------------------------------------------------------------------

fn resolve_gm_name(arg: &str, func: &MlirFunc) -> String {
    // arg is something like `%arg0` already matching the func param
    // If it matches a func param name directly, use it.
    for fa in &func.args {
        if fa.name == arg && fa.is_gm {
            return fa.name.clone();
        }
    }
    // Fall back to the raw arg
    arg.to_string()
}

// MLIR text parsing moved to crate::mlir_parse (see use statement at top).

// ---------------------------------------------------------------------------
// Utilities
// ---------------------------------------------------------------------------

// extract_result_ssa, extract_call_args, parse_const_arg moved to mlir_parse.

pub(crate) fn infer_dtype_from_name(name: &str) -> &'static str {
    if name.contains("f16") || name.contains("half") {
        "f16"
    } else {
        "f32"
    }
}

/// Infer a GM arg's dtype by scanning the function body for the first
/// `__tile_load_*` / `__tile_store_*` call that uses it as a
/// pointer operand. Returns None if no such call is found; the caller
/// then falls back to `infer_dtype_from_name`.
///
/// This matters for f16 kernels whose Rust arg names don't contain
/// "f16" (e.g. `fn matmul(a: *const f16, b: *const f16, out: *mut f16)`):
/// body-scanning correctly sets `!pto.ptr<f16>` so ptoas generates
/// `__gm__ half*` parameters consistent with the `GlobalTensor<half, ...>`
/// views derived from them.
pub(crate) fn infer_arg_dtype_from_body(
    arg_name: &str,
    body_lines: &[String],
) -> Option<&'static str> {
    // Patterns that indicate this arg is used as a typed GM pointer.
    // The LLVM IR shape is: `llvm.call @__tile_load_fNN(%argK, ...)` or
    // `llvm.call @__tile_store_fNN(%argK, ...)`. We do a substring
    // check: if the line mentions both the arg name and a typed tile_load/
    // tile_store call, use the dtype from the callee name.
    for line in body_lines {
        if !line.contains(arg_name) {
            continue;
        }
        // Partition intrinsics are the OTHER way an arg reaches GM: a gemm
        // operand is partitioned, never loaded directly, so without this an
        // f16 gemm emitted `!pto.ptr<f32>` in the signature while
        // make_tensor_view used `tensor_view<?x?xf16>`. ptoas rejects that
        // outright: "use of value '%arg0' expects different type than prior
        // uses: '!pto.ptr<f16, gm>' vs '!pto.ptr<f32, gm>'".
        if line.contains("__tile_partition") {
            if line.contains("_f16") {
                return Some("f16");
            }
            if line.contains("_bf16") {
                return Some("bf16");
            }
            if line.contains("_f32") {
                return Some("f32");
            }
        }
        // Check store (GM arg is 1st pointer param, written).
        if line.contains("__tile_store_f16") {
            return Some("f16");
        }
        if line.contains("__tile_store_f32") {
            return Some("f32");
        }
        if line.contains("__tile_store_bf16") {
            return Some("bf16");
        }
        // Check load (GM arg is 1st pointer param, read).
        if line.contains("__tile_load_f16") {
            return Some("f16");
        }
        if line.contains("__tile_load_f32") {
            return Some("f32");
        }
        if line.contains("__tile_load_bf16") {
            return Some("bf16");
        }
        if line.contains("__tile_load_i8") {
            return Some("i8");
        }
        if line.contains("__tile_store_i8") {
            return Some("i8");
        }
        // Q8_0 routed matvec: __tile_mul_mv_id_q8_0_f32(src0s, src1, ids, dst, ...).
        // The real lowering loads src0s (arg position 0) as int8 weights (si8);
        // the other pointer args (x, scale, dst) are f32. ptoas type-checks the
        // func-signature ptr dtype against the make_tensor_view dtype, so the
        // weights arg MUST be declared si8 here.
        if line.contains("__tile_mul_mv_id_q8_0") || line.contains("__tile_mul_mv_id_iq2_xxs") {
            // Real lowering loads the weights arg (position 0) as int8 (si8);
            // the Q8_0 weights are native int8, the IQ2_XXS weights are the
            // host-precomputed int8 expansion. Other pointer args are f32.
            if let Some(args) = extract_call_args(line) {
                if args.first().map(|s| s.trim()) == Some(arg_name) {
                    return Some("si8");
                }
            }
            return Some("f32");
        }
        // int8 matmul has a scale arg at position 3. CANN 8.5 ptoas requires
        // the scale tile to be dtype=ui64 (TMovToFb needs uint64_t DstType),
        // so we emit `!pto.ptr<ui64>` here even though the Rust source declares
        // the pointer as `*const f32`. Host-side repacks f32 → u64 FB words
        // before launch (see pack_scale_f32_to_u64).
        if line.contains("__tile_matmul_i8_acc_i32_dequant_f16") {
            let args = match extract_call_args(line) {
                Some(a) => a,
                None => continue,
            };
            let scale_arg = args.get(3).map(|s| s.trim()).unwrap_or("");
            if scale_arg == arg_name {
                return Some("ui64");
            }
        }
        // add_rms_norm_rows carries FIVE GM pointers (x, residual, weight, out,
        // residual_out) that are ALL the intrinsic's I/O dtype, which is in the
        // callee name. Without this they default to f32 and ptoas rejects the
        // module for a bf16 kernel ("expects different type than prior uses").
        if let Some(rest) = line.split("__tile_add_rms_norm_rows_").nth(1) {
            let dt = rest.split('(').next().unwrap_or("").trim();
            return match dt {
                "bf16" => Some("bf16"),
                "f16" => Some("f16"),
                "f32" => Some("f32"),
                _ => None,
            };
        }
        // swiglu_quant_rows carries FOUR differently-typed GM pointers in one
        // call — (gate f16, up f16, y i8, scale f32) — so the dtype depends on
        // WHICH position the arg occupies, not merely on the callee name. A
        // name-only match here would type every pointer the same and ptoas
        // rejects the result ("expects different type than prior uses").
        if line.contains("__tile_swiglu_quant_rows") {
            let args = match extract_call_args(line) {
                Some(a) => a,
                None => continue,
            };
            let at = |i: usize| args.get(i).map(|s| s.trim()).unwrap_or("");
            if at(0) == arg_name || at(1) == arg_name {
                return Some("f16");
            }
            if at(2) == arg_name {
                return Some("i8");
            }
            if at(3) == arg_name {
                return Some("f32");
            }
        }
    }
    None
}

// is_builtin_helper moved to mlir_parse.

// ---------------------------------------------------------------------------
// Tests
// ---------------------------------------------------------------------------

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn test_parse_const_arg_bare() {
        assert_eq!(parse_const_arg("16"), 16);
        assert_eq!(parse_const_arg("32"), 32);
    }

    #[test]
    fn test_pick_kb_for_n_clamps_on_outer_stride_overflow() {
        // Default Kb=256 stands when N is small (Kb*N <= 2^23).
        assert_eq!(pick_kb_for_n(1536, 1536), 256); // q/o_proj
        assert_eq!(pick_kb_for_n(1536, 256), 256); // kv_proj
        assert_eq!(pick_kb_for_n(1536, 8960), 256); // gate/up_proj
        assert_eq!(pick_kb_for_n(8960, 1536), 256); // down_proj
        // lm_head: N=151936 forces Kb down so that Kb*N < 2^24. With our
        // 2^23 threshold, Kb ≤ (2^23)/151936 ≈ 55 → aligned to 48.
        // 1536 % 48 == 0, so expect Kb=48.
        assert_eq!(pick_kb_for_n(1536, 151936), 48);
        // N=65536 exactly at old failure boundary: 2^23/65536 = 128. 1536%128=0.
        assert_eq!(pick_kb_for_n(1536, 65536), 128);
        // N=32768 safe at full Kb=256: 256*32768 = 2^23 (equal to threshold,
        // cap = 2^23/32768 = 256, so we get Kb=256).
        assert_eq!(pick_kb_for_n(1536, 32768), 256);
        // Degenerate / small K that's still > kb_cap.
        // K=128 (base=128), cap=48: 128%48!=0 → fallback halving to 32 (divides 128, ≤48).
        assert_eq!(pick_kb_for_n(128, 151936), 32);
        // K=64 (base=64), cap=48: 64%48!=0 → fallback to 32 (divides 64, ≤48).
        assert_eq!(pick_kb_for_n(64, 151936), 32);
    }

    #[test]
    fn test_parse_const_arg_ssa() {
        assert_eq!(parse_const_arg("%c16_i32"), 16);
        assert_eq!(parse_const_arg("%c1024"), 1024);
    }

    #[test]
    fn test_infer_dtype() {
        assert_eq!(infer_dtype_from_name("%arg0"), "f32");
        assert_eq!(infer_dtype_from_name("%arg0_f16"), "f16");
    }

    #[test]
    fn test_infer_arg_dtype_from_body_f16() {
        // Rust kernels use bland arg names like %arg0 without dtype hints.
        // Body-scanning must pick up f16 from tile_load_f16 / tile_store_f16.
        let body = vec![
            "    %t = llvm.call @__tile_load_f16(%arg0, %c16, %c32) : (!llvm.ptr<1>, i32, i32) -> i32".to_string(),
            "    llvm.call @__tile_store_f16(%arg1, %t, %c16, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()".to_string(),
        ];
        assert_eq!(infer_arg_dtype_from_body("%arg0", &body), Some("f16"));
        assert_eq!(infer_arg_dtype_from_body("%arg1", &body), Some("f16"));
        assert_eq!(infer_arg_dtype_from_body("%arg2", &body), None);
    }

    #[test]
    fn test_infer_arg_dtype_from_body_f32() {
        let body = vec![
            "    %t = llvm.call @__tile_load_f32(%arg0, %c16, %c32) : (!llvm.ptr<1>, i32, i32) -> i32".to_string(),
            "    llvm.call @__tile_store_f32(%arg1, %t, %c16, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()".to_string(),
        ];
        assert_eq!(infer_arg_dtype_from_body("%arg0", &body), Some("f32"));
        assert_eq!(infer_arg_dtype_from_body("%arg1", &body), Some("f32"));
    }

    #[test]
    fn test_f16_matmul_emits_f16_ptr_args() {
        // Regression: generator must emit !pto.ptr<f16> for an f16 kernel's
        // GM args, not !pto.ptr<f32>. Without body inference, arg names like
        // %arg0 fall through to infer_dtype_from_name which defaults to f32
        // — ptoas then emits mismatched `__gm__ float*` + `GlobalTensor<half>`.
        let mlir = r#"
module {
  llvm.func @mm_f16(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %c0 = llvm.mlir.constant(0 : i32) : i32
    %c16 = llvm.mlir.constant(16 : i32) : i32
    %c256 = llvm.mlir.constant(256 : i32) : i32
    %t_a = llvm.call @__tile_load_f16(%arg0, %c16, %c256) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_b = llvm.call @__tile_load_f16(%arg1, %c256, %c16) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_c = llvm.call @__tile_matmul_f16(%c0, %t_a, %t_b, %c16, %c256, %c16) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f16(%arg2, %t_c, %c16, %c16) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("mm_f16 PTO-MLIR");
        assert!(
            pto.contains("%arg0: !pto.ptr<f16>"),
            "arg0 should be !pto.ptr<f16>:\n{}",
            pto
        );
        assert!(
            pto.contains("%arg1: !pto.ptr<f16>"),
            "arg1 should be !pto.ptr<f16>:\n{}",
            pto
        );
        assert!(
            pto.contains("%arg2: !pto.ptr<f16>"),
            "arg2 should be !pto.ptr<f16>:\n{}",
            pto
        );
        assert!(
            !pto.contains("%arg0: !pto.ptr<f32>"),
            "f32 mismatch leak:\n{}",
            pto
        );
    }

    #[test]
    fn test_is_builtin_helper() {
        assert!(is_builtin_helper("get_block_idx"));
        assert!(is_builtin_helper("__tile_v_add_f32"));
        assert!(!is_builtin_helper("vec_add_kernel"));
    }

    #[test]
    fn test_tile_buf_type_str() {
        let s = tile_buf_type(32, 32, "f32");
        assert!(s.contains("loc=vec"));
        assert!(s.contains("dtype=f32"));
        assert!(s.contains("rows=32"));
        assert!(s.contains("cols=32"));
        assert!(s.contains("fractal=512"));
        assert!(s.contains("blayout=row_major"));
    }

    #[test]
    fn test_vec_add_generates_valid_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @vec_add(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c32, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_load_f32(%arg1, %c32, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t2 = llvm.call @__tile_add_f32(%c0, %t0, %t1, %c32, %c32) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %t2, %c32, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let result = convert_mlir_to_pto(mlir);
        assert!(result.is_ok(), "PTO-MLIR generation failed: {:?}", result);
        let pto = result.unwrap();

        // Must start with a module wrapper (accepts attributes)
        assert!(
            pto.contains("module {") || pto.contains("module attributes"),
            "Missing module wrapper:\n{}",
            pto
        );
        // func.func with pto.ptr args
        assert!(
            pto.contains("func.func @vec_add("),
            "Missing func.func:\n{}",
            pto
        );
        assert!(
            pto.contains("!pto.ptr<f32>"),
            "Missing !pto.ptr<f32>:\n{}",
            pto
        );
        // arith constants
        assert!(
            pto.contains("arith.constant"),
            "Missing arith constants:\n{}",
            pto
        );
        // pto ops
        assert!(
            pto.contains("pto.make_tensor_view"),
            "Missing make_tensor_view:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.partition_view"),
            "Missing partition_view:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.alloc_tile"),
            "Missing alloc_tile:\n{}",
            pto
        );
        assert!(pto.contains("pto.tload"), "Missing tload:\n{}", pto);
        assert!(pto.contains("pto.tadd"), "Missing tadd:\n{}", pto);
        assert!(pto.contains("pto.tstore"), "Missing tstore:\n{}", pto);
        assert!(pto.contains("return"), "Missing return:\n{}", pto);
        // No fictional text-assembly syntax
        assert!(
            !pto.contains(".kernel "),
            "Stale .kernel in output:\n{}",
            pto
        );
        assert!(!pto.contains(".end"), "Stale .end in output:\n{}", pto);
        assert!(
            !pto.contains("tile.load"),
            "Stale tile.load in output:\n{}",
            pto
        );
    }

    #[test]
    fn test_softmax_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @softmax_1d(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c1, %c1024) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_softmax_f32(%c0, %t0, %c1, %c1024) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c1, %c1024) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("softmax f32 PTO-MLIR generation");
        assert!(
            pto.contains("func.func @softmax_1d"),
            "Missing func name:\n{}",
            pto
        );
        assert!(pto.contains("pto.tload"), "Missing tload:\n{}", pto);
        assert!(pto.contains("pto.tstore"), "Missing tstore:\n{}", pto);
        // tile_buf must carry the shape 1x1024
        assert!(
            pto.contains("rows=1, cols=1024"),
            "Missing rows=1, cols=1024 in tile_buf:\n{}",
            pto
        );
        // Softmax decomposition: 5 reduction ops
        assert!(pto.contains("pto.trowmax"), "Missing trowmax:\n{}", pto);
        assert!(
            pto.contains("pto.trowexpandsub"),
            "Missing trowexpandsub:\n{}",
            pto
        );
        assert!(pto.contains("pto.texp"), "Missing texp:\n{}", pto);
        assert!(pto.contains("pto.trowsum"), "Missing trowsum:\n{}", pto);
        assert!(
            pto.contains("pto.trowexpanddiv"),
            "Missing trowexpanddiv:\n{}",
            pto
        );
        // Reduction ops must use the 3-operand ins(%src, %tmp : T, T) format
        assert!(
            pto.contains("pto.trowmax ins("),
            "trowmax must use ins() format:\n{}",
            pto
        );
        // No pipe_barrier — ptoas adds sync with --enable-insert-sync
        assert!(
            !pto.contains("pipe_barrier"),
            "Unexpected pipe_barrier:\n{}",
            pto
        );
        // No legacy placeholder op
        assert!(
            !pto.contains("pto.tsoftmax"),
            "Unexpected tsoftmax placeholder:\n{}",
            pto
        );
    }

    #[test]
    fn test_softmax_f16_2d_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @softmax_rows_f16(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f16(%arg0, %c16, %c1024) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_softmax_f16(%c0, %t0, %c16, %c1024) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f16(%arg1, %t1, %c16, %c1024) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("softmax f16 PTO-MLIR generation");
        assert!(
            pto.contains("func.func @softmax_rows_f16"),
            "Missing func name:\n{}",
            pto
        );
        assert!(pto.contains("dtype=f16"), "Missing f16 dtype:\n{}", pto);
        assert!(
            pto.contains("rows=16, cols=1024"),
            "Missing rows=16, cols=1024:\n{}",
            pto
        );
        // Full decomposition present
        assert!(pto.contains("pto.trowmax"), "Missing trowmax:\n{}", pto);
        assert!(
            pto.contains("pto.trowexpandsub"),
            "Missing trowexpandsub:\n{}",
            pto
        );
        assert!(pto.contains("pto.texp"), "Missing texp:\n{}", pto);
        assert!(pto.contains("pto.trowsum"), "Missing trowsum:\n{}", pto);
        assert!(
            pto.contains("pto.trowexpanddiv"),
            "Missing trowexpanddiv:\n{}",
            pto
        );
        assert!(
            !pto.contains("pto.tsoftmax"),
            "Unexpected tsoftmax placeholder:\n{}",
            pto
        );
    }

    #[test]
    fn test_exp_unary_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @exp_kernel(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c32, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_exp_f32(%c0, %t0, %c32, %c32) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c32, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("exp PTO-MLIR generation");
        assert!(pto.contains("pto.texp"), "Missing texp:\n{}", pto);
        assert!(pto.contains("rows=32, cols=32"), "Missing shape:\n{}", pto);
    }

    #[test]
    fn test_tile_matmul_f32_generates_pto_mlir() {
        // 16×32 @ 32×16 → 16×16 matrix multiply
        let mlir = r#"
module {
  llvm.func @matmul_kernel(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %t_a = llvm.call @__tile_load_f32(%arg0, %c16, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_b = llvm.call @__tile_load_f32(%arg1, %c32, %c16) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_c = llvm.call @__tile_matmul_f32(%c0, %t_a, %t_b, %c16, %c32, %c16) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %t_c, %c16, %c16) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("matmul PTO-MLIR generation");
        // Must emit pto.tmatmul (cube unit op)
        assert!(pto.contains("pto.tmatmul"), "Missing tmatmul op:\n{}", pto);
        // Must use correct cube-unit tile types (not loc=vec for all tiles)
        assert!(
            pto.contains("loc=mat"),
            "Missing loc=mat (CBUF staging) tiles:\n{}",
            pto
        );
        assert!(
            pto.contains("loc=left"),
            "Missing loc=left (L0A) tile:\n{}",
            pto
        );
        assert!(
            pto.contains("loc=right"),
            "Missing loc=right (L0B) tile:\n{}",
            pto
        );
        assert!(
            pto.contains("loc=acc"),
            "Missing loc=acc (L0C accumulator) tile:\n{}",
            pto
        );
        // Acc tile must use fractal=1024 (L0C bank size)
        assert!(
            pto.contains("fractal=1024"),
            "Acc tile must have fractal=1024:\n{}",
            pto
        );
        // Must emit tmov ops (CBUF → L0A/L0B)
        assert!(
            pto.contains("pto.tmov"),
            "Missing tmov (CBUF→L0A/L0B) ops:\n{}",
            pto
        );
        // tmatmul must reference left+right tiles (not the original vec loads)
        assert!(
            pto.contains("pto.tmatmul ins("),
            "tmatmul must use ins(...) format:\n{}",
            pto
        );
        // Output tile (acc: 16×16) stored back to GM
        assert!(
            pto.contains("rows=16, cols=16"),
            "Output tile should be 16x16:\n{}",
            pto
        );
        // tload ops for both A and B → mat staging tiles (plus the original vec loads from translate_load)
        assert!(pto.contains("pto.tload"), "Missing tload ops:\n{}", pto);
        // Result stored back
        assert!(pto.contains("pto.tstore"), "Missing tstore op:\n{}", pto);
        // tstore must use the acc tile (loc=acc type string)
        assert!(
            pto.contains("pto.tstore ins("),
            "tstore must use ins() format:\n{}",
            pto
        );
    }

    /// Template for DeepSeek decode matmul shapes (M=16 padded, f32). Emits the
    /// llvm.mlir.constant+bitcast chains `parse_u32_from_arg` expects, plus the
    /// load→matmul→store sequence, and asserts scf.for + tmatmul.acc fire.
    fn check_decode_matmul_blocks(k: u32, n: u32, label: &str) {
        let mlir = format!(
            r#"
module {{
  llvm.func @{label}_kernel(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {{hacc.entry}} {{
    %c0_c = llvm.mlir.constant(0 : i32) : i32
    %c0   = llvm.bitcast %c0_c : i32 to i32
    %c16_c = llvm.mlir.constant(16 : i32) : i32
    %c16   = llvm.bitcast %c16_c : i32 to i32
    %ck_c  = llvm.mlir.constant({k} : i32) : i32
    %ck    = llvm.bitcast %ck_c : i32 to i32
    %cn_c  = llvm.mlir.constant({n} : i32) : i32
    %cn    = llvm.bitcast %cn_c : i32 to i32
    %t_a = llvm.call @__tile_load_f32(%arg0, %c16, %ck) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_b = llvm.call @__tile_load_f32(%arg1, %ck, %cn) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_c = llvm.call @__tile_matmul_f32(%c0, %t_a, %t_b, %c16, %ck, %cn) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %t_c, %c16, %cn) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }}
}}
"#
        );
        let pto = convert_mlir_to_pto(&mlir).expect(label);
        assert!(
            pto.contains("scf.for %k_i"),
            "[{label}] K-blocking loop missing:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tmatmul.acc"),
            "[{label}] Accumulating tmatmul missing:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tmatmul ins("),
            "[{label}] Initial tmatmul missing:\n{}",
            pto
        );
    }

    /// All four DeepSeek decode matmul shapes (M=16 padded) must emit K-blocked
    /// MLIR. Without blocking these would overflow L0 caps on 910B3 cube:
    /// - kv_proj:  K=1536, N=256   — L0B 1.5 MB
    /// - q/o_proj: K=1536, N=1536  — L0B 9.4 MB
    /// - gate/up:  K=1536, N=8960  — L0B 55 MB, also hits CBUF outer-stride
    /// - down:     K=8960, N=1536  — L0A 561 KB, L0B 55 MB
    #[test]
    fn test_pto_matmul_decode_shapes_block() {
        check_decode_matmul_blocks(1536, 256, "kv_proj");
        check_decode_matmul_blocks(1536, 1536, "q_proj");
        check_decode_matmul_blocks(1536, 8960, "gate_up");
        check_decode_matmul_blocks(8960, 1536, "down_proj");
    }

    /// DeepSeek kv_proj shape: M=16, K=1536, N=256 f32. Must trigger the K/N
    /// blocked emitter (L0B would be K*N*4 = 1.5 MB, far past the 64 KB cap).
    /// Validates that scf.for + pto.tmatmul.acc are emitted for large-K shapes.
    ///
    /// Uses proper `llvm.mlir.constant` + `llvm.bitcast` chains matching what
    /// real rustc_codegen_tile output looks like, so `parse_u32_from_arg` can
    /// resolve the M/K/N operands and `matmul_needs_blocking` can fire.
    #[test]
    fn test_pto_matmul_kv_proj_f32_blocks() {
        let mlir = r#"
module {
  llvm.func @matmul_kv_proj(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %c0_c  = llvm.mlir.constant(0    : i32) : i32
    %c0    = llvm.bitcast %c0_c   : i32 to i32
    %c16_c = llvm.mlir.constant(16   : i32) : i32
    %c16   = llvm.bitcast %c16_c  : i32 to i32
    %c256_c = llvm.mlir.constant(256  : i32) : i32
    %c256  = llvm.bitcast %c256_c : i32 to i32
    %c1536_c = llvm.mlir.constant(1536 : i32) : i32
    %c1536 = llvm.bitcast %c1536_c : i32 to i32
    %t_a = llvm.call @__tile_load_f32(%arg0, %c16, %c1536) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_b = llvm.call @__tile_load_f32(%arg1, %c1536, %c256) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_c = llvm.call @__tile_matmul_f32(%c0, %t_a, %t_b, %c16, %c1536, %c256) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %t_c, %c16, %c256) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("kv_proj PTO-MLIR generation");
        assert!(
            pto.contains("scf.for %k_i"),
            "K-blocking loop missing:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tmatmul.acc"),
            "Accumulating tmatmul missing (K-blocked matmul needs init+acc pair):\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tmatmul ins("),
            "Initial tmatmul missing:\n{}",
            pto
        );
    }

    /// Two loads from the same base GM arg at different constant GEP offsets must
    /// produce distinct `partition_view` ops with correct `offsets=[%crow, %c0]`.
    /// This is the prerequisite for double-buffering: two `pto.tload` ops with
    /// different partition offsets can be scheduled concurrently by ptoas.
    #[test]
    fn test_gep_offset_partition_views() {
        // Simulates: let t0 = tile_load_f32(input);            // offset 0
        //            let t1 = tile_prefetch_f32(input + 1024); // offset 1024 elements
        //            tile_softmax + tile_store ...
        let mlir = r#"
module {
  llvm.func @double_buf_softmax(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1024 = llvm.mlir.constant(1024 : i32) : i32
    %ptr1 = llvm.getelementptr %arg0[%c1024] : (!llvm.ptr<1>, i32) -> !llvm.ptr<1>, f32
    %t0 = llvm.call @__tile_load_f32(%arg0, %c1, %c1024) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_load_f32(%ptr1, %c1, %c1024) : (!llvm.ptr<1>, i32, i32) -> i32
    %s0 = llvm.call @__tile_softmax_f32(%c0, %t0, %c1, %c1024) : (i32, i32, i32, i32) -> i32
    %s1 = llvm.call @__tile_softmax_f32(%c0, %t1, %c1, %c1024) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %s0, %c1, %c1024) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    %ptr1_out = llvm.getelementptr %arg1[%c1024] : (!llvm.ptr<1>, i32) -> !llvm.ptr<1>, f32
    llvm.call @__tile_store_f32(%ptr1_out, %s1, %c1, %c1024) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("double-buffer PTO generation");

        // Must have two tload ops
        let tload_count = pto.matches("pto.tload").count();
        assert_eq!(
            tload_count, 2,
            "Expected 2 tload ops, got {}:\n{}",
            tload_count, pto
        );

        // The second load must use a non-zero row offset in its partition_view
        // (offset 1024 elements / 1024 cols = row 1)
        assert!(
            pto.contains("offsets = [%c1, %c0]"),
            "Expected partition_view with offsets=[%c1,%c0] for the prefetch load:\n{}",
            pto
        );

        // First load should still use offset 0
        assert!(
            pto.contains("offsets = [%c0, %c0]"),
            "Expected partition_view with offsets=[%c0,%c0] for the first load:\n{}",
            pto
        );

        // Both tstore ops must be present
        let tstore_count = pto.matches("pto.tstore").count();
        assert_eq!(
            tstore_count, 2,
            "Expected 2 tstore ops, got {}:\n{}",
            tstore_count, pto
        );
    }

    /// Verify that two loads from *different* GM args (the tile_join_load pattern)
    /// each get their own tensor_view and both start at offset 0.
    #[test]
    fn test_join_load_two_independent_gm_args() {
        let mlir = r#"
module {
  llvm.func @join_load(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c1, %c1024) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_load_f32(%arg1, %c1, %c1024) : (!llvm.ptr<1>, i32, i32) -> i32
    %r = llvm.call @__tile_add_f32(%c0, %t0, %t1, %c1, %c1024) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %r, %c1, %c1024) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("join_load PTO generation");

        // Two independent tload ops
        let tload_count = pto.matches("pto.tload").count();
        assert_eq!(
            tload_count, 2,
            "Expected 2 tload ops, got {}:\n{}",
            tload_count, pto
        );

        // Two tensor_view ops (one per distinct GM arg)
        let tv_count = pto.matches("pto.make_tensor_view").count();
        assert_eq!(
            tv_count, 3,
            "Expected 3 tensor_views (2 in + 1 out), got {}:\n{}",
            tv_count, pto
        );

        // Both partition_views must use offset 0 (no GEP offset)
        let pv_zero_count = pto.matches("offsets = [%c0, %c0]").count();
        assert!(
            pv_zero_count >= 2,
            "Expected ≥2 zero-offset partition_views, got {}:\n{}",
            pv_zero_count,
            pto
        );

        // Must emit tadd
        assert!(pto.contains("pto.tadd"), "Missing tadd op:\n{}", pto);
    }

    // -----------------------------------------------------------------------
    // Phase 0 tile intrinsic tests
    // -----------------------------------------------------------------------

    /// The q8_0 block-dot as composable tile-rs ops lowers to PTO — proving the
    /// reverse-engineered kernel targets the NPU cube unit, not just Metal:
    /// out = d * reduce_sum( cast_i8_f32(qs) * y ).
    /// q4 nibble unpack (q4_K/q5_K dequant primitive) lowers to PTO.
    /// q4_K 6-bit scale/min decode lowers to PTO.
    #[test]
    fn test_unpack_q4k_scale_min_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @unpack_q4k_sm(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %a = llvm.call @__tile_load_i8(%arg0, %c1, %c12) : (!llvm.ptr<1>, i32, i32) -> i32
    %r = llvm.call @__tile_unpack_q4k_scale_min(%c0, %a, %c1, %c12) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %r, %c1, %c16) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto =
            convert_mlir_to_pto(mlir).unwrap_or_else(|e| panic!("q4k scale/min PTO failed: {e}"));
        assert!(
            pto.contains("func.func @unpack_q4k_sm("),
            "missing func:\n{pto}"
        );
        assert!(
            pto.contains("6-bit decode"),
            "scale/min decode marker missing:\n{pto}"
        );
    }

    #[test]
    fn test_unpack_q4_generates_pto_mlir() {
        for which in ["lo", "hi"] {
            let mlir = format!(
                r#"
module {{
  llvm.func @unpack_q4_{which}(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {{hacc.entry}} {{
    %a = llvm.call @__tile_load_i8(%arg0, %c1, %c128) : (!llvm.ptr<1>, i32, i32) -> i32
    %r = llvm.call @__tile_unpack_q4_{which}(%c0, %a, %c1, %c128) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %r, %c1, %c128) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }}
}}
"#
            );
            let pto = convert_mlir_to_pto(&mlir)
                .unwrap_or_else(|e| panic!("q4 unpack {which} PTO failed: {e}"));
            assert!(
                pto.contains(&format!("func.func @unpack_q4_{which}(")),
                "missing func:\n{pto}"
            );
            assert!(
                pto.contains("nibble"),
                "unpack nibble marker missing:\n{pto}"
            );
        }
    }

    #[test]
    fn test_q8_0_block_dot_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @q8_0_block_dot(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %qs = llvm.call @__tile_load_i8(%arg0, %c1, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %y  = llvm.call @__tile_load_f32(%arg1, %c1, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %qf = llvm.call @__tile_cast_i8_f32(%c0, %qs, %c1, %c32) : (i32, i32, i32, i32) -> i32
    %pr = llvm.call @__tile_mul_f32(%c0, %qf, %y, %c1, %c32) : (i32, i32, i32, i32, i32) -> i32
    %dt = llvm.call @__tile_reduce_sum_f32(%c0, %pr, %c1, %c32) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %dt, %c1, %c1) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let result = convert_mlir_to_pto(mlir);
        assert!(
            result.is_ok(),
            "q8_0 block-dot PTO lowering failed: {:?}",
            result
        );
        let pto = result.unwrap();
        assert!(
            pto.contains("func.func @q8_0_block_dot("),
            "missing func.func:\n{}",
            pto
        );
        // the int8 dequant cast lowered (comment marker from translate_cast)
        assert!(
            pto.contains("cast: i8 -> f32"),
            "int8 dequant cast not lowered:\n{}",
            pto
        );
        // int8 input tile is a pto.ptr<i8>
        assert!(
            pto.contains("!pto.ptr<i8>"),
            "missing int8 tile ptr:\n{}",
            pto
        );
    }

    #[test]
    fn test_transpose_f32_generates_pto_mlir() {
        let mlir = r#""
module {
  llvm.func @transpose_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c16, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_transpose_f32(%c0, %t0, %c16, %c32) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c32, %c16) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("transpose PTO-MLIR generation");
        assert!(
            pto.contains("transpose"),
            "Missing transpose comment:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tmov"),
            "Missing tmov passthrough:\n{}",
            pto
        );
        assert!(
            pto.contains("rows=32, cols=16"),
            "Missing transposed shape 32x16:\n{}",
            pto
        );
    }

    #[test]
    fn test_rsqrt_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @rsqrt_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c32, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_rsqrt_f32(%c0, %t0, %c32, %c32) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c32, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("rsqrt PTO-MLIR generation");
        assert!(pto.contains("rsqrt"), "Missing rsqrt comment:\n{}", pto);
        assert!(
            pto.contains("pto.tmov"),
            "Missing tmov passthrough:\n{}",
            pto
        );
    }

    #[test]
    fn test_log_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @log_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c32, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_log_f32(%c0, %t0, %c32, %c32) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c32, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("log PTO-MLIR generation");
        assert!(pto.contains("log"), "Missing log comment:\n{}", pto);
        assert!(
            pto.contains("pto.tmov"),
            "Missing tmov passthrough:\n{}",
            pto
        );
    }

    #[test]
    fn test_sigmoid_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @sigmoid_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c4, %c256) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_sigmoid_f32(%c0, %t0, %c4, %c256) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c4, %c256) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("sigmoid PTO-MLIR generation");
        // Post-a658facc: sigmoid uses exp(x)/(1+exp(x)) form (see
        // mlir_to_pto.rs:2394 — ptoas has no scalar/tile divide, so
        // 1/(1+exp(-x)) was rewritten to exp(x)/(1+exp(x)), which uses
        // tile/tile `tdiv`). No `tmuls` negate step anymore.
        assert!(pto.contains("sigmoid"), "Missing sigmoid comment:\n{}", pto);
        assert!(pto.contains("pto.texp"), "Missing texp step:\n{}", pto);
        assert!(pto.contains("pto.tadds"), "Missing tadds step:\n{}", pto);
        assert!(
            pto.contains("pto.tdiv "),
            "Missing tdiv step (tile/tile divide):\n{}",
            pto
        );
    }

    #[test]
    fn test_clamp_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @clamp_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c32, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_clamp_f32(%c0, %t0, %c0, %c6, %c32, %c32) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c32, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("clamp PTO-MLIR generation");
        assert!(pto.contains("clamp"), "Missing clamp comment:\n{}", pto);
        assert!(
            pto.contains("pto.tmaxs"),
            "Missing tmaxs (lower bound):\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tmins"),
            "Missing tmins (upper bound):\n{}",
            pto
        );
    }

    #[test]
    fn test_cast_f32_f16_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @cast_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c32, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_cast_f32_f16(%c0, %t0, %c32, %c32) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f16(%arg1, %t1, %c32, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("cast f32->f16 PTO-MLIR generation");
        assert!(pto.contains("cast"), "Missing cast comment:\n{}", pto);
        assert!(
            pto.contains("pto.tmov"),
            "Missing tmov passthrough:\n{}",
            pto
        );
        assert!(
            pto.contains("dtype=f16"),
            "Missing f16 dtype in output tile:\n{}",
            pto
        );
    }

    #[test]
    fn test_cast_f16_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @cast_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f16(%arg0, %c32, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_cast_f16_f32(%c0, %t0, %c32, %c32) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c32, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("cast f16->f32 PTO-MLIR generation");
        assert!(pto.contains("cast"), "Missing cast comment:\n{}", pto);
        assert!(
            pto.contains("pto.tmov"),
            "Missing tmov passthrough:\n{}",
            pto
        );
    }

    #[test]
    fn test_slice_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @slice_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c32, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_slice_f32(%c0, %t0, %c4, %c8, %c32, %c32, %c16, %c16) : (i32, i32, i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c16, %c16) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("slice PTO-MLIR generation");
        assert!(pto.contains("slice"), "Missing slice comment:\n{}", pto);
        assert!(
            pto.contains("pto.tmov"),
            "Missing tmov passthrough:\n{}",
            pto
        );
        assert!(
            pto.contains("rows=16, cols=16"),
            "Missing dst shape 16x16:\n{}",
            pto
        );
    }

    #[test]
    fn test_concat_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @concat_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c32, %c16) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_load_f32(%arg1, %c32, %c16) : (!llvm.ptr<1>, i32, i32) -> i32
    %t2 = llvm.call @__tile_concat_f32(%c0, %t0, %t1, %c32, %c16, %c16) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %t2, %c32, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("concat PTO-MLIR generation");
        assert!(pto.contains("concat"), "Missing concat comment:\n{}", pto);
        assert!(
            pto.contains("pto.tmov"),
            "Missing tmov passthrough:\n{}",
            pto
        );
        assert!(
            pto.contains("rows=32, cols=32"),
            "Missing output shape 32x32:\n{}",
            pto
        );
    }

    #[test]
    fn test_scatter_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @scatter_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c8, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_scatter_f32(%c0, %t0, %arg1, %c8, %c32, %c1) : (i32, i32, !llvm.ptr<1>, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %t1, %c8, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("scatter PTO-MLIR generation");
        assert!(pto.contains("scatter"), "Missing scatter comment:\n{}", pto);
        assert!(
            pto.contains("pto.tmov"),
            "Missing tmov passthrough:\n{}",
            pto
        );
    }

    #[test]
    fn test_gather_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @gather_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c8, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_gather_f32(%c0, %t0, %arg1, %c8, %c32, %c1) : (i32, i32, !llvm.ptr<1>, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %t1, %c8, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("gather PTO-MLIR generation");
        assert!(pto.contains("gather"), "Missing gather comment:\n{}", pto);
        assert!(
            pto.contains("pto.tmov"),
            "Missing tmov passthrough:\n{}",
            pto
        );
    }

    #[test]
    fn test_gather_mask_f32_generates_pto_tgather() {
        // mask=10 = 0b1010 → pattern P1010 (extract value channel from
        // sort_result interleaved [val,idx] pairs).
        let mlir = r#"
module {
  llvm.func @gather_mask_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %s = llvm.call @__tile_load_f32(%arg0, %c1, %c128) : (!llvm.ptr<1>, i32, i32) -> i32
    %g = llvm.call @__tile_gather_mask_f32(%c0, %s, %c10, %c1, %c128) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %g, %c1, %c128) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("gather_mask PTO-MLIR generation");
        assert!(
            pto.contains("pto.tgather"),
            "Missing pto.tgather op:\n{}",
            pto
        );
        assert!(
            pto.contains("maskPattern = #pto.mask_pattern<P1010>"),
            "Missing maskPattern P1010:\n{}",
            pto
        );
        assert!(
            pto.contains("rows=1, cols=128"),
            "Missing 1×128 shape:\n{}",
            pto
        );
    }

    #[test]
    fn test_mrgsort2_f32_generates_pto_tmrgsort() {
        // Merge two 1×128 sorted f32 tiles → 1×256.
        let mlir = r#"
module {
  llvm.func @merge_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %a = llvm.call @__tile_load_f32(%arg0, %c1, %c128) : (!llvm.ptr<1>, i32, i32) -> i32
    %b = llvm.call @__tile_load_f32(%arg1, %c1, %c128) : (!llvm.ptr<1>, i32, i32) -> i32
    %t = llvm.call @__tile_load_f32(%arg2, %c1, %c256) : (!llvm.ptr<1>, i32, i32) -> i32
    %m = llvm.call @__tile_mrgsort2_f32(%c0, %a, %b, %t, %c128) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg3, %m, %c1, %c256) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("mrgsort2 PTO-MLIR generation");
        assert!(
            pto.contains("pto.tmrgsort"),
            "Missing pto.tmrgsort op:\n{}",
            pto
        );
        assert!(
            pto.contains("exhausted = false"),
            "Missing exhausted attr:\n{}",
            pto
        );
        assert!(
            pto.contains("vector<4xi16>"),
            "Missing exhausted-flags i16 vector:\n{}",
            pto
        );
        assert!(
            pto.contains("rows=1, cols=256"),
            "Missing 1×256 merged output (2× cols_each):\n{}",
            pto
        );
    }

    #[test]
    fn test_sort32_f32_generates_pto_tsort32() {
        // Sort a 1×128 f32 tile with 1×128 ui32 indices.
        // Output is 1×256 (FLOAT_DST_STRIDE_COEF=2: interleaved [val,idx] pairs).
        let mlir = r#"
module {
  llvm.func @sort_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %v = llvm.call @__tile_load_f32(%arg0, %c1, %c128) : (!llvm.ptr<1>, i32, i32) -> i32
    %i = llvm.call @__tile_arith_progression_i32(%c0, %c0, %c128) : (i32, i32, i32) -> i32
    %s = llvm.call @__tile_sort32_f32(%c0, %v, %i, %c1, %c128) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %s, %c1, %c256) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("sort32 PTO-MLIR generation");
        assert!(
            pto.contains("pto.tsort32"),
            "Missing pto.tsort32 op:\n{}",
            pto
        );
        assert!(
            pto.contains("dtype=ui32"),
            "Missing ui32 indices tile:\n{}",
            pto
        );
        assert!(
            pto.contains("rows=1, cols=256"),
            "Missing 1×256 output (2× input width):\n{}",
            pto
        );
    }

    #[test]
    fn test_init_sort_buf_f32_generates_pto_tfillpad() {
        // 1×128 f32 tile re-padded to pad=3 sentinel boundary.
        let mlir = r#"
module {
  llvm.func @init_sort_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %t = llvm.call @__tile_load_f32(%arg0, %c1, %c128) : (!llvm.ptr<1>, i32, i32) -> i32
    %p = llvm.call @__tile_init_sort_buf_f32(%c0, %t, %c1, %c128) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %p, %c1, %c128) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("init_sort_buf PTO-MLIR generation");
        assert!(
            pto.contains("pto.tfillpad"),
            "Missing pto.tfillpad op:\n{}",
            pto
        );
        assert!(
            pto.contains("pad=3"),
            "Missing pad=3 sentinel marker on output:\n{}",
            pto
        );
        assert!(
            pto.contains("pad=0"),
            "Missing pad=0 on input (re-pad source):\n{}",
            pto
        );
        assert!(
            pto.contains("rows=1, cols=128"),
            "Missing 1×128 shape:\n{}",
            pto
        );
    }

    #[test]
    fn test_arith_progression_i32_generates_pto_tci() {
        // Iota over 1×128 i32, used as sort-index initializer for topk port.
        let mlir = r#"
module {
  llvm.func @arith_prog_k(%arg0: !llvm.ptr<1>) attributes {hacc.entry} {
    %t = llvm.call @__tile_arith_progression_i32(%c0, %c0, %c128) : (i32, i32, i32) -> i32
    llvm.call @__tile_store_i32(%arg0, %t, %c1, %c128) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("arith_progression PTO-MLIR generation");
        assert!(pto.contains("pto.tci"), "Missing pto.tci op:\n{}", pto);
        assert!(
            pto.contains("descending = false"),
            "Missing descending=false attr:\n{}",
            pto
        );
        assert!(
            pto.contains("dtype=ui32"),
            "Missing ui32 dtype on output tile (matches tsort32 consumer):\n{}",
            pto
        );
        assert!(
            pto.contains("rows=1, cols=128"),
            "Missing 1×128 output shape:\n{}",
            pto
        );
    }

    #[test]
    fn test_topk_f32_generates_pto_mlir() {
        // 4×64 → 4×8 hits the fallback path (rows>1).
        let mlir = r#"
module {
  llvm.func @topk_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c4, %c64) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_topk_f32(%c0, %t0, %arg1, %c4, %c64, %c8) : (i32, i32, !llvm.ptr<1>, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %t1, %c4, %c8) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("topk PTO-MLIR generation");
        assert!(pto.contains("topk"), "Missing topk comment:\n{}", pto);
        assert!(
            pto.contains("pto.tmov"),
            "Missing tmov passthrough:\n{}",
            pto
        );
        assert!(
            pto.contains("rows=4, cols=8"),
            "Missing output shape 4x8:\n{}",
            pto
        );
        assert!(
            pto.contains("stub fallback"),
            "rows=4 should hit Path A fallback:\n{}",
            pto
        );
    }

    /// Path A composed emit: 1×128 → 1×8 lowers through tci + tsort32 + tgather + tmov.
    #[test]
    fn test_topk_f32_path_a_composed_emit() {
        let mlir = r#"
module {
  llvm.func @topk_path_a_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %t0 = llvm.call @__tile_load_f32(%arg0, %c1, %c128) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_topk_f32(%c0, %t0, %arg1, %c1, %c128, %c8) : (i32, i32, !llvm.ptr<1>, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %t1, %c1, %c8) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("topk Path A PTO-MLIR generation");
        // All four ops of the composed pipeline must be present.
        assert!(
            pto.contains("pto.tci"),
            "Missing pto.tci (step 1: iota):\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tsort32"),
            "Missing pto.tsort32 (step 2: sort):\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tgather"),
            "Missing pto.tgather (step 3: value-channel extract):\n{}",
            pto
        );
        assert!(
            pto.contains("maskPattern = #pto.mask_pattern<P1010>"),
            "Missing P1010 mask for value-channel extract:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tmov"),
            "Missing pto.tmov (step 4: head-K):\n{}",
            pto
        );

        // Tilelang topk_selector port comment marks the path.
        assert!(
            pto.contains("tilelang topk_selector port"),
            "Missing port-tag comment:\n{}",
            pto
        );

        // Output shape must be 1×8.
        assert!(
            pto.contains("rows=1, cols=8"),
            "Missing 1×8 output shape:\n{}",
            pto
        );

        // Intermediate sorted tile is 2× input width.
        assert!(
            pto.contains("rows=1, cols=256"),
            "Missing 1×256 sorted-interleaved tile (2× input):\n{}",
            pto
        );

        // Indices tile uses ui32.
        assert!(
            pto.contains("dtype=ui32"),
            "Missing ui32 indices tile:\n{}",
            pto
        );

        // No fallback marker (rows=1, cols=128 → composed path).
        assert!(
            !pto.contains("stub fallback"),
            "Path A composed emit should not hit fallback:\n{}",
            pto
        );
    }

    #[test]
    fn test_matmul_f16_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @matmul_f16_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %t_a = llvm.call @__tile_load_f16(%arg0, %c16, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_b = llvm.call @__tile_load_f16(%arg1, %c32, %c16) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_c = llvm.call @__tile_matmul_f16(%c0, %t_a, %t_b, %c16, %c32, %c16) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f16(%arg2, %t_c, %c16, %c16) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("matmul_f16 PTO-MLIR generation");
        assert!(
            pto.contains("func.func @matmul_f16_k"),
            "Missing func name:\n{}",
            pto
        );
        assert!(pto.contains("pto.tmatmul"), "Missing tmatmul:\n{}", pto);
        assert!(pto.contains("dtype=f16"), "Missing f16 dtype:\n{}", pto);
        assert!(pto.contains("loc=mat"), "Missing mat tile:\n{}", pto);
        assert!(pto.contains("loc=left"), "Missing left tile:\n{}", pto);
        assert!(pto.contains("loc=right"), "Missing right tile:\n{}", pto);
        assert!(pto.contains("loc=acc"), "Missing acc tile:\n{}", pto);

        // Per CANN 8.5 ptoas dtype rules (see memory/project_pto_tmatmul_dtype_rules.md):
        // (dst, lhs, rhs) for pto.tmatmul must be (f32, f16, f16) — NOT all-f16.
        // The L0C accumulator is f32; the caller's tstore reads from the f32 acc
        // tile and writes to the f16 GM pv — the hardware FixPipe path performs
        // the f32→f16 cast during the L0C→GM DMA. No acc→vec tmov is emitted
        // because pto_instr's TMov static_assert rejects that address-space pair.
        assert!(
            pto.contains("loc=acc, dtype=f32"),
            "L0C accumulator must be f32 per ptoas tmatmul dtype rules:\n{}",
            pto
        );
    }

    #[test]
    fn test_absmax_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @absmax_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %c32 = llvm.mlir.constant(32 : i32) : i32
    %t_a = llvm.call @__tile_load_f32(%arg0, %c1, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_r = llvm.call @__tile_absmax_f32(%t_a, %t_a, %c1, %c32) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t_r, %c1, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("absmax PTO-MLIR generation");
        assert!(
            pto.contains("pto.tabs"),
            "absmax must use pto.tabs:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.trowmax"),
            "absmax must use pto.trowmax:\n{}",
            pto
        );
    }

    #[test]
    fn test_quantize_f32_i8_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @quantize_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %c32 = llvm.mlir.constant(32 : i32) : i32
    %t_a = llvm.call @__tile_load_f32(%arg0, %c1, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_s = llvm.call @__tile_load_f32(%arg1, %c1, %c1) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_r = llvm.call @__tile_quantize_f32_i8(%t_a, %t_a, %t_s, %c1, %c32) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_i8(%arg2, %t_r, %c1, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("quantize PTO-MLIR generation");
        // Real round+clamp: element-wise divide by the broadcast scale tile,
        // then the hardware convert (TCVT CAST_RINT, saturating) to si8.
        assert!(pto.contains("pto.tdiv "), "quantize must use pto.tdiv:\n{}", pto);
        // TWO converts: f32 -> f16 -> si8. A direct f32 -> si8 has no vconv on
        // a2a3; ptoas accepts it and the kernel then misbehaves on device.
        assert_eq!(
            pto.matches("pto.tcvt").count(),
            2,
            "quantize must round-trip through f16 (two TCVTs):\n{}",
            pto
        );
        assert!(pto.contains("dtype=f16"), "f16 staging tile expected:\n{}", pto);
        assert!(
            pto.contains("dtype=si8"),
            "quantize output tile must be si8-typed:\n{}",
            pto
        );
        assert!(!pto.contains("pto.tmins"), "old clamp approximation must be gone:\n{}", pto);
    }

    #[test]
    fn test_cvt_f16_f32_uses_tcvt_not_tmov() {
        let mlir = r#"
module {
  llvm.func @cvt_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %c32 = llvm.mlir.constant(32 : i32) : i32
    %t0 = llvm.call @__tile_load_f16(%arg0, %c1, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_cvt_f16_f32(%t0, %t0, %c1, %c32) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c1, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("cvt PTO-MLIR generation");
        assert!(pto.contains("pto.tcvt"), "cvt must use pto.tcvt:\n{}", pto);
        assert!(
            !pto.contains("Using tmov passthrough"),
            "cvt must not fall through to the reinterpret cast:\n{}",
            pto
        );
    }

    #[test]
    fn test_block_partitioned_loops_clamp_the_stride() {
        // A zero stride is a NON-TERMINATING loop; on device it surfaces as
        // "the aicore execution times out" — a hang that stresses the chip
        // rather than an error. get_block_num() is not guaranteed non-zero on
        // every core of a mix (AIC+AIV) kernel, so every block-partitioned
        // loop must clamp it.
        let mlir = r#"
module {
  llvm.func @rms_rows_clamp(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %rows = llvm.mlir.constant(16 : i32) : i32
    %cols = llvm.mlir.constant(4096 : i32) : i32
    llvm.call @__tile_rms_norm_rows_f32(%arg0, %arg1, %arg2, %rows, %cols) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("rms_norm_rows should lower");
        assert!(
            pto.contains("arith.maxui"),
            "block-partitioned stride must be clamped to >= 1:\n{}",
            pto
        );
        // and the loop must consume the CLAMPED value, not the raw block count
        let clamped = pto
            .lines()
            .find(|l| l.contains("arith.maxui"))
            .and_then(|l| l.split_whitespace().next())
            .expect("clamp ssa")
            .to_string();
        assert!(
            pto.contains(&format!("step {}", clamped)),
            "loop must step by the clamped stride {}:\n{}",
            clamped,
            pto
        );
    }

    #[test]
    fn test_cvt_refuses_unsupported_pair() {
        // f32 -> si8 has no vconv on a2a3. The emitter must refuse rather than
        // emit a TCVT that ptoas accepts and the device mishandles.
        assert!(tcvt_pair_supported("f16", "si8"));
        assert!(tcvt_pair_supported("f32", "f16"));
        assert!(!tcvt_pair_supported("f32", "si8"));
        assert!(!tcvt_pair_supported("bf16", "si8"));
    }

    #[test]
    fn test_muls_ratio_f32_generates_exact_scalar() {
        let mlir = r#"
module {
  llvm.func @muls_ratio_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %c32 = llvm.mlir.constant(32 : i32) : i32
    %c127 = llvm.mlir.constant(127 : i32) : i32
    %t_a = llvm.call @__tile_load_f32(%arg0, %c1, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_m = llvm.call @__tile_absmax_f32(%t_a, %t_a, %c1, %c32) : (i32, i32, i32, i32) -> i32
    %t_s = llvm.call @__tile_muls_ratio_f32(%t_a, %t_m, %c1, %c127, %c1, %c32) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t_s, %c1, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("muls_ratio PTO-MLIR generation");
        assert!(pto.contains("pto.tmuls"), "muls_ratio must use pto.tmuls:\n{}", pto);
        // 1/127 rendered by the round-trip formatter (nearest f32).
        assert!(
            pto.contains("0.007874016"),
            "1/127 f32 literal expected:\n{}",
            pto
        );
    }

    #[test]
    fn test_dequantize_i8_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @dequantize_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %c32 = llvm.mlir.constant(32 : i32) : i32
    %t_a = llvm.call @__tile_load_f32(%arg0, %c1, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_s = llvm.call @__tile_load_f32(%arg1, %c1, %c1) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_r = llvm.call @__tile_dequantize_i8_f32(%t_a, %t_a, %t_s, %c1, %c32) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %t_r, %c1, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("dequantize PTO-MLIR generation");
        assert!(
            pto.contains("pto.tmuls"),
            "dequantize must use pto.tmuls:\n{}",
            pto
        );
        assert!(
            pto.contains("// dequantize"),
            "dequantize must emit comment:\n{}",
            pto
        );
    }

    // ── Phase 6 MTP tests ──────────────────────────────────────────────────

    #[test]
    fn test_argmax_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @argmax_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %c4 = llvm.mlir.constant(4 : i32) : i32
    %c32 = llvm.mlir.constant(32 : i32) : i32
    %t0 = llvm.call @__tile_load_f32(%arg0, %c4, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_argmax_f32(%c0, %t0, %c4, %c32) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c4, %c1) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("argmax PTO-MLIR generation");
        // This test used to assert `pto.trowmax` + `pto.tmov`, i.e. it PINNED the defect:
        // a decomposition returning row MAXIMA where the caller asked for INDICES, with a
        // "TODO: implement index scan" left in the emitted module. ptoas has
        // `pto.trowargmax` (and trowargmin, plus `*r`/`*z` variants), argmin was already
        // using its twin, and only a `blocked_arg_loads_any` gate kept argmax off it.
        // Note `trowmax` is NOT a substring of `trowargmax`, so the negative assertion
        // below is meaningful rather than vacuous.
        assert!(
            pto.contains("pto.trowargmax"),
            "argmax must lower to the real index-returning op, not a max decomposition:\n{}",
            pto
        );
        assert!(
            !pto.contains("pto.trowmax"),
            "a bare trowmax here means indices were silently replaced by values:\n{}",
            pto
        );
        assert!(
            !pto.contains("TODO"),
            "an emitted TODO means the kernel computes something other than what was asked:\n{}",
            pto
        );
    }

    #[test]
    fn test_sample_top_p_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @sample_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %c0 = llvm.mlir.constant(0 : i32) : i32
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %c4 = llvm.mlir.constant(4 : i32) : i32
    %c32 = llvm.mlir.constant(32 : i32) : i32
    %t0 = llvm.call @__tile_load_f32(%arg0, %c4, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_sample_top_p_f32(%c0, %t0, %c0, %c0, %c0, %c4, %c32) : (i32, i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c4, %c1) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        // REFUSAL, not a stub: the old lowering returned row maxima where the caller asked for
        // sampled indices — compiled, launched, and was silently wrong. The error must name the
        // op and point at the real alternatives.
        let err = convert_mlir_to_pto(mlir).expect_err("sample_top_p must refuse");
        assert!(err.contains("__tile_sample_top_p"), "unnamed refusal:\n{}", err);
        assert!(err.contains("argmax"), "refusal should point at the greedy path:\n{}", err);
    }

    #[test]
    fn test_draft_verify_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @verify_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %c0 = llvm.mlir.constant(0 : i32) : i32
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %c4 = llvm.mlir.constant(4 : i32) : i32
    %c32 = llvm.mlir.constant(32 : i32) : i32
    %t0 = llvm.call @__tile_load_f32(%arg0, %c4, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_load_f32(%arg1, %c4, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t2 = llvm.call @__tile_draft_verify_f32(%c0, %t0, %t1, %c4, %c32) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %t2, %c4, %c1) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        // REFUSAL: the old stub returned row maxima as "acceptance probabilities" — the exact
        // silent-accept failure that breaks spec decoding's byte-identity guarantee.
        let err = convert_mlir_to_pto(mlir).expect_err("draft_verify must refuse");
        assert!(err.contains("__tile_draft_verify"), "unnamed refusal:\n{}", err);
        assert!(err.contains("host"), "refusal should point at host-side accept:\n{}", err);
    }

    #[test]
    fn test_token_accept_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @accept_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %c0 = llvm.mlir.constant(0 : i32) : i32
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %c4 = llvm.mlir.constant(4 : i32) : i32
    %t0 = llvm.call @__tile_load_f32(%arg0, %c4, %c1) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_load_f32(%arg1, %c4, %c1) : (!llvm.ptr<1>, i32, i32) -> i32
    %t2 = llvm.call @__tile_load_f32(%arg2, %c4, %c1) : (!llvm.ptr<1>, i32, i32) -> i32
    %t3 = llvm.call @__tile_token_accept_f32(%c0, %t0, %t1, %t2, %c0, %c4) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg3, %t3, %c4, %c1) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        // REFUSAL: the old stub passed every draft token through unconditionally — accepting
        // all drafts and silently diverging from the target model.
        let err = convert_mlir_to_pto(mlir).expect_err("token_accept must refuse");
        assert!(err.contains("__tile_token_accept"), "unnamed refusal:\n{}", err);
        assert!(err.contains("longest prefix"), "refusal should state the accept rule:\n{}", err);
    }

    #[test]
    fn test_attention_kq_shares_kv_loads_across_queries() {
        // The kq form exists to amortise KV traffic across k resident query rows — assert that
        // structure in the emission itself, since it is the entire measured motive.
        // s=32, d=64 → pick_s_block_kq gives sb=32 (one block) at kq=2; force nb=4 via the env
        // knob? No — keep it deterministic: s=256, d=64, kq=2 fits sb=... compute plainly and
        // count tloads: per head = kq Q rows + 1 sink + nb (pass A: K once per block, NOT per
        // query) + 2*nb (pass B: K and V once each per block, NOT per query).
        let mlir = r#"
module {
  llvm.func @attn_kq(%q: !llvm.ptr<1>, %kv: !llvm.ptr<1>, %sk: !llvm.ptr<1>, %o: !llvm.ptr<1>) attributes {hacc.entry} {
    %nh = llvm.mlir.constant(2 : i32) : i32
    %kq = llvm.mlir.constant(2 : i32) : i32
    %ns = llvm.mlir.constant(256 : i32) : i32
    %nd = llvm.mlir.constant(64 : i32) : i32
    llvm.call @__tile_attention_sink_batched_kq_f32(%q, %kv, %sk, %o, %nh, %kq, %ns, %nd) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("attention_kq PTO-MLIR generation");
        let tloads = pto.matches("pto.tload").count();
        // sb from pick_s_block_kq(256, 64, 2): (20+24)*sb*64 <= 192KiB → sb <= 69 → sb=64 → nb=4.
        // tloads = 2 (Q) + 1 (sink) + 4 (pass A K) + 8 (pass B K+V) = 15.
        assert_eq!(tloads, 15, "KV loads must not scale with kq:\n{} tloads", tloads);
        // The V transpose is shared too: pass B has ONE ttrans of V per block; the score chain
        // has one ttrans per (block, query, pass). Total ttrans = 4 blocks * 2 queries * 2
        // passes (scores) + 4 (V) = 20.
        let ttrans = pto.matches("pto.ttrans").count();
        assert_eq!(ttrans, 20, "V transpose must not scale with kq: {} ttrans", ttrans);
        // Two result stores per head, at query-offset rows.
        assert!(pto.contains("query 1's output base"), "missing per-query store:\n{}", pto);
        // Per-query folds and accumulators exist for both queries.
        assert!(pto.contains("q1 max fold") && pto.contains("q0 max fold"));
    }

    #[test]
    fn test_attention_partial_batched_exposes_merge_scalars() {
        // The seq-sharded shard kernel: un-normalised o plus the (m, d) merge scalars, and NO
        // sink anywhere — the sink is added exactly once at the merge, and folding it here is
        // the documented trap (counted once per shard = smooth per-head attenuation).
        let mlir = r#"
module {
  llvm.func @attn_partial(%q: !llvm.ptr<1>, %kv: !llvm.ptr<1>, %o: !llvm.ptr<1>, %m: !llvm.ptr<1>, %d: !llvm.ptr<1>) attributes {hacc.entry} {
    %nh = llvm.mlir.constant(4 : i32) : i32
    %ns = llvm.mlir.constant(64 : i32) : i32
    %nd = llvm.mlir.constant(32 : i32) : i32
    llvm.call @__tile_attention_partial_batched_f32(%q, %kv, %o, %m, %d, %nh, %ns, %nd) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("attention_partial PTO-MLIR generation");
        // The merge scalars are stored per head.
        assert!(pto.contains("merge scalar m"), "missing m store:\n{}", pto);
        assert!(pto.contains("merge scalar d"), "missing d store:\n{}", pto);
        // The output is UN-normalised: no reciprocal-denominator construction anywhere.
        assert!(pto.contains("UN-normalised o[d]"), "missing un-normalised out:\n{}", pto);
        assert!(!pto.contains("1/l per lane"), "partial must not divide:\n{}", pto);
        // Sink-free: no sink LOAD and no sink folds (the header comment naming the contract is
        // allowed; the operations are not).
        assert!(!pto.contains("per-head sink logit"), "partial must not load a sink:\n{}", pto);
        assert!(!pto.contains("max(scores, sink)"), "partial must not fold a sink:\n{}", pto);
        assert!(!pto.contains("sink - m"), "partial must not seed with a sink:\n{}", pto);
    }

    #[test]
    fn test_attention_kq_refuses_when_no_block_fits() {
        // kq=8 at d=512: (20+96)*8*512*4... the per-query accumulators push past 192 KiB even
        // at sb=8, so the translator must refuse with the arithmetic, not let ptoas reject bits.
        let mlir = r#"
module {
  llvm.func @attn_kq_big(%q: !llvm.ptr<1>, %kv: !llvm.ptr<1>, %sk: !llvm.ptr<1>, %o: !llvm.ptr<1>) attributes {hacc.entry} {
    %nh = llvm.mlir.constant(64 : i32) : i32
    %kq = llvm.mlir.constant(8 : i32) : i32
    %ns = llvm.mlir.constant(128 : i32) : i32
    %nd = llvm.mlir.constant(512 : i32) : i32
    llvm.call @__tile_attention_sink_batched_kq_f32(%q, %kv, %sk, %o, %nh, %kq, %ns, %nd) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let err = convert_mlir_to_pto(mlir).expect_err("kq=8 at D=512 must refuse");
        assert!(err.contains("no S-block fits"), "refusal should name the cause:\n{}", err);
        assert!(err.contains("kq"), "refusal should name the knob:\n{}", err);
    }

    #[test]
    fn test_silu_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @silu_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %c32 = llvm.mlir.constant(32 : i32) : i32
    %t0 = llvm.call @__tile_load_f32(%arg0, %c1, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_silu_f32(%t0, %t0, %c1, %c32) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c1, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("silu PTO-MLIR generation");
        // Post-a658facc: silu(x) is emitted as x / (1 + exp(-x)) using tile/tile
        // `tdiv` (ptoas has no scalar/tile divide). The prior form —
        // tdivs(1, 1+exp(-x)) followed by tmul(src, sigmoid) — was replaced by
        // a single `tdiv(src, 1+exp(-x))`.
        assert!(pto.contains("silu"), "Missing silu comment:\n{}", pto);
        assert!(
            pto.contains("pto.tmuls"),
            "silu must use pto.tmuls for negate:\n{}",
            pto
        );
        assert!(pto.contains("pto.texp"), "silu must use pto.texp:\n{}", pto);
        assert!(
            pto.contains("pto.tadds"),
            "silu must add 1 via tadds:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tdiv "),
            "silu must use pto.tdiv for x/(1+exp(-x)):\n{}",
            pto
        );
    }

    #[test]
    fn test_silu_mul_fusion_pto_mlir() {
        // SiLU followed by Mul should be fused: silu(gate) * up
        let mlir = r#"
module {
  llvm.func @gated_mlp(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %c64 = llvm.mlir.constant(64 : i32) : i32
    %gate = llvm.call @__tile_load_f32(%arg0, %c1, %c64) : (!llvm.ptr<1>, i32, i32) -> i32
    %up = llvm.call @__tile_load_f32(%arg1, %c1, %c64) : (!llvm.ptr<1>, i32, i32) -> i32
    %silu = llvm.call @__tile_silu_f32(%gate, %gate, %c1, %c64) : (i32, i32, i32, i32) -> i32
    %out = llvm.call @__tile_mul_f32(%silu, %silu, %up, %c1, %c64) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %out, %c1, %c64) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("silu_mul PTO-MLIR generation");
        // Post-a658facc: fused silu_mul uses UB-tight tile reuse and a single
        // tile/tile `tdiv` (ptoas has no scalar/tile divide) — the prior
        // tdivs+tmul pair was collapsed to one `tdiv(gate, 1+exp(-gate))`,
        // followed by the final `tmul(silu, up)`.
        //   Op sequence: tmuls(neg) → texp → tadds → tdiv(silu) → tmul(out)
        assert!(
            pto.contains("silu_mul"),
            "Missing silu_mul fusion comment:\n{}",
            pto
        );
        assert!(pto.contains("fused"), "Must be labeled as fused:\n{}", pto);
        assert!(
            pto.contains("pto.tmuls"),
            "silu_mul must negate gate:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.texp"),
            "silu_mul must compute exp:\n{}",
            pto
        );
        assert!(pto.contains("pto.tadds"), "silu_mul must add 1:\n{}", pto);
        assert!(
            pto.contains("pto.tdiv "),
            "silu_mul must use tdiv for sigmoid+scale:\n{}",
            pto
        );
        // Exactly one final `tmul` for silu * up (the old variant had two).
        let tmul_count = pto.matches("pto.tmul ").count();
        assert!(
            tmul_count >= 1,
            "silu_mul needs final tmul(silu, up), got {}:\n{}",
            tmul_count,
            pto
        );
    }

    #[test]
    fn test_silu_standalone_no_fusion_pto() {
        // A standalone SiLU (without following Mul) should NOT produce fusion comment
        let mlir = r#"
module {
  llvm.func @silu_only(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %c32 = llvm.mlir.constant(32 : i32) : i32
    %t0 = llvm.call @__tile_load_f32(%arg0, %c1, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_silu_f32(%t0, %t0, %c1, %c32) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c1, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("standalone silu PTO-MLIR generation");
        assert!(
            !pto.contains("silu_mul"),
            "standalone silu must NOT have fusion comment:\n{}",
            pto
        );
        assert!(
            pto.contains("silu"),
            "should still have silu comment:\n{}",
            pto
        );
    }

    /// The 910's Unified Buffer is 196608 B. Pinned against CANN's own platform
    /// config, where every 910 part — Ascend910B1/B2/B3/B4 and Ascend910_9392 —
    /// carries `ub_size=196608`; 262144 is the 310P family's figure and has been
    /// mistaken for a 910's twice in this tree. The direction of the error is what
    /// makes it worth a test: too LARGE a buffer makes every budget derived from it
    /// under-refuse, so kernels pass codegen and fault on device as 507035/507057.
    #[test]
    fn test_ub_size_is_the_910_buffer_not_the_310p_one() {
        assert_eq!(
            A2A3::UB_SIZE,
            196608,
            "910 UB is 192 KB per CANN platform_config/Ascend910*.ini (ub_size=196608)"
        );
        assert_ne!(
            A2A3::UB_SIZE,
            262144,
            "262144 is the 310P's UB — re-check the .ini for the target part before changing this"
        );
        // ubblock_size=32 in the same config.
        assert_eq!(A2A3::BLOCK_BYTES, 32);
        // Every derived budget must sit at or under the real buffer. Above it, a
        // kernel stays single-block until UbAllocator refuses it, instead of being
        // routed to the blocked path that would have worked.
        assert!(SILU_MUL_UB_BUDGET_BYTES <= A2A3::UB_SIZE as u64);
        assert!(ARGMINMAX_UB_BUDGET_BYTES <= A2A3::UB_SIZE as u64);
    }

    /// A silu_mul whose peak lands between the real buffer and the old 224 KB
    /// threshold must be BLOCKED, not refused. At INTER=10240 f32 the 5-tile peak
    /// is 204800 B: over the 196608 B buffer, so the single-block emit cannot fit,
    /// but under the stale threshold — which therefore kept it single-block until
    /// UbAllocator rejected the whole kernel. Measured: refused before, blocked now.
    #[test]
    fn test_silu_mul_blocks_between_ub_and_the_old_threshold() {
        let mlir = r#"
module {
  llvm.func @gated_mlp_10240(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %cN = llvm.mlir.constant(10240 : i32) : i32
    %gate = llvm.call @__tile_load_f32(%arg0, %c1, %cN) : (!llvm.ptr<1>, i32, i32) -> i32
    %up = llvm.call @__tile_load_f32(%arg1, %c1, %cN) : (!llvm.ptr<1>, i32, i32) -> i32
    %silu = llvm.call @__tile_silu_f32(%gate, %gate, %c1, %cN) : (i32, i32, i32, i32) -> i32
    %out = llvm.call @__tile_mul_f32(%silu, %silu, %up, %c1, %cN) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %out, %c1, %cN) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        assert!(5u64 * 10240 * 4 > A2A3::UB_SIZE as u64, "shape must exceed UB");
        let pto = convert_mlir_to_pto(mlir)
            .expect("a shape over UB must be blocked, not refused outright");
        assert!(
            pto.contains("scf.for %n_i"),
            "must take the N-blocked path:\n{}",
            pto
        );
    }

    /// Qwen2.5-7B SwiGLU runs at INTER=18944 — the fused 5-tile emit needs
    /// 379 KB of UB, well over the 196608 B buffer. The N-blocked emitter
    /// (#67) chunks along the inner dim and emits an scf.for over chunks
    /// of size Nb (chosen by `pick_silu_mul_nb` to be the largest divisor
    /// of cols that fits the per-chunk budget). For INTER=18944 f32 with
    /// rows=1 this picks Nb=9472 → 2 iters, 5×9472×4 = 184 KB peak.
    #[test]
    fn test_silu_mul_blocks_inter_18944_into_chunks() {
        let mlir = r#"
module {
  llvm.func @gated_mlp_7b(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %cN = llvm.mlir.constant(18944 : i32) : i32
    %gate = llvm.call @__tile_load_f32(%arg0, %c1, %cN) : (!llvm.ptr<1>, i32, i32) -> i32
    %up = llvm.call @__tile_load_f32(%arg1, %c1, %cN) : (!llvm.ptr<1>, i32, i32) -> i32
    %silu = llvm.call @__tile_silu_f32(%gate, %gate, %c1, %cN) : (i32, i32, i32, i32) -> i32
    %out = llvm.call @__tile_mul_f32(%silu, %silu, %up, %c1, %cN) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %out, %c1, %cN) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir)
            .expect("INTER=18944 must lower via the N-blocked silu_mul path");
        assert!(
            pto.contains("scf.for %n_i"),
            "blocked silu_mul must emit scf.for over n_i:\n{}",
            pto
        );
        assert!(
            pto.contains("N-blocked, #67"),
            "comment header must mark this as the #67 blocked path:\n{}",
            pto
        );
        // Per-chunk body must contain the 5 silu_mul ops on chunk tiles.
        for op in ["pto.tmuls", "pto.texp", "pto.tadds", "pto.tdiv", "pto.tmul"] {
            assert!(pto.contains(op), "blocked emit missing {}:\n{}", op, pto);
        }
        // Per-chunk tload + tstore for gate/up/out partition_views.
        assert!(
            pto.matches("pto.tload").count() >= 2,
            "blocked emit must tload gate and up per chunk:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tstore"),
            "blocked emit must tstore the per-chunk out:\n{}",
            pto
        );
        // No full-shape vec tile of size 1×18944 should be allocated for
        // gate/up — those loads must be deferred. The result tile and
        // intermediates should all be at the chunk size, not 18944.
        assert!(
            !pto.contains("rows=1, cols=18944"),
            "no full-shape 1×18944 tile_buf should appear (defer-load failed):\n{}",
            pto
        );
    }

    /// Standalone silu (not followed by mul) carries the same 5-tile UB
    /// pressure (src + neg + exp + oplus + out) and must be guarded too.
    /// INTER=18944 f32 → 379 KB, well over the 196608 B buffer.
    #[test]
    fn test_silu_standalone_rejects_inter_18944_over_ub_budget() {
        let mlir = r#"
module {
  llvm.func @silu_only_7b(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %cN = llvm.mlir.constant(18944 : i32) : i32
    %t0 = llvm.call @__tile_load_f32(%arg0, %c1, %cN) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_silu_f32(%t0, %t0, %c1, %cN) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c1, %cN) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let res = convert_mlir_to_pto(mlir);
        let err = res.expect_err("standalone silu at INTER=18944 must be rejected");
        assert!(
            err.contains("silu") && err.contains("UB usage") && err.contains("18944"),
            "standalone silu guard error must mention silu, UB, and inner dim; got: {}",
            err
        );
    }

    /// Sanity: shapes that fit comfortably inside the buffer should
    /// still emit cleanly. INTER=4096 f32 → 5 × 16 KB = 80 KB.
    #[test]
    fn test_silu_mul_accepts_inter_4096() {
        let mlir = r#"
module {
  llvm.func @gated_mlp_4k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %cN = llvm.mlir.constant(4096 : i32) : i32
    %gate = llvm.call @__tile_load_f32(%arg0, %c1, %cN) : (!llvm.ptr<1>, i32, i32) -> i32
    %up = llvm.call @__tile_load_f32(%arg1, %c1, %cN) : (!llvm.ptr<1>, i32, i32) -> i32
    %silu = llvm.call @__tile_silu_f32(%gate, %gate, %c1, %cN) : (i32, i32, i32, i32) -> i32
    %out = llvm.call @__tile_mul_f32(%silu, %silu, %up, %c1, %cN) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %out, %c1, %cN) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("INTER=4096 should fit the UB budget");
        assert!(
            pto.contains("silu_mul"),
            "fusion expected at INTER=4096:\n{}",
            pto
        );
    }

    #[test]
    fn test_add_rms_norm_rows_bf16_is_the_live_model_shape() {
        // bf16 + residual fusion is what a real serving run calls. The E1
        // override only handled f32 with residual=None, so it would never have
        // fired on a live model — this kernel is the fix, and the test pins the
        // dtype rather than the convenient f32 case.
        let mlir = r#"
module {
  llvm.func @arn_bf16(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>, %arg4: !llvm.ptr<1>) attributes {hacc.entry} {
    %rows = llvm.mlir.constant(16 : i32) : i32
    %cols = llvm.mlir.constant(4096 : i32) : i32
    llvm.call @__tile_add_rms_norm_rows_bf16(%arg0, %arg1, %arg2, %arg3, %arg4, %rows, %cols) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("bf16 add_rms_norm_rows should lower");
        assert!(!pto.contains("unhandled"), "no unhandled ops expected:\n{}", pto);
        assert!(
            pto.contains("scf.for %arnrow") && pto.contains("pto.get_block_idx"),
            "block-partitioned row loop expected:\n{}",
            pto
        );
        assert!(
            pto.contains("arith.maxui"),
            "stride clamp required — a zero step hangs the aicore:\n{}",
            pto
        );
        // The reduction must be f32 even though I/O is bf16: accumulating an
        // RMS over 4096 bf16 terms loses the sum long before the divide.
        assert!(
            pto.contains("dtype=bf16") && pto.contains("dtype=f32"),
            "bf16 I/O with an f32 reduction expected:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.trowsum") && pto.contains("pto.trecip"),
            "rms chain expected:\n{}",
            pto
        );
        // The new residual (x+res) must be STORED, not just consumed: the op
        // returns it and the next block reads it.
        assert_eq!(
            pto.matches("pto.tstore").count(),
            2,
            "expected two stores (normed out AND the new residual):\n{}",
            pto
        );
        // UB: one tile per chain step is ~9 full-width f32 tiles, 144 KB at
        // cols=4096 before the bf16 tiles. Pooling keeps this well under.
        let wide_f32 = pto
            .lines()
            .filter(|l| l.contains("pto.alloc_tile") && l.contains("dtype=f32"))
            .filter(|l| l.contains("cols=4096"))
            .count();
        assert!(
            wide_f32 <= 5,
            "expected pooled f32 temporaries (<=5 full-width), got {}:\n{}",
            wide_f32,
            pto
        );
        // All FIVE GM pointers are the I/O dtype. Defaulting them to f32 makes
        // ptoas reject the module outright — caught on device, pinned here.
        for a in 0..5 {
            assert!(
                pto.contains(&format!("%arg{}: !pto.ptr<bf16>", a)),
                "arg{} must be !pto.ptr<bf16>:\n{}",
                a,
                pto
            );
        }
    }

    #[test]
    fn test_add_rms_norm_rows_refuses_unconvertible_dtype() {
        // si8 has no si8->f32 vconv on a2a3. ptoas would accept a tcvt and
        // misbehave on device, so the emitter must refuse instead.
        let mlir = r#"
module {
  llvm.func @arn_bad(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>, %arg4: !llvm.ptr<1>) attributes {hacc.entry} {
    %rows = llvm.mlir.constant(4 : i32) : i32
    %cols = llvm.mlir.constant(4096 : i32) : i32
    llvm.call @__tile_add_rms_norm_rows_si8(%arg0, %arg1, %arg2, %arg3, %arg4, %rows, %cols) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        assert!(
            convert_mlir_to_pto(mlir).is_err(),
            "si8 I/O must be refused, not silently emitted"
        );
    }

    #[test]
    fn test_swiglu_quant_rows_block_partitioned() {
        let mlir = r#"
module {
  llvm.func @sq_rows_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %rows = llvm.mlir.constant(16 : i32) : i32
    %cols = llvm.mlir.constant(2048 : i32) : i32
    llvm.call @__tile_swiglu_quant_rows(%arg0, %arg1, %arg2, %arg3, %rows, %cols) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("swiglu_quant_rows should lower");
        assert!(
            pto.contains("pto.get_block_idx"),
            "row loop must be block-partitioned:\n{}",
            pto
        );
        assert!(
            pto.contains("scf.for %sqrow"),
            "in-kernel row loop expected:\n{}",
            pto
        );
        assert!(
            pto.contains("offsets = [%sqrow, %c0]"),
            "runtime row offset expected:\n{}",
            pto
        );
        // The whole point: ONE launch covers every row, so the chain must not
        // depend on a host loop. A zero stride would never terminate.
        assert!(
            pto.contains("arith.maxui"),
            "stride clamp required — a zero step hangs the aicore:\n{}",
            pto
        );
        // Quantise must go f32 -> f16 -> si8: there is no f32->s8 vconv on a2a3.
        assert!(
            pto.contains("dtype=f16") && pto.contains("dtype=si8"),
            "f16 staging and si8 output expected:\n{}",
            pto
        );
        // Per-token scale = rowmax(|a|)/127, via the col_major->row_major bridge.
        assert!(
            pto.contains("pto.trowmax") && pto.contains("pto.trowexpand"),
            "per-row absmax reduce + broadcast expected:\n{}",
            pto
        );
        assert!(
            pto.contains(&format_f32_decimal(1.0_f32 / 127.0_f32)),
            "exact 1/127 int8 scale expected:\n{}",
            pto
        );
        assert!(!pto.contains("unhandled"), "no unhandled ops expected:\n{}", pto);
        // The four GM pointers are differently typed; if they all defaulted to
        // f32 ptoas rejects the module outright ("%arg0 expects different type
        // than prior uses: !pto.ptr<f16> vs !pto.ptr<f32>"), which is exactly
        // how this was caught on device.
        assert!(
            pto.contains("%arg0: !pto.ptr<f16>") && pto.contains("%arg1: !pto.ptr<f16>"),
            "gate/up pointers must be f16:\n{}",
            pto
        );
        assert!(
            pto.contains("%arg2: !pto.ptr<i8>"),
            "y pointer must be i8:\n{}",
            pto
        );
        assert!(
            pto.contains("%arg3: !pto.ptr<f32>"),
            "scale pointer must be f32:\n{}",
            pto
        );
        // UB BUDGET. Giving every chain step its own f32 tile needs 11 x 2048 x
        // 4 B live at once, which overran UB and faulted on device with
        // "VEC instruction error: the ub address out of bounds" (507035).
        // The chain ping-pongs between two pooled temporaries instead. Assert
        // the pooling holds so the regression is caught here, not on a chip.
        let f32_tiles = pto
            .lines()
            .filter(|l| l.contains("pto.alloc_tile") && l.contains("dtype=f32"))
            .filter(|l| l.contains(&format!("cols={}", 2048)))
            .count();
        assert!(
            f32_tiles <= 6,
            "expected pooled f32 temporaries (<=6 full-width tiles), got {}:\n{}",
            f32_tiles,
            pto
        );
    }

    #[test]
    fn test_swiglu_quant_rows_barrier_elision_option() {
        let mlir = r#"
module {
  llvm.func @sq_rows_nb(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %rows = llvm.mlir.constant(16 : i32) : i32
    %cols = llvm.mlir.constant(2048 : i32) : i32
    %nb = llvm.mlir.constant(0 : i32) : i32
    llvm.call @__tile_swiglu_quant_rows(%arg0, %arg1, %arg2, %arg3, %rows, %cols, %nb) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("barriers=0 should lower");
        assert!(
            !pto.contains("pto.barrier"),
            "barriers=0 must elide every explicit barrier:\n{}",
            pto
        );
        assert!(
            pto.contains("scf.for %sqrow"),
            "row loop still expected with barriers elided:\n{}",
            pto
        );
    }

    #[test]
    fn test_rms_norm_rows_block_partitioned() {
        let mlir = r#"
module {
  llvm.func @rms_rows_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %rows = llvm.mlir.constant(16 : i32) : i32
    %cols = llvm.mlir.constant(4096 : i32) : i32
    llvm.call @__tile_rms_norm_rows_f32(%arg0, %arg1, %arg2, %rows, %cols) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("rms_norm_rows should lower");
        assert!(
            pto.contains("pto.get_block_idx"),
            "row loop must be block-partitioned:\n{}",
            pto
        );
        assert!(
            pto.contains("scf.for %rmsrow"),
            "in-kernel row loop expected:\n{}",
            pto
        );
        assert!(
            pto.contains("offsets = [%rmsrow, %c0]"),
            "runtime row offset expected:\n{}",
            pto
        );
        assert!(!pto.contains("unhandled"), "no unhandled ops expected:\n{}", pto);
        // eps 1e-6 and the exact 1/4096 scale, matching DS4-Flash's rms_norm.
        assert!(pto.contains("0.000001"), "eps 1e-6 expected:\n{}", pto);
        assert!(
            pto.contains("0.000244140625"),
            "1/4096 scale expected:\n{}",
            pto
        );
        // Default (no 6th arg) keeps the conservative explicit barriers.
        assert!(
            pto.contains("pto.barrier"),
            "explicit barriers expected by default:\n{}",
            pto
        );
    }

    #[test]
    fn test_rms_norm_rows_barrier_elision_option() {
        let mlir = r#"
module {
  llvm.func @rms_rows_nb_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %rows = llvm.mlir.constant(16 : i32) : i32
    %cols = llvm.mlir.constant(4096 : i32) : i32
    %nb = llvm.mlir.constant(0 : i32) : i32
    llvm.call @__tile_rms_norm_rows_f32(%arg0, %arg1, %arg2, %rows, %cols, %nb) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("rms_norm_rows barriers=0 should lower");
        // barriers=0 elides every explicit PIPE_ALL — ptoas --enable-insert-sync
        // (this emitter's documented compile contract) supplies the syncs.
        // Device-validated on 910C at blockDim==rows: parity <=3.1e-7 vs stock,
        // 1.28x faster than the barriered form.
        assert!(
            !pto.contains("pto.barrier"),
            "barriers=0 must elide explicit barriers:\n{}",
            pto
        );
        assert!(pto.contains("scf.for %rmsrow"), "row loop must remain:\n{}", pto);
        assert!(
            pto.contains("pto.get_block_idx"),
            "block partitioning must remain:\n{}",
            pto
        );
        assert!(!pto.contains("unhandled"), "no unhandled ops expected:\n{}", pto);
    }

    #[test]
    fn test_cast_bf16_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @cast_bf16_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %c1 = llvm.mlir.constant(1 : i32) : i32
    %c32 = llvm.mlir.constant(32 : i32) : i32
    %t0 = llvm.call @__tile_load_f32(%arg0, %c1, %c32) : (!llvm.ptr<1>, i32, i32) -> i32
    %t1 = llvm.call @__tile_cast_bf16_f32(%t0, %t0, %c1, %c32) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %t1, %c1, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("cast bf16->f32 PTO-MLIR generation");
        assert!(pto.contains("cast"), "Missing cast comment:\n{}", pto);
        assert!(
            pto.contains("pto.tmov"),
            "cast must use pto.tmov passthrough:\n{}",
            pto
        );
    }

    #[test]
    fn test_attention_f32_a5_safe_pattern() {
        // Guards the a5-safe attention emitter pattern: no VEC→MAT tmov,
        // no ACC→VEC tmov reliance at input to softmax (still emitted but
        // paired with tinsert for the weights hop), transposed tv for K,
        // and module-level pto.target_arch="a5".
        let mlir = r#"
module {
  llvm.func @attn_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %s = llvm.mlir.constant(8 : i32) : i32
    %d = llvm.mlir.constant(16 : i32) : i32
    %q = llvm.call @__tile_load_f32(%arg0, %s, %d) : (!llvm.ptr<1>, i32, i32) -> i32
    %k = llvm.call @__tile_load_f32(%arg1, %s, %d) : (!llvm.ptr<1>, i32, i32) -> i32
    %v = llvm.call @__tile_load_f32(%arg2, %s, %d) : (!llvm.ptr<1>, i32, i32) -> i32
    %o = llvm.call @__tile_attention_f32(%q, %q, %k, %v, %s, %d) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg3, %o, %s, %d) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("attention PTO-MLIR generation");
        // a3-native vector-only decode attention: NO a5, NO cube tinsert.
        assert!(
            !pto.contains("pto.target_arch = \"a5\""),
            "vector-only attention must NOT force a5:\n{}",
            pto
        );
        assert!(
            !pto.contains("pto.tinsert"),
            "vector-only attention must NOT use the a5 VEC→MAT tinsert:\n{}",
            pto
        );
        assert!(
            !pto.contains("pto.tmatmul"),
            "vector-only attention must NOT use the cube (tmatmul):\n{}",
            pto
        );
        // The ttrans-based scores path + row-softmax + @V.
        assert!(
            pto.contains("pto.ttrans"),
            "must transpose via pto.ttrans:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tcolexpand"),
            "must broadcast Q/w via tcolexpand:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tcolsum"),
            "row-major scores via tcolsum:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.trowmax")
                && pto.contains("pto.texp")
                && pto.contains("pto.trowexpanddiv"),
            "row-softmax sequence:\n{}",
            pto
        );
    }

    #[test]
    fn test_matmul_transposed_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @matmul_t_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %m = llvm.mlir.constant(32 : i32) : i32
    %k = llvm.mlir.constant(64 : i32) : i32
    %n = llvm.mlir.constant(32 : i32) : i32
    %a = llvm.call @__tile_load_f32(%arg0, %m, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %b = llvm.call @__tile_load_f32(%arg1, %n, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %c = llvm.call @__tile_matmul_transposed_f32(%a, %a, %b, %m, %k, %n) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %c, %m, %n) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("matmul_transposed PTO-MLIR generation");
        assert!(
            pto.contains("matmul_transposed"),
            "Missing matmul_transposed comment:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tmatmul"),
            "must use pto.tmatmul:\n{}",
            pto
        );
        // a5-safe path: B^T via transposed tensor_view (DN→ZN tload), not VEC→MAT tmov.
        assert!(
            pto.contains("slayout=col_major"),
            "matmul_transposed must emit ZN mat tile for B^T:\n{}",
            pto
        );
        assert!(
            pto.contains("strides = [%c1,"),
            "matmul_transposed must build a transposed tensor_view for B:\n{}",
            pto
        );
        // Confirm no VEC→MAT tmov remains — the entire a5 fix hinges on going
        // GM→mat directly via tload, never through a vec intermediate.
        // We don't ban all tmov (CBUF→L0 tmov is still needed and valid on a2a3),
        // but we do ban tinsert (which is the A5-only op) — matmul_transposed
        // should not need it.
        assert!(
            !pto.contains("pto.tinsert"),
            "matmul_transposed should not need pto.tinsert (A5-only); a2a3-compatible:\n{}",
            pto
        );
        // The emitter uses only A2/A3-supported op forms (DN→ZN tload + CBUF→L0
        // tmov + tmatmul), so the a5 module attribute must stay off — otherwise
        // we block validating the transposed-matmul path on CANN 8.5, which
        // ships a2a3-only headers.
        assert!(
            !pto.contains("pto.target_arch = \"a5\""),
            "matmul_transposed must NOT tag module with a5 attr (path is a2a3-compatible):\n{}",
            pto
        );
    }

    #[test]
    fn test_attention_gqa_f32_generates_pto_mlir() {
        let mlir = r#"
module {
  llvm.func @gqa_k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %s = llvm.mlir.constant(16 : i32) : i32
    %d = llvm.mlir.constant(8 : i32) : i32
    %hq = llvm.mlir.constant(4 : i32) : i32
    %hkv = llvm.mlir.constant(2 : i32) : i32
    %q = llvm.call @__tile_load_f32(%arg0, %s, %d) : (!llvm.ptr<1>, i32, i32) -> i32
    %k = llvm.call @__tile_load_f32(%arg1, %s, %d) : (!llvm.ptr<1>, i32, i32) -> i32
    %v = llvm.call @__tile_load_f32(%arg2, %s, %d) : (!llvm.ptr<1>, i32, i32) -> i32
    %o = llvm.call @__tile_attention_gqa_f32(%q, %q, %k, %v, %hq, %hkv, %s, %d) : (i32, i32, i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg3, %o, %s, %d) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("attention_gqa PTO-MLIR generation");
        assert!(
            pto.contains("attention_gqa"),
            "Missing attention_gqa comment:\n{}",
            pto
        );
        // PIN THE READING. This arm takes (seq, head_dim, heads_q, heads_kv)
        // while tile_std declares (heads_q, heads_kv, seq_len, head_dim), so
        // the fixture above is written to THIS arm and the pair is
        // self-consistent. The assertion below is what makes the divergence
        // visible: it names the head counts the arm derives, so swapping the
        // operands turns it red instead of passing silently.
        //
        // The constants are deliberately all distinct (16, 8, 4, 2). They used
        // to be s=4, hq=4 -- equal, so swapping them was INVISIBLE and no
        // assertion could have discriminated.
        // The DECLARED order, read correctly: (dst, q, k, v, heads_q,
        // heads_kv, seq_len, head_dim). Asserting the derived head counts and
        // shape is what makes the reading visible -- the previous version of
        // this test checked only that the output CONTAINED "attention_gqa",
        // which held under any permutation of the operands and let this arm
        // mis-read every declared call for as long as it existed.
        //
        // The constants are deliberately all distinct (16, 8, 4, 2). They were
        // s=4 and heads_q=4 -- EQUAL -- so swapping them was invisible and no
        // assertion could have discriminated.
        assert!(
            pto.contains("attention_gqa: 4 Q heads, 2 KV heads, group_size=2, S=16, D=8"),
            "the declared operand order must yield 4 Q heads / 2 KV heads over \
             a 16x8 tile:\n{}",
            pto
        );

        // SHAPE B MUST STILL WORK. The arity heuristic this replaced existed
        // for the dst-less form the shim emits -- (q, k, v, seq, dim, heads_q,
        // heads_kv, causal), also 8 arguments. Disambiguating by operand KIND
        // has to keep that working, or the fix trades one silent mis-read for
        // another. Same constants, so a confusion between the shapes shows up
        // as different head counts rather than as nothing.
        let dstless = mlir
            .replace(
                "%o = llvm.call @__tile_attention_gqa_f32(%q, %q, %k, %v, %hq, %hkv, %s, %d) : (i32, i32, i32, i32, i32, i32, i32, i32) -> i32",
                "%o = llvm.call @__tile_attention_gqa_f32(%q, %k, %v, %s, %d, %hq, %hkv, %c1) : (i32, i32, i32, i32, i32, i32, i32, i32) -> i32",
            )
            .replace(
                "%hkv = llvm.mlir.constant(2 : i32) : i32",
                "%hkv = llvm.mlir.constant(2 : i32) : i32\n    %c1 = llvm.mlir.constant(1 : i32) : i32",
            );
        let pto_b = convert_mlir_to_pto(&dstless).expect("dst-less GQA must still lower");
        assert!(
            pto_b.contains("attention_gqa: 4 Q heads, 2 KV heads, group_size=2, S=16, D=8"),
            "the dst-less shape must derive the SAME shape from the same \
             constants -- if it does not, kind-disambiguation picked the wrong \
             shape:\n{}",
            pto_b
        );
        assert!(
            pto.contains("pto.tmatmul"),
            "GQA must use pto.tmatmul:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.trowmax"),
            "GQA must use pto.trowmax for softmax:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.texp"),
            "GQA must use pto.texp for softmax:\n{}",
            pto
        );
        // a5-safe path regression guards (same as translate_attention):
        //   - weights→mat must go through tinsert (not tmov)
        //   - K must use transposed tensor_view (DN layout)
        //   - module must carry pto.target_arch="a5" for ptoas verifier
        assert!(
            pto.contains("pto.tinsert"),
            "GQA must use pto.tinsert for vec→mat weights hop:\n{}",
            pto
        );
        assert!(
            pto.contains("strides = [%c1,"),
            "GQA must build a transposed tensor_view for K:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.target_arch = \"a5\""),
            "GQA must emit module-level a5 target arch attr:\n{}",
            pto
        );
    }

    #[test]
    fn test_pto_layernorm() {
        let mlir = r#"
module {
  llvm.func @tile_layernorm(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    ^bb0:
    %r = llvm.mlir.constant(1 : i32) : i32
    %c = llvm.mlir.constant(1024 : i32) : i32
    %eps = llvm.mlir.constant(1.0e-5 : f32) : f32
    %x = llvm.call @__tile_load_f32(%arg0, %r, %c) : (!llvm.ptr<1>, i32, i32) -> i32
    %n = llvm.call @__tile_rms_norm_f32(%x, %x, %eps, %r, %c) : (i32, i32, f32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %n, %r, %c) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).unwrap();
        assert!(
            pto.contains("pto.") || pto.contains("tload") || pto.contains("rms"),
            "missing PTO ops in layernorm output:\n{}",
            pto
        );
    }

    #[test]
    fn test_pto_conv1d() {
        let mlir = r#"
module {
  llvm.func @tile_conv1d(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    ^bb0:
    %r = llvm.mlir.constant(1 : i32) : i32
    %c = llvm.mlir.constant(256 : i32) : i32
    %w = llvm.mlir.constant(0.5 : f32) : f32
    %lo = llvm.mlir.constant(0.0 : f32) : f32
    %hi = llvm.mlir.constant(3.4028235e+38 : f32) : f32
    %x = llvm.call @__tile_load_f32(%arg0, %r, %c) : (!llvm.ptr<1>, i32, i32) -> i32
    %s = llvm.call @__tile_scale_f32(%x, %x, %w, %r, %c) : (i32, i32, f32, i32, i32) -> i32
    %y = llvm.call @__tile_load_f32(%arg0, %r, %c) : (!llvm.ptr<1>, i32, i32) -> i32
    %a = llvm.call @__tile_add_f32(%s, %s, %y, %r, %c) : (i32, i32, i32, i32, i32) -> i32
    %cl = llvm.call @__tile_clamp_f32(%a, %a, %lo, %hi, %r, %c) : (i32, i32, f32, f32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %cl, %r, %c) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).unwrap();
        assert!(
            pto.contains("pto.tload") || pto.contains("tload"),
            "missing tload in PTO conv1d output:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tadd") || pto.contains("tadd"),
            "missing tadd in PTO conv1d output:\n{}",
            pto
        );
    }

    #[test]
    fn test_pto_matmul() {
        // M must be a multiple of 16 (910B2 cube fixedRowSize); earlier
        // fixture used M=4 from before that check landed.
        let mlir = r#"
module {
  llvm.func @tile_matmul(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    ^bb0:
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(8 : i32) : i32
    %n = llvm.mlir.constant(16 : i32) : i32
    %a = llvm.call @__tile_load_f32(%arg0, %m, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %b = llvm.call @__tile_load_f32(%arg1, %k, %n) : (!llvm.ptr<1>, i32, i32) -> i32
    %c = llvm.call @__tile_matmul_f32(%a, %a, %b, %m, %k, %n) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %c, %m, %n) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).unwrap();
        assert!(
            pto.contains("pto.tmatmul") || pto.contains("tmatmul"),
            "missing tmatmul in PTO matmul output:\n{}",
            pto
        );
    }

    #[test]
    fn test_pto_rope() {
        let mlir = r#"
module {
  llvm.func @tile_rope(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    ^bb0:
    %c0 = llvm.mlir.constant(0 : i32) : i32
    %r = llvm.mlir.constant(1 : i32) : i32
    %c = llvm.mlir.constant(64 : i32) : i32
    %pos = llvm.mlir.constant(42 : i32) : i32
    %x = llvm.call @__tile_load_f32(%arg0, %r, %c) : (!llvm.ptr<1>, i32, i32) -> i32
    %y = llvm.call @__tile_rope_f32(%c0, %x, %pos, %r, %c) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %y, %r, %c) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).unwrap();
        assert!(
            pto.contains("rope"),
            "missing rope comment in PTO output:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tmuls"),
            "missing pto.tmuls in PTO rope output:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tload"),
            "missing pto.tload in PTO rope output:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tstore"),
            "missing pto.tstore in PTO rope output:\n{}",
            pto
        );
    }

    // ── Uncovered-audit coverage: top-level emitters reachable through
    //    convert_mlir_to_pto but previously undriven by any test. ──

    #[test]
    fn test_pto_fill_f32_generates_tmov() {
        // __tile_fill_f32(dst, scalar, rows, cols) → translate_fill,
        // which broadcasts a scalar into a vec tile via pto.tmov.
        let mlir = r#"
module {
  llvm.func @fill_k(%arg0: !llvm.ptr<1>) attributes {hacc.entry} {
    %c0 = llvm.mlir.constant(0 : i32) : i32
    %scal = llvm.mlir.constant(0 : i32) : i32
    %r = llvm.mlir.constant(2 : i32) : i32
    %c = llvm.mlir.constant(32 : i32) : i32
    %t = llvm.call @__tile_fill_f32(%c0, %scal, %r, %c) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg0, %t, %r, %c) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("fill PTO-MLIR generation");
        assert!(
            pto.contains("pto.tmov"),
            "fill must emit pto.tmov broadcast:\n{}",
            pto
        );
        assert!(
            pto.contains("fill 2x32 with scalar"),
            "fill must emit the broadcast comment:\n{}",
            pto
        );
    }

    #[test]
    fn test_pto_matmul_i8_blocked_dequant() {
        // __tile_matmul_i8_acc_i32_dequant_f16(dst, a, b, scale, m, k, n).
        // i8 A/B → i32 L0C accumulator, per-column f32 scale folded in the
        // L0C→GM DMA (FixPipe). Shapes chosen so k*n > L0 64KB cap → the
        // K/N-blocked path (the only supported i8 path) engages.
        let mlir = r#"
module {
  llvm.func @mm_i8(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %c0 = llvm.mlir.constant(0 : i32) : i32
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(256 : i32) : i32
    %n = llvm.mlir.constant(512 : i32) : i32
    %t_a = llvm.call @__tile_load_i8(%arg0, %m, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_b = llvm.call @__tile_load_i8(%arg1, %k, %n) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_c = llvm.call @__tile_matmul_i8_acc_i32_dequant_f16(%c0, %t_a, %t_b, %arg3, %m, %k, %n) : (i32, i32, i32, !llvm.ptr<1>, i32, i32, i32) -> i32
    llvm.call @__tile_store_f16(%arg2, %t_c, %m, %n) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("matmul_i8 PTO-MLIR generation");
        assert!(
            pto.contains("pto.tmatmul"),
            "i8 matmul must emit pto.tmatmul:\n{}",
            pto
        );
        // i8 operands, i32 accumulator.
        assert!(
            pto.contains("dtype=i8"),
            "i8 operand tiles expected:\n{}",
            pto
        );
        assert!(
            pto.contains("loc=acc, dtype=i32"),
            "i8 matmul L0C accumulator must be i32:\n{}",
            pto
        );

        // The store must be the DEQUANT cube->vector pair. Until this was
        // written, nothing here asserted the pair at all -- the checks above
        // pass just as well on a kernel whose accumulator never leaves the
        // cube -- so deleting the c2v path left the suite green, which is
        // exactly how an emitter path was lost once already. The plain f16
        // arm has the same assertions in
        // `test_pto_matmul_f16_blocked_c2v_no_convert`; this is its int8
        // sibling, and it is the arm behind the published on-device figure.
        assert!(
            pto.contains("pto.tpush_to_aiv"),
            "i8 matmul must hand the accumulator to the vector half:\n{}",
            pto
        );
        assert!(
            pto.contains("quant = deqf16_vec"),
            "the i8 epilogue must fold the per-column dequant (deqf16_vec), \
             not pass the accumulator through:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.set_quant_vector"),
            "deqf16_vec reads the per-column scale from the quant vector, so \
             it must be installed:\n{}",
            pto
        );
        assert!(
            !pto.contains("pto.tstore_fp"),
            "pto.tstore_fp was removed in ptoas 0.58 and is rejected outright \
             ('custom op is unknown'); its removal is why the split exists:\n{}",
            pto
        );
        // Same scoping argument as the plain arm: the vector half legitimately
        // stores, the cube half must not.
        let aiv_at = pto
            .find("func.func @mm_i8_aiv")
            .expect("c2v split must emit a companion vector func");
        assert!(
            !pto[..aiv_at].contains("pto.tstore ins("),
            "the cube half must hand off through the pipe, not store:\n{}",
            &pto[..aiv_at]
        );
        assert!(
            pto[aiv_at..].contains("pto.tpop_from_aic"),
            "the vector half must pop the dequantised tile:\n{}",
            &pto[aiv_at..]
        );
        assert!(
            pto[aiv_at..].contains("pto.tstore ins("),
            "the vector half must be the one that stores to GM:\n{}",
            &pto[aiv_at..]
        );
        assert_ptoas_parses(&pto, "c2v i8 dequant");
    }

    /// The cube and vector halves of a c2v pair each declare the pipe, and the
    /// two declarations have to agree. `slot_size` is what the consumer pops and
    /// `acc_push_epilogue` is the conversion applied in flight; ptoas rejects a
    /// mismatch rather than degrading, with "expects consumer-side fixpipe
    /// slot_size to be at least N bytes". Nothing checked it — the invariant was
    /// stated in a comment on `emit_c2v_vector_func` and enforced by hand.
    fn c2v_pipe_decls(pto: &str) -> (Vec<String>, Vec<String>) {
        let field = |line: &str, key: &str| -> String {
            line.split(key)
                .nth(1)
                .and_then(|r| r.split(&[',', '}'][..]).next())
                .unwrap_or("")
                .trim()
                .trim_start_matches('=')
                .trim()
                .to_string()
        };
        let mut aic = Vec::new();
        let mut aiv = Vec::new();
        for line in pto.lines() {
            if line.contains("aic_initialize_pipe") {
                aic.push(format!("{}|{}", field(line, "slot_size"), field(line, "quant")));
            } else if line.contains("aiv_initialize_pipe") {
                aiv.push(format!("{}|{}", field(line, "slot_size"), field(line, "quant")));
            }
        }
        (aic, aiv)
    }

    #[test]
    fn c2v_halves_declare_the_same_pipe() {
        let mlir = r#"
module {
  llvm.func @mm_f16(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %c0_c  = llvm.mlir.constant(0    : i32) : i32
    %c0    = llvm.bitcast %c0_c   : i32 to i32
    %c16_c = llvm.mlir.constant(16   : i32) : i32
    %c16   = llvm.bitcast %c16_c  : i32 to i32
    %c256_c = llvm.mlir.constant(256  : i32) : i32
    %c256  = llvm.bitcast %c256_c : i32 to i32
    %c1536_c = llvm.mlir.constant(1536 : i32) : i32
    %c1536 = llvm.bitcast %c1536_c : i32 to i32
    %t_a = llvm.call @__tile_load_f16(%arg0, %c16, %c1536) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_b = llvm.call @__tile_load_f16(%arg1, %c1536, %c256) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_c = llvm.call @__tile_matmul_f16(%c0, %t_a, %t_b, %c16, %c1536, %c256) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f16(%arg2, %t_c, %c16, %c256) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("c2v pair must emit");
        let (aic, aiv) = c2v_pipe_decls(&pto);
        assert!(!aic.is_empty(), "no aic_initialize_pipe emitted:\n{pto}");
        assert_eq!(
            aic, aiv,
            "the cube and vector halves declare different pipes \
             (slot_size|quant, in order) — ptoas rejects this rather than \
             degrading:\n{pto}"
        );
        assert_ptoas_parses(&pto, "c2v f16 pair");
    }

    /// Where `ptoas` is, if this machine has it: `$PTOAS`, else the PATH.
    ///
    /// Upstream publishes macOS arm64 and manylinux x86_64 wheels, so the assembler runs on a
    /// development machine and not only next to an NPU. That is what makes the gate below
    /// affordable: it needs no device and no device time.
    /// The L0C accumulator dtype is NOT the operand dtype. Extends
    /// `test_pto_matmul_transposed_f16_accumulates_in_f32` with the case it does not cover:
    /// the store is f16 too, so f32 appears in the emitted module at exactly one place.
    ///
    /// ptoas accepts `pto.tmatmul` only at (i32,i8,i8), (f32,f16,f16), (f32,bf16,bf16) and
    /// (f32,f32,f32), so passing the operand dtype through refuses the whole module with
    /// "expects (dst, lhs, rhs) element types to match one of ...".
    ///
    /// WHAT THIS ACTUALLY GUARDS, established by mutation rather than by reading: flipping
    /// `MatmulDtypes::f16_mixed().dst` to "f16" fails this test and three others. Flipping
    /// the `acc_dtype` match in `translate_matmul_transposed` fails NOTHING and changes no
    /// emitted byte — for f16 that function returns early into `translate_matmul_blocked`,
    /// and for f32 the match is an identity. So the live invariant lives in `MatmulDtypes`,
    /// and a test written against the `acc_dtype` match would be inert. Mutate the thing you
    /// think you are pinning before believing a green test pins it.
    ///
    /// The defect's shape is why no suite caught it upstream: the accumulator is USUALLY
    /// equal to the operand dtype, and for f32 — the only form anyone had run — it is equal.
    /// The f16 form was not broken, it was never REACHABLE, and a test of the f32 case
    /// passes either way. The f32 row below is kept as the control that distinguishes
    /// "accumulator follows the rule" from "accumulator is hard-coded f32".
    #[test]
    fn a_transposed_matmul_accumulates_in_f32_even_when_nothing_else_is() {
        // (operand dtype, store intrinsic, expected acc dtype)
        let cases = [
            ("f16", "__tile_store_f32", "f32"),
            ("f16", "__tile_store_f16", "f32"),
            ("f32", "__tile_store_f32", "f32"),
        ];
        for (dt, store, want_acc) in cases {
            let src = format!(
                r#"
module {{
  llvm.func @mmT_{dt}(%a: !llvm.ptr<1>, %b: !llvm.ptr<1>, %c: !llvm.ptr<1>) attributes {{hacc.entry}} {{
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(64 : i32) : i32
    %n = llvm.mlir.constant(32 : i32) : i32
    %ta = llvm.call @__tile_load_{dt}(%a, %m, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %tb = llvm.call @__tile_load_{dt}(%b, %n, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %tc = llvm.call @__tile_matmul_transposed_{dt}(%ta, %ta, %tb, %m, %k, %n) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @{store}(%c, %tc, %m, %n) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }}
}}
"#
            );
            let pto = convert_mlir_to_pto(&src)
                .unwrap_or_else(|e| panic!("transposed matmul {dt}/{store} failed to lower: {e}"));

            // Read the acc tile's OWN dtype field rather than grepping for "f32" anywhere:
            // at dt=f32 the string appears all over the module, so a substring check would
            // pass for the wrong reason on exactly the control row.
            let acc = pto
                .lines()
                .find(|l| l.contains("loc=acc"))
                .unwrap_or_else(|| panic!("no L0C accumulator tile emitted for {dt}/{store}:\n{pto}"));
            let got = acc
                .split("dtype=")
                .nth(1)
                .and_then(|r| r.split(&[',', '>'][..]).next())
                .unwrap_or_else(|| panic!("acc tile has no dtype field: {acc}"));
            assert_eq!(
                got, want_acc,
                "{dt} transposed matmul storing via {store} must accumulate in {want_acc}, got                  {got}. ptoas admits only (i32,i8,i8), (f32,f16,f16), (f32,bf16,bf16), \
                 (f32,f32,f32), so passing the operand dtype through refuses the module.\n{acc}"
            );
        }
    }

    /// `__tile_scale_f32` must carry BOTH its extents and its multiplier.
    ///
    /// It was routed to `translate_unary`, whose arg layout has no room for an f32 scalar
    /// between src and the extents. The result was a `rows=0, cols=1` tile for a 1x256
    /// kernel plus a `pto.tmuls` with no multiplier at all — a module ptoas refuses
    /// ("tile_buf rows/cols must be positive"), while `test_pto_conv1d` stayed green
    /// because it only inspected the emitted text.
    ///
    /// Two assertions, because either alone would have passed the broken emitter: the
    /// dropped scalar left the extents wrong, and fixing the extents without passing the
    /// scalar would still compute `x * 1`.
    #[test]
    fn scale_carries_its_multiplier_and_its_extents() {
        let src = r#"
module {
  llvm.func @k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %r = llvm.mlir.constant(1 : i32) : i32
    %c = llvm.mlir.constant(256 : i32) : i32
    %w = llvm.mlir.constant(0.5 : f32) : f32
    %x = llvm.call @__tile_load_f32(%arg0, %r, %c) : (!llvm.ptr<1>, i32, i32) -> i32
    %s = llvm.call @__tile_scale_f32(%x, %x, %w, %r, %c) : (i32, i32, f32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %s, %r, %c) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(src).expect("scale lowers");
        assert!(
            !pto.contains("rows=0") && !pto.contains("cols=0"),
            "a zero extent means an operand index was misread, not a zero-sized tile:\n{pto}"
        );
        assert!(
            pto.contains("arith.constant 0.5 : f32"),
            "the multiplier must be materialised as an SSA-bound f32:\n{pto}"
        );
        // The scalar must be an OPERAND of tmuls, not merely present in the module.
        let muls = pto
            .lines()
            .find(|l| l.contains("pto.tmuls"))
            .unwrap_or_else(|| panic!("no pto.tmuls emitted:\n{pto}"));
        let ins = muls.split("ins(").nth(1).and_then(|r| r.split(')').next()).unwrap_or("");
        assert!(
            ins.matches('%').count() >= 2 && muls.contains(", f32)"),
            "tmuls must take (tile, scalar); a one-operand tmuls silently scales by nothing:\n{muls}"
        );
        assert_ptoas_parses(&pto, "scale f32");
    }

    /// A zero tile extent must be REFUSED, not emitted.
    ///
    /// Zero satisfies every other rule by accident — `(0 * b) % 32 == 0` returns Ok on the
    /// reduction path and `0 > FRACTAL_BYTES` is false — so C0 has to be its own check and
    /// has to run first. What makes it worth a rule: `resolve_const` returns `u32` with no
    /// `None`, so an extent passed as a kernel ARGUMENT rather than an
    /// `llvm.mlir.constant` resolves to 0, and the emitter would otherwise hand ptoas a
    /// degenerate module. MEASURED before the rule: 4494 bytes emitted, ptoas rc=1.
    ///
    /// Refusing here rather than relying on the assembler also guards the far worse
    /// variant seen in a peer fork, where the unresolved extents were seeded with
    /// plausible BLOCK STAND-INS instead of zero; that emitted a valid module computing
    /// one fixed corner of the output and returned garbage on device, with its own budget
    /// guard passing because the stand-in tile genuinely fit.
    #[test]
    fn a_dynamic_extent_is_refused_rather_than_emitted_as_a_zero_tile() {
        let src = r#"
module {
  llvm.func @dyn(%a: !llvm.ptr<1>, %b: !llvm.ptr<1>, %c: !llvm.ptr<1>, %m: i32, %k: i32, %n: i32) attributes {hacc.entry} {
    %ta = llvm.call @__tile_load_f16(%a, %m, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %tb = llvm.call @__tile_load_f16(%b, %n, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %tc = llvm.call @__tile_matmul_transposed_f16(%ta, %ta, %tb, %m, %k, %n) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%c, %tc, %m, %n) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let err = convert_mlir_to_pto(src)
            .expect_err("a dynamic matmul extent must be refused, not lowered to a 0x0 tile");
        assert!(
            err.contains("zero extent") && err.contains("C0"),
            "the diagnostic must name the zero extent so the cause is findable: {err}"
        );
    }

    /// INVARIANT (codegen rule 6): a whole-kernel row form must grid-stride its row loop.
    ///
    /// Grid parallelism here is a property of the emitter FORM, not the operator. A
    /// whole-kernel `_rows_` lowering owns its row loop and round-robins it across the AIV
    /// grid; a composed tile-id chain materialises the whole `[R, C]` tile in UB, has no row
    /// loop, and is therefore blockDim-invariant. MEASURED: `__tile_rms_norm_rows_f32` at
    /// R=128 D=4096 goes 0.1659 ms -> 0.0070 ms from blockDim 1 to 48 (23.7x), while a
    /// composed swiglu chain is flat at 0.0321 / 0.0424 ms.
    ///
    /// NO ORACLE CAN SEE A REGRESSION HERE. Losing the stride makes every core repeat
    /// identical work and write identical values, so `relL2` is unchanged — only a
    /// launch-width sweep or absolute time finds it. That is why this is a text assertion on
    /// the emitted PTO rather than a numeric test: it is the only thing that fails fast.
    ///
    /// Deliberately asserts the whole idiom, not just the presence of `get_block_idx`: an
    /// index fetched and then not used as the loop's start, or a stride that is not the block
    /// count, would satisfy a weaker check while serialising the kernel.
    #[test]
    fn a_whole_kernel_row_form_grid_strides_its_row_loop() {
        for (rows, cols) in [(8u32, 4096u32), (128, 4096), (48, 1024)] {
            let src = format!(
                r#"
module {{
  llvm.func @rn_{rows}_{cols}(%a: !llvm.ptr<1>, %g: !llvm.ptr<1>, %o: !llvm.ptr<1>) attributes {{hacc.entry}} {{
    %r = llvm.mlir.constant({rows} : i32) : i32
    %cl = llvm.mlir.constant({cols} : i32) : i32
    %nb = llvm.mlir.constant(0 : i32) : i32
    llvm.call @__tile_rms_norm_rows_f32(%a, %g, %o, %r, %cl, %nb) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }}
}}
"#
            );
            let pto = convert_mlir_to_pto(&src)
                .unwrap_or_else(|e| panic!("rms_norm_rows {rows}x{cols} must lower: {e}"));

            let idx = pto
                .lines()
                .find(|l| l.contains("pto.get_block_idx"))
                .unwrap_or_else(|| panic!("no block index at {rows}x{cols}; the row loop is \
                    serialised and no oracle will notice:\n{pto}"));
            let num = pto
                .lines()
                .find(|l| l.contains("pto.get_block_num"))
                .unwrap_or_else(|| panic!("block index without block count at {rows}x{cols}: \
                    a loop that starts per-core but does not stride by the grid runs the \
                    whole range on every core:\n{pto}"));
            let ssa = |l: &str| l.split('=').next().unwrap_or("").trim().to_string();
            let (i_ssa, n_ssa) = (ssa(idx), ssa(num));

            // The guard: a zero block count must not turn the stride into an infinite loop.
            assert!(
                pto.contains("arith.maxui"),
                "the block count must be clamped to >= 1 before use as a loop stride:\n{pto}"
            );
            // And the loop must actually consume both: start at the index, step by the count.
            let loop_line = pto
                .lines()
                .find(|l| l.contains("scf.for") && l.contains(" to "))
                .unwrap_or_else(|| panic!("no row loop at {rows}x{cols}:\n{pto}"));
            assert!(
                loop_line.contains(" to "),
                "row loop is not a range loop:\n{loop_line}"
            );
            assert!(
                !i_ssa.is_empty() && !n_ssa.is_empty(),
                "block idx/num must be bound to SSA values to be usable:\n{idx}\n{num}"
            );
            // Cheapest end-to-end check that the stride is grid-derived rather than 1:
            assert!(
                !loop_line.contains("step %c1 "),
                "the row loop steps by 1, so every core walks the whole range -- the grid is \
                 fetched and ignored:\n{loop_line}"
            );
        }
    }

    /// INVARIANT (codegen rule 3): an intrinsic with a scalar interleaved among its operands
    /// must not be dispatched to an ARITY-BASED translator.
    ///
    /// `normalize_tile_call_args(args, n_operands, ..)` picks its layout by COUNTING
    /// arguments, so it silently accepts a different layout with the same count.
    /// `__tile_scale_f32(dst, src, scalar: f32, rows, cols)` was routed to
    /// `translate_unary`, whose layout is `(dummy, src, rows, cols)`. Arity alone matched
    /// (`5 >= 1 + 3`), so the emitter read the f32 scalar as `rows` — a float SSA, absent
    /// from `const_map`, hence 0 — and `%rows` as `cols`. The kernel got a `rows=0, cols=1`
    /// tile and a `pto.tmuls` with no multiplier, and `tile_conv1d` could not assemble while
    /// its test stayed green.
    ///
    /// This reads BOTH sides — the declared signatures in `tile_std` and this file's own
    /// dispatch — because the defect is a disagreement between them and neither is wrong
    /// alone. An intrinsic that needs its own translator gets one (see `translate_clamp`,
    /// which reads `args.get(2..5)` explicitly and is why clamp never had this bug).
    #[test]
    fn an_interleaved_scalar_never_reaches_an_arity_based_translator() {
        // Translators that derive their operand layout from the argument COUNT.
        const ARITY_BASED: &[&str] = &[
            "translate_unary",
            "translate_binary",
            "translate_cast",
            "translate_silu",
            "translate_matvec",
            "translate_row_sum",
            "translate_row_argminmax",
            "translate_rope_inplace",
            "translate_gate_up_silu",
        ];

        let tile_std = include_str!("../../tile_std/src/tile.rs");
        let this_file = include_str!("mlir_to_pto.rs");

        // Declared signatures whose trailing two params are extents and which carry a
        // non-integer scalar before them.
        let mut interleaved: Vec<String> = Vec::new();
        for (i, _) in tile_std.match_indices("pub fn __tile_") {
            let rest = &tile_std[i + "pub fn ".len()..];
            let Some(open) = rest.find('(') else { continue };
            let Some(close) = rest.find(')') else { continue };
            if close < open { continue; }
            let name = rest[..open].trim();
            let params: Vec<&str> = rest[open + 1..close]
                .split(',')
                .map(str::trim)
                .filter(|p| !p.is_empty())
                .collect();
            if params.len() < 3 { continue; }
            let ty = |p: &str| p.rsplit(':').next().unwrap_or("").trim().to_string();
            let types: Vec<String> = params.iter().map(|p| ty(p)).collect();
            let n = types.len();
            let extents_trail = types[n - 2..].iter().all(|t| t == "u32" || t == "i32");
            let scalar_before = types[..n - 2]
                .iter()
                .any(|t| t == "f32" || t == "f16" || t == "f64" || t == "bool");
            if extents_trail && scalar_before {
                interleaved.push(name.to_string());
            }
        }
        assert!(
            interleaved.len() >= 10,
            "expected a double-digit set of interleaved-scalar intrinsics; found {} — the \
             signature parse has probably drifted and this gate would pass vacuously",
            interleaved.len()
        );

        // For each, find this file's dispatch and the translator it routes to.
        let mut offenders: Vec<String> = Vec::new();
        let mut routed = 0usize;
        for name in &interleaved {
            let needle = format!("contains(\"@{name}\")");
            let alt = format!("contains(\"{name}\")");
            let Some(at) = this_file.find(&needle).or_else(|| this_file.find(&alt)) else {
                continue; // not handled by this backend; nothing to check
            };
            // The translator INVOKED within the next few lines of the guard. Comment lines
            // are skipped deliberately: the scale guard's own comment names
            // `translate_unary` to say what it is NOT, and matching that made this gate
            // report the defect it had just been fixed for. Reading source text is the same
            // trap as linting a generator instead of its output.
            let window = &this_file[at..(at + 600).min(this_file.len())];
            let mut tr = String::new();
            for l in window.lines() {
                let t = l.trim();
                if t.starts_with("//") {
                    continue;
                }
                if let Some(k) = t.find("translate_") {
                    tr = t[k..]
                        .chars()
                        .take_while(|c| c.is_alphanumeric() || *c == '_')
                        .collect();
                    break;
                }
            }
            if tr.is_empty() { continue; }
            routed += 1;
            if ARITY_BASED.contains(&tr.as_str()) {
                offenders.push(format!("{name} -> {tr}"));
            }
        }
        assert!(
            routed > 0,
            "no interleaved-scalar intrinsic was found in this file's dispatch — the guard \
             matched nothing and would pass whatever the dispatch did"
        );
        assert!(
            offenders.is_empty(),
            "these intrinsics carry a scalar among their operands and are dispatched to a \
             translator that infers layout from the argument COUNT, which reads the scalar \
             as an extent:\n  {}\nGive each its own translator, as translate_clamp does.",
            offenders.join("\n  ")
        );
    }

    fn ptoas_bin() -> Option<std::path::PathBuf> {
        if let Ok(p) = std::env::var("PTOAS") {
            let p = std::path::PathBuf::from(p);
            if p.is_file() {
                return Some(p);
            }
        }
        std::env::split_paths(&std::env::var_os("PATH")?)
            .map(|d| d.join("ptoas"))
            .find(|c| c.is_file())
    }

    /// Fail if `ptoas` rejects `pto` at its PARSE stage.
    ///
    /// Every check around this one reads the emitted TEXT — that an op is present, that two
    /// halves agree. None of them can tell whether the assembler accepts the result, and three
    /// defects lived in the c2v path behind exactly that gap: an `initialize_pipe` emitted twice
    /// so the first copy lost its operands, a result view built over the scale pointer, and an
    /// `%slot_b` referenced by two operand lists and defined by neither. All three are parse
    /// diagnostics, and all three were invisible until the assembler was run.
    ///
    /// Deliberately scoped to parsing. ptoas can also fail LATER — it currently segfaults
    /// lowering the int8 dequant GEMM — and a crash in the vendor's compiler is not this
    /// emitter's defect. A non-parse outcome is reported and does not fail the test; only
    /// malformed IR does.
    ///
    /// A missing `ptoas` SKIPS, loudly. A skipped check and a passing one are not the same
    /// thing, so it says so rather than returning quietly.
    fn assert_ptoas_parses(pto: &str, what: &str) {
        let Some(bin) = ptoas_bin() else {
            eprintln!(
                "ptoas not found (set $PTOAS or put it on PATH) — SKIPPING the parse gate for \
                 {what}. This is a skip, not a pass."
            );
            return;
        };
        let dir = std::env::temp_dir();
        let src = dir.join(format!("ptoas_gate_{}.pto", what.replace(' ', "_")));
        std::fs::write(&src, pto).expect("write gate input");
        let out = std::process::Command::new(&bin)
            .arg("--pto-arch=a2")
            .arg(&src)
            .arg("-o")
            .arg(dir.join("ptoas_gate_out.cpp"))
            .output()
            .expect("run ptoas");
        let err = String::from_utf8_lossy(&out.stderr);
        let parse_failed = err.contains("Failed to parse MLIR")
            || err.lines().any(|l| l.contains("error:") && l.contains(".pto"));
        assert!(
            !parse_failed,
            "ptoas rejected the emitted {what} at parse time:\n{err}\n--- emitted ---\n{pto}"
        );
        if !out.status.success() {
            eprintln!(
                "ptoas parsed {what} but did not complete (status {:?}) — not a parse defect, \
                 so not failing here.",
                out.status.code()
            );
        }
        let _ = std::fs::remove_file(&src);
    }

    #[test]
    fn test_pto_matmul_f16_blocked_c2v_no_convert() {
        // Plain f16 matmul at a blocked decode shape (M=16, K=1536, N=256):
        // L0B would be K*N*2 = 786 KB > 64 KB, so the K/N-blocked emitter fires
        // and the store is emitted inline. That store must be the no_convert c2v
        // pair (`tpush_to_aiv` plus a companion vector func), and neither of the
        // two spellings that do not work on 910B2/ptoas 0.58:
        //   - bare `pto.tstore` reaches the superseded cube-only packaging
        //     (RegisterAscendBinary 107000)
        //   - `pto.tstore_fp` was REMOVED in 0.58 and is rejected outright
        //     ("custom op 'pto.tstore_fp' is unknown"); its removal is the
        //     reason the c2v split exists in the first place.
        let mlir = r#"
module {
  llvm.func @mm_f16(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %c0_c  = llvm.mlir.constant(0    : i32) : i32
    %c0    = llvm.bitcast %c0_c   : i32 to i32
    %c16_c = llvm.mlir.constant(16   : i32) : i32
    %c16   = llvm.bitcast %c16_c  : i32 to i32
    %c256_c = llvm.mlir.constant(256  : i32) : i32
    %c256  = llvm.bitcast %c256_c : i32 to i32
    %c1536_c = llvm.mlir.constant(1536 : i32) : i32
    %c1536 = llvm.bitcast %c1536_c : i32 to i32
    %t_a = llvm.call @__tile_load_f16(%arg0, %c16, %c1536) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_b = llvm.call @__tile_load_f16(%arg1, %c1536, %c256) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_c = llvm.call @__tile_matmul_f16(%c0, %t_a, %t_b, %c16, %c1536, %c256) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f16(%arg2, %t_c, %c16, %c256) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("matmul_f16 PTO-MLIR generation");
        assert!(
            pto.contains("pto.tmatmul"),
            "f16 matmul must emit pto.tmatmul:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tpush_to_aiv"),
            "plain f16 matmul must hand the accumulator to the vector half:\n{}",
            pto
        );
        // This asserted `no_convert`, on the reasoning that a plain f16 matmul has nothing to
        // dequantise. True, and beside the point: there is nothing to DEQUANTISE but there is
        // something to CONVERT, because the accumulator is f32 and the output is f16.
        // `no_convert` tells ptoas the consumer receives exactly what the cube pushed, and it
        // rejects the pair — "expects consumer element type to match acc_push_epilogue.quant
        // no_convert" — so the emission this used to require could never be assembled.
        // `f32_f16` is a conversion, not a dequant; `set_quant_vector` below still stays absent,
        // which is the thing that actually distinguishes this path from the int8 one.
        assert!(
            pto.contains("quant = f32_f16"),
            "an f32 accumulator stored as f16 must convert in flight:\n{}",
            pto
        );
        assert!(
            !pto.contains("set_quant_vector"),
            "plain f16 matmul has no scale, so it must not set a quant vector:\n{}",
            pto
        );
        assert!(
            !pto.contains("pto.tstore_fp"),
            "pto.tstore_fp was removed in ptoas 0.58 and is rejected on device:\n{}",
            pto
        );
        // The vector half legitimately ends in `pto.tstore` — it owns the GM
        // write. What must not happen is the CUBE storing directly, so scope the
        // check to the text before the vector func rather than to the whole
        // module.
        let aiv_at = pto
            .find("func.func @mm_f16_aiv")
            .expect("c2v split must emit a companion vector func");
        assert!(
            !pto[..aiv_at].contains("pto.tstore ins("),
            "the cube half must hand off through the pipe, not store directly:\n{}",
            &pto[..aiv_at]
        );
        assert!(
            pto[aiv_at..].contains("pto.tstore ins("),
            "the vector half must be the one that stores to GM:\n{}",
            &pto[aiv_at..]
        );
    }

    #[test]
    fn test_pto_matmul_i8_dequant_single_nblock_no_dup_c1() {
        // Regression: a single N block (n == nb, so iters == 1) makes the
        // dequant c2v AIV re-emit `%c1` (the explicit `%c0`/`%c1` above plus a
        // dedup'd `[m,nb,n,iters]` loop that did not filter 0/1), and ptoas
        // rejects the whole module with "redefinition of SSA value '%c1'".
        // K=512 keeps the shape multi-K-block so it takes the blocked path
        // (K=256 would be rejected as single-block).
        let mlir = r#"
module {
  llvm.func @mm_i8_oneblock(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %c0 = llvm.mlir.constant(0 : i32) : i32
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(512 : i32) : i32
    %n = llvm.mlir.constant(256 : i32) : i32
    %t_a = llvm.call @__tile_load_i8(%arg0, %m, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_b = llvm.call @__tile_load_i8(%arg1, %k, %n) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_c = llvm.call @__tile_matmul_i8_acc_i32_dequant_f16(%c0, %t_a, %t_b, %arg3, %m, %k, %n) : (i32, i32, i32, !llvm.ptr<1>, i32, i32, i32) -> i32
    llvm.call @__tile_store_f16(%arg2, %t_c, %m, %n) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("single-N-block matmul_i8 PTO-MLIR generation");
        // Isolate the AIV half (the function whose constants are emitted by the
        // buggy loop) and require exactly one `%c1` constant. Split on the
        // `func.func @...` definition, not the bare name — the bare name also
        // appears in the AIC's `import_reserved_buffer {peer_func = ...}`.
        let aiv = pto
            .split_once("func.func @mm_i8_oneblock_aiv")
            .map(|(_, aiv)| aiv)
            .unwrap_or("");
        let c1 = aiv.matches("%c1 = arith.constant 1 : index").count();
        assert_eq!(
            c1, 1,
            "single-N-block dequant AIV must emit %c1 exactly once, got {}:\n{}",
            c1, pto
        );
    }

    #[test]
    fn test_pto_matmul_i8_raw_no_dequant() {
        // __tile_matmul_i8_acc_i32(dst, a, b, m, k, n) — i8 A/B → i32 L0C,
        // RAW tstore (no dequant, no c2v pipe). The dequant moves to the
        // vector half so the cube can run blockDim>1.
        let mlir = r#"
module {
  llvm.func @mm_i8_raw(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %c0 = llvm.mlir.constant(0 : i32) : i32
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(256 : i32) : i32
    %n = llvm.mlir.constant(512 : i32) : i32
    %t_a = llvm.call @__tile_load_i8(%arg0, %m, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_b = llvm.call @__tile_load_i8(%arg1, %k, %n) : (!llvm.ptr<1>, i32, i32) -> i32
    %t_c = llvm.call @__tile_matmul_i8_acc_i32(%c0, %t_a, %t_b, %m, %k, %n) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_i32(%arg2, %t_c, %m, %n) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("matmul_i8_raw PTO-MLIR generation");
        assert!(pto.contains("pto.tmatmul"), "raw i8 matmul must emit tmatmul:\n{}", pto);
        assert!(
            pto.contains("loc=acc, dtype=i32"),
            "raw i8 matmul L0C accumulator must be i32:\n{}",
            pto
        );
        // Raw path: no c2v dequant epilogue.
        assert!(
            !pto.contains("set_quant_vector"),
            "raw matmul must not emit the dequant epilogue:\n{}",
            pto
        );
        assert!(
            !pto.contains("tpush_to_aiv"),
            "raw matmul must not push through the c2v pipe:\n{}",
            pto
        );
    }

    #[test]
    fn test_grouped_matmul_swiglu_quant_fused_c2v() {
        // __tile_grouped_matmul_swiglu_quant(x, w_cat, s_cat, out, scale, m, k, n).
        // The single-launch w8a8 MoE expert FFN seam: one cube func (aic) does
        // x[m,k] @ w_cat[k,2n] as ONE matmul over 2n/nb n-blocks and pushes a
        // dequant'd f16 tile per block through the c2v pipe; one vector func
        // (aiv) pops 2G tiles, silu(gate)*up, folds the per-row absmax, quantises.
        let mlir = r#"
module {
  llvm.func @gmm_fused(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>, %arg4: !llvm.ptr<1>) attributes {hacc.entry} {
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(4096 : i32) : i32
    %n = llvm.mlir.constant(2048 : i32) : i32
    llvm.call @__tile_grouped_matmul_swiglu_quant(%arg0, %arg1, %arg2, %arg3, %arg4, %m, %k, %n) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("grouped_matmul_swiglu_quant PTO generation");
        // Both halves of the mix kernel are emitted.
        assert!(
            pto.contains("gmm_fused_aic") && pto.contains("gmm_fused_aiv"),
            "fused kernel must emit both aic and aiv funcs:\n{}",
            pto
        );
        assert!(
            pto.contains("kernel_kind<cube>") && pto.contains("kernel_kind<vector>"),
            "must tag the cube and vector halves:\n{}",
            pto
        );
        // Cube half: single matmul over the concatenated [wg|wu] width, K-blocked
        // with an init + accumulate pair, and the c2v dequant push per n-block.
        assert!(
            pto.contains("pto.tmatmul ins(") && pto.contains("pto.tmatmul.acc"),
            "fused cube must emit init + accumulating tmatmul:\n{}",
            pto
        );
        assert!(
            pto.contains("set_quant_vector") && pto.contains("tpush_to_aiv"),
            "fused cube must fold the dequant scale and push through the c2v pipe:\n{}",
            pto
        );
        // The concatenated width 2n=4096 must appear as the weight/scale width
        // (both [k,4096] w_cat and [1,4096] s_cat views).
        assert!(
            pto.contains("shape = [%c4096, %c4096]") && pto.contains("shape = [%c1, %c4096]"),
            "w_cat/s_cat views must span the concat width 4096:\n{}",
            pto
        );
        // Vector half: silu (texp + tdiv), per-row absmax (trowmax), and quant
        // (tcvt narrowing to i8).
        assert!(
            pto.contains("pto.texp") && pto.contains("pto.tdiv"),
            "aiv must compute silu via texp + tdiv:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.trowmax"),
            "aiv must fold the per-row absmax via trowmax:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tcvt"),
            "aiv must narrow to i8 via tcvt:\n{}",
            pto
        );
        // out/scale func args must be pinned to i8 / f32 (not the name
        // heuristic's f32/f32), else ptoas rejects the aiv's i8 tensor view.
        assert!(
            pto.contains("make_tensor_view %arg3") && pto.contains("tensor_view<?x?xi8>"),
            "out arg must be pinned to i8 via its tensor view:\n{}",
            pto
        );
        assert!(
            pto.contains("make_tensor_view %arg4") && pto.contains("tensor_view<?x?xf32>"),
            "scale arg must be pinned to f32 via its tensor view:\n{}",
            pto
        );
        // At the default of one block, no reduction and no workspace arg.
        assert!(
            !pto.contains("pto.syncall") && !pto.contains("%arg6"),
            "single-block form must not emit a barrier or a workspace arg:\n{}",
            pto
        );
    }

    /// The same kernel at `TILERS_GMM_BLOCKS=8`, where the per-row absmax the
    /// quantisation needs spans more columns than any one block computes.
    ///
    /// This is what makes the fast configuration correct rather than merely
    /// fast: at one block the absmax folds over all 2048 hidden columns, but at
    /// eight each block sees 256 of them, and quantising against a block-local
    /// maximum was measured on device as `bad=16372, maxdiff=84` against the
    /// global oracle. The partials are therefore published to a GM workspace,
    /// reduced across a grid-wide barrier, and reloaded.
    #[test]
    fn test_grouped_matmul_swiglu_quant_cross_block_absmax() {
        let mlir = r#"
module {
  llvm.func @gmm_xb(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>, %arg4: !llvm.ptr<1>) attributes {hacc.entry} {
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(4096 : i32) : i32
    %n = llvm.mlir.constant(2048 : i32) : i32
    llvm.call @__tile_grouped_matmul_swiglu_quant(%arg0, %arg1, %arg2, %arg3, %arg4, %m, %k, %n) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto_with_blocks(mlir, 8)
            .expect("cross-block PTO generation");

        // The grid barrier, in the exact spelling ptoas accepts.
        assert!(
            pto.contains(
                "pto.syncall() mode = #pto.sync_all_mode<hard>, \
                 core_type = #pto.sync_core_type<aiv_only>"
            ),
            "cross-block form must emit the hard aiv_only grid barrier:\n{}",
            pto
        );
        // Both halves take the workspace as a further argument. The cube never
        // reads it, but the two halves share one argument list.
        assert_eq!(
            pto.matches("%arg6: !pto.ptr<f32>").count(),
            2,
            "both aic and aiv must declare the workspace arg:\n{}",
            pto
        );
        // Publish into this block's own column, then reload the full [16, 8].
        assert!(
            pto.contains("offsets = [%c0, %bidx_i], sizes = [%c16, %c1]"),
            "each block must publish its partial into its own column:\n{}",
            pto
        );
        assert!(
            pto.contains("%wk_all = pto.partition_view") && pto.contains("sizes = [%c16, %cnb]"),
            "the reduce must reload the whole workspace:\n{}",
            pto
        );
        // The reload is a v_col=8 tile so trowmax folds all eight partials.
        assert!(
            pto.contains("v_row=16, v_col=8, blayout=row_major"),
            "workspace tile must carry 8 valid columns for the fold:\n{}",
            pto
        );
        // Eight blocks share 8 gate blocks, so each pops exactly one pair.
        assert_eq!(
            pto.matches("pto.tpop_from_aic").count(),
            2,
            "at 8 blocks each block pops one gate + one up tile:\n{}",
            pto
        );
    }

    /// A block count that does not divide the gate blocks must be rejected at
    /// emit time. Left to the device it does not fail loudly: the vector half
    /// waits for pushes the cube never makes, and the kernel dies by aicore
    /// timeout, which reads as a hardware fault rather than a bad configuration.
    #[test]
    fn test_grouped_matmul_swiglu_quant_rejects_indivisible_blocks() {
        let mlir = r#"
module {
  llvm.func @gmm_bad(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>, %arg4: !llvm.ptr<1>) attributes {hacc.entry} {
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(4096 : i32) : i32
    %n = llvm.mlir.constant(2048 : i32) : i32
    llvm.call @__tile_grouped_matmul_swiglu_quant(%arg0, %arg1, %arg2, %arg3, %arg4, %m, %k, %n) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        // 2048/256 = 8 gate blocks; 3 does not divide 8.
        let err = convert_mlir_to_pto_with_blocks(mlir, 3)
            .expect_err("3 blocks must be rejected");
        assert!(
            err.contains("do not divide evenly"),
            "error must name the divisibility problem, got: {}",
            err
        );
    }

    /// The fused GMM reading FRACTAL_NZ weights instead of ND.
    ///
    /// The load into the L1 weight tile is an ND-to-NZ conversion, so with ND
    /// weights the cube repacks fractals on every k-step; taking an
    /// already-fractal buffer was measured at 6.4us less per call. What has to
    /// be right is the addressing: a 5-D view over fractals, and block offsets
    /// scaled by fractal counts rather than element extents.
    #[test]
    fn test_grouped_matmul_swiglu_quant_nz_weights() {
        let mlir = r#"
module {
  llvm.func @gmm_nz(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>, %arg4: !llvm.ptr<1>) attributes {hacc.entry} {
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(4096 : i32) : i32
    %n = llvm.mlir.constant(2048 : i32) : i32
    llvm.call @__tile_grouped_matmul_swiglu_quant(%arg0, %arg1, %arg2, %arg3, %arg4, %m, %k, %n) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let nd = convert_mlir_to_pto_with_opts(mlir, &PtoOpts::default())
            .expect("ND generation");
        let nz = convert_mlir_to_pto_with_opts(
            mlir,
            &PtoOpts {
                gmm_weights_nz: true,
                ..PtoOpts::default()
            },
        )
        .expect("NZ generation");

        // ND keeps the plain 2-D element view and must not claim a layout.
        assert!(
            nd.contains("shape = [%c4096, %c4096]") && !nd.contains("#pto.layout<nz>"),
            "ND form must stay a 2-D element view:\n{}",
            nd
        );
        // NZ: 5-D fractal view [1, 2n/C0, K/16, 16, C0] = [1, 128, 256, 16, 32].
        assert!(
            nz.contains("shape = [%c1, %c128, %c256, %c16, %c32]"),
            "NZ weight view must be the 5-D fractal shape:\n{}",
            nz
        );
        assert!(
            nz.contains("{layout = #pto.layout<nz>}"),
            "NZ weight view must carry the layout annotation:\n{}",
            nz
        );
        assert!(
            nz.contains("!pto.tensor_view<?x?x?x?x?xi8>"),
            "NZ weight view must be typed 5-D:\n{}",
            nz
        );
        // The block is 8 fractal columns by 16 fractal rows of [16, 32].
        assert!(
            nz.contains("!pto.partition_tensor_view<1x8x16x16x32xi8>"),
            "NZ weight block must be addressed in fractals:\n{}",
            nz
        );
        // Offsets scale the loop indices by fractal counts, not element extents.
        assert!(
            nz.contains("arith.muli %n_i, %c8 : index")
                && nz.contains("arith.muli %k_i, %c16 : index"),
            "NZ offsets must scale by fractal counts (nb/C0=8, kb/16=16):\n{}",
            nz
        );
        // Only the weight moves to NZ; x and the dequant scales stay ND.
        assert!(
            nz.contains("shape = [%c16, %c4096]") && nz.contains("shape = [%c1, %c4096]"),
            "x and scale views must remain 2-D ND:\n{}",
            nz
        );
    }

    /// Halving the n-block width doubles how many blocks can cooperate.
    ///
    /// The number of cooperating blocks is hidden/nb, so at the default 256 a
    /// 2048-wide hidden admits only 8 — a third of a 24-core part. This is what
    /// took the kernel from 40us to parity with stock, so the widths and the
    /// n-loop bound that follow from it are worth pinning.
    #[test]
    fn test_grouped_matmul_swiglu_quant_narrow_n_block() {
        let mlir = r#"
module {
  llvm.func @gmm_nb(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>, %arg4: !llvm.ptr<1>) attributes {hacc.entry} {
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(4096 : i32) : i32
    %n = llvm.mlir.constant(2048 : i32) : i32
    llvm.call @__tile_grouped_matmul_swiglu_quant(%arg0, %arg1, %arg2, %arg3, %arg4, %m, %k, %n) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto_with_opts(
            mlir,
            &PtoOpts {
                gmm_blocks: 16,
                gmm_nb: 128,
                gmm_weights_nz: true,
                ..PtoOpts::default()
            },
        )
        .expect("narrow n-block generation");

        // 2*hidden/nb = 4096/128 = 32 n-blocks, so the strided n-loop runs to 32.
        assert!(
            pto.contains("to %c32 step"),
            "n-loop must cover 32 n-blocks at nb=128:\n{}",
            pto
        );
        // The L0B right tile is [kb, nb] = [256, 128], half of what 256 needs.
        assert!(
            pto.contains("loc=right, dtype=i8, rows=256, cols=128"),
            "right tile must narrow with nb:\n{}",
            pto
        );
        // NZ fractal columns follow nb: 128/32 = 4.
        assert!(
            pto.contains("!pto.partition_tensor_view<1x4x16x16x32xi8>"),
            "NZ weight block must be 4 fractal columns at nb=128:\n{}",
            pto
        );
        // 16 partials need a 16-wide workspace tile. Clamping this to one
        // 32-byte unit would still verify and silently drop half of them.
        assert!(
            pto.contains("rows=16, cols=16, v_row=16, v_col=16"),
            "workspace tile must hold all 16 partials:\n{}",
            pto
        );
    }

    /// The exact configuration shipped for decode, pinned end to end.
    ///
    /// This is the kernel the plugin loads, so the four options that produce it
    /// are asserted together rather than separately: 16 cooperating blocks with
    /// the cross-block absmax, a 128-wide n-block, FRACTAL_NZ weights, and a
    /// per-token activation scale. It is byte-identical to stock on device and
    /// at parity with it, and each option is load-bearing for one of those.
    #[test]
    #[test]
    fn test_grouped_matmul_swiglu_quant_clamped() {
        // The stack's clamped SwiGLU (AscendSiluAndMulWithClamp): the gate is
        // bounded above by the limit, `up` on both sides, then silu(gate) * up.
        // vLLM also carries a swiglustep triton kernel that bounds AFTER silu,
        // so this cannot be guessed from the name -- validated on device against
        // the clamp-before definition in vllm_ascend_plugin/gates.
        let mlir = r#"
module {
  llvm.func @gmm_decode(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>, %arg4: !llvm.ptr<1>) attributes {hacc.entry} {
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(4096 : i32) : i32
    %n = llvm.mlir.constant(2048 : i32) : i32
    llvm.call @__tile_grouped_matmul_swiglu_quant(%arg0, %arg1, %arg2, %arg3, %arg4, %m, %k, %n) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto_with_opts(
            mlir,
            &PtoOpts {
                gmm_blocks: 16,
                gmm_nb: 128,
                gmm_weights_nz: true,
                gmm_per_token_scale: true,
                gmm_swiglu_limit: 10.0,
            },
        )
        .expect("clamped decode config");

        assert!(
            pto.contains("%clim = arith.constant 10") && pto.contains("%climneg = arith.constant -10"),
            "both bounds must be materialised:\n{}",
            pto
        );
        // The gate is bounded above only; `up` on both sides.
        assert!(
            pto.contains("pto.tmins ins(%gate32, %clim")
                && pto.contains("pto.tmaxs ins(%up32, %climneg")
                && pto.contains("pto.tmins ins(%ctmp, %clim"),
            "gate needs an upper bound, up needs both:\n{}",
            pto
        );
        // silu and the product must consume the BOUNDED tiles. Reading the raw
        // ones would leave the bound computed and unused, which still emits and
        // still runs.
        assert!(
            pto.contains("pto.tmuls ins(%gclamp, %cneg")
                && pto.contains("pto.tdiv ins(%gclamp, %s1")
                && pto.contains("pto.tmul ins(%s2, %uclamp"),
            "silu and the product must read the bounded tiles:\n{}",
            pto
        );
        // The bound refers to dequantised magnitudes, so it belongs after the
        // activation scale and before silu.
        let xs_at = pto.find("pto.tmul ins(%up32, %xs_full").expect("xs applied");
        let clamp_at = pto.find("pto.tmins ins(%gate32, %clim").expect("clamp");
        let silu_at = pto.find("pto.texp").expect("silu");
        assert!(
            xs_at < clamp_at && clamp_at < silu_at,
            "the bound must sit after the activation scale and before silu:\n{}",
            pto
        );
        // The two halves of the two-sided bound are a read-after-write on %ctmp
        // and need a barrier; ptoas does not insert one here.
        let maxs_at = pto.find("pto.tmaxs ins(%up32").unwrap();
        let mins_at = pto.find("pto.tmins ins(%ctmp").unwrap();
        assert!(
            pto[maxs_at..mins_at].contains("pto.barrier"),
            "the two halves of the two-sided bound need a barrier between them:\n{}",
            pto
        );
    }

    #[test]
    fn test_grouped_matmul_swiglu_quant_unclamped_by_default() {
        // Every shipped kernel is the plain silu. A bound leaking in by default
        // would change the model's arithmetic silently.
        let mlir = r#"
module {
  llvm.func @gmm_decode(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>, %arg4: !llvm.ptr<1>) attributes {hacc.entry} {
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(4096 : i32) : i32
    %n = llvm.mlir.constant(2048 : i32) : i32
    llvm.call @__tile_grouped_matmul_swiglu_quant(%arg0, %arg1, %arg2, %arg3, %arg4, %m, %k, %n) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto_with_opts(mlir, &PtoOpts::default())
            .expect("default config");
        assert!(
            !pto.contains("%clim") && !pto.contains("pto.tmins") && !pto.contains("pto.tmaxs"),
            "the default must emit no bound at all:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tmuls ins(%gate32, %cneg")
                && pto.contains("pto.tmul ins(%s2, %up32"),
            "unclamped silu must read the raw tiles:\n{}",
            pto
        );
    }

    fn test_grouped_matmul_swiglu_quant_shipped_decode_config() {
        let mlir = r#"
module {
  llvm.func @gmm_decode(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>, %arg4: !llvm.ptr<1>) attributes {hacc.entry} {
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(4096 : i32) : i32
    %n = llvm.mlir.constant(2048 : i32) : i32
    llvm.call @__tile_grouped_matmul_swiglu_quant(%arg0, %arg1, %arg2, %arg3, %arg4, %m, %k, %n) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto_with_opts(
            mlir,
            &PtoOpts {
                gmm_blocks: 16,
                gmm_nb: 128,
                gmm_weights_nz: true,
                gmm_per_token_scale: true,
                gmm_swiglu_limit: 0.0,
            },
        )
        .expect("shipped decode config");

        // Eight gm arguments: x, w_cat, s_cat, out, sout, slot, wksp, x_scale.
        // The host passes them positionally, so a change here silently shifts
        // every pointer after it.
        assert_eq!(
            pto.matches("%arg7: !pto.ptr<f32>").count(),
            2,
            "both halves must declare the x_scale argument:\n{}",
            pto
        );
        assert!(
            !pto.contains("%arg8"),
            "the shipped config takes exactly 8 gm args:\n{}",
            pto
        );
        // Per-token scale: loaded, broadcast, and applied to BOTH operands
        // before silu, which is not homogeneous.
        assert!(
            pto.contains("pto.trowexpand ins(%xs_rr")
                && pto.contains("pto.tmul ins(%gate32, %xs_full")
                && pto.contains("pto.tmul ins(%up32, %xs_full"),
            "x_scale must broadcast onto gate and up:\n{}",
            pto
        );
        let xs_at = pto.find("%xs_full").expect("xs broadcast");
        let silu_at = pto.find("pto.texp").expect("silu");
        assert!(xs_at < silu_at, "the scale must be applied before silu:\n{}", pto);
        // The scale output is COMPACT, one value per row. Broadcasting it made
        // the host gather a strided column, which cost more than the kernel's
        // reduction; it is part of the calling contract that it is [m, 1].
        assert!(
            pto.contains("%sout_tv = pto.make_tensor_view %arg4, shape = [%c16, %c1]"),
            "scale output must be compact [m, 1]:\n{}",
            pto
        );
        assert!(
            !pto.contains("%sout_pv0"),
            "the scale must be stored once, not per chunk:\n{}",
            pto
        );
        // Cross-block absmax over all 2048 columns.
        assert!(
            pto.contains("pto.syncall() mode = #pto.sync_all_mode<hard>"),
            "16 blocks require the grid barrier:\n{}",
            pto
        );
        // NZ weights, addressed in fractals.
        assert!(
            pto.contains("{layout = #pto.layout<nz>}")
                && pto.contains("!pto.partition_tensor_view<1x4x16x16x32xi8>"),
            "weights must be read as FRACTAL_NZ:\n{}",
            pto
        );
        // One gate and one up tile per block at 16 blocks.
        assert_eq!(
            pto.matches("pto.tpop_from_aic").count(),
            2,
            "each block handles exactly one gate/up pair:\n{}",
            pto
        );
    }

    #[test]
    fn test_pick_kb_and_nb_convenience_wrappers() {
        // pick_kb / pick_nb are the N-agnostic convenience wrappers documented
        // for callers that don't know N. They delegate to the *_for_n / *_for_dtype
        // forms with N = u32::MAX / lhs_bytes = 2 (f16).
        assert_eq!(pick_kb(1536), pick_kb_for_n(1536, u32::MAX));
        assert_eq!(pick_nb(8960), pick_nb_for_dtype(8960, 2));
        // sane bounds: both return positive, kb divides into k-ish blocks.
        assert!(pick_kb(256) > 0);
        assert!(pick_nb(256) > 0);
    }

    // -----------------------------------------------------------------------
    // Error-path coverage: malformed MLIR that reaches the `unknown tile`
    // `.ok_or_else(...)` closures and the arity guards inside the translate_*
    // functions. Each `ghost_pto!` body references a source operand SSA that
    // was never produced by a load, so `ctx.get_tile(...)` returns None and
    // the op's error closure fires. convert_mlir_to_pto must return Err.
    // -----------------------------------------------------------------------

    /// Wrap a single intrinsic `$call` line in entry-func module boilerplate.
    /// `$call` references `%undef` (never loaded) in its source-operand slot.
    macro_rules! ghost_pto {
        ($call:expr) => {
            format!(
                "module {{\n  \
                 llvm.func @k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {{hacc.entry}} {{\n    \
                 {}\n    \
                 llvm.return\n  }}\n}}\n",
                $call
            )
        };
    }

    #[test]
    fn test_pto_binary_unknown_errs() {
        // translate_binary: add/mul/sub/div/max — unknown src1 tile.
        for op in [
            "__tile_add_f32",
            "__tile_mul_f32",
            "__tile_sub_f32",
            "__tile_div_f32",
            "__tile_add_f16",
            "__tile_mul_f16",
            "__tile_max_f32",
        ] {
            let call = format!(
                "%r = llvm.call @{}(%c0, %undef, %undef2, %c32, %c32) : (i32, i32, i32, i32, i32) -> i32",
                op
            );
            let mlir = ghost_pto!(call);
            assert!(
                convert_mlir_to_pto(&mlir).is_err(),
                "{} with undefined src tile must error",
                op
            );
        }
    }

    #[test]
    fn test_pto_unary_unknown_errs() {
        // translate_unary: exp/neg/reduce_max/reduce_sum/scale — unknown src.
        for op in [
            "__tile_exp_f32",
            "__tile_exp_f16",
            "__tile_neg_f32",
            "__tile_reduce_max_f32",
            "__tile_reduce_sum_f32",
            "__tile_scale_f32",
        ] {
            let call = format!(
                "%r = llvm.call @{}(%c0, %undef, %c32, %c32) : (i32, i32, i32, i32) -> i32",
                op
            );
            let mlir = ghost_pto!(call);
            assert!(
                convert_mlir_to_pto(&mlir).is_err(),
                "{} unknown src must error",
                op
            );
        }
    }

    #[test]
    fn test_pto_softmax_unknown_errs() {
        for op in ["__tile_softmax_f32", "__tile_softmax_f16"] {
            let call = format!(
                "%r = llvm.call @{}(%c0, %undef, %c32, %c32) : (i32, i32, i32, i32) -> i32",
                op
            );
            assert!(
                convert_mlir_to_pto(&ghost_pto!(call)).is_err(),
                "{} must error",
                op
            );
        }
    }

    #[test]
    fn test_pto_matmul_unknown_errs() {
        // translate_matmul / translate_matmul_f16: unknown A tile.
        for op in ["__tile_matmul_f32", "__tile_matmul_f16"] {
            let call = format!(
                "%r = llvm.call @{}(%c0, %undef, %undef2, %c16, %c16, %c16) : (i32, i32, i32, i32, i32, i32) -> i32",
                op
            );
            assert!(
                convert_mlir_to_pto(&ghost_pto!(call)).is_err(),
                "{} must error",
                op
            );
        }
    }

    #[test]
    fn test_pto_matmul_transposed_unknown_errs() {
        for op in [
            "__tile_matmul_transposed_f32",
            "__tile_matmul_transposed_f16",
        ] {
            let call = format!(
                "%r = llvm.call @{}(%c0, %undef, %undef2, %c16, %c16, %c16) : (i32, i32, i32, i32, i32, i32) -> i32",
                op
            );
            assert!(
                convert_mlir_to_pto(&ghost_pto!(call)).is_err(),
                "{} must error",
                op
            );
        }
    }

    #[test]
    fn test_pto_store_unknown_errs() {
        // translate_store: buf SSA never produced by a load.
        for op in ["__tile_store_f32", "__tile_store_f16", "__tile_store_i8"] {
            let call = format!(
                "llvm.call @{}(%arg1, %undef, %c32, %c32) : (!llvm.ptr<1>, i32, i32, i32) -> ()",
                op
            );
            assert!(
                convert_mlir_to_pto(&ghost_pto!(call)).is_err(),
                "{} unknown buf must error",
                op
            );
        }
    }

    #[test]
    fn test_pto_simple_unary_like_unknown_errs() {
        // transpose/rsqrt/log/sigmoid/silu/cast/clamp/argmax/absmax —
        // single src operand at args[1].
        let cases: &[(&str, &str)] = &[
            ("__tile_transpose_f32", "(i32, i32, i32, i32) -> i32"),
            ("__tile_rsqrt_f32", "(i32, i32, i32, i32) -> i32"),
            ("__tile_log_f32", "(i32, i32, i32, i32) -> i32"),
            ("__tile_sigmoid_f32", "(i32, i32, i32, i32) -> i32"),
            ("__tile_silu_f32", "(i32, i32, i32, i32) -> i32"),
            ("__tile_silu_f16", "(i32, i32, i32, i32) -> i32"),
            ("__tile_cast_f32_f16", "(i32, i32, i32, i32) -> i32"),
            ("__tile_cast_f16_f32", "(i32, i32, i32, i32) -> i32"),
            ("__tile_cast_bf16_f32", "(i32, i32, i32, i32) -> i32"),
            ("__tile_argmax_f32", "(i32, i32, i32, i32) -> i32"),
            ("__tile_absmax_f32", "(i32, i32, i32, i32) -> i32"),
        ];
        for (op, sig) in cases {
            let call = format!("%r = llvm.call @{}(%c0, %undef, %c32, %c32) : {}", op, sig);
            assert!(
                convert_mlir_to_pto(&ghost_pto!(call)).is_err(),
                "{} unknown src must error",
                op
            );
        }
    }

    #[test]
    fn test_pto_clamp_unknown_errs() {
        // clamp: (c0, src, min, max, rows, cols)
        let call = "%r = llvm.call @__tile_clamp_f32(%c0, %undef, %c0, %c1, %c32, %c32) : (i32, i32, i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(call)).is_err());
    }

    #[test]
    fn test_pto_rms_norm_unknown_errs() {
        // rms_norm: (c0, src, gamma, rows, cols)
        for op in ["__tile_rms_norm_f32", "__tile_rms_norm_f16"] {
            let call = format!(
                "%r = llvm.call @{}(%c0, %undef, %undef2, %c8, %c32) : (i32, i32, i32, i32, i32) -> i32",
                op
            );
            assert!(
                convert_mlir_to_pto(&ghost_pto!(call)).is_err(),
                "{} must error",
                op
            );
        }
    }

    #[test]
    fn test_pto_quantize_dequantize_unknown_errs() {
        // quantize: (c0, src, scale, rows, cols); dequantize: (c0, src, scale, rows, cols)
        for op in ["__tile_quantize_f32_i8", "__tile_dequantize_i8_f32"] {
            let call = format!(
                "%r = llvm.call @{}(%c0, %undef, %undef2, %c32, %c32) : (i32, i32, i32, i32, i32) -> i32",
                op
            );
            assert!(
                convert_mlir_to_pto(&ghost_pto!(call)).is_err(),
                "{} must error",
                op
            );
        }
    }

    #[test]
    fn test_pto_slice_concat_unknown_errs() {
        // slice: (c0, src, row_off, col_off, src_r, src_c, dst_r, dst_c)
        let slice = "%r = llvm.call @__tile_slice_f32(%c0, %undef, %c0, %c0, %c32, %c32, %c16, %c16) : (i32, i32, i32, i32, i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(slice)).is_err());
        // concat: (c0, a, b, rows, cols_a, cols_b)
        let concat = "%r = llvm.call @__tile_concat_f32(%c0, %undef, %undef2, %c32, %c16, %c16) : (i32, i32, i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(concat)).is_err());
    }

    #[test]
    fn test_pto_gather_scatter_unknown_errs() {
        // gather/scatter: (c0, src, indices, n, m, d)
        for op in ["__tile_gather_f32", "__tile_scatter_f32"] {
            let call = format!(
                "%r = llvm.call @{}(%c0, %undef, %undef2, %c32, %c32, %c1) : (i32, i32, i32, i32, i32, i32) -> i32",
                op
            );
            assert!(
                convert_mlir_to_pto(&ghost_pto!(call)).is_err(),
                "{} must error",
                op
            );
        }
    }

    #[test]
    fn test_pto_topk_unknown_errs() {
        // topk: (c0, src, indices_out, k, rows, cols) — rows/cols guarded >0 first.
        let call = "%r = llvm.call @__tile_topk_f32(%c0, %undef, %undef2, %c8, %c1, %c32) : (i32, i32, i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(call)).is_err());
    }

    #[test]
    fn test_pto_gather_mask_unknown_errs() {
        // gather_mask: (c0, src, mask, rows, cols) — guards rows>0/cols>0/mask<=15 first.
        let call = "%r = llvm.call @__tile_gather_mask_f32(%c0, %undef, %c10, %c1, %c32) : (i32, i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(call)).is_err());
    }

    #[test]
    fn test_pto_gather_mask_arity_errs() {
        // gather_mask guard: mask must fit in 4 bits.
        let call = "%r = llvm.call @__tile_gather_mask_f32(%c0, %undef, %c99, %c1, %c32) : (i32, i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(call)).is_err());
    }

    #[test]
    fn test_pto_sort_unknown_errs() {
        // init_sort_buf: (c0, src, rows, cols) — rows/cols guarded >0.
        let init = "%r = llvm.call @__tile_init_sort_buf_f32(%c0, %undef, %c1, %c32) : (i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(init)).is_err());
        // sort32: (c0, src, rows, cols)
        let sort = "%r = llvm.call @__tile_sort32_f32(%c0, %undef, %c1, %c32) : (i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(sort)).is_err());
        // mrgsort2: (c0, src0, src1, tmp, cols_each)
        let mrg = "%r = llvm.call @__tile_mrgsort2_f32(%c0, %undef, %undef2, %undef3, %c16) : (i32, i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(mrg)).is_err());
    }

    #[test]
    fn test_pto_phase6_unknown_errs() {
        // sample_top_p: (c0, logits, temp, top_p, seed, rows, cols)
        let stp = "%r = llvm.call @__tile_sample_top_p_f32(%c0, %undef, %c1, %c1, %c0, %c1, %c32) : (i32, i32, i32, i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(stp)).is_err());
        // draft_verify: (c0, draft, target, rows, cols) — looks up target at args[2].
        let dv = "%r = llvm.call @__tile_draft_verify_f32(%c0, %undef, %undef2, %c1, %c32) : (i32, i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(dv)).is_err());
        // token_accept: (c0, draft, target, probs, threshold, rows) — looks up draft at args[1].
        let ta = "%r = llvm.call @__tile_token_accept_f32(%c0, %undef, %undef2, %undef3, %c1, %c1) : (i32, i32, i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(ta)).is_err());
    }

    #[test]
    fn test_pto_rope_unknown_errs() {
        // rope: (c0, src, pos, rows, cols)
        let call = "%r = llvm.call @__tile_rope_f32(%c0, %undef, %c0, %c1, %c32) : (i32, i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(call)).is_err());
    }

    #[test]
    fn test_pto_attention_unknown_and_arity_errs() {
        // attention: 6 args (c0, q, k, v, scale, seq) — unknown Q tile.
        let attn = "%r = llvm.call @__tile_attention_f32(%c0, %undef, %undef2, %undef3, %c1, %c32) : (i32, i32, i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(attn)).is_err());
        // attention arity: only 3 args -> args.len() < 6 guard.
        let attn_arity =
            "%r = llvm.call @__tile_attention_f32(%c0, %undef, %undef2) : (i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(attn_arity)).is_err());
        // attention_gqa: 8 args — unknown Q tile.
        let gqa = "%r = llvm.call @__tile_attention_gqa_f32(%c0, %undef, %undef2, %undef3, %c1, %c32, %c4, %c1) : (i32, i32, i32, i32, i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(gqa)).is_err());
        // attention_gqa arity: only 4 args -> args.len() < 8 guard.
        let gqa_arity = "%r = llvm.call @__tile_attention_gqa_f32(%c0, %undef, %undef2, %undef3) : (i32, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(gqa_arity)).is_err());
    }

    /// P1 (monotone-predicate block elision) does NOT currently transfer to
    /// PTO: `translate_attention` emits one whole-S×S `pto.tmatmul`, so there
    /// are no per-block ops to elide, and the op set has no select primitive
    /// for a masking fallback. Until a blocked attention path exists, the
    /// causal op must be rejected loudly — never silently dropped into the
    /// "unrecognized call → comment" arm, which would emit a kernel that
    /// computes no attention at all.
    #[test]
    fn test_pto_attention_causal_rejected_until_blocked_path_exists() {
        let call = "%r = llvm.call @__tile_attention_causal_f32(%c0, %q, %k, %v, %c16, %c64) : (i32, i32, i32, i32, i32, i32) -> i32";
        let mlir = ghost_pto!(call);
        let err = convert_mlir_to_pto(&mlir)
            .expect_err("causal attention must not lower silently on PTO");
        assert!(err.contains("attention_causal"),
            "error must name the op:\n{}", err);
        assert!(err.contains("blocked"),
            "error must name the structural blocker (blocked score pipeline):\n{}", err);
        // The failure must be an Err, not a kernel with the call commented out.
        let out = convert_mlir_to_pto(&mlir).ok();
        assert!(out.is_none(),
            "causal attention must never emit a kernel body on PTO");
    }

    /// The plain (non-causal) attention op keeps lowering: the causal branch
    /// must not shadow it. `__tile_attention_causal_f32` and
    /// `__tile_attention_f32` are matched by `contains`, so this guards the
    /// substring-collision hazard in that dispatch style.
    #[test]
    fn test_pto_attention_plain_still_lowers_after_causal_branch() {
        let call = "%r = llvm.call @__tile_attention_f32(%c0, %undef, %undef2, %undef3, %c16, %c64) : (i32, i32, i32, i32, i32, i32) -> i32";
        let err = convert_mlir_to_pto(&ghost_pto!(call))
            .expect_err("undefined Q tile still errors");
        assert!(!err.contains("attention_causal"),
            "plain attention must not hit the causal rejection:\n{}", err);
    }

    #[test]
    fn test_pto_matmul_i8_unknown_errs() {
        // matmul_i8: (c0, a, b, scale_ptr, m, k, n) — unknown A tile.
        let call = "%r = llvm.call @__tile_matmul_i8_acc_i32_dequant_f16(%c0, %undef, %undef2, %arg1, %c16, %c16, %c16) : (i32, i32, i32, !llvm.ptr<1>, i32, i32, i32) -> i32";
        assert!(convert_mlir_to_pto(&ghost_pto!(call)).is_err());
    }

    // -----------------------------------------------------------------------
    // DS4-Flash Q2_K MoE-routed decode matvec (the lifted decode hot-path op).
    // -----------------------------------------------------------------------

    /// Golden test: `__tile_mul_mv_id_q2_K_f32` is recognized end-to-end and
    /// emits the folded Q2_K decode arithmetic plus a real resident input tile.
    #[test]
    #[allow(non_snake_case)]
    fn test_pto_mul_mv_id_q2_K_emits_folded_decode() {
        // dst[1408] = W_expert . x[2048]; ne00=2048 (=8 super-blocks), ne0=1408.
        let mlir = r#"
module {
  llvm.func @moe_down_q2k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %ne00 = llvm.mlir.constant(2048 : i32) : i32
    %ne0  = llvm.mlir.constant(1408 : i32) : i32
    llvm.call @__tile_mul_mv_id_q2_K_f32(%arg0, %arg1, %arg2, %arg3, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("Q2_K MoE matvec PTO generation");
        assert!(
            !pto.contains("unhandled"),
            "op must be recognized:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.make_tensor_view"),
            "missing input tensor_view:\n{}",
            pto
        );
        assert!(
            pto.contains("activation row x, resident"),
            "input row must be staged resident:\n{}",
            pto
        );
        assert!(
            pto.contains("84 B"),
            "must document block_q2_K = 84 B:\n{}",
            pto
        );
        assert!(pto.contains("nb=8"), "2048/256 = 8 super-blocks:\n{}", pto);
        // Host-precompute contract: the dl_g/ml_g/2-bit dequant folded into f32 weights.
        assert!(
            pto.contains("HOST PRECOMPUTE"),
            "must emit the host-precompute contract:\n{}",
            pto
        );
        assert!(
            pto.contains("dl_g") && pto.contains("ml_g"),
            "must document the dl_g/ml_g fold:\n{}",
            pto
        );
        assert!(
            pto.contains("dequantize_row_q2_K"),
            "must state ggml equivalence:\n{}",
            pto
        );
        // REAL on-device ops (f32 matvec), not a commented scalar loop.
        assert!(
            pto.contains("host-dequantized f32"),
            "weights loaded as host-dequantized f32:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tmul"),
            "must emit real multiply:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.trowsum"),
            "native dot via trowsum:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tstore"),
            "must store the result (real op):\n{}",
            pto
        );
        assert!(
            !pto.contains("scf.for %row"),
            "stub scalar loop must be gone:\n{}",
            pto
        );
    }

    /// Arity / shape guards: ne00 must be a nonzero multiple of QK_K=256.
    #[test]
    #[allow(non_snake_case)]
    fn test_pto_mul_mv_id_q2_K_shape_guards() {
        // ne00 not a multiple of 256 -> Err.
        let bad = r#"
module {
  llvm.func @k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %ne00 = llvm.mlir.constant(100 : i32) : i32
    %ne0  = llvm.mlir.constant(64 : i32) : i32
    llvm.call @__tile_mul_mv_id_q2_K_f32(%arg0, %arg1, %arg2, %arg3, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        assert!(
            convert_mlir_to_pto(bad).is_err(),
            "ne00 % 256 != 0 must error"
        );
    }

    // ── Numeric gate: the lifted folded Q2_K matvec == canonical ggml dequant ──
    //
    // Two *independent* implementations of the same block_q2_K matvec over
    // synthetic blocks. Agreement proves the folded arithmetic emitted by
    // translate_mul_mv_id_q2_K_pto (dall*acc - dmin*sumy, with dmin*1/16 and the
    // 0x0F / 0xF0 scale/min split) is faithful to ggml — "a wrong quant lift =
    // garbage", so this is the load-bearing correctness check.

    /// Little-endian IEEE-754 half -> f32 (enough for the synthetic scales here).
    fn half_to_f32(h: u16) -> f32 {
        let sign = ((h >> 15) & 1) as u32;
        let exp = ((h >> 10) & 0x1f) as u32;
        let mant = (h & 0x3ff) as u32;
        let bits = if exp == 0 {
            if mant == 0 {
                sign << 31
            } else {
                // subnormal
                let mut e: i32 = -1;
                let mut m = mant;
                while (m & 0x400) == 0 {
                    m <<= 1;
                    e -= 1;
                }
                m &= 0x3ff;
                (sign << 31) | (((e + 127) as u32) << 23) | (m << 13)
            }
        } else if exp == 0x1f {
            (sign << 31) | (0xff << 23) | (mant << 13)
        } else {
            (sign << 31) | ((exp + 112) << 23) | (mant << 13)
        };
        f32::from_bits(bits)
    }

    /// f32 -> nearest IEEE-754 half bits (round-to-nearest-even, normal range).
    fn f32_to_half(f: f32) -> u16 {
        let bits = f.to_bits();
        let sign = ((bits >> 16) & 0x8000) as u16;
        let mut exp = ((bits >> 23) & 0xff) as i32 - 127 + 15;
        let mant = bits & 0x7f_ffff;
        if exp <= 0 {
            return sign; // flush tiny to signed zero (fine for test scales)
        }
        if exp >= 0x1f {
            return sign | 0x7c00;
        }
        // round-to-nearest-even on the 13 dropped bits
        let mut h_mant = (mant >> 13) as u16;
        let round_bit = (mant >> 12) & 1;
        let sticky = (mant & 0xfff) != 0;
        if round_bit == 1 && (sticky || (h_mant & 1) == 1) {
            h_mant += 1;
            if h_mant == 0x400 {
                h_mant = 0;
                exp += 1;
                if exp >= 0x1f {
                    return sign | 0x7c00;
                }
            }
        }
        sign | ((exp as u16) << 10) | h_mant
    }

    /// Build a deterministic synthetic block_q2_K (84 bytes).
    fn make_synthetic_q2k_block(seed: u32) -> Vec<u8> {
        let mut b = vec![0u8; 84];
        let mut s = seed.wrapping_mul(2654435761).wrapping_add(1);
        let mut next = || {
            s ^= s << 13;
            s ^= s >> 17;
            s ^= s << 5;
            s
        };
        // scales[16] @0 : each byte low nibble = 4-bit scale, high nibble = 4-bit min.
        for i in 0..16 {
            b[i] = (next() & 0xff) as u8;
        }
        // qs[64] @16 : 2-bit weights.
        for i in 16..80 {
            b[i] = (next() & 0xff) as u8;
        }
        // d @80, dmin @82 : small positive halves.
        let d = 0.015f32 + (seed as f32 % 7.0) * 0.001;
        let dmin = 0.008f32 + (seed as f32 % 5.0) * 0.0007;
        let dh = f32_to_half(d);
        let dmh = f32_to_half(dmin);
        b[80] = (dh & 0xff) as u8;
        b[81] = (dh >> 8) as u8;
        b[82] = (dmh & 0xff) as u8;
        b[83] = (dmh >> 8) as u8;
        b
    }

    /// Reference 1 (INDEPENDENT): canonical ggml `dequantize_row_q2_K` → y[256],
    /// then dot with x. This materializes every weight, no folding.
    fn q2k_dequant_dot_ref(block: &[u8], x: &[f32]) -> f32 {
        let d = half_to_f32(u16::from_le_bytes([block[80], block[81]]));
        let min = half_to_f32(u16::from_le_bytes([block[82], block[83]]));
        let scales = &block[0..16];
        let qs = &block[16..80];
        let mut y = [0.0f32; 256];
        let mut yi = 0usize;
        let mut is = 0usize;
        // Two halves of 128; within each, 4 groups (shift 0,2,4,6), each group
        // decodes q[0..16] then q[16..32] with two consecutive scale bytes.
        let mut qoff = 0usize;
        for _n in 0..2 {
            let mut shift = 0u32;
            for _j in 0..4 {
                let sc0 = scales[is];
                is += 1;
                let dl = d * (sc0 & 0xF) as f32;
                let ml = min * (sc0 >> 4) as f32;
                for l in 0..16 {
                    let w = ((qs[qoff + l] >> shift) & 3) as f32;
                    y[yi] = dl * w - ml;
                    yi += 1;
                }
                let sc1 = scales[is];
                is += 1;
                let dl = d * (sc1 & 0xF) as f32;
                let ml = min * (sc1 >> 4) as f32;
                for l in 0..16 {
                    let w = ((qs[qoff + 16 + l] >> shift) & 3) as f32;
                    y[yi] = dl * w - ml;
                    yi += 1;
                }
                shift += 2;
            }
            qoff += 32;
        }
        let mut acc = 0.0f32;
        for i in 0..256 {
            acc += y[i] * x[i];
        }
        acc
    }

    /// Reference 2 (THE LIFTED ARITHMETIC): folded matvec — never materializes
    /// the weights. Accumulates, per 16-element scale-group, dl*acc - ml*sumy
    /// with dl = dall*(sc&0x0F) and ml = (dmin_half*1/16)*(sc&0xF0). Mirrors the
    /// Metal reference `emit_mul_mv_id_q2_K_f32_msl` folded form and the
    /// constants emitted by translate_mul_mv_id_q2_K_pto.
    fn q2k_folded_matvec_ref(block: &[u8], x: &[f32]) -> f32 {
        let dall = half_to_f32(u16::from_le_bytes([block[80], block[81]]));
        // dmin folded: (sc & 0xF0) carries (min_nibble << 4) = 16*min_nibble,
        // so scaling dmin_half by 1/16 recovers dmin_half*min_nibble.
        let dmin = half_to_f32(u16::from_le_bytes([block[82], block[83]])) * (1.0 / 16.0);
        let scales = &block[0..16];
        let qs = &block[16..80];
        let mut sumf = 0.0f32;
        let mut yi = 0usize;
        let mut is = 0usize;
        let mut qoff = 0usize;
        for _n in 0..2 {
            let mut shift = 0u32;
            for _j in 0..4 {
                for sub in 0..2 {
                    let sc = scales[is];
                    is += 1;
                    let dl = dall * (sc & 0x0F) as f32;
                    let ml = dmin * (sc & 0xF0) as f32;
                    let base = qoff + sub * 16;
                    let mut acc = 0.0f32;
                    let mut sumy = 0.0f32;
                    for l in 0..16 {
                        let w = ((qs[base + l] >> shift) & 3) as f32;
                        acc += x[yi] * w;
                        sumy += x[yi];
                        yi += 1;
                    }
                    sumf += dl * acc - ml * sumy;
                }
                shift += 2;
            }
            qoff += 32;
        }
        sumf
    }

    #[test]
    fn test_pto_q2k_folded_matches_ggml_dequant() {
        // Sweep several synthetic blocks + activation vectors; the folded lift
        // must equal canonical ggml dequant→dot to float tolerance.
        let mut worst_rel = 0.0f32;
        for seed in 0..24u32 {
            let block = make_synthetic_q2k_block(seed);
            // deterministic pseudo-random activation x[256] in [-1, 1].
            let mut xs = seed.wrapping_mul(40503).wrapping_add(12345);
            let mut x = [0.0f32; 256];
            for i in 0..256 {
                xs ^= xs << 13;
                xs ^= xs >> 17;
                xs ^= xs << 5;
                x[i] = ((xs & 0xffff) as f32 / 32768.0) - 1.0;
            }
            let a = q2k_dequant_dot_ref(&block, &x);
            let b = q2k_folded_matvec_ref(&block, &x);
            let denom = a.abs().max(1e-6);
            let rel = (a - b).abs() / denom;
            worst_rel = worst_rel.max(rel);
            assert!(
                rel < 1e-4,
                "seed {seed}: folded lift {b} != ggml dequant {a} (rel {rel})"
            );
        }
        // Should be essentially float round-off only.
        assert!(
            worst_rel < 1e-4,
            "worst relative error {worst_rel} too high"
        );
    }

    /// Sanity: the half<->f32 helpers round-trip the scale magnitudes used above.
    #[test]
    fn test_pto_q2k_half_roundtrip() {
        for &v in &[0.015f32, 0.008, 0.031, 0.0007, 1.0, 0.5] {
            let back = half_to_f32(f32_to_half(v));
            assert!(
                (back - v).abs() < v.abs() * 1e-3 + 1e-6,
                "half roundtrip {v} -> {back}"
            );
        }
    }

    // -----------------------------------------------------------------------
    // DS4-Flash Q8_0 matvec (signal path: attn-proj / shared-expert / output).
    // -----------------------------------------------------------------------

    /// Golden: `__tile_mul_mv_id_mxfp4_f32` is recognized and emits the SAME
    /// native-vector decode as Q8_0, because the two are numerically identical
    /// once MXFP4 is folded.
    ///
    /// MXFP4's 16 code points are half-integers, so `value*2` is an exact int8 and
    /// the compensating half folds into the block scale — proven bit-exact by
    /// `ds4_engine::glm5_stream::mxfp4_tests::mxfp4_folds_exactly_into_int8_times_half_scale`.
    /// The host precompute therefore feeds si8 = value*2 and scale = d/2, and the
    /// device runs a lowering that already executes correctly on the 910.
    ///
    /// This test exists to pin that routing. If someone later gives MXFP4 its own
    /// lowering, this fails and they have to justify a second code path that
    /// computes the same numbers.
    #[test]
    #[allow(non_snake_case)]
    fn test_pto_mul_mv_id_mxfp4_routes_through_the_q8_0_decode() {
        // Same shape as the Q8_0 golden: dst[1536] = W_expert . x[2048].
        // MXFP4's block is also 32 values, so nb is identical.
        let mlir = r#"
module {
  llvm.func @moe_up_mxfp4(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %ne00 = llvm.mlir.constant(2048 : i32) : i32
    %ne0  = llvm.mlir.constant(1536 : i32) : i32
    llvm.call @__tile_mul_mv_id_mxfp4_f32(%arg0, %arg1, %arg2, %arg3, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("MXFP4 matvec PTO generation");
        assert!(
            !pto.contains("unhandled"),
            "MXFP4 must be recognized, not left unhandled:\n{}",
            pto
        );
        assert!(pto.contains("pto.tload"), "missing input tload:\n{}", pto);
        assert!(
            pto.contains("activation row x, resident"),
            "input must be staged resident:\n{}",
            pto
        );
        // 2048/32 = 64 blocks — MXFP4 and Q8_0 share QK=32.
        assert!(pto.contains("nb=64"), "2048/32 = 64 blocks:\n{}", pto);
        // The decisive assertion: it emits the int8 path, i.e. NO sub-byte unpack
        // reached the device. That is the whole reason MXFP4 is portable at all.
        assert!(
            pto.contains("si8"),
            "MXFP4 must lower to the int8 vector decode (host-folded), not an \
             on-device nibble unpack — PTO has no sub-byte dequant primitive:\n{}",
            pto
        );
    }

    /// Golden: `__tile_mul_mv_id_q8_0_f32` recognized end-to-end, emits a real
    /// resident input tile + the native-vector Q8_0 decode.
    #[test]
    #[allow(non_snake_case)]
    fn test_pto_mul_mv_id_q8_0_emits_decode() {
        // dst[1536] = W_expert . x[2048]; ne00=2048 (=64 blocks), ne0=1536.
        let mlir = r#"
module {
  llvm.func @attn_q_q8(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %ne00 = llvm.mlir.constant(2048 : i32) : i32
    %ne0  = llvm.mlir.constant(1536 : i32) : i32
    llvm.call @__tile_mul_mv_id_q8_0_f32(%arg0, %arg1, %arg2, %arg3, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("Q8_0 matvec PTO generation");
        assert!(
            !pto.contains("unhandled"),
            "op must be recognized:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.make_tensor_view"),
            "missing input tensor_view:\n{}",
            pto
        );
        assert!(pto.contains("pto.tload"), "missing input tload:\n{}", pto);
        assert!(
            pto.contains("activation row x, resident"),
            "input must be staged resident:\n{}",
            pto
        );
        assert!(
            pto.contains("34 B"),
            "must document block_q8_0 = 34 B:\n{}",
            pto
        );
        assert!(pto.contains("nb=64"), "2048/32 = 64 blocks:\n{}", pto);
        // REAL compute ops (not comment stubs): int8 load, tcvt dequant, dot, scale, store.
        assert!(
            pto.contains("dtype=si8"),
            "must load int8 weights as si8 tile:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tcvt"),
            "must emit real tcvt (int8->float), not a comment:\n{}",
            pto
        );
        assert!(
            pto.contains("si8 -> f16") && pto.contains("f16 -> f32"),
            "int8->f32 must be two real tcvt steps:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tmul"),
            "must emit real elementwise multiply:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.trowsum"),
            "native dot via trowsum:\n{}",
            pto
        );
        assert!(
            pto.contains("apply block scale"),
            "must apply the Q8_0 block scale via a real tmul:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tstore"),
            "must store the result (real op, not a comment):\n{}",
            pto
        );
        // The dequant math must NOT be left as commented-out pseudo-ops.
        assert!(
            !pto.contains("// pto.tcast i8->f32 qs"),
            "stub comment must be gone:\n{}",
            pto
        );
    }

    /// Shape guard: ne00 must be a nonzero multiple of QK8_0=32.
    #[test]
    #[allow(non_snake_case)]
    fn test_pto_mul_mv_id_q8_0_shape_guards() {
        let bad = r#"
module {
  llvm.func @k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %ne00 = llvm.mlir.constant(50 : i32) : i32
    %ne0  = llvm.mlir.constant(64 : i32) : i32
    llvm.call @__tile_mul_mv_id_q8_0_f32(%arg0, %arg1, %arg2, %arg3, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        assert!(
            convert_mlir_to_pto(bad).is_err(),
            "ne00 % 32 != 0 must error"
        );
    }

    /// Build a deterministic synthetic block_q8_0 (34 bytes): half d @0, int8 qs[32] @2.
    fn make_synthetic_q8_0_block(seed: u32) -> Vec<u8> {
        let mut b = vec![0u8; 34];
        let mut s = seed.wrapping_mul(2246822519).wrapping_add(7);
        let mut next = || {
            s ^= s << 13;
            s ^= s >> 17;
            s ^= s << 5;
            s
        };
        let d = 0.02f32 + (seed as f32 % 9.0) * 0.0013;
        let dh = f32_to_half(d);
        b[0] = (dh & 0xff) as u8;
        b[1] = (dh >> 8) as u8;
        for i in 0..32 {
            // int8 quants in [-128, 127]
            b[2 + i] = (next() & 0xff) as u8;
        }
        b
    }

    /// Reference 1 (INDEPENDENT): canonical ggml dequantize_row_q8_0 → w[32],
    /// then dot with x. Materializes every dequantized weight.
    fn q8_0_dequant_dot_ref(block: &[u8], x: &[f32]) -> f32 {
        let d = half_to_f32(u16::from_le_bytes([block[0], block[1]]));
        let mut w = [0.0f32; 32];
        for i in 0..32 {
            let q = block[2 + i] as i8; // reinterpret byte as signed int8
            w[i] = d * q as f32;
        }
        let mut acc = 0.0f32;
        for i in 0..32 {
            acc += w[i] * x[i];
        }
        acc
    }

    /// Reference 2 (THE LIFTED ARITHMETIC): factored form — int8·f32 dot first,
    /// then a single per-block d scale (what the AIV vector lowering emits).
    fn q8_0_folded_matvec_ref(block: &[u8], x: &[f32]) -> f32 {
        let d = half_to_f32(u16::from_le_bytes([block[0], block[1]]));
        let mut sumq = 0.0f32;
        for i in 0..32 {
            let q = block[2 + i] as i8;
            sumq += q as f32 * x[i];
        }
        d * sumq
    }

    #[test]
    fn test_pto_q8_0_folded_matches_ggml_dequant() {
        let mut worst_rel = 0.0f32;
        for seed in 0..32u32 {
            let block = make_synthetic_q8_0_block(seed);
            let mut xs = seed.wrapping_mul(2654435761).wrapping_add(999);
            let mut x = [0.0f32; 32];
            for i in 0..32 {
                xs ^= xs << 13;
                xs ^= xs >> 17;
                xs ^= xs << 5;
                x[i] = ((xs & 0xffff) as f32 / 32768.0) - 1.0;
            }
            let a = q8_0_dequant_dot_ref(&block, &x);
            let b = q8_0_folded_matvec_ref(&block, &x);
            let denom = a.abs().max(1e-6);
            let rel = (a - b).abs() / denom;
            worst_rel = worst_rel.max(rel);
            assert!(
                rel < 1e-5,
                "seed {seed}: folded {b} != ggml dequant {a} (rel {rel})"
            );
        }
        assert!(
            worst_rel < 1e-5,
            "worst relative error {worst_rel} too high"
        );
    }

    /// The 4-bit nibble unpack must WORK, not merely lower. It previously emitted a
    /// `pto.tmov` passthrough plus a comment asserting the mask, which compiled while
    /// masking nothing — so this pins the three properties that make it real:
    /// i16 lanes (the only width both `tands` and `tshrs` accept on A2/A3), a shift
    /// BEFORE the mask, and no passthrough left behind.
    #[test]
    fn test_pto_unpack_q4_masks_on_i16_lanes() {
        let src = |intr: &str| {
            format!(
                r#"
module {{
  llvm.func @nib(%src: !llvm.ptr<1>, %dst: !llvm.ptr<1>) attributes {{hacc.entry}} {{
    %zero = llvm.mlir.constant(0 : i32) : i32
    %one  = llvm.mlir.constant(1 : i32) : i32
    %n    = llvm.mlir.constant(64 : i32) : i32
    %x = llvm.call @__tile_load_i8(%src, %one, %n) : (!llvm.ptr<1>, i32, i32) -> i32
    %r = llvm.call @{intr}(%zero, %x, %one, %n) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%dst, %r, %one, %n) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }}
}}
"#
            )
        };

        for intr in ["__tile_unpack_q4_lo", "__tile_unpack_q4_hi"] {
            let pto = convert_mlir_to_pto(&src(intr))
                .unwrap_or_else(|e| panic!("{intr} failed to lower: {e}"));
            let hi = intr.ends_with("_hi");
            assert!(
                pto.contains("pto.tands"),
                "{intr}: no mask emitted — the stub's failure mode"
            );
            assert!(
                pto.contains("dtype=i16"),
                "{intr}: mask/shift must run on i16 lanes (tands takes i8/i16, \
                 tshrs takes i16/i32 — i16 is the only overlap)"
            );
            assert_eq!(
                pto.contains("pto.tshrs"),
                hi,
                "{intr}: shift expected only for the high nibble"
            );
            assert!(
                !pto.contains("pto.tmov"),
                "{intr}: a tmov passthrough is the exact bug this replaced"
            );
            if hi {
                let shr = pto.find("pto.tshrs").expect("shift present");
                let and = pto.find("pto.tands").expect("mask present");
                assert!(
                    shr < and,
                    "{intr}: mask must come AFTER the shift, else every byte >= 0x80 \
                     yields 0xF instead of its true high nibble"
                );
            }
        }
    }

    /// The MXFP4 code->value construction, checked as ARITHMETIC rather than as text.
    /// Replays `f(n) = n + relu(n-4) + 2*relu(n-6)` with the sign split the emitter
    /// uses and compares against the doubled MXFP4 table, so a wrong constant fails
    /// here instead of on the box.
    #[test]
    fn test_pto_mxfp4_value_construction_is_exact() {
        const MXV2: [f32; 16] = [
            0.0, 1.0, 2.0, 3.0, 4.0, 6.0, 8.0, 12.0, -0.0, -1.0, -2.0, -3.0, -4.0, -6.0, -8.0,
            -12.0,
        ];
        for code in 0..16u32 {
            let c = code as f32;
            // Exactly the emitted sequence.
            let s = (c - 7.0).max(0.0).min(1.0);
            let n = c + s * -8.0;
            let a = (n - 4.0).max(0.0);
            let b = (n - 6.0).max(0.0);
            let v = n + a + b + b;
            let got = v * (s * -2.0 + 1.0);
            assert_eq!(
                got, MXV2[code as usize],
                "code {code}: construction gave {got}, table says {}",
                MXV2[code as usize]
            );
        }
    }

    /// And that the lowering actually emits that arithmetic — no LUT, since this ISA
    /// has no per-lane gather (tgatherb is a 32-byte block gather, measured).
    #[test]
    fn test_pto_mxfp4_value_emits_no_lut() {
        let mlir = r#"
module {
  llvm.func @mv(%src: !llvm.ptr<1>, %dst: !llvm.ptr<1>) attributes {hacc.entry} {
    %zero = llvm.mlir.constant(0 : i32) : i32
    %one  = llvm.mlir.constant(1 : i32) : i32
    %n    = llvm.mlir.constant(64 : i32) : i32
    %x = llvm.call @__tile_load_i8(%src, %one, %n) : (!llvm.ptr<1>, i32, i32) -> i32
    %c = llvm.call @__tile_unpack_q4_lo(%zero, %x, %one, %n) : (i32, i32, i32, i32) -> i32
    %v = llvm.call @__tile_mxfp4_value_f32(%zero, %c, %one, %n) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%dst, %v, %one, %n) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("mxfp4 value lowering failed");
        assert!(
            !pto.contains("pto.tgather"),
            "no per-lane gather exists on this ISA — tgatherb gathers 32-byte blocks"
        );
        assert!(!pto.contains("pto.texp"), "the table is linear; exp is not needed");
        // The two breakpoints and the sign split are what make it the MXFP4 table.
        for imm in ["-7.0", "-8.0", "-4.0", "-6.0", "-2.0"] {
            assert!(
                pto.contains(&format!("arith.constant {imm} : f32")),
                "missing constant {imm} — the table's breakpoints/sign are wrong"
            );
        }
        // Scalars must be SSA values; ptoas rejects literals with "expected SSA operand".
        assert!(
            !pto.contains("tadds ins(%") || !pto.contains(", -7.0 :"),
            "scalar operand must be an arith.constant SSA value, not a literal"
        );
    }

    /// The PACKED 4-bit MXFP4 matvec: the weight plane must be half as wide as the
    /// folded int8 path's, since that halving is the entire point, and both nibble
    /// planes must be reduced SEPARATELY because they carry different block scales.
    #[test]
    /// The e8m0 expansion must emit the exact chain that was device-verified, in order.
    ///
    /// Order is load-bearing twice over: the shift has to happen on 32-bit lanes (an i16 lane
    /// cannot hold a 23-bit shift at all), and the `tmaxs` has to come AFTER the reinterpret,
    /// because before it the `e == 0` case is an integer zero rather than a float zero and the
    /// max would compare against the wrong thing.
    #[test]
    fn test_pto_e8m0_expansion_emits_the_verified_chain() {
        let n = 262144u32;
        let mlir = format!(
            r#"
module {{
  llvm.func @e8(%s: !llvm.ptr<1>, %d: !llvm.ptr<1>) attributes {{hacc.entry}} {{
    %n = llvm.mlir.constant({n} : i32) : i32
    llvm.call @__tile_mxfp4_e8m0_to_f32(%s, %d, %n) : (!llvm.ptr<1>, !llvm.ptr<1>, i32) -> ()
    llvm.return
  }}
}}
"#
        );
        let pto = convert_mlir_to_pto(&mlir).expect("e8m0 expansion failed to lower");
        // The shift must be on i32 lanes: i16 cannot express a 23-bit shift.
        let shl = pto
            .lines()
            .find(|l| l.contains("pto.tshls"))
            .expect("no shift emitted — the exponent never reaches the exponent field");
        assert!(
            shl.contains("dtype=i32") && shl.contains(", i32)"),
            "the shift must run on i32 lanes with an i32 amount, got: {shl}"
        );
        assert!(
            pto.contains("arith.constant 23 : i32"),
            "the shift amount must be 23 — the f32 mantissa width"
        );
        // tmov between an i32 and an f32 tile is the REINTERPRET. pto.tcast does not exist.
        let mov = pto
            .lines()
            .find(|l| l.contains("pto.tmov") && l.contains("dtype=i32"))
            .expect("no i32 -> f32 tmov — nothing reinterprets the bits");
        assert!(
            mov.contains("dtype=f32"),
            "tmov must go from an i32 tile to an f32 tile: {mov}"
        );
        assert!(
            !pto.contains("pto.tcast"),
            "pto.tcast does not exist on this toolchain (ptoas: \"custom op is unknown\")"
        );
        // Ordering: reinterpret, THEN the e == 0 fixup, THEN the halving.
        let idx = |needle: &str| pto.find(needle).unwrap_or(usize::MAX);
        let (i_shl, i_mov) = (idx("pto.tshls"), idx("pto.tmov"));
        let (i_max, i_mul) = (idx("pto.tmaxs"), idx("pto.tmuls"));
        assert!(
            i_shl < i_mov && i_mov < i_max && i_max < i_mul,
            "chain out of order: tshls@{i_shl} tmov@{i_mov} tmaxs@{i_max} tmuls@{i_mul}"
        );
        // 2^-127 is a DENORMAL and it must survive as a literal, or e == 0 collapses to zero.
        assert!(
            pto.contains("5.877471754111438e-39"),
            "the e == 0 value 2^-127 must appear literally"
        );
        assert!(
            pto.contains("arith.constant 5.0e-01 : f32"),
            "the doubled table's half must be applied here, since the host no longer does it"
        );
        // Core-partitioned over CHUNKS, not rows: the bound is n/32/ch.
        let iters = n / 32 / e8m0_rows_per_chunk();
        assert!(
            pto.contains(&format!("to %c{} step", iters)),
            "loop must run over {iters} chunks; a bound of %c{} would be the row count",
            n / 32
        );
    }

    /// A plane size the chunking cannot cover must be refused, with the shape in the message.
    #[test]
    fn test_pto_e8m0_expansion_refuses_an_unchunkable_plane() {
        for n in [0u32, 100, 2049] {
            let mlir = format!(
                r#"
module {{
  llvm.func @e8(%s: !llvm.ptr<1>, %d: !llvm.ptr<1>) attributes {{hacc.entry}} {{
    %n = llvm.mlir.constant({n} : i32) : i32
    llvm.call @__tile_mxfp4_e8m0_to_f32(%s, %d, %n) : (!llvm.ptr<1>, !llvm.ptr<1>, i32) -> ()
    llvm.return
  }}
}}
"#
            );
            let err = convert_mlir_to_pto(&mlir)
                .expect_err(&format!("n={n} should be refused, not silently lowered"));
            assert!(
                err.contains("must be a non-zero multiple"),
                "n={n}: unhelpful error {err}"
            );
        }
        // The real plane size must NOT be refused.
        let ok = format!(
            r#"
module {{
  llvm.func @e8(%s: !llvm.ptr<1>, %d: !llvm.ptr<1>) attributes {{hacc.entry}} {{
    %n = llvm.mlir.constant(262144 : i32) : i32
    llvm.call @__tile_mxfp4_e8m0_to_f32(%s, %d, %n) : (!llvm.ptr<1>, !llvm.ptr<1>, i32) -> ()
    llvm.return
  }}
}}
"#
        );
        convert_mlir_to_pto(&ok).expect("2048x128, a real expert projection's plane, must lower");
    }

    fn test_pto_mxfp4_packed_matvec_halves_the_weight_plane() {
        let ne00 = 4096u32;
        let ne0 = 64u32;
        let mlir = format!(
            r#"
module {{
  llvm.func @pk(%w: !llvm.ptr<1>, %d: !llvm.ptr<1>, %x: !llvm.ptr<1>, %o: !llvm.ptr<1>) attributes {{hacc.entry}} {{
    %ne00 = llvm.mlir.constant({ne00} : i32) : i32
    %ne0  = llvm.mlir.constant({ne0} : i32) : i32
    llvm.call @__tile_mul_mv_id_mxfp4_pk_f32(%w, %x, %d, %o, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }}
}}
"#
        );
        let pto = convert_mlir_to_pto(&mlir).expect("packed mxfp4 matvec failed to lower");
        // One row per block PAIR: half the rows the folded si8 path would view, and
        // 32-byte rows, which is the constraint that forced the pair in the first place.
        let npair = ne00 / 64;
        assert!(
            pto.contains(&format!("shape = [%c{}, %c32]", ne0 * npair)),
            "weight view must be [ne0*npair x 32] u8 — one row per block PAIR"
        );
        // Two reductions and two scale loads: the halves are different blocks.
        let chunks = (npair / mxfp4_pairs_per_chunk()).max(1);
        assert_eq!(
            pto.matches("pto.tcolsum").count(),
            2 * chunks as usize,
            "each chunk needs a separate reduction per nibble plane"
        );
        // A 16-byte row is exactly what ptoas rejects. Checked per DECLARATION: a bare
        // `cols=16` is fine on the f32 transposed tiles, since 16 f32 lanes is 64 bytes
        // — it is only 16 lanes of an 8-bit dtype that is illegal.
        for line in pto.lines() {
            assert!(
                !(line.contains("dtype=i8") && line.contains("cols=16,")),
                "16 lanes of i8 is a 16-byte row, which ptoas rejects: {line}"
            );
        }
        // Odd blocks live after all the even ones, so neither plane needs a stride —
        // strided views are avoided here because a strided TSTORE silently no-ops.
        assert!(
            pto.contains(&format!("offsets = [%c{},", npair)),
            "odd plane must be reached by offset, not by stride"
        );
    }

    /// The block count must be EVEN, because a 32-byte packed row holds a pair.
    #[test]
    fn test_pto_mxfp4_packed_matvec_refuses_odd_block_count() {
        let mlir = r#"
module {
  llvm.func @pk(%w: !llvm.ptr<1>, %d: !llvm.ptr<1>, %x: !llvm.ptr<1>, %o: !llvm.ptr<1>) attributes {hacc.entry} {
    %ne00 = llvm.mlir.constant(1056 : i32) : i32
    %ne0  = llvm.mlir.constant(64 : i32) : i32
    llvm.call @__tile_mul_mv_id_mxfp4_pk_f32(%w, %x, %d, %o, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let err = convert_mlir_to_pto(mlir).expect_err("1056 = 33 blocks, an odd count");
        assert!(
            err.contains("multiple of 64"),
            "the refusal should name the pair constraint, got: {err}"
        );
    }

    /// The transposed f16 matmul must reach the K/N-BLOCKED path, or it can never run at
    /// prefill shapes: the tile-level form needs A, B and the accumulator all resident.
    /// Blocking it required two things — the deferred-load pre-pass had to recognise the
    /// transposed name, and the blocked path had to learn that an `[N x K]` B is reached
    /// through a `[K,N]` view at `[1,K]` strides with a ZN staging tile.
    #[test]
    fn test_pto_matmul_transposed_f16_blocks_at_prefill_shapes() {
        let mlir = |m: u32, k: u32, n: u32| {
            format!(
                r#"
module {{
  llvm.func @mmT(%a: !llvm.ptr<1>, %b: !llvm.ptr<1>, %c: !llvm.ptr<1>) attributes {{hacc.entry}} {{
    %m = llvm.mlir.constant({m} : i32) : i32
    %k = llvm.mlir.constant({k} : i32) : i32
    %n = llvm.mlir.constant({n} : i32) : i32
    %ta = llvm.call @__tile_load_f16(%a, %m, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %tb = llvm.call @__tile_load_f16(%b, %n, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %tc = llvm.call @__tile_matmul_transposed_f16(%ta, %ta, %tb, %m, %k, %n) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%c, %tc, %m, %n) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }}
}}
"#
            )
        };
        // A real expert projection: K x N here is 8 MB of f16, far past L0/L1.
        let pto = convert_mlir_to_pto(&mlir(32, 4096, 2048)).expect("prefill-shaped mmT");
        assert!(
            pto.contains("scf.for"),
            "must block over K/N — the tile-level form cannot hold these operands"
        );
        // The transposed view is what makes an [N x K] B usable: [1, K] strides.
        assert!(
            pto.contains("strides = [%c1,"),
            "B must be reached through a [K,N] view at [1,K] strides"
        );
        // And its CBUF staging must be ZN — spelled blayout=row_major/slayout=col_major —
        // because TLoadGm2L1 supports DN2ZN but not DN2NZ.
        assert!(
            pto.lines().any(|l| l.contains("loc=mat")
                && l.contains("blayout=row_major")
                && l.contains("slayout=col_major")),
            "transposed B needs a ZN staging tile (blayout=row_major, slayout=col_major)"
        );
        assert!(pto.contains("loc=acc, dtype=f32"), "accumulator stays f32");
    }

    /// A transposed f16 matmul must accumulate in f32. ptoas accepts only four dtype
    /// triples, and `(f16, f16, f16)` is not one of them — this lowering used to pass the
    /// operand dtype straight through to the accumulator, so its f16 form was rejected
    /// outright and could never have run. Only the f32 form worked, because there the
    /// operand and accumulator dtypes happen to coincide.
    #[test]
    fn test_pto_matmul_transposed_f16_accumulates_in_f32() {
        let src = |dt: &str, k: u32| {
            format!(
                r#"
module {{
  llvm.func @mmT(%a: !llvm.ptr<1>, %b: !llvm.ptr<1>, %c: !llvm.ptr<1>) attributes {{hacc.entry}} {{
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant({k} : i32) : i32
    %n = llvm.mlir.constant(32 : i32) : i32
    %ta = llvm.call @__tile_load_{dt}(%a, %m, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %tb = llvm.call @__tile_load_{dt}(%b, %n, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %tc = llvm.call @__tile_matmul_transposed_{dt}(%ta, %ta, %tb, %m, %k, %n) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%c, %tc, %m, %n) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }}
}}
"#
            )
        };
        let pto = convert_mlir_to_pto(&src("f16", 512)).expect("transposed f16 matmul");
        // Operands stay f16; the L0C accumulator must be f32.
        assert!(
            pto.contains("loc=left, dtype=f16") && pto.contains("loc=right, dtype=f16"),
            "operands should remain f16"
        );
        assert!(
            pto.contains("loc=acc, dtype=f32"),
            "accumulator must be f32 — (f16,f16,f16) is not an accepted tmatmul triple"
        );
        assert!(
            !pto.contains("loc=acc, dtype=f16"),
            "an f16 accumulator is exactly the rejected case"
        );
        // f32 must be unaffected: there operand and accumulator are both f32.
        let pto32 = convert_mlir_to_pto(&src("f32", 256)).expect("transposed f32 matmul");
        assert!(pto32.contains("loc=acc, dtype=f32"));

        // Neither dtype may stage a whole operand in UB. Both lowerings read GM
        // straight into their mat tiles, so an eagerly-loaded `loc=vec` copy would be
        // filled by a DMA and then read by nothing. Checked as "no tload targets a vec
        // tile" rather than "no loc=vec anywhere", because the c2v vector half holds a
        // legitimate vec tile that it receives through the pipe, not by loading.
        let staged = |pto: &str| {
            pto.lines()
                .any(|l| l.contains("pto.tload") && l.contains("loc=vec"))
        };
        assert!(!staged(&pto), "f16 transposed matmul stages an operand:\n{pto}");
        assert!(!staged(&pto32), "f32 transposed matmul stages an operand:\n{pto32}");

        // Dropping the staging raises the f32 ceiling: at the real 192 KB, K=384 was
        // refused (221184B) while the two dead tiles were counted against the budget,
        // and fits now. The lowering is unchanged — still the tile-level, a2a3-safe
        // form asserted by test_matmul_transposed_f32_generates_pto_mlir.
        let big = convert_mlir_to_pto(&src("f32", 384)).expect("f32 K=384 must fit UB");
        assert!(
            big.contains("pto.tmatmul") && big.contains("matmul_transposed:") && !staged(&big),
            "f32 K=384 must lower on the tile-level path with no staging:\n{}",
            big
        );

        // K=512 is still refused, and correctly so: 198656B of live tiles against a
        // 196608B buffer, over by one 2 KB accumulator. That is a genuine capacity
        // limit with nothing dead left to reclaim — the operands alone are 196608B —
        // so it can only move by blocking, which is what the f16 form does.
        let err = convert_mlir_to_pto(&src("f32", 512))
            .expect_err("f32 K=512 genuinely exceeds the 192 KB Unified Buffer");
        assert!(
            err.contains("UB_SIZE 196608B"),
            "refusal must be measured against the real 910 UB, got: {}",
            err
        );
    }

    // -----------------------------------------------------------------------
    // DS4-Flash IQ2_XXS matvec (routed gate/up) — HOST-PRECOMPUTE viability.
    // -----------------------------------------------------------------------

    /// Golden: `__tile_mul_mv_id_iq2_xxs_f32` recognized end-to-end and emits the
    /// host-precompute int8 path (grid decode host-side; no on-device gather).
    #[test]
    fn test_pto_mul_mv_id_iq2_xxs_emits_host_precompute() {
        let mlir = r#"
module {
  llvm.func @moe_gate_iq2(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %ne00 = llvm.mlir.constant(2048 : i32) : i32
    %ne0  = llvm.mlir.constant(1408 : i32) : i32
    llvm.call @__tile_mul_mv_id_iq2_xxs_f32(%arg0, %arg1, %arg2, %arg3, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("IQ2_XXS matvec PTO generation");
        assert!(
            !pto.contains("unhandled"),
            "op must be recognized:\n{}",
            pto
        );
        assert!(
            pto.contains("66 B"),
            "must document block_iq2_xxs = 66 B:\n{}",
            pto
        );
        assert!(
            pto.contains("HOST PRECOMPUTE"),
            "must emit the host-precompute contract:\n{}",
            pto
        );
        // REAL int8 matvec ops (same as Q8_0): int8 load, tcvt dequant, dot, scale, store.
        assert!(
            pto.contains("dtype=si8"),
            "host-expanded weights loaded as si8 tile:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tcvt") && pto.contains("si8 -> f16") && pto.contains("f16 -> f32"),
            "int8->f32 must be real tcvt steps:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tmul"),
            "must emit real multiply:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.trowsum"),
            "native dot via trowsum:\n{}",
            pto
        );
        assert!(
            pto.contains("0.25"),
            "must fold the iq2_xxs 0.25 scale:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.tstore"),
            "must store the result (real op):\n{}",
            pto
        );
        assert!(
            pto.contains("BLOCKED"),
            "on-device grid gather stays blocked (host-side decode):\n{}",
            pto
        );
        assert!(
            !pto.contains("scf.for %g"),
            "stub loop must be gone:\n{}",
            pto
        );
    }

    #[test]
    fn test_pto_mul_mv_id_iq2_xxs_shape_guards() {
        let bad = r#"
module {
  llvm.func @k(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %ne00 = llvm.mlir.constant(300 : i32) : i32
    %ne0  = llvm.mlir.constant(64 : i32) : i32
    llvm.call @__tile_mul_mv_id_iq2_xxs_f32(%arg0, %arg1, %arg2, %arg3, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        assert!(
            convert_mlir_to_pto(bad).is_err(),
            "ne00 % 256 != 0 must error"
        );
    }

    // Real ggml IQ2_XXS tables (subset of the grid; full ksigns/kmask).
    const KMASK_IQ2XS: [u8; 8] = [1, 2, 4, 8, 16, 32, 64, 128];
    #[rustfmt::skip]
    const KSIGNS_IQ2XS: [u8; 128] = [
          0, 129, 130,   3, 132,   5,   6, 135, 136,   9,  10, 139,  12, 141, 142,  15,
        144,  17,  18, 147,  20, 149, 150,  23,  24, 153, 154,  27, 156,  29,  30, 159,
        160,  33,  34, 163,  36, 165, 166,  39,  40, 169, 170,  43, 172,  45,  46, 175,
         48, 177, 178,  51, 180,  53,  54, 183, 184,  57,  58, 187,  60, 189, 190,  63,
        192,  65,  66, 195,  68, 197, 198,  71,  72, 201, 202,  75, 204,  77,  78, 207,
         80, 209, 210,  83, 212,  85,  86, 215, 216,  89,  90, 219,  92, 221, 222,  95,
         96, 225, 226,  99, 228, 101, 102, 231, 232, 105, 106, 235, 108, 237, 238, 111,
        240, 113, 114, 243, 116, 245, 246, 119, 120, 249, 250, 123, 252, 125, 126, 255,
    ];
    // First 64 iq2xxs_grid entries (real ggml values). Synthetic blocks below
    // constrain grid indices to [0,64) so the full lookup mechanism is exercised.
    #[rustfmt::skip]
    const IQ2XXS_GRID64: [u64; 64] = [
        0x0808080808080808, 0x080808080808082b, 0x0808080808081919, 0x0808080808082b08,
        0x0808080808082b2b, 0x0808080808190819, 0x0808080808191908, 0x08080808082b0808,
        0x08080808082b082b, 0x08080808082b2b08, 0x08080808082b2b2b, 0x0808080819080819,
        0x0808080819081908, 0x0808080819190808, 0x0808080819192b08, 0x08080808192b0819,
        0x08080808192b1908, 0x080808082b080808, 0x080808082b08082b, 0x080808082b082b2b,
        0x080808082b2b082b, 0x0808081908080819, 0x0808081908081908, 0x0808081908190808,
        0x0808081908191919, 0x0808081919080808, 0x080808192b081908, 0x080808192b192b08,
        0x0808082b08080808, 0x0808082b0808082b, 0x0808082b082b082b, 0x0808082b2b08082b,
        0x0808190808080819, 0x0808190808081908, 0x0808190808190808, 0x08081908082b0819,
        0x08081908082b1908, 0x0808190819080808, 0x080819081908082b, 0x0808190819082b08,
        0x08081908192b0808, 0x080819082b080819, 0x080819082b081908, 0x080819082b190808,
        0x080819082b2b1908, 0x0808191908080808, 0x080819190808082b, 0x0808191908082b08,
        0x08081919082b0808, 0x080819191908192b, 0x08081919192b2b19, 0x080819192b080808,
        0x080819192b190819, 0x0808192b08082b19, 0x0808192b08190808, 0x0808192b19080808,
        0x0808192b2b081908, 0x0808192b2b2b1908, 0x08082b0808080808, 0x08082b0808081919,
        0x08082b0808082b08, 0x08082b0808191908, 0x08082b08082b2b08, 0x08082b0819080819,
    ];

    /// Build a synthetic block_iq2_xxs (66 B): half d@0, ushort qs[32]@2.
    /// 8 groups × 4 ushorts. Grid indices constrained to [0,64).
    fn make_synthetic_iq2xxs_block(seed: u32) -> Vec<u8> {
        let mut b = vec![0u8; 66];
        let mut s = seed.wrapping_mul(374761393).wrapping_add(11);
        let mut next = || {
            s ^= s << 13;
            s ^= s >> 17;
            s ^= s << 5;
            s
        };
        let d = 0.05f32 + (seed as f32 % 6.0) * 0.002;
        let dh = f32_to_half(d);
        b[0] = (dh & 0xff) as u8;
        b[1] = (dh >> 8) as u8;
        for g in 0..8 {
            // 4 grid-index bytes (aux8) packed into q2[0], q2[1].
            for k in 0..4 {
                let gi = (next() % 64) as u8; // index into IQ2XXS_GRID64
                b[2 + g * 8 + k] = gi;
            }
            // aux32 = q2[2] | q2[3]<<16 : sign bits (low 28) + sub-scale (top nibble).
            let aux32 = next() & 0xffff_ffff;
            let q2_2 = (aux32 & 0xffff) as u16;
            let q2_3 = ((aux32 >> 16) & 0xffff) as u16;
            b[2 + g * 8 + 4] = (q2_2 & 0xff) as u8;
            b[2 + g * 8 + 5] = (q2_2 >> 8) as u8;
            b[2 + g * 8 + 6] = (q2_3 & 0xff) as u8;
            b[2 + g * 8 + 7] = (q2_3 >> 8) as u8;
        }
        b
    }

    fn grid_byte(idx: u8, j: usize) -> u8 {
        ((IQ2XXS_GRID64[idx as usize] >> (8 * j)) & 0xff) as u8
    }

    /// Reference A (DIRECT on-device-style decode): grid+sign fused into the dot.
    fn iq2xxs_decode_dot_ref(block: &[u8], x: &[f32]) -> f32 {
        let db = half_to_f32(u16::from_le_bytes([block[0], block[1]]));
        let qs = &block[2..66];
        let mut sumf = 0.0f32;
        for g in 0..8 {
            let base = g * 8;
            let aux8 = [qs[base], qs[base + 1], qs[base + 2], qs[base + 3]];
            let aux32 = (qs[base + 4] as u32)
                | ((qs[base + 5] as u32) << 8)
                | ((qs[base + 6] as u32) << 16)
                | ((qs[base + 7] as u32) << 24);
            let d = db * (0.5 + (aux32 >> 28) as f32);
            let mut sum = 0.0f32;
            for l in 0..4 {
                let signs = KSIGNS_IQ2XS[((aux32 >> (7 * l)) & 127) as usize];
                for j in 0..8 {
                    let gv = grid_byte(aux8[l], j) as f32;
                    let sgn = if (signs & KMASK_IQ2XS[j]) != 0 {
                        -1.0
                    } else {
                        1.0
                    };
                    sum += x[g * 32 + 8 * l + j] * gv * sgn;
                }
            }
            sumf += 0.25 * d * sum;
        }
        sumf
    }

    /// Reference B (HOST-PRECOMPUTE): first materialize w8[256] (int8) + per-group
    /// scale dgrp = 0.25*d, then a plain int8 matvec. This is what the host does
    /// before feeding the native NPU int8 dot — must equal Reference A.
    fn iq2xxs_host_precompute_matvec_ref(block: &[u8], x: &[f32]) -> f32 {
        let db = half_to_f32(u16::from_le_bytes([block[0], block[1]]));
        let qs = &block[2..66];
        let mut w8 = [0i8; 256];
        let mut dgrp = [0.0f32; 8];
        // Host expansion (activation-independent).
        for g in 0..8 {
            let base = g * 8;
            let aux8 = [qs[base], qs[base + 1], qs[base + 2], qs[base + 3]];
            let aux32 = (qs[base + 4] as u32)
                | ((qs[base + 5] as u32) << 8)
                | ((qs[base + 6] as u32) << 16)
                | ((qs[base + 7] as u32) << 24);
            dgrp[g] = 0.25 * db * (0.5 + (aux32 >> 28) as f32);
            for l in 0..4 {
                let signs = KSIGNS_IQ2XS[((aux32 >> (7 * l)) & 127) as usize];
                for j in 0..8 {
                    let gv = grid_byte(aux8[l], j) as i32;
                    let sgn = if (signs & KMASK_IQ2XS[j]) != 0 { -1 } else { 1 };
                    w8[g * 32 + 8 * l + j] = (gv * sgn) as i8;
                }
            }
        }
        // On-device: int8 matvec with per-group scale.
        let mut sumf = 0.0f32;
        for g in 0..8 {
            let mut sumq = 0.0f32;
            for i in 0..32 {
                sumq += w8[g * 32 + i] as f32 * x[g * 32 + i];
            }
            sumf += dgrp[g] * sumq;
        }
        sumf
    }

    /// Numeric gate: the host-precompute int8 path reproduces the direct IQ2_XXS
    /// decode bit-for-bit (up to float summation order). Proves the emitted
    /// host-precompute lowering is faithful — the on-device gather is avoidable.
    #[test]
    fn test_pto_iq2xxs_host_precompute_matches_decode() {
        let mut worst_rel = 0.0f32;
        for seed in 0..24u32 {
            let block = make_synthetic_iq2xxs_block(seed);
            let mut xs = seed.wrapping_mul(2246822519).wrapping_add(4242);
            let mut x = [0.0f32; 256];
            for i in 0..256 {
                xs ^= xs << 13;
                xs ^= xs >> 17;
                xs ^= xs << 5;
                x[i] = ((xs & 0xffff) as f32 / 32768.0) - 1.0;
            }
            let a = iq2xxs_decode_dot_ref(&block, &x);
            let b = iq2xxs_host_precompute_matvec_ref(&block, &x);
            let denom = a.abs().max(1e-6);
            let rel = (a - b).abs() / denom;
            worst_rel = worst_rel.max(rel);
            assert!(
                rel < 1e-4,
                "seed {seed}: host-precompute {b} != direct decode {a} (rel {rel})"
            );
        }
        assert!(
            worst_rel < 1e-4,
            "worst relative error {worst_rel} too high"
        );
    }

    /// Sanity: the grid byte-extract matches the known all-0x08 first entry and
    /// the ksigns table has the expected parity structure (idx 0 -> 0).
    #[test]
    fn test_pto_iq2xxs_table_sanity() {
        for j in 0..8 {
            assert_eq!(grid_byte(0, j), 0x08, "grid[0] is all 0x08");
        }
        assert_eq!(KSIGNS_IQ2XS[0], 0, "ksigns[0] == 0 (no sign flips)");
        assert_eq!(KMASK_IQ2XS, [1, 2, 4, 8, 16, 32, 64, 128]);
    }

    // -----------------------------------------------------------------------
    // Full DS4-Flash-Q2 decode LAYER composition.
    //
    // Proves an entire transformer decode layer is expressible end-to-end in
    // PTO as a sequence of kernels (decode = many small AIV-bound kernels per
    // the ds4-pto K=1 floor). One module, one convert_mlir_to_pto pass, every
    // op recognized (no `// unhandled`). Data flows GM->GM between kernels, as
    // on real NPU decode.
    // -----------------------------------------------------------------------
    #[test]
    fn test_pto_ds4flash_decode_layer_composes() {
        // hidden = 256 (multiple of QK_K=256 and QK8_0=32). Attention s=8,d=16.
        let mlir = r#"
module {
  llvm.func @l_input_rmsnorm(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %r = llvm.mlir.constant(1 : i32) : i32
    %c = llvm.mlir.constant(256 : i32) : i32
    %eps = llvm.mlir.constant(1.0e-5 : f32) : f32
    %x = llvm.call @__tile_load_f32(%arg0, %r, %c) : (!llvm.ptr<1>, i32, i32) -> i32
    %n = llvm.call @__tile_rms_norm_f32(%x, %x, %eps, %r, %c) : (i32, i32, f32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %n, %r, %c) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
  llvm.func @l_q_proj(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %ne00 = llvm.mlir.constant(256 : i32) : i32
    %ne0  = llvm.mlir.constant(256 : i32) : i32
    llvm.call @__tile_mul_mv_id_q8_0_f32(%arg0, %arg1, %arg2, %arg3, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
  llvm.func @l_rope(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %c0 = llvm.mlir.constant(0 : i32) : i32
    %r = llvm.mlir.constant(1 : i32) : i32
    %c = llvm.mlir.constant(64 : i32) : i32
    %pos = llvm.mlir.constant(7 : i32) : i32
    %x = llvm.call @__tile_load_f32(%arg0, %r, %c) : (!llvm.ptr<1>, i32, i32) -> i32
    %y = llvm.call @__tile_rope_f32(%c0, %x, %pos, %r, %c) : (i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %y, %r, %c) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
  llvm.func @l_attn(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %s = llvm.mlir.constant(8 : i32) : i32
    %d = llvm.mlir.constant(16 : i32) : i32
    %q = llvm.call @__tile_load_f32(%arg0, %s, %d) : (!llvm.ptr<1>, i32, i32) -> i32
    %k = llvm.call @__tile_load_f32(%arg1, %s, %d) : (!llvm.ptr<1>, i32, i32) -> i32
    %v = llvm.call @__tile_load_f32(%arg2, %s, %d) : (!llvm.ptr<1>, i32, i32) -> i32
    %o = llvm.call @__tile_attention_f32(%q, %q, %k, %v, %s, %d) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg3, %o, %s, %d) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
  llvm.func @l_o_proj(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %ne00 = llvm.mlir.constant(256 : i32) : i32
    %ne0  = llvm.mlir.constant(256 : i32) : i32
    llvm.call @__tile_mul_mv_id_q8_0_f32(%arg0, %arg1, %arg2, %arg3, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
  llvm.func @l_post_rmsnorm(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>) attributes {hacc.entry} {
    %r = llvm.mlir.constant(1 : i32) : i32
    %c = llvm.mlir.constant(256 : i32) : i32
    %eps = llvm.mlir.constant(1.0e-5 : f32) : f32
    %x = llvm.call @__tile_load_f32(%arg0, %r, %c) : (!llvm.ptr<1>, i32, i32) -> i32
    %n = llvm.call @__tile_rms_norm_f32(%x, %x, %eps, %r, %c) : (i32, i32, f32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg1, %n, %r, %c) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
  llvm.func @l_moe_gate(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %ne00 = llvm.mlir.constant(256 : i32) : i32
    %ne0  = llvm.mlir.constant(256 : i32) : i32
    llvm.call @__tile_mul_mv_id_iq2_xxs_f32(%arg0, %arg1, %arg2, %arg3, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
  llvm.func @l_moe_up(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %ne00 = llvm.mlir.constant(256 : i32) : i32
    %ne0  = llvm.mlir.constant(256 : i32) : i32
    llvm.call @__tile_mul_mv_id_iq2_xxs_f32(%arg0, %arg1, %arg2, %arg3, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
  llvm.func @l_swiglu(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    %r = llvm.mlir.constant(1 : i32) : i32
    %c = llvm.mlir.constant(256 : i32) : i32
    %g = llvm.call @__tile_load_f32(%arg0, %r, %c) : (!llvm.ptr<1>, i32, i32) -> i32
    %u = llvm.call @__tile_load_f32(%arg1, %r, %c) : (!llvm.ptr<1>, i32, i32) -> i32
    %s = llvm.call @__tile_silu_f32(%g, %g, %r, %c) : (i32, i32, i32, i32) -> i32
    %o = llvm.call @__tile_mul_f32(%s, %u, %r, %c) : (i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %o, %r, %c) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
  llvm.func @l_moe_down(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    %ne00 = llvm.mlir.constant(256 : i32) : i32
    %ne0  = llvm.mlir.constant(256 : i32) : i32
    llvm.call @__tile_mul_mv_id_q2_K_f32(%arg0, %arg1, %arg2, %arg3, %ne00, %ne0) : (!llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, !llvm.ptr<1>, i32, i32) -> ()
    llvm.return
  }
}
"#;
        let pto = convert_mlir_to_pto(mlir).expect("full DS4-Flash decode layer PTO generation");

        // Every op recognized — nothing fell through to the unhandled path.
        assert!(
            !pto.contains("unhandled"),
            "some layer op unrecognized:\n{}",
            pto
        );

        // All 10 kernels emitted.
        assert_eq!(
            pto.matches("func.func @").count(),
            10,
            "expected 10 layer kernels:\n{}",
            pto
        );

        // Each architectural stage is present.
        assert!(
            pto.contains("rms_norm") || pto.contains("rms"),
            "RMSNorm missing:\n{}",
            pto
        );
        assert!(pto.contains("Q8_0 matvec"), "Q8_0 proj missing:\n{}", pto);
        assert!(pto.contains("rope"), "RoPE missing:\n{}", pto);
        // Attention is now a3-native vector-only (ttrans), so the layer no longer
        // forces a5; the decode attention emits pto.ttrans + the row-softmax.
        assert!(
            !pto.contains("pto.target_arch = \"a5\""),
            "vector-only attention must not force a5 on the decode layer:\n{}",
            pto
        );
        assert!(
            pto.contains("pto.ttrans") && pto.contains("decode attention"),
            "decode layer must emit the a3 vector-only attention:\n{}",
            pto
        );
        assert!(
            pto.contains("IQ2_XXS matvec"),
            "IQ2_XXS gate/up missing:\n{}",
            pto
        );
        assert!(pto.contains("silu"), "SwiGLU silu missing:\n{}", pto);
        assert!(
            pto.contains("Q2_K MoE-routed"),
            "Q2_K down missing:\n{}",
            pto
        );

        // The three DS4-Flash-Q2 quant families all appear (the full weight path).
        assert!(
            pto.contains("block_q8_0"),
            "Q8_0 block layout missing:\n{}",
            pto
        );
        assert!(
            pto.contains("block_iq2_xxs"),
            "IQ2_XXS block layout missing:\n{}",
            pto
        );
        assert!(
            pto.contains("block_q2_K"),
            "Q2_K block layout missing:\n{}",
            pto
        );
    }
}


/// `pick_s_block` decides which contexts the emitter will accept at all, off a
/// cost model calibrated against ptoas's own overflow reports. Nothing else
/// checks it, so a silent change here would quietly move the context ceiling —
/// which is exactly the bug class that capped D=512 at S=1024 before the
/// scores stopped being stored.
#[cfg(test)]
mod pick_s_block_tests {
    use super::pick_s_block;

    const UB_BYTES: usize = 192 * 1024;
    /// The model the emitter allocates against: 8 pool tiles of SB x D f32,
    /// plus a small fixed term. Mirrored here so the test fails if the two
    /// drift apart rather than agreeing by construction.
    fn cost(sb: u32, d: u32) -> usize {
        32 * sb as usize * d as usize + 8 * d as usize + 1792
    }

    #[test]
    fn chosen_block_actually_fits() {
        for d in [64u32, 128, 192, 256, 512] {
            for s in [128u32, 512, 1024, 4096, 16384] {
                if let Some(sb) = pick_s_block(s, d) {
                    assert!(cost(sb, d) <= UB_BYTES, "S={s} D={d} SB={sb} overflows");
                }
            }
        }
    }

    #[test]
    fn chosen_block_divides_s_and_is_a_multiple_of_eight() {
        for d in [64u32, 128, 512] {
            for s in [128u32, 1024, 4096] {
                let sb = pick_s_block(s, d).expect("should fit");
                assert_eq!(s % sb, 0, "SB={sb} must divide S={s}");
                assert_eq!(sb % 8, 0, "SB={sb} must be a multiple of 8");
            }
        }
    }

    /// With the S-proportional term gone the model is monotone in SB, so the
    /// LARGEST admissible block wins — fewer blocks, less unrolled code, fewer
    /// barriers. An earlier version had to minimise a convex cost instead.
    #[test]
    fn picks_the_largest_admissible_block() {
        for d in [64u32, 128, 512] {
            let s = 4096u32;
            let sb = pick_s_block(s, d).expect("should fit");
            let mut bigger = sb + 8;
            while bigger <= s {
                if s % bigger == 0 {
                    assert!(
                        cost(bigger, d) > UB_BYTES,
                        "D={d}: SB={bigger} also fits but {sb} was chosen"
                    );
                }
                bigger += 8;
            }
        }
    }

    /// The context ceiling is gone: the same block size serves any S, because
    /// nothing in the working set scales with context any more.
    #[test]
    fn block_size_is_independent_of_context_length() {
        let d = 512;
        let base = pick_s_block(1024, d).unwrap();
        for s in [2048u32, 4096, 16384, 65536] {
            assert_eq!(pick_s_block(s, d), Some(base), "S={s} changed the block size");
        }
    }

    /// Regression on the two shapes the DS4-Flash model actually uses: the MLA
    /// latent is 512 and the indexer is 128.
    #[test]
    fn real_model_widths() {
        assert_eq!(pick_s_block(4096, 512), Some(8), "MLA latent");
        assert_eq!(pick_s_block(4096, 128), Some(32), "indexer");
    }

    /// Still refuses when even one 8-row block cannot fit — the one case the
    /// caller must report rather than silently emit something that overflows.
    #[test]
    fn refuses_when_d_is_too_wide() {
        assert_eq!(pick_s_block(4096, 4096), None);
        assert!(cost(8, 4096) > UB_BYTES, "premise: D=4096 cannot fit even SB=8");
    }

    /// An S with no admissible divisor is refused rather than rounded.
    #[test]
    fn refuses_when_no_block_divides_s() {
        // 12 is not a multiple of 8 and has no multiple-of-8 divisor.
        assert_eq!(pick_s_block(12, 64), None);
    }
}

#[cfg(test)]
mod pto_toolchain_dump {
    use super::*;

    /// Dumps generated PTO-MLIR so it can be assembled by the real `ptoas` on
    /// a 910B box, checking that this emitter's output is still accepted by
    /// the toolchain (codegen-string tests cannot catch that).
    /// No-op unless TILERS_PTO_DUMP_DIR is set.
    #[test]
    fn dump_pto_for_toolchain_check() {
        let Ok(dir) = std::env::var("TILERS_PTO_DUMP_DIR") else { return };
        let mm = r#"
module {
  llvm.func @tile_matmul(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>) attributes {hacc.entry} {
    ^bb0:
    %m = llvm.mlir.constant(16 : i32) : i32
    %k = llvm.mlir.constant(16 : i32) : i32
    %n = llvm.mlir.constant(16 : i32) : i32
    %a = llvm.call @__tile_load_f32(%arg0, %m, %k) : (!llvm.ptr<1>, i32, i32) -> i32
    %b = llvm.call @__tile_load_f32(%arg1, %k, %n) : (!llvm.ptr<1>, i32, i32) -> i32
    %c = llvm.call @__tile_matmul_f32(%a, %a, %b, %m, %k, %n) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg2, %c, %m, %n) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        std::fs::write(format!("{}/matmul.pto", dir), convert_mlir_to_pto(mm).unwrap()).unwrap();

        // Attention exercises the whole-tile pipeline (tmatmul -> softmax_5ops
        // -> tmatmul) that the causal-rejection change sits next to.
        let attn = r#"
module {
  llvm.func @tile_attn(%arg0: !llvm.ptr<1>, %arg1: !llvm.ptr<1>, %arg2: !llvm.ptr<1>, %arg3: !llvm.ptr<1>) attributes {hacc.entry} {
    ^bb0:
    %s = llvm.mlir.constant(16 : i32) : i32
    %d = llvm.mlir.constant(16 : i32) : i32
    %q = llvm.call @__tile_load_f32(%arg0, %s, %d) : (!llvm.ptr<1>, i32, i32) -> i32
    %k = llvm.call @__tile_load_f32(%arg1, %s, %d) : (!llvm.ptr<1>, i32, i32) -> i32
    %v = llvm.call @__tile_load_f32(%arg2, %s, %d) : (!llvm.ptr<1>, i32, i32) -> i32
    %r = llvm.call @__tile_attention_f32(%q, %q, %k, %v, %s, %d) : (i32, i32, i32, i32, i32, i32) -> i32
    llvm.call @__tile_store_f32(%arg3, %r, %s, %d) : (!llvm.ptr<1>, i32, i32, i32) -> ()
    llvm.return
  }
}
"#;
        std::fs::write(format!("{}/attention.pto", dir), convert_mlir_to_pto(attn).unwrap()).unwrap();
    }
}

#[cfg(test)]
mod c2v_plain_tests {
    use super::*;

    /// The FixPipe epilogue for a non-quantised push. `no_quant` and `none` are
    /// NOT in ptoas's `FixpipeQuant` set — it names `no_convert` — so these
    /// spellings are checked rather than assumed.
    #[test]
    fn plain_epilogue_follows_the_dtype_pair() {
        assert_eq!(plain_c2v_quant_for("f32", "f16"), Some("f32_f16"));
        assert_eq!(plain_c2v_quant_for("f32", "bf16"), Some("f32_bf16"));
        assert_eq!(plain_c2v_quant_for("f32", "f32"), Some("no_convert"));
        assert_eq!(plain_c2v_quant_for("f16", "f16"), Some("no_convert"));
        // No FixPipe widening: an f16 accumulator into an f32 GM tile has no
        // non-quant epilogue, so such a matmul keeps its plain tstore.
        assert_eq!(plain_c2v_quant_for("f16", "f32"), None);
    }

    /// The pipe slot is sized for what the VECTOR half pops, not for what the
    /// cube pushes. ptoas rejects an undersized slot outright ("expects
    /// consumer-side fixpipe slot_size to be at least N bytes").
    #[test]
    fn slot_element_width_follows_the_epilogue_not_the_accumulator() {
        assert_eq!(c2v_elem_bytes("no_convert", "f32"), 4);
        assert_eq!(c2v_elem_bytes("no_convert", "f16"), 2);
        // Converting and dequantising epilogues both land 2-byte elements even
        // though the accumulator pushed is 4-byte.
        assert_eq!(c2v_elem_bytes("f32_f16", "f16"), 2);
        assert_eq!(c2v_elem_bytes("deqf16_vec", "f16"), 2);
    }

    /// An intrinsic with no arm must be REFUSED, not quietly dropped.
    ///
    /// Before the guard, this emitter accepted such a call and emitted nothing
    /// for it, so the kernel built and ran with the step missing. The control
    /// below is the point: the SAME fixture without the call must still
    /// convert, or a blanket failure would look like a working guard.
    #[test]
    fn unknown_intrinsic_is_refused_not_dropped() {
        let base = "module {\n  llvm.func @k(%a: !llvm.ptr<1>, %o: !llvm.ptr<1>) attributes {hacc.entry} {\n  ^bb0:\n    %r = llvm.mlir.constant(1 : i32) : i32\n    %c = llvm.mlir.constant(256 : i32) : i32\n    %x = llvm.call @__tile_load_f32(%a, %r, %c) : (!llvm.ptr<1>, i32, i32) -> i32\nEXTRA    llvm.call @__tile_store_f32(%o, %x, %r, %c) : (!llvm.ptr<1>, i32, i32, i32) -> ()\n    llvm.return\n  }\n}\n";
        let clean = base.replace("EXTRA", "");
        let dirty = base.replace(
            "EXTRA",
            "    %y = llvm.call @__tile_zzz_nonexistent_f32(%x, %x, %r, %c) : (i32, i32, i32, i32) -> i32\n",
        );
        // Control: the fixture itself converts, so the refusal below is about
        // the unknown call and not about the fixture being malformed.
        assert!(
            convert_mlir_to_pto(&clean).is_ok(),
            "baseline fixture no longer converts -- the refusal below would prove nothing"
        );
        let err = convert_mlir_to_pto(&dirty)
            .expect_err("an intrinsic with no arm was accepted -- it would be dropped silently");
        assert!(err.contains("has no arm for"), "unexpected refusal: {err}");
        assert!(err.contains("__tile_zzz_nonexistent"), "refusal does not name the op: {err}");
    }

}
