#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000fcd680 .scope module, "fullAdder_testbench" "fullAdder_testbench" 2 44;
 .timescale 0 0;
v0000000001021c10_0 .net "C", 0 0, L_0000000001022a50;  1 drivers
v0000000001021df0_0 .net "S", 0 0, L_0000000000fcbca0;  1 drivers
v0000000001022390_0 .net "X", 0 0, v0000000001021d50_0;  1 drivers
v0000000001022570_0 .net "Y", 0 0, v00000000010227f0_0;  1 drivers
v0000000001022610_0 .net "Z", 0 0, v0000000001022890_0;  1 drivers
S_0000000000fcab80 .scope module, "FA" "fullAdderAssign" 2 47, 2 1 0, S_0000000000fcd680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "Cout"
L_0000000000fcea90 .functor XOR 1, v0000000001021d50_0, v00000000010227f0_0, C4<0>, C4<0>;
L_0000000000fcbca0 .functor XOR 1, L_0000000000fcea90, v0000000001022890_0, C4<0>, C4<0>;
L_0000000000f92ad0 .functor AND 1, v0000000001021d50_0, v00000000010227f0_0, C4<1>, C4<1>;
L_0000000000f92c60 .functor XOR 1, v0000000001021d50_0, v00000000010227f0_0, C4<0>, C4<0>;
L_0000000001022950 .functor AND 1, v0000000001022890_0, L_0000000000f92c60, C4<1>, C4<1>;
L_0000000001022a50 .functor OR 1, L_0000000000f92ad0, L_0000000001022950, C4<0>, C4<0>;
v0000000000fcad00_0 .net "A", 0 0, v0000000001021d50_0;  alias, 1 drivers
v0000000000fce9f0_0 .net "B", 0 0, v00000000010227f0_0;  alias, 1 drivers
v0000000000fcbc00_0 .net "C", 0 0, v0000000001022890_0;  alias, 1 drivers
v00000000010ed480_0 .net "Cout", 0 0, L_0000000001022a50;  alias, 1 drivers
v00000000010ed520_0 .net "S", 0 0, L_0000000000fcbca0;  alias, 1 drivers
v00000000010ed5c0_0 .net *"_s0", 0 0, L_0000000000fcea90;  1 drivers
v00000000010ed660_0 .net *"_s4", 0 0, L_0000000000f92ad0;  1 drivers
v00000000010ed700_0 .net *"_s6", 0 0, L_0000000000f92c60;  1 drivers
v00000000010ed7a0_0 .net *"_s8", 0 0, L_0000000001022950;  1 drivers
S_0000000000f92950 .scope module, "FASG" "fullAdder_stimulus_generator" 2 48, 2 10 0, S_0000000000fcd680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "x"
    .port_info 1 /OUTPUT 1 "y"
    .port_info 2 /OUTPUT 1 "z"
v0000000001021d50_0 .var "x", 0 0;
v00000000010227f0_0 .var "y", 0 0;
v0000000001022890_0 .var "z", 0 0;
    .scope S_0000000000f92950;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001021d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010227f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001022890_0, 0, 1;
    %vpi_call 2 19 "$dumpfile", "fullAdder.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001021d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010227f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001022890_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001021d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010227f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001022890_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001021d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010227f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001022890_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001021d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010227f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001022890_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001021d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010227f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001022890_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001021d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010227f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001022890_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001021d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010227f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001022890_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001021d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010227f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001022890_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "fullAdderAssign.v";
