0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/JFSR00/Vivado/Project_16/Project_16.srcs/sim_1/new/REG_N_bits_TB.vhd,1615982722,vhdl,,,,reg_n_bits_tb,,,,,,,,
C:/Users/JFSR00/Vivado/Project_16/Project_16.srcs/sources_1/new/REG_N_bits.vhd,1615981592,vhdl,,,,reg_n_bits,,,,,,,,
