library verilog;
use verilog.vl_types.all;
entity hot_code is
    port(
        bin             : in     vl_logic_vector(3 downto 0);
        hot             : out    vl_logic_vector(15 downto 0)
    );
end hot_code;
