|DE2_115
CLOCK_50 => pll:pll_inst.inclk0
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
SMA_CLKIN => ~NO_FANOUT~
SMA_CLKOUT <= SMA_CLKOUT.DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= LEDG[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LEDG[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LEDG[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LEDG[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LEDG[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LEDG[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LEDG[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDG[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= LEDG[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= LEDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= LEDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= LEDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= LEDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= LEDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= LEDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= LEDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= <GND>
LEDR[17] <= <GND>
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
EX_IO[0] <> <UNC>
EX_IO[1] <> <UNC>
EX_IO[2] <> <UNC>
EX_IO[3] <> <UNC>
EX_IO[4] <> <UNC>
EX_IO[5] <> <UNC>
EX_IO[6] <> <UNC>
SW[0] => input_in.DATAB
SW[1] => input_in.DATAB
SW[2] => input_in.DATAB
SW[3] => input_in.DATAB
SW[4] => input_in.DATAB
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => LEDR.OUTPUTSELECT
SW[5] => write.DATAIN
SW[5] => data_out[0].ENA
SW[5] => data_out[1].ENA
SW[5] => data_out[2].ENA
SW[5] => data_out[3].ENA
SW[5] => data_out[4].ENA
SW[5] => data_out[5].ENA
SW[5] => data_out[6].ENA
SW[5] => data_out[7].ENA
SW[5] => data_out[8].ENA
SW[5] => data_out[9].ENA
SW[5] => data_out[10].ENA
SW[5] => data_out[11].ENA
SW[5] => data_out[12].ENA
SW[5] => data_out[13].ENA
SW[5] => data_out[14].ENA
SW[5] => data_out[15].ENA
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => input_in[0].ACLR
SW[9] => input_in[1].ACLR
SW[9] => input_in[2].ACLR
SW[9] => input_in[3].ACLR
SW[9] => input_in[4].ACLR
SW[9] => input_in[5].ACLR
SW[9] => input_in[6].ACLR
SW[9] => input_in[7].ACLR
SW[9] => input_in[8].ACLR
SW[9] => input_in[9].ACLR
SW[9] => input_in[10].ACLR
SW[9] => input_in[11].ACLR
SW[9] => input_in[12].ACLR
SW[9] => input_in[13].ACLR
SW[9] => input_in[14].ACLR
SW[9] => input_in[15].ACLR
SW[9] => input_in[16].ACLR
SW[9] => input_in[17].ACLR
SW[9] => input_in[18].ACLR
SW[9] => input_in[19].ACLR
SW[9] => input_in[20].ACLR
SW[9] => input_in[21].ACLR
SW[9] => input_in[22].ACLR
SW[9] => input_in[23].ACLR
SW[9] => input_in[24].ACLR
SW[9] => input_in[25].ACLR
SW[9] => input_in[26].ACLR
SW[9] => input_in[27].ACLR
SW[9] => input_in[28].ACLR
SW[9] => input_in[29].ACLR
SW[9] => input_in[30].ACLR
SW[9] => input_in[31].ACLR
SW[9] => HEX5[0]~reg0.PRESET
SW[9] => HEX5[1]~reg0.PRESET
SW[9] => HEX5[2]~reg0.PRESET
SW[9] => HEX5[3]~reg0.PRESET
SW[9] => HEX5[4]~reg0.PRESET
SW[9] => HEX5[5]~reg0.PRESET
SW[9] => HEX5[6]~reg0.PRESET
SW[9] => HEX4[0]~reg0.PRESET
SW[9] => HEX4[1]~reg0.PRESET
SW[9] => HEX4[2]~reg0.PRESET
SW[9] => HEX4[3]~reg0.PRESET
SW[9] => HEX4[4]~reg0.PRESET
SW[9] => HEX4[5]~reg0.PRESET
SW[9] => HEX4[6]~reg0.PRESET
SW[9] => HEX3[0]~reg0.PRESET
SW[9] => HEX3[1]~reg0.PRESET
SW[9] => HEX3[2]~reg0.PRESET
SW[9] => HEX3[3]~reg0.PRESET
SW[9] => HEX3[4]~reg0.PRESET
SW[9] => HEX3[5]~reg0.PRESET
SW[9] => HEX3[6]~reg0.PRESET
SW[9] => HEX2[0]~reg0.PRESET
SW[9] => HEX2[1]~reg0.PRESET
SW[9] => HEX2[2]~reg0.PRESET
SW[9] => HEX2[3]~reg0.PRESET
SW[9] => HEX2[4]~reg0.PRESET
SW[9] => HEX2[5]~reg0.PRESET
SW[9] => HEX2[6]~reg0.PRESET
SW[9] => HEX1[0]~reg0.PRESET
SW[9] => HEX1[1]~reg0.PRESET
SW[9] => HEX1[2]~reg0.PRESET
SW[9] => HEX1[3]~reg0.PRESET
SW[9] => HEX1[4]~reg0.PRESET
SW[9] => HEX1[5]~reg0.PRESET
SW[9] => HEX1[6]~reg0.PRESET
SW[9] => HEX0[0]~reg0.PRESET
SW[9] => HEX0[1]~reg0.PRESET
SW[9] => HEX0[2]~reg0.PRESET
SW[9] => HEX0[3]~reg0.PRESET
SW[9] => HEX0[4]~reg0.PRESET
SW[9] => HEX0[5]~reg0.PRESET
SW[9] => HEX0[6]~reg0.PRESET
SW[9] => dmemory:dmem.rst
SW[9] => core:myRisc.rst
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => LEDR[0]~reg0.CLK
SW[17] => LEDR[1]~reg0.CLK
SW[17] => LEDR[2]~reg0.CLK
SW[17] => LEDR[3]~reg0.CLK
SW[17] => LEDR[4]~reg0.CLK
SW[17] => LEDR[5]~reg0.CLK
SW[17] => LEDR[6]~reg0.CLK
SW[17] => LEDR[7]~reg0.CLK
SW[17] => LEDR[8]~reg0.CLK
SW[17] => LEDR[9]~reg0.CLK
SW[17] => LEDR[10]~reg0.CLK
SW[17] => LEDR[11]~reg0.CLK
SW[17] => LEDR[12]~reg0.CLK
SW[17] => LEDR[13]~reg0.CLK
SW[17] => LEDR[14]~reg0.CLK
SW[17] => LEDR[15]~reg0.CLK
SW[17] => data_out[0].CLK
SW[17] => data_out[1].CLK
SW[17] => data_out[2].CLK
SW[17] => data_out[3].CLK
SW[17] => data_out[4].CLK
SW[17] => data_out[5].CLK
SW[17] => data_out[6].CLK
SW[17] => data_out[7].CLK
SW[17] => data_out[8].CLK
SW[17] => data_out[9].CLK
SW[17] => data_out[10].CLK
SW[17] => data_out[11].CLK
SW[17] => data_out[12].CLK
SW[17] => data_out[13].CLK
SW[17] => data_out[14].CLK
SW[17] => data_out[15].CLK
SW[17] => write.CLK
SW[17] => sram:sram.clk
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6[0].DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6[1].DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6[2].DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6[3].DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6[4].DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6[5].DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6[6].DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7[0].DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7[1].DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7[2].DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7[3].DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7[4].DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7[5].DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_BLON <= LCD_BLON.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
LCD_EN <= LCD_EN.DB_MAX_OUTPUT_PORT_TYPE
LCD_ON <= LCD_ON.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= LCD_RS.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW.DB_MAX_OUTPUT_PORT_TYPE
UART_CTS => ~NO_FANOUT~
UART_RTS <= UART_RTS.DB_MAX_OUTPUT_PORT_TYPE
UART_RXD => ~NO_FANOUT~
UART_TXD <= UART_TXD.DB_MAX_OUTPUT_PORT_TYPE
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
SD_CLK <= SD_CLK.DB_MAX_OUTPUT_PORT_TYPE
SD_CMD <> <UNC>
SD_DAT[0] <> <UNC>
SD_DAT[1] <> <UNC>
SD_DAT[2] <> <UNC>
SD_DAT[3] <> <UNC>
SD_WP_N => ~NO_FANOUT~
VGA_B[0] <= VGA_B[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= VGA_BLANK_N.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= VGA_SYNC_N.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACDAT <= AUD_DACDAT.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACLRCK <> <UNC>
AUD_XCK <= AUD_XCK.DB_MAX_OUTPUT_PORT_TYPE
EEP_I2C_SCLK <= EEP_I2C_SCLK.DB_MAX_OUTPUT_PORT_TYPE
EEP_I2C_SDAT <> <UNC>
I2C_SCLK <= I2C_SCLK.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> <UNC>
ENET0_GTX_CLK <= ENET0_GTX_CLK.DB_MAX_OUTPUT_PORT_TYPE
ENET0_INT_N => ~NO_FANOUT~
ENET0_LINK100 => ~NO_FANOUT~
ENET0_MDC <= ENET0_MDC.DB_MAX_OUTPUT_PORT_TYPE
ENET0_MDIO <> <UNC>
ENET0_RST_N <= ENET0_RST_N.DB_MAX_OUTPUT_PORT_TYPE
ENET0_RX_CLK => ~NO_FANOUT~
ENET0_RX_COL => ~NO_FANOUT~
ENET0_RX_CRS => ~NO_FANOUT~
ENET0_RX_DATA[0] => ~NO_FANOUT~
ENET0_RX_DATA[1] => ~NO_FANOUT~
ENET0_RX_DATA[2] => ~NO_FANOUT~
ENET0_RX_DATA[3] => ~NO_FANOUT~
ENET0_RX_DV => ~NO_FANOUT~
ENET0_RX_ER => ~NO_FANOUT~
ENET0_TX_CLK => ~NO_FANOUT~
ENET0_TX_DATA[0] <= ENET0_TX_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
ENET0_TX_DATA[1] <= ENET0_TX_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
ENET0_TX_DATA[2] <= ENET0_TX_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
ENET0_TX_DATA[3] <= ENET0_TX_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
ENET0_TX_EN <= ENET0_TX_EN.DB_MAX_OUTPUT_PORT_TYPE
ENET0_TX_ER <= ENET0_TX_ER.DB_MAX_OUTPUT_PORT_TYPE
ENETCLK_25 => ~NO_FANOUT~
ENET1_GTX_CLK <= ENET1_GTX_CLK.DB_MAX_OUTPUT_PORT_TYPE
ENET1_INT_N => ~NO_FANOUT~
ENET1_LINK100 => ~NO_FANOUT~
ENET1_MDC <= ENET1_MDC.DB_MAX_OUTPUT_PORT_TYPE
ENET1_MDIO <> <UNC>
ENET1_RST_N <= ENET1_RST_N.DB_MAX_OUTPUT_PORT_TYPE
ENET1_RX_CLK => ~NO_FANOUT~
ENET1_RX_COL => ~NO_FANOUT~
ENET1_RX_CRS => ~NO_FANOUT~
ENET1_RX_DATA[0] => ~NO_FANOUT~
ENET1_RX_DATA[1] => ~NO_FANOUT~
ENET1_RX_DATA[2] => ~NO_FANOUT~
ENET1_RX_DATA[3] => ~NO_FANOUT~
ENET1_RX_DV => ~NO_FANOUT~
ENET1_RX_ER => ~NO_FANOUT~
ENET1_TX_CLK => ~NO_FANOUT~
ENET1_TX_DATA[0] <= ENET1_TX_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
ENET1_TX_DATA[1] <= ENET1_TX_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
ENET1_TX_DATA[2] <= ENET1_TX_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
ENET1_TX_DATA[3] <= ENET1_TX_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
ENET1_TX_EN <= ENET1_TX_EN.DB_MAX_OUTPUT_PORT_TYPE
ENET1_TX_ER <= ENET1_TX_ER.DB_MAX_OUTPUT_PORT_TYPE
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N <= TD_RESET_N.DB_MAX_OUTPUT_PORT_TYPE
TD_VS => ~NO_FANOUT~
OTG_ADDR[0] <= OTG_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
OTG_ADDR[1] <= OTG_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
OTG_CS_N <= OTG_CS_N.DB_MAX_OUTPUT_PORT_TYPE
OTG_DATA[0] <> <UNC>
OTG_DATA[1] <> <UNC>
OTG_DATA[2] <> <UNC>
OTG_DATA[3] <> <UNC>
OTG_DATA[4] <> <UNC>
OTG_DATA[5] <> <UNC>
OTG_DATA[6] <> <UNC>
OTG_DATA[7] <> <UNC>
OTG_DATA[8] <> <UNC>
OTG_DATA[9] <> <UNC>
OTG_DATA[10] <> <UNC>
OTG_DATA[11] <> <UNC>
OTG_DATA[12] <> <UNC>
OTG_DATA[13] <> <UNC>
OTG_DATA[14] <> <UNC>
OTG_DATA[15] <> <UNC>
OTG_INT => ~NO_FANOUT~
OTG_RD_N <= OTG_RD_N.DB_MAX_OUTPUT_PORT_TYPE
OTG_RST_N <= OTG_RST_N.DB_MAX_OUTPUT_PORT_TYPE
OTG_WE_N <= OTG_WE_N.DB_MAX_OUTPUT_PORT_TYPE
IRDA_RXD => ~NO_FANOUT~
DRAM_ADDR[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= DRAM_BA[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] <= DRAM_BA[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= DRAM_CAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= DRAM_CKE.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= DRAM_CLK.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= DRAM_CS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_DQ[16] <> DRAM_DQ[16]
DRAM_DQ[17] <> DRAM_DQ[17]
DRAM_DQ[18] <> DRAM_DQ[18]
DRAM_DQ[19] <> DRAM_DQ[19]
DRAM_DQ[20] <> DRAM_DQ[20]
DRAM_DQ[21] <> DRAM_DQ[21]
DRAM_DQ[22] <> DRAM_DQ[22]
DRAM_DQ[23] <> DRAM_DQ[23]
DRAM_DQ[24] <> DRAM_DQ[24]
DRAM_DQ[25] <> DRAM_DQ[25]
DRAM_DQ[26] <> DRAM_DQ[26]
DRAM_DQ[27] <> DRAM_DQ[27]
DRAM_DQ[28] <> DRAM_DQ[28]
DRAM_DQ[29] <> DRAM_DQ[29]
DRAM_DQ[30] <> DRAM_DQ[30]
DRAM_DQ[31] <> DRAM_DQ[31]
DRAM_DQM[0] <= DRAM_DQM[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQM[1] <= DRAM_DQM[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQM[2] <= DRAM_DQM[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQM[3] <= DRAM_DQM[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= DRAM_RAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_WE_N <= DRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[0] <= sram:sram.SRAM_ADDR[0]
SRAM_ADDR[1] <= sram:sram.SRAM_ADDR[1]
SRAM_ADDR[2] <= sram:sram.SRAM_ADDR[2]
SRAM_ADDR[3] <= sram:sram.SRAM_ADDR[3]
SRAM_ADDR[4] <= sram:sram.SRAM_ADDR[4]
SRAM_ADDR[5] <= sram:sram.SRAM_ADDR[5]
SRAM_ADDR[6] <= sram:sram.SRAM_ADDR[6]
SRAM_ADDR[7] <= sram:sram.SRAM_ADDR[7]
SRAM_ADDR[8] <= sram:sram.SRAM_ADDR[8]
SRAM_ADDR[9] <= sram:sram.SRAM_ADDR[9]
SRAM_ADDR[10] <= sram:sram.SRAM_ADDR[10]
SRAM_ADDR[11] <= sram:sram.SRAM_ADDR[11]
SRAM_ADDR[12] <= sram:sram.SRAM_ADDR[12]
SRAM_ADDR[13] <= sram:sram.SRAM_ADDR[13]
SRAM_ADDR[14] <= sram:sram.SRAM_ADDR[14]
SRAM_ADDR[15] <= sram:sram.SRAM_ADDR[15]
SRAM_ADDR[16] <= sram:sram.SRAM_ADDR[16]
SRAM_ADDR[17] <= sram:sram.SRAM_ADDR[17]
SRAM_ADDR[18] <= sram:sram.SRAM_ADDR[18]
SRAM_ADDR[19] <= sram:sram.SRAM_ADDR[19]
SRAM_CE_N <= sram:sram.SRAM_CE_N
SRAM_DQ[0] <> sram:sram.SRAM_DQ[0]
SRAM_DQ[1] <> sram:sram.SRAM_DQ[1]
SRAM_DQ[2] <> sram:sram.SRAM_DQ[2]
SRAM_DQ[3] <> sram:sram.SRAM_DQ[3]
SRAM_DQ[4] <> sram:sram.SRAM_DQ[4]
SRAM_DQ[5] <> sram:sram.SRAM_DQ[5]
SRAM_DQ[6] <> sram:sram.SRAM_DQ[6]
SRAM_DQ[7] <> sram:sram.SRAM_DQ[7]
SRAM_DQ[8] <> sram:sram.SRAM_DQ[8]
SRAM_DQ[9] <> sram:sram.SRAM_DQ[9]
SRAM_DQ[10] <> sram:sram.SRAM_DQ[10]
SRAM_DQ[11] <> sram:sram.SRAM_DQ[11]
SRAM_DQ[12] <> sram:sram.SRAM_DQ[12]
SRAM_DQ[13] <> sram:sram.SRAM_DQ[13]
SRAM_DQ[14] <> sram:sram.SRAM_DQ[14]
SRAM_DQ[15] <> sram:sram.SRAM_DQ[15]
SRAM_LB_N <= sram:sram.SRAM_LB_N
SRAM_OE_N <= sram:sram.SRAM_OE_N
SRAM_UB_N <= sram:sram.SRAM_UB_N
SRAM_WE_N <= sram:sram.SRAM_WE_N
FL_ADDR[0] <= FL_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[1] <= FL_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[2] <= FL_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[3] <= FL_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[4] <= FL_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[5] <= FL_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[6] <= FL_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[7] <= FL_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[8] <= FL_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[9] <= FL_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[10] <= FL_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[11] <= FL_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[12] <= FL_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[13] <= FL_ADDR[13].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[14] <= FL_ADDR[14].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[15] <= FL_ADDR[15].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[16] <= FL_ADDR[16].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[17] <= FL_ADDR[17].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[18] <= FL_ADDR[18].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[19] <= FL_ADDR[19].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[20] <= FL_ADDR[20].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[21] <= FL_ADDR[21].DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[22] <= FL_ADDR[22].DB_MAX_OUTPUT_PORT_TYPE
FL_CE_N <= FL_CE_N.DB_MAX_OUTPUT_PORT_TYPE
FL_DQ[0] <> <UNC>
FL_DQ[1] <> <UNC>
FL_DQ[2] <> <UNC>
FL_DQ[3] <> <UNC>
FL_DQ[4] <> <UNC>
FL_DQ[5] <> <UNC>
FL_DQ[6] <> <UNC>
FL_DQ[7] <> <UNC>
FL_OE_N <= FL_OE_N.DB_MAX_OUTPUT_PORT_TYPE
FL_RST_N <= FL_RST_N.DB_MAX_OUTPUT_PORT_TYPE
FL_RY => ~NO_FANOUT~
FL_WE_N <= FL_WE_N.DB_MAX_OUTPUT_PORT_TYPE
FL_WP_N <= comb.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|pll:pll_inst
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|DE2_115|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_115|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|sram:sram
SRAM_OE_N <= SRAM_OE_N$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= SRAM_WE_N$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= SRAM_CE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= address[16].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= address[17].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[18] <= address[18].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[19] <= address[19].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_UB_N <= SRAM_UB_N$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= <GND>
clk => mem_state~5.DATAIN
chipselect => mem_state.OUTPUTSELECT
chipselect => mem_state.OUTPUTSELECT
chipselect => mem_state.OUTPUTSELECT
chipselect => mem_state.OUTPUTSELECT
write => mem_state.DATAB
write => mem_state.DATAB
data_out[0] => SRAM_DQ[0]$latch.DATAIN
data_out[1] => SRAM_DQ[1]$latch.DATAIN
data_out[2] => SRAM_DQ[2]$latch.DATAIN
data_out[3] => SRAM_DQ[3]$latch.DATAIN
data_out[4] => SRAM_DQ[4]$latch.DATAIN
data_out[5] => SRAM_DQ[5]$latch.DATAIN
data_out[6] => SRAM_DQ[6]$latch.DATAIN
data_out[7] => SRAM_DQ[7]$latch.DATAIN
data_out[8] => SRAM_DQ[8]$latch.DATAIN
data_out[9] => SRAM_DQ[9]$latch.DATAIN
data_out[10] => SRAM_DQ[10]$latch.DATAIN
data_out[11] => SRAM_DQ[11]$latch.DATAIN
data_out[12] => SRAM_DQ[12]$latch.DATAIN
data_out[13] => SRAM_DQ[13]$latch.DATAIN
data_out[14] => SRAM_DQ[14]$latch.DATAIN
data_out[15] => SRAM_DQ[15]$latch.DATAIN
address[0] => SRAM_ADDR[0].DATAIN
address[1] => SRAM_ADDR[1].DATAIN
address[2] => SRAM_ADDR[2].DATAIN
address[3] => SRAM_ADDR[3].DATAIN
address[4] => SRAM_ADDR[4].DATAIN
address[5] => SRAM_ADDR[5].DATAIN
address[6] => SRAM_ADDR[6].DATAIN
address[7] => SRAM_ADDR[7].DATAIN
address[8] => SRAM_ADDR[8].DATAIN
address[9] => SRAM_ADDR[9].DATAIN
address[10] => SRAM_ADDR[10].DATAIN
address[11] => SRAM_ADDR[11].DATAIN
address[12] => SRAM_ADDR[12].DATAIN
address[13] => SRAM_ADDR[13].DATAIN
address[14] => SRAM_ADDR[14].DATAIN
address[15] => SRAM_ADDR[15].DATAIN
address[16] => SRAM_ADDR[16].DATAIN
address[17] => SRAM_ADDR[17].DATAIN
address[18] => SRAM_ADDR[18].DATAIN
address[19] => SRAM_ADDR[19].DATAIN
data_in[0] <= data_in[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[1] <= data_in[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[2] <= data_in[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[3] <= data_in[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[4] <= data_in[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[5] <= data_in[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[6] <= data_in[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[7] <= data_in[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[8] <= data_in[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[9] <= data_in[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[10] <= data_in[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[11] <= data_in[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[12] <= data_in[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[13] <= data_in[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[14] <= data_in[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[15] <= data_in[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|iram_quartus:iram_quartus_inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
byteena[0] => altsyncram:altsyncram_component.byteena_a[0]
byteena[1] => altsyncram:altsyncram_component.byteena_a[1]
byteena[2] => altsyncram:altsyncram_component.byteena_a[2]
byteena[3] => altsyncram:altsyncram_component.byteena_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component
wren_a => altsyncram_jo04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jo04:auto_generated.data_a[0]
data_a[1] => altsyncram_jo04:auto_generated.data_a[1]
data_a[2] => altsyncram_jo04:auto_generated.data_a[2]
data_a[3] => altsyncram_jo04:auto_generated.data_a[3]
data_a[4] => altsyncram_jo04:auto_generated.data_a[4]
data_a[5] => altsyncram_jo04:auto_generated.data_a[5]
data_a[6] => altsyncram_jo04:auto_generated.data_a[6]
data_a[7] => altsyncram_jo04:auto_generated.data_a[7]
data_a[8] => altsyncram_jo04:auto_generated.data_a[8]
data_a[9] => altsyncram_jo04:auto_generated.data_a[9]
data_a[10] => altsyncram_jo04:auto_generated.data_a[10]
data_a[11] => altsyncram_jo04:auto_generated.data_a[11]
data_a[12] => altsyncram_jo04:auto_generated.data_a[12]
data_a[13] => altsyncram_jo04:auto_generated.data_a[13]
data_a[14] => altsyncram_jo04:auto_generated.data_a[14]
data_a[15] => altsyncram_jo04:auto_generated.data_a[15]
data_a[16] => altsyncram_jo04:auto_generated.data_a[16]
data_a[17] => altsyncram_jo04:auto_generated.data_a[17]
data_a[18] => altsyncram_jo04:auto_generated.data_a[18]
data_a[19] => altsyncram_jo04:auto_generated.data_a[19]
data_a[20] => altsyncram_jo04:auto_generated.data_a[20]
data_a[21] => altsyncram_jo04:auto_generated.data_a[21]
data_a[22] => altsyncram_jo04:auto_generated.data_a[22]
data_a[23] => altsyncram_jo04:auto_generated.data_a[23]
data_a[24] => altsyncram_jo04:auto_generated.data_a[24]
data_a[25] => altsyncram_jo04:auto_generated.data_a[25]
data_a[26] => altsyncram_jo04:auto_generated.data_a[26]
data_a[27] => altsyncram_jo04:auto_generated.data_a[27]
data_a[28] => altsyncram_jo04:auto_generated.data_a[28]
data_a[29] => altsyncram_jo04:auto_generated.data_a[29]
data_a[30] => altsyncram_jo04:auto_generated.data_a[30]
data_a[31] => altsyncram_jo04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jo04:auto_generated.address_a[0]
address_a[1] => altsyncram_jo04:auto_generated.address_a[1]
address_a[2] => altsyncram_jo04:auto_generated.address_a[2]
address_a[3] => altsyncram_jo04:auto_generated.address_a[3]
address_a[4] => altsyncram_jo04:auto_generated.address_a[4]
address_a[5] => altsyncram_jo04:auto_generated.address_a[5]
address_a[6] => altsyncram_jo04:auto_generated.address_a[6]
address_a[7] => altsyncram_jo04:auto_generated.address_a[7]
address_a[8] => altsyncram_jo04:auto_generated.address_a[8]
address_a[9] => altsyncram_jo04:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jo04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_jo04:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_jo04:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_jo04:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_jo04:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jo04:auto_generated.q_a[0]
q_a[1] <= altsyncram_jo04:auto_generated.q_a[1]
q_a[2] <= altsyncram_jo04:auto_generated.q_a[2]
q_a[3] <= altsyncram_jo04:auto_generated.q_a[3]
q_a[4] <= altsyncram_jo04:auto_generated.q_a[4]
q_a[5] <= altsyncram_jo04:auto_generated.q_a[5]
q_a[6] <= altsyncram_jo04:auto_generated.q_a[6]
q_a[7] <= altsyncram_jo04:auto_generated.q_a[7]
q_a[8] <= altsyncram_jo04:auto_generated.q_a[8]
q_a[9] <= altsyncram_jo04:auto_generated.q_a[9]
q_a[10] <= altsyncram_jo04:auto_generated.q_a[10]
q_a[11] <= altsyncram_jo04:auto_generated.q_a[11]
q_a[12] <= altsyncram_jo04:auto_generated.q_a[12]
q_a[13] <= altsyncram_jo04:auto_generated.q_a[13]
q_a[14] <= altsyncram_jo04:auto_generated.q_a[14]
q_a[15] <= altsyncram_jo04:auto_generated.q_a[15]
q_a[16] <= altsyncram_jo04:auto_generated.q_a[16]
q_a[17] <= altsyncram_jo04:auto_generated.q_a[17]
q_a[18] <= altsyncram_jo04:auto_generated.q_a[18]
q_a[19] <= altsyncram_jo04:auto_generated.q_a[19]
q_a[20] <= altsyncram_jo04:auto_generated.q_a[20]
q_a[21] <= altsyncram_jo04:auto_generated.q_a[21]
q_a[22] <= altsyncram_jo04:auto_generated.q_a[22]
q_a[23] <= altsyncram_jo04:auto_generated.q_a[23]
q_a[24] <= altsyncram_jo04:auto_generated.q_a[24]
q_a[25] <= altsyncram_jo04:auto_generated.q_a[25]
q_a[26] <= altsyncram_jo04:auto_generated.q_a[26]
q_a[27] <= altsyncram_jo04:auto_generated.q_a[27]
q_a[28] <= altsyncram_jo04:auto_generated.q_a[28]
q_a[29] <= altsyncram_jo04:auto_generated.q_a[29]
q_a[30] <= altsyncram_jo04:auto_generated.q_a[30]
q_a[31] <= altsyncram_jo04:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_jo04:auto_generated
address_a[0] => altsyncram_jju2:altsyncram1.address_a[0]
address_a[1] => altsyncram_jju2:altsyncram1.address_a[1]
address_a[2] => altsyncram_jju2:altsyncram1.address_a[2]
address_a[3] => altsyncram_jju2:altsyncram1.address_a[3]
address_a[4] => altsyncram_jju2:altsyncram1.address_a[4]
address_a[5] => altsyncram_jju2:altsyncram1.address_a[5]
address_a[6] => altsyncram_jju2:altsyncram1.address_a[6]
address_a[7] => altsyncram_jju2:altsyncram1.address_a[7]
address_a[8] => altsyncram_jju2:altsyncram1.address_a[8]
address_a[9] => altsyncram_jju2:altsyncram1.address_a[9]
byteena_a[0] => altsyncram_jju2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_jju2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_jju2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_jju2:altsyncram1.byteena_a[3]
clock0 => altsyncram_jju2:altsyncram1.clock0
data_a[0] => altsyncram_jju2:altsyncram1.data_a[0]
data_a[1] => altsyncram_jju2:altsyncram1.data_a[1]
data_a[2] => altsyncram_jju2:altsyncram1.data_a[2]
data_a[3] => altsyncram_jju2:altsyncram1.data_a[3]
data_a[4] => altsyncram_jju2:altsyncram1.data_a[4]
data_a[5] => altsyncram_jju2:altsyncram1.data_a[5]
data_a[6] => altsyncram_jju2:altsyncram1.data_a[6]
data_a[7] => altsyncram_jju2:altsyncram1.data_a[7]
data_a[8] => altsyncram_jju2:altsyncram1.data_a[8]
data_a[9] => altsyncram_jju2:altsyncram1.data_a[9]
data_a[10] => altsyncram_jju2:altsyncram1.data_a[10]
data_a[11] => altsyncram_jju2:altsyncram1.data_a[11]
data_a[12] => altsyncram_jju2:altsyncram1.data_a[12]
data_a[13] => altsyncram_jju2:altsyncram1.data_a[13]
data_a[14] => altsyncram_jju2:altsyncram1.data_a[14]
data_a[15] => altsyncram_jju2:altsyncram1.data_a[15]
data_a[16] => altsyncram_jju2:altsyncram1.data_a[16]
data_a[17] => altsyncram_jju2:altsyncram1.data_a[17]
data_a[18] => altsyncram_jju2:altsyncram1.data_a[18]
data_a[19] => altsyncram_jju2:altsyncram1.data_a[19]
data_a[20] => altsyncram_jju2:altsyncram1.data_a[20]
data_a[21] => altsyncram_jju2:altsyncram1.data_a[21]
data_a[22] => altsyncram_jju2:altsyncram1.data_a[22]
data_a[23] => altsyncram_jju2:altsyncram1.data_a[23]
data_a[24] => altsyncram_jju2:altsyncram1.data_a[24]
data_a[25] => altsyncram_jju2:altsyncram1.data_a[25]
data_a[26] => altsyncram_jju2:altsyncram1.data_a[26]
data_a[27] => altsyncram_jju2:altsyncram1.data_a[27]
data_a[28] => altsyncram_jju2:altsyncram1.data_a[28]
data_a[29] => altsyncram_jju2:altsyncram1.data_a[29]
data_a[30] => altsyncram_jju2:altsyncram1.data_a[30]
data_a[31] => altsyncram_jju2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_jju2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_jju2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_jju2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_jju2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_jju2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_jju2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_jju2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_jju2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_jju2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_jju2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_jju2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_jju2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_jju2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_jju2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_jju2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_jju2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_jju2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_jju2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_jju2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_jju2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_jju2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_jju2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_jju2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_jju2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_jju2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_jju2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_jju2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_jju2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_jju2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_jju2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_jju2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_jju2:altsyncram1.q_a[31]
wren_a => altsyncram_jju2:altsyncram1.wren_a


|DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_jo04:auto_generated|altsyncram_jju2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_jo04:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_jo04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_jo04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|DE2_115|iram_quartus:iram_quartus_inst|altsyncram:altsyncram_component|altsyncram_jo04:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|dmemory:dmem
rst => state~3.DATAIN
clk => ram_block~42.CLK
clk => ram_block~0.CLK
clk => ram_block~1.CLK
clk => ram_block~2.CLK
clk => ram_block~3.CLK
clk => ram_block~4.CLK
clk => ram_block~5.CLK
clk => ram_block~6.CLK
clk => ram_block~7.CLK
clk => ram_block~8.CLK
clk => ram_block~9.CLK
clk => ram_block~10.CLK
clk => ram_block~11.CLK
clk => ram_block~12.CLK
clk => ram_block~13.CLK
clk => ram_block~14.CLK
clk => ram_block~15.CLK
clk => ram_block~16.CLK
clk => ram_block~17.CLK
clk => ram_block~18.CLK
clk => ram_block~19.CLK
clk => ram_block~20.CLK
clk => ram_block~21.CLK
clk => ram_block~22.CLK
clk => ram_block~23.CLK
clk => ram_block~24.CLK
clk => ram_block~25.CLK
clk => ram_block~26.CLK
clk => ram_block~27.CLK
clk => ram_block~28.CLK
clk => ram_block~29.CLK
clk => ram_block~30.CLK
clk => ram_block~31.CLK
clk => ram_block~32.CLK
clk => ram_block~33.CLK
clk => ram_block~34.CLK
clk => ram_block~35.CLK
clk => ram_block~36.CLK
clk => ram_block~37.CLK
clk => ram_block~38.CLK
clk => ram_block~39.CLK
clk => ram_block~40.CLK
clk => ram_block~41.CLK
clk => read_address_reg[0].CLK
clk => read_address_reg[1].CLK
clk => read_address_reg[2].CLK
clk => read_address_reg[3].CLK
clk => read_address_reg[4].CLK
clk => read_address_reg[5].CLK
clk => read_address_reg[6].CLK
clk => read_address_reg[7].CLK
clk => read_address_reg[8].CLK
clk => read_address_reg[9].CLK
clk => state~1.DATAIN
clk => ram_block.CLK0
data[0] => Selector7.IN3
data[0] => Selector15.IN3
data[0] => Selector23.IN3
data[0] => fsm_data[0].DATAB
data[1] => Selector6.IN3
data[1] => Selector14.IN3
data[1] => Selector22.IN3
data[1] => fsm_data[1].DATAB
data[2] => Selector5.IN3
data[2] => Selector13.IN3
data[2] => Selector21.IN3
data[2] => fsm_data[2].DATAB
data[3] => Selector4.IN3
data[3] => Selector12.IN3
data[3] => Selector20.IN3
data[3] => fsm_data[3].DATAB
data[4] => Selector3.IN3
data[4] => Selector11.IN3
data[4] => Selector19.IN3
data[4] => fsm_data[4].DATAB
data[5] => Selector2.IN3
data[5] => Selector10.IN3
data[5] => Selector18.IN3
data[5] => fsm_data[5].DATAB
data[6] => Selector1.IN3
data[6] => Selector9.IN3
data[6] => Selector17.IN3
data[6] => fsm_data[6].DATAB
data[7] => Selector0.IN3
data[7] => Selector8.IN3
data[7] => Selector16.IN3
data[7] => fsm_data[7].DATAB
data[8] => Selector23.IN2
data[9] => Selector22.IN2
data[10] => Selector21.IN2
data[11] => Selector20.IN2
data[12] => Selector19.IN2
data[13] => Selector18.IN2
data[14] => Selector17.IN2
data[15] => Selector16.IN2
data[16] => Selector15.IN2
data[17] => Selector14.IN2
data[18] => Selector13.IN2
data[19] => Selector12.IN2
data[20] => Selector11.IN2
data[21] => Selector10.IN2
data[22] => Selector9.IN2
data[23] => Selector8.IN2
data[24] => Selector7.IN2
data[25] => Selector6.IN2
data[26] => Selector5.IN2
data[27] => Selector4.IN2
data[28] => Selector3.IN2
data[29] => Selector2.IN2
data[30] => Selector1.IN2
data[31] => Selector0.IN2
address[0] => ram_block~9.DATAIN
address[0] => read_address_reg[0].DATAIN
address[0] => ram_block.WADDR
address[1] => ram_block~8.DATAIN
address[1] => read_address_reg[1].DATAIN
address[1] => ram_block.WADDR1
address[2] => ram_block~7.DATAIN
address[2] => read_address_reg[2].DATAIN
address[2] => ram_block.WADDR2
address[3] => ram_block~6.DATAIN
address[3] => read_address_reg[3].DATAIN
address[3] => ram_block.WADDR3
address[4] => ram_block~5.DATAIN
address[4] => read_address_reg[4].DATAIN
address[4] => ram_block.WADDR4
address[5] => ram_block~4.DATAIN
address[5] => read_address_reg[5].DATAIN
address[5] => ram_block.WADDR5
address[6] => ram_block~3.DATAIN
address[6] => read_address_reg[6].DATAIN
address[6] => ram_block.WADDR6
address[7] => ram_block~2.DATAIN
address[7] => read_address_reg[7].DATAIN
address[7] => ram_block.WADDR7
address[8] => ram_block~1.DATAIN
address[8] => read_address_reg[8].DATAIN
address[8] => ram_block.WADDR8
address[9] => ram_block~0.DATAIN
address[9] => read_address_reg[9].DATAIN
address[9] => ram_block.WADDR9
we => fsm.IN0
csel => fsm.IN1
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
csel => q.OUTPUTSELECT
dmask[0] => Mux0.IN8
dmask[0] => Mux1.IN8
dmask[0] => Mux2.IN8
dmask[0] => Mux3.IN8
dmask[0] => Mux4.IN8
dmask[0] => Mux5.IN8
dmask[1] => Mux0.IN7
dmask[1] => Mux1.IN7
dmask[1] => Mux2.IN7
dmask[1] => Mux3.IN7
dmask[1] => Mux4.IN7
dmask[1] => Mux5.IN7
dmask[2] => Mux0.IN6
dmask[2] => Mux1.IN6
dmask[2] => Mux2.IN6
dmask[2] => Mux3.IN6
dmask[2] => Mux4.IN6
dmask[2] => Mux5.IN6
dmask[3] => Mux0.IN5
dmask[3] => Mux1.IN5
dmask[3] => Mux2.IN5
dmask[3] => Mux3.IN5
dmask[3] => Mux4.IN5
dmask[3] => Mux5.IN5
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|core:myRisc
clk => iregister:ins_register.clk
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
clk => pc[16].CLK
clk => pc[17].CLK
clk => pc[18].CLK
clk => pc[19].CLK
clk => pc[20].CLK
clk => pc[21].CLK
clk => pc[22].CLK
clk => pc[23].CLK
clk => pc[24].CLK
clk => pc[25].CLK
clk => pc[26].CLK
clk => pc[27].CLK
clk => pc[28].CLK
clk => pc[29].CLK
clk => pc[30].CLK
clk => pc[31].CLK
clk => register_file:registers.clk
clk => decoder:decoder0.clk
rst => iregister:ins_register.rst
rst => pc[0].ACLR
rst => pc[1].ACLR
rst => pc[2].ACLR
rst => pc[3].ACLR
rst => pc[4].ACLR
rst => pc[5].ACLR
rst => pc[6].ACLR
rst => pc[7].ACLR
rst => pc[8].ACLR
rst => pc[9].ACLR
rst => pc[10].ACLR
rst => pc[11].ACLR
rst => pc[12].ACLR
rst => pc[13].ACLR
rst => pc[14].ACLR
rst => pc[15].ACLR
rst => pc[16].ACLR
rst => pc[17].ACLR
rst => pc[18].ACLR
rst => pc[19].ACLR
rst => pc[20].ACLR
rst => pc[21].ACLR
rst => pc[22].ACLR
rst => pc[23].ACLR
rst => pc[24].ACLR
rst => pc[25].ACLR
rst => pc[26].ACLR
rst => pc[27].ACLR
rst => pc[28].ACLR
rst => pc[29].ACLR
rst => pc[30].ACLR
rst => pc[31].ACLR
rst => register_file:registers.rst
rst => decoder:decoder0.rst
iaddress[0] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
iaddress[1] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
iaddress[2] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
iaddress[3] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
iaddress[4] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
iaddress[5] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
iaddress[6] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
iaddress[7] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
iaddress[8] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
iaddress[9] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
idata[0] => iregister:ins_register.data[0]
idata[1] => iregister:ins_register.data[1]
idata[2] => iregister:ins_register.data[2]
idata[3] => iregister:ins_register.data[3]
idata[4] => iregister:ins_register.data[4]
idata[5] => iregister:ins_register.data[5]
idata[6] => iregister:ins_register.data[6]
idata[7] => iregister:ins_register.data[7]
idata[8] => iregister:ins_register.data[8]
idata[9] => iregister:ins_register.data[9]
idata[10] => iregister:ins_register.data[10]
idata[11] => iregister:ins_register.data[11]
idata[12] => iregister:ins_register.data[12]
idata[13] => iregister:ins_register.data[13]
idata[14] => iregister:ins_register.data[14]
idata[15] => iregister:ins_register.data[15]
idata[16] => iregister:ins_register.data[16]
idata[17] => iregister:ins_register.data[17]
idata[18] => iregister:ins_register.data[18]
idata[19] => iregister:ins_register.data[19]
idata[20] => iregister:ins_register.data[20]
idata[21] => iregister:ins_register.data[21]
idata[22] => iregister:ins_register.data[22]
idata[23] => iregister:ins_register.data[23]
idata[24] => iregister:ins_register.data[24]
idata[25] => iregister:ins_register.data[25]
idata[26] => iregister:ins_register.data[26]
idata[27] => iregister:ins_register.data[27]
idata[28] => iregister:ins_register.data[28]
idata[29] => iregister:ins_register.data[29]
idata[30] => iregister:ins_register.data[30]
idata[31] => iregister:ins_register.data[31]
daddress[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[11] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[12] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[13] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[14] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[15] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[16] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[17] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[18] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[19] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[20] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[21] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[22] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[23] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[24] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[25] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[26] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[27] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[28] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[29] <= addr.DB_MAX_OUTPUT_PORT_TYPE
daddress[30] <= <GND>
ddata_r[0] => Mux64.IN0
ddata_r[1] => Mux63.IN0
ddata_r[2] => Mux62.IN0
ddata_r[3] => Mux61.IN0
ddata_r[4] => Mux60.IN0
ddata_r[5] => Mux59.IN0
ddata_r[6] => Mux58.IN0
ddata_r[7] => Mux57.IN0
ddata_r[8] => Mux56.IN0
ddata_r[9] => Mux55.IN0
ddata_r[10] => Mux54.IN0
ddata_r[11] => Mux53.IN0
ddata_r[12] => Mux52.IN0
ddata_r[13] => Mux51.IN0
ddata_r[14] => Mux50.IN0
ddata_r[15] => Mux49.IN0
ddata_r[16] => Mux48.IN0
ddata_r[17] => Mux47.IN0
ddata_r[18] => Mux46.IN0
ddata_r[19] => Mux45.IN0
ddata_r[20] => Mux44.IN0
ddata_r[21] => Mux43.IN0
ddata_r[22] => Mux42.IN0
ddata_r[23] => Mux41.IN0
ddata_r[24] => Mux40.IN0
ddata_r[25] => Mux39.IN0
ddata_r[26] => Mux38.IN0
ddata_r[27] => Mux37.IN0
ddata_r[28] => Mux36.IN0
ddata_r[29] => Mux35.IN0
ddata_r[30] => Mux34.IN0
ddata_r[31] => Mux33.IN0
ddata_w[0] <= register_file:registers.r2_data[0]
ddata_w[1] <= register_file:registers.r2_data[1]
ddata_w[2] <= register_file:registers.r2_data[2]
ddata_w[3] <= register_file:registers.r2_data[3]
ddata_w[4] <= register_file:registers.r2_data[4]
ddata_w[5] <= register_file:registers.r2_data[5]
ddata_w[6] <= register_file:registers.r2_data[6]
ddata_w[7] <= register_file:registers.r2_data[7]
ddata_w[8] <= register_file:registers.r2_data[8]
ddata_w[9] <= register_file:registers.r2_data[9]
ddata_w[10] <= register_file:registers.r2_data[10]
ddata_w[11] <= register_file:registers.r2_data[11]
ddata_w[12] <= register_file:registers.r2_data[12]
ddata_w[13] <= register_file:registers.r2_data[13]
ddata_w[14] <= register_file:registers.r2_data[14]
ddata_w[15] <= register_file:registers.r2_data[15]
ddata_w[16] <= register_file:registers.r2_data[16]
ddata_w[17] <= register_file:registers.r2_data[17]
ddata_w[18] <= register_file:registers.r2_data[18]
ddata_w[19] <= register_file:registers.r2_data[19]
ddata_w[20] <= register_file:registers.r2_data[20]
ddata_w[21] <= register_file:registers.r2_data[21]
ddata_w[22] <= register_file:registers.r2_data[22]
ddata_w[23] <= register_file:registers.r2_data[23]
ddata_w[24] <= register_file:registers.r2_data[24]
ddata_w[25] <= register_file:registers.r2_data[25]
ddata_w[26] <= register_file:registers.r2_data[26]
ddata_w[27] <= register_file:registers.r2_data[27]
ddata_w[28] <= register_file:registers.r2_data[28]
ddata_w[29] <= register_file:registers.r2_data[29]
ddata_w[30] <= register_file:registers.r2_data[30]
ddata_w[31] <= register_file:registers.r2_data[31]
d_we <= decoder:decoder0.dmemory.write
d_rd <= decoder:decoder0.dmemory.read
dcsel[0] <= addr.DB_MAX_OUTPUT_PORT_TYPE
dcsel[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
dmask[0] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
dmask[1] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
dmask[2] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
dmask[3] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
state.error <= decoder:decoder0.cpu_state.error
state.halted <= decoder:decoder0.cpu_state.halted


|DE2_115|core:myRisc|iregister:ins_register
clk => imm_j[0]~reg0.CLK
clk => imm_j[1]~reg0.CLK
clk => imm_j[2]~reg0.CLK
clk => imm_j[3]~reg0.CLK
clk => imm_j[4]~reg0.CLK
clk => imm_j[5]~reg0.CLK
clk => imm_j[6]~reg0.CLK
clk => imm_j[7]~reg0.CLK
clk => imm_j[8]~reg0.CLK
clk => imm_j[9]~reg0.CLK
clk => imm_j[10]~reg0.CLK
clk => imm_j[11]~reg0.CLK
clk => imm_j[12]~reg0.CLK
clk => imm_j[13]~reg0.CLK
clk => imm_j[14]~reg0.CLK
clk => imm_j[15]~reg0.CLK
clk => imm_j[16]~reg0.CLK
clk => imm_j[17]~reg0.CLK
clk => imm_j[18]~reg0.CLK
clk => imm_j[19]~reg0.CLK
clk => imm_j[20]~reg0.CLK
clk => imm_j[21]~reg0.CLK
clk => imm_j[22]~reg0.CLK
clk => imm_j[23]~reg0.CLK
clk => imm_j[24]~reg0.CLK
clk => imm_j[25]~reg0.CLK
clk => imm_j[26]~reg0.CLK
clk => imm_j[27]~reg0.CLK
clk => imm_j[28]~reg0.CLK
clk => imm_j[29]~reg0.CLK
clk => imm_j[30]~reg0.CLK
clk => imm_j[31]~reg0.CLK
clk => imm_u[0]~reg0.CLK
clk => imm_u[1]~reg0.CLK
clk => imm_u[2]~reg0.CLK
clk => imm_u[3]~reg0.CLK
clk => imm_u[4]~reg0.CLK
clk => imm_u[5]~reg0.CLK
clk => imm_u[6]~reg0.CLK
clk => imm_u[7]~reg0.CLK
clk => imm_u[8]~reg0.CLK
clk => imm_u[9]~reg0.CLK
clk => imm_u[10]~reg0.CLK
clk => imm_u[11]~reg0.CLK
clk => imm_u[12]~reg0.CLK
clk => imm_u[13]~reg0.CLK
clk => imm_u[14]~reg0.CLK
clk => imm_u[15]~reg0.CLK
clk => imm_u[16]~reg0.CLK
clk => imm_u[17]~reg0.CLK
clk => imm_u[18]~reg0.CLK
clk => imm_u[19]~reg0.CLK
clk => imm_u[20]~reg0.CLK
clk => imm_u[21]~reg0.CLK
clk => imm_u[22]~reg0.CLK
clk => imm_u[23]~reg0.CLK
clk => imm_u[24]~reg0.CLK
clk => imm_u[25]~reg0.CLK
clk => imm_u[26]~reg0.CLK
clk => imm_u[27]~reg0.CLK
clk => imm_u[28]~reg0.CLK
clk => imm_u[29]~reg0.CLK
clk => imm_u[30]~reg0.CLK
clk => imm_u[31]~reg0.CLK
clk => imm_b[0]~reg0.CLK
clk => imm_b[1]~reg0.CLK
clk => imm_b[2]~reg0.CLK
clk => imm_b[3]~reg0.CLK
clk => imm_b[4]~reg0.CLK
clk => imm_b[5]~reg0.CLK
clk => imm_b[6]~reg0.CLK
clk => imm_b[7]~reg0.CLK
clk => imm_b[8]~reg0.CLK
clk => imm_b[9]~reg0.CLK
clk => imm_b[10]~reg0.CLK
clk => imm_b[11]~reg0.CLK
clk => imm_b[12]~reg0.CLK
clk => imm_b[13]~reg0.CLK
clk => imm_b[14]~reg0.CLK
clk => imm_b[15]~reg0.CLK
clk => imm_b[16]~reg0.CLK
clk => imm_b[17]~reg0.CLK
clk => imm_b[18]~reg0.CLK
clk => imm_b[19]~reg0.CLK
clk => imm_b[20]~reg0.CLK
clk => imm_b[21]~reg0.CLK
clk => imm_b[22]~reg0.CLK
clk => imm_b[23]~reg0.CLK
clk => imm_b[24]~reg0.CLK
clk => imm_b[25]~reg0.CLK
clk => imm_b[26]~reg0.CLK
clk => imm_b[27]~reg0.CLK
clk => imm_b[28]~reg0.CLK
clk => imm_b[29]~reg0.CLK
clk => imm_b[30]~reg0.CLK
clk => imm_b[31]~reg0.CLK
clk => imm_s[0]~reg0.CLK
clk => imm_s[1]~reg0.CLK
clk => imm_s[2]~reg0.CLK
clk => imm_s[3]~reg0.CLK
clk => imm_s[4]~reg0.CLK
clk => imm_s[5]~reg0.CLK
clk => imm_s[6]~reg0.CLK
clk => imm_s[7]~reg0.CLK
clk => imm_s[8]~reg0.CLK
clk => imm_s[9]~reg0.CLK
clk => imm_s[10]~reg0.CLK
clk => imm_s[11]~reg0.CLK
clk => imm_s[12]~reg0.CLK
clk => imm_s[13]~reg0.CLK
clk => imm_s[14]~reg0.CLK
clk => imm_s[15]~reg0.CLK
clk => imm_s[16]~reg0.CLK
clk => imm_s[17]~reg0.CLK
clk => imm_s[18]~reg0.CLK
clk => imm_s[19]~reg0.CLK
clk => imm_s[20]~reg0.CLK
clk => imm_s[21]~reg0.CLK
clk => imm_s[22]~reg0.CLK
clk => imm_s[23]~reg0.CLK
clk => imm_s[24]~reg0.CLK
clk => imm_s[25]~reg0.CLK
clk => imm_s[26]~reg0.CLK
clk => imm_s[27]~reg0.CLK
clk => imm_s[28]~reg0.CLK
clk => imm_s[29]~reg0.CLK
clk => imm_s[30]~reg0.CLK
clk => imm_s[31]~reg0.CLK
clk => imm_i[0]~reg0.CLK
clk => imm_i[1]~reg0.CLK
clk => imm_i[2]~reg0.CLK
clk => imm_i[3]~reg0.CLK
clk => imm_i[4]~reg0.CLK
clk => imm_i[5]~reg0.CLK
clk => imm_i[6]~reg0.CLK
clk => imm_i[7]~reg0.CLK
clk => imm_i[8]~reg0.CLK
clk => imm_i[9]~reg0.CLK
clk => imm_i[10]~reg0.CLK
clk => imm_i[11]~reg0.CLK
clk => imm_i[12]~reg0.CLK
clk => imm_i[13]~reg0.CLK
clk => imm_i[14]~reg0.CLK
clk => imm_i[15]~reg0.CLK
clk => imm_i[16]~reg0.CLK
clk => imm_i[17]~reg0.CLK
clk => imm_i[18]~reg0.CLK
clk => imm_i[19]~reg0.CLK
clk => imm_i[20]~reg0.CLK
clk => imm_i[21]~reg0.CLK
clk => imm_i[22]~reg0.CLK
clk => imm_i[23]~reg0.CLK
clk => imm_i[24]~reg0.CLK
clk => imm_i[25]~reg0.CLK
clk => imm_i[26]~reg0.CLK
clk => imm_i[27]~reg0.CLK
clk => imm_i[28]~reg0.CLK
clk => imm_i[29]~reg0.CLK
clk => imm_i[30]~reg0.CLK
clk => imm_i[31]~reg0.CLK
clk => rs2[0]~reg0.CLK
clk => rs2[1]~reg0.CLK
clk => rs2[2]~reg0.CLK
clk => rs2[3]~reg0.CLK
clk => rs2[4]~reg0.CLK
clk => rs1[0]~reg0.CLK
clk => rs1[1]~reg0.CLK
clk => rs1[2]~reg0.CLK
clk => rs1[3]~reg0.CLK
clk => rs1[4]~reg0.CLK
clk => rd[0]~reg0.CLK
clk => rd[1]~reg0.CLK
clk => rd[2]~reg0.CLK
clk => rd[3]~reg0.CLK
clk => rd[4]~reg0.CLK
clk => opcodes.funct7[0]~reg0.CLK
clk => opcodes.funct7[1]~reg0.CLK
clk => opcodes.funct7[2]~reg0.CLK
clk => opcodes.funct7[3]~reg0.CLK
clk => opcodes.funct7[4]~reg0.CLK
clk => opcodes.funct7[5]~reg0.CLK
clk => opcodes.funct7[6]~reg0.CLK
clk => opcodes.funct3[0]~reg0.CLK
clk => opcodes.funct3[1]~reg0.CLK
clk => opcodes.funct3[2]~reg0.CLK
clk => opcodes.opcode[0]~reg0.CLK
clk => opcodes.opcode[1]~reg0.CLK
clk => opcodes.opcode[2]~reg0.CLK
clk => opcodes.opcode[3]~reg0.CLK
clk => opcodes.opcode[4]~reg0.CLK
clk => opcodes.opcode[5]~reg0.CLK
clk => opcodes.opcode[6]~reg0.CLK
rst => imm_j[0]~reg0.ACLR
rst => imm_j[1]~reg0.ACLR
rst => imm_j[2]~reg0.ACLR
rst => imm_j[3]~reg0.ACLR
rst => imm_j[4]~reg0.ACLR
rst => imm_j[5]~reg0.ACLR
rst => imm_j[6]~reg0.ACLR
rst => imm_j[7]~reg0.ACLR
rst => imm_j[8]~reg0.ACLR
rst => imm_j[9]~reg0.ACLR
rst => imm_j[10]~reg0.ACLR
rst => imm_j[11]~reg0.ACLR
rst => imm_j[12]~reg0.ACLR
rst => imm_j[13]~reg0.ACLR
rst => imm_j[14]~reg0.ACLR
rst => imm_j[15]~reg0.ACLR
rst => imm_j[16]~reg0.ACLR
rst => imm_j[17]~reg0.ACLR
rst => imm_j[18]~reg0.ACLR
rst => imm_j[19]~reg0.ACLR
rst => imm_j[20]~reg0.ACLR
rst => imm_j[21]~reg0.ACLR
rst => imm_j[22]~reg0.ACLR
rst => imm_j[23]~reg0.ACLR
rst => imm_j[24]~reg0.ACLR
rst => imm_j[25]~reg0.ACLR
rst => imm_j[26]~reg0.ACLR
rst => imm_j[27]~reg0.ACLR
rst => imm_j[28]~reg0.ACLR
rst => imm_j[29]~reg0.ACLR
rst => imm_j[30]~reg0.ACLR
rst => imm_j[31]~reg0.ACLR
rst => imm_u[0]~reg0.ACLR
rst => imm_u[1]~reg0.ACLR
rst => imm_u[2]~reg0.ACLR
rst => imm_u[3]~reg0.ACLR
rst => imm_u[4]~reg0.ACLR
rst => imm_u[5]~reg0.ACLR
rst => imm_u[6]~reg0.ACLR
rst => imm_u[7]~reg0.ACLR
rst => imm_u[8]~reg0.ACLR
rst => imm_u[9]~reg0.ACLR
rst => imm_u[10]~reg0.ACLR
rst => imm_u[11]~reg0.ACLR
rst => imm_u[12]~reg0.ACLR
rst => imm_u[13]~reg0.ACLR
rst => imm_u[14]~reg0.ACLR
rst => imm_u[15]~reg0.ACLR
rst => imm_u[16]~reg0.ACLR
rst => imm_u[17]~reg0.ACLR
rst => imm_u[18]~reg0.ACLR
rst => imm_u[19]~reg0.ACLR
rst => imm_u[20]~reg0.ACLR
rst => imm_u[21]~reg0.ACLR
rst => imm_u[22]~reg0.ACLR
rst => imm_u[23]~reg0.ACLR
rst => imm_u[24]~reg0.ACLR
rst => imm_u[25]~reg0.ACLR
rst => imm_u[26]~reg0.ACLR
rst => imm_u[27]~reg0.ACLR
rst => imm_u[28]~reg0.ACLR
rst => imm_u[29]~reg0.ACLR
rst => imm_u[30]~reg0.ACLR
rst => imm_u[31]~reg0.ACLR
rst => imm_b[0]~reg0.ACLR
rst => imm_b[1]~reg0.ACLR
rst => imm_b[2]~reg0.ACLR
rst => imm_b[3]~reg0.ACLR
rst => imm_b[4]~reg0.ACLR
rst => imm_b[5]~reg0.ACLR
rst => imm_b[6]~reg0.ACLR
rst => imm_b[7]~reg0.ACLR
rst => imm_b[8]~reg0.ACLR
rst => imm_b[9]~reg0.ACLR
rst => imm_b[10]~reg0.ACLR
rst => imm_b[11]~reg0.ACLR
rst => imm_b[12]~reg0.ACLR
rst => imm_b[13]~reg0.ACLR
rst => imm_b[14]~reg0.ACLR
rst => imm_b[15]~reg0.ACLR
rst => imm_b[16]~reg0.ACLR
rst => imm_b[17]~reg0.ACLR
rst => imm_b[18]~reg0.ACLR
rst => imm_b[19]~reg0.ACLR
rst => imm_b[20]~reg0.ACLR
rst => imm_b[21]~reg0.ACLR
rst => imm_b[22]~reg0.ACLR
rst => imm_b[23]~reg0.ACLR
rst => imm_b[24]~reg0.ACLR
rst => imm_b[25]~reg0.ACLR
rst => imm_b[26]~reg0.ACLR
rst => imm_b[27]~reg0.ACLR
rst => imm_b[28]~reg0.ACLR
rst => imm_b[29]~reg0.ACLR
rst => imm_b[30]~reg0.ACLR
rst => imm_b[31]~reg0.ACLR
rst => imm_s[0]~reg0.ACLR
rst => imm_s[1]~reg0.ACLR
rst => imm_s[2]~reg0.ACLR
rst => imm_s[3]~reg0.ACLR
rst => imm_s[4]~reg0.ACLR
rst => imm_s[5]~reg0.ACLR
rst => imm_s[6]~reg0.ACLR
rst => imm_s[7]~reg0.ACLR
rst => imm_s[8]~reg0.ACLR
rst => imm_s[9]~reg0.ACLR
rst => imm_s[10]~reg0.ACLR
rst => imm_s[11]~reg0.ACLR
rst => imm_s[12]~reg0.ACLR
rst => imm_s[13]~reg0.ACLR
rst => imm_s[14]~reg0.ACLR
rst => imm_s[15]~reg0.ACLR
rst => imm_s[16]~reg0.ACLR
rst => imm_s[17]~reg0.ACLR
rst => imm_s[18]~reg0.ACLR
rst => imm_s[19]~reg0.ACLR
rst => imm_s[20]~reg0.ACLR
rst => imm_s[21]~reg0.ACLR
rst => imm_s[22]~reg0.ACLR
rst => imm_s[23]~reg0.ACLR
rst => imm_s[24]~reg0.ACLR
rst => imm_s[25]~reg0.ACLR
rst => imm_s[26]~reg0.ACLR
rst => imm_s[27]~reg0.ACLR
rst => imm_s[28]~reg0.ACLR
rst => imm_s[29]~reg0.ACLR
rst => imm_s[30]~reg0.ACLR
rst => imm_s[31]~reg0.ACLR
rst => imm_i[0]~reg0.ACLR
rst => imm_i[1]~reg0.ACLR
rst => imm_i[2]~reg0.ACLR
rst => imm_i[3]~reg0.ACLR
rst => imm_i[4]~reg0.ACLR
rst => imm_i[5]~reg0.ACLR
rst => imm_i[6]~reg0.ACLR
rst => imm_i[7]~reg0.ACLR
rst => imm_i[8]~reg0.ACLR
rst => imm_i[9]~reg0.ACLR
rst => imm_i[10]~reg0.ACLR
rst => imm_i[11]~reg0.ACLR
rst => imm_i[12]~reg0.ACLR
rst => imm_i[13]~reg0.ACLR
rst => imm_i[14]~reg0.ACLR
rst => imm_i[15]~reg0.ACLR
rst => imm_i[16]~reg0.ACLR
rst => imm_i[17]~reg0.ACLR
rst => imm_i[18]~reg0.ACLR
rst => imm_i[19]~reg0.ACLR
rst => imm_i[20]~reg0.ACLR
rst => imm_i[21]~reg0.ACLR
rst => imm_i[22]~reg0.ACLR
rst => imm_i[23]~reg0.ACLR
rst => imm_i[24]~reg0.ACLR
rst => imm_i[25]~reg0.ACLR
rst => imm_i[26]~reg0.ACLR
rst => imm_i[27]~reg0.ACLR
rst => imm_i[28]~reg0.ACLR
rst => imm_i[29]~reg0.ACLR
rst => imm_i[30]~reg0.ACLR
rst => imm_i[31]~reg0.ACLR
rst => rs2[0]~reg0.ACLR
rst => rs2[1]~reg0.ACLR
rst => rs2[2]~reg0.ACLR
rst => rs2[3]~reg0.ACLR
rst => rs2[4]~reg0.ACLR
rst => rs1[0]~reg0.ACLR
rst => rs1[1]~reg0.ACLR
rst => rs1[2]~reg0.ACLR
rst => rs1[3]~reg0.ACLR
rst => rs1[4]~reg0.ACLR
rst => rd[0]~reg0.ACLR
rst => rd[1]~reg0.ACLR
rst => rd[2]~reg0.ACLR
rst => rd[3]~reg0.ACLR
rst => rd[4]~reg0.ACLR
rst => opcodes.funct7[0]~reg0.ACLR
rst => opcodes.funct7[1]~reg0.ACLR
rst => opcodes.funct7[2]~reg0.ACLR
rst => opcodes.funct7[3]~reg0.ACLR
rst => opcodes.funct7[4]~reg0.ACLR
rst => opcodes.funct7[5]~reg0.ACLR
rst => opcodes.funct7[6]~reg0.ACLR
rst => opcodes.funct3[0]~reg0.ACLR
rst => opcodes.funct3[1]~reg0.ACLR
rst => opcodes.funct3[2]~reg0.ACLR
rst => opcodes.opcode[0]~reg0.ACLR
rst => opcodes.opcode[1]~reg0.ACLR
rst => opcodes.opcode[2]~reg0.ACLR
rst => opcodes.opcode[3]~reg0.ACLR
rst => opcodes.opcode[4]~reg0.ACLR
rst => opcodes.opcode[5]~reg0.ACLR
rst => opcodes.opcode[6]~reg0.ACLR
data[0] => opcodes.opcode[0]~reg0.DATAIN
data[1] => opcodes.opcode[1]~reg0.DATAIN
data[2] => opcodes.opcode[2]~reg0.DATAIN
data[3] => opcodes.opcode[3]~reg0.DATAIN
data[4] => opcodes.opcode[4]~reg0.DATAIN
data[5] => opcodes.opcode[5]~reg0.DATAIN
data[6] => opcodes.opcode[6]~reg0.DATAIN
data[7] => imm_b[11]~reg0.DATAIN
data[7] => imm_s[0]~reg0.DATAIN
data[7] => rd[0]~reg0.DATAIN
data[8] => imm_b[1]~reg0.DATAIN
data[8] => imm_s[1]~reg0.DATAIN
data[8] => rd[1]~reg0.DATAIN
data[9] => imm_b[2]~reg0.DATAIN
data[9] => imm_s[2]~reg0.DATAIN
data[9] => rd[2]~reg0.DATAIN
data[10] => imm_b[3]~reg0.DATAIN
data[10] => imm_s[3]~reg0.DATAIN
data[10] => rd[3]~reg0.DATAIN
data[11] => imm_b[4]~reg0.DATAIN
data[11] => imm_s[4]~reg0.DATAIN
data[11] => rd[4]~reg0.DATAIN
data[12] => imm_j[12]~reg0.DATAIN
data[12] => imm_u[12]~reg0.DATAIN
data[12] => opcodes.funct3[0]~reg0.DATAIN
data[13] => imm_j[13]~reg0.DATAIN
data[13] => imm_u[13]~reg0.DATAIN
data[13] => opcodes.funct3[1]~reg0.DATAIN
data[14] => imm_j[14]~reg0.DATAIN
data[14] => imm_u[14]~reg0.DATAIN
data[14] => opcodes.funct3[2]~reg0.DATAIN
data[15] => imm_j[15]~reg0.DATAIN
data[15] => imm_u[15]~reg0.DATAIN
data[15] => rs1[0]~reg0.DATAIN
data[16] => imm_j[16]~reg0.DATAIN
data[16] => imm_u[16]~reg0.DATAIN
data[16] => rs1[1]~reg0.DATAIN
data[17] => imm_j[17]~reg0.DATAIN
data[17] => imm_u[17]~reg0.DATAIN
data[17] => rs1[2]~reg0.DATAIN
data[18] => imm_j[18]~reg0.DATAIN
data[18] => imm_u[18]~reg0.DATAIN
data[18] => rs1[3]~reg0.DATAIN
data[19] => imm_j[19]~reg0.DATAIN
data[19] => imm_u[19]~reg0.DATAIN
data[19] => rs1[4]~reg0.DATAIN
data[20] => imm_j[11]~reg0.DATAIN
data[20] => imm_u[20]~reg0.DATAIN
data[20] => imm_i[0]~reg0.DATAIN
data[20] => rs2[0]~reg0.DATAIN
data[21] => imm_j[1]~reg0.DATAIN
data[21] => imm_u[21]~reg0.DATAIN
data[21] => imm_i[1]~reg0.DATAIN
data[21] => rs2[1]~reg0.DATAIN
data[22] => imm_j[2]~reg0.DATAIN
data[22] => imm_u[22]~reg0.DATAIN
data[22] => imm_i[2]~reg0.DATAIN
data[22] => rs2[2]~reg0.DATAIN
data[23] => imm_j[3]~reg0.DATAIN
data[23] => imm_u[23]~reg0.DATAIN
data[23] => imm_i[3]~reg0.DATAIN
data[23] => rs2[3]~reg0.DATAIN
data[24] => imm_j[4]~reg0.DATAIN
data[24] => imm_u[24]~reg0.DATAIN
data[24] => imm_i[4]~reg0.DATAIN
data[24] => rs2[4]~reg0.DATAIN
data[25] => imm_j[5]~reg0.DATAIN
data[25] => imm_u[25]~reg0.DATAIN
data[25] => imm_b[5]~reg0.DATAIN
data[25] => imm_s[5]~reg0.DATAIN
data[25] => imm_i[5]~reg0.DATAIN
data[25] => opcodes.funct7[0]~reg0.DATAIN
data[26] => imm_j[6]~reg0.DATAIN
data[26] => imm_u[26]~reg0.DATAIN
data[26] => imm_b[6]~reg0.DATAIN
data[26] => imm_s[6]~reg0.DATAIN
data[26] => imm_i[6]~reg0.DATAIN
data[26] => opcodes.funct7[1]~reg0.DATAIN
data[27] => imm_j[7]~reg0.DATAIN
data[27] => imm_u[27]~reg0.DATAIN
data[27] => imm_b[7]~reg0.DATAIN
data[27] => imm_s[7]~reg0.DATAIN
data[27] => imm_i[7]~reg0.DATAIN
data[27] => opcodes.funct7[2]~reg0.DATAIN
data[28] => imm_j[8]~reg0.DATAIN
data[28] => imm_u[28]~reg0.DATAIN
data[28] => imm_b[8]~reg0.DATAIN
data[28] => imm_s[8]~reg0.DATAIN
data[28] => imm_i[8]~reg0.DATAIN
data[28] => opcodes.funct7[3]~reg0.DATAIN
data[29] => imm_j[9]~reg0.DATAIN
data[29] => imm_u[29]~reg0.DATAIN
data[29] => imm_b[9]~reg0.DATAIN
data[29] => imm_s[9]~reg0.DATAIN
data[29] => imm_i[9]~reg0.DATAIN
data[29] => opcodes.funct7[4]~reg0.DATAIN
data[30] => imm_j[10]~reg0.DATAIN
data[30] => imm_u[30]~reg0.DATAIN
data[30] => imm_b[10]~reg0.DATAIN
data[30] => imm_s[10]~reg0.DATAIN
data[30] => imm_i[10]~reg0.DATAIN
data[30] => opcodes.funct7[5]~reg0.DATAIN
data[31] => imm_j[20]~reg0.DATAIN
data[31] => imm_j[21]~reg0.DATAIN
data[31] => imm_j[22]~reg0.DATAIN
data[31] => imm_j[23]~reg0.DATAIN
data[31] => imm_j[24]~reg0.DATAIN
data[31] => imm_j[25]~reg0.DATAIN
data[31] => imm_j[26]~reg0.DATAIN
data[31] => imm_j[27]~reg0.DATAIN
data[31] => imm_j[28]~reg0.DATAIN
data[31] => imm_j[29]~reg0.DATAIN
data[31] => imm_j[30]~reg0.DATAIN
data[31] => imm_j[31]~reg0.DATAIN
data[31] => imm_u[31]~reg0.DATAIN
data[31] => imm_b[12]~reg0.DATAIN
data[31] => imm_b[13]~reg0.DATAIN
data[31] => imm_b[14]~reg0.DATAIN
data[31] => imm_b[15]~reg0.DATAIN
data[31] => imm_b[16]~reg0.DATAIN
data[31] => imm_b[17]~reg0.DATAIN
data[31] => imm_b[18]~reg0.DATAIN
data[31] => imm_b[19]~reg0.DATAIN
data[31] => imm_b[20]~reg0.DATAIN
data[31] => imm_b[21]~reg0.DATAIN
data[31] => imm_b[22]~reg0.DATAIN
data[31] => imm_b[23]~reg0.DATAIN
data[31] => imm_b[24]~reg0.DATAIN
data[31] => imm_b[25]~reg0.DATAIN
data[31] => imm_b[26]~reg0.DATAIN
data[31] => imm_b[27]~reg0.DATAIN
data[31] => imm_b[28]~reg0.DATAIN
data[31] => imm_b[29]~reg0.DATAIN
data[31] => imm_b[30]~reg0.DATAIN
data[31] => imm_b[31]~reg0.DATAIN
data[31] => imm_s[11]~reg0.DATAIN
data[31] => imm_s[12]~reg0.DATAIN
data[31] => imm_s[13]~reg0.DATAIN
data[31] => imm_s[14]~reg0.DATAIN
data[31] => imm_s[15]~reg0.DATAIN
data[31] => imm_s[16]~reg0.DATAIN
data[31] => imm_s[17]~reg0.DATAIN
data[31] => imm_s[18]~reg0.DATAIN
data[31] => imm_s[19]~reg0.DATAIN
data[31] => imm_s[20]~reg0.DATAIN
data[31] => imm_s[21]~reg0.DATAIN
data[31] => imm_s[22]~reg0.DATAIN
data[31] => imm_s[23]~reg0.DATAIN
data[31] => imm_s[24]~reg0.DATAIN
data[31] => imm_s[25]~reg0.DATAIN
data[31] => imm_s[26]~reg0.DATAIN
data[31] => imm_s[27]~reg0.DATAIN
data[31] => imm_s[28]~reg0.DATAIN
data[31] => imm_s[29]~reg0.DATAIN
data[31] => imm_s[30]~reg0.DATAIN
data[31] => imm_s[31]~reg0.DATAIN
data[31] => imm_i[11]~reg0.DATAIN
data[31] => imm_i[12]~reg0.DATAIN
data[31] => imm_i[13]~reg0.DATAIN
data[31] => imm_i[14]~reg0.DATAIN
data[31] => imm_i[15]~reg0.DATAIN
data[31] => imm_i[16]~reg0.DATAIN
data[31] => imm_i[17]~reg0.DATAIN
data[31] => imm_i[18]~reg0.DATAIN
data[31] => imm_i[19]~reg0.DATAIN
data[31] => imm_i[20]~reg0.DATAIN
data[31] => imm_i[21]~reg0.DATAIN
data[31] => imm_i[22]~reg0.DATAIN
data[31] => imm_i[23]~reg0.DATAIN
data[31] => imm_i[24]~reg0.DATAIN
data[31] => imm_i[25]~reg0.DATAIN
data[31] => imm_i[26]~reg0.DATAIN
data[31] => imm_i[27]~reg0.DATAIN
data[31] => imm_i[28]~reg0.DATAIN
data[31] => imm_i[29]~reg0.DATAIN
data[31] => imm_i[30]~reg0.DATAIN
data[31] => imm_i[31]~reg0.DATAIN
data[31] => opcodes.funct7[6]~reg0.DATAIN
opcodes.funct7[0] <= opcodes.funct7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[1] <= opcodes.funct7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[2] <= opcodes.funct7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[3] <= opcodes.funct7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[4] <= opcodes.funct7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[5] <= opcodes.funct7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[6] <= opcodes.funct7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct3[0] <= opcodes.funct3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct3[1] <= opcodes.funct3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct3[2] <= opcodes.funct3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[0] <= opcodes.opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[1] <= opcodes.opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[2] <= opcodes.opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[3] <= opcodes.opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[4] <= opcodes.opcode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[5] <= opcodes.opcode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodes.opcode[6] <= opcodes.opcode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1[0] <= rs1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1[1] <= rs1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1[2] <= rs1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1[3] <= rs1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1[4] <= rs1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2[0] <= rs2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2[1] <= rs2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2[2] <= rs2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2[3] <= rs2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2[4] <= rs2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[0] <= imm_i[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[1] <= imm_i[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[2] <= imm_i[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[3] <= imm_i[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[4] <= imm_i[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[5] <= imm_i[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[6] <= imm_i[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[7] <= imm_i[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[8] <= imm_i[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[9] <= imm_i[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[10] <= imm_i[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[11] <= imm_i[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[12] <= imm_i[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[13] <= imm_i[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[14] <= imm_i[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[15] <= imm_i[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[16] <= imm_i[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[17] <= imm_i[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[18] <= imm_i[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[19] <= imm_i[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[20] <= imm_i[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[21] <= imm_i[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[22] <= imm_i[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[23] <= imm_i[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[24] <= imm_i[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[25] <= imm_i[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[26] <= imm_i[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[27] <= imm_i[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[28] <= imm_i[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[29] <= imm_i[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[30] <= imm_i[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_i[31] <= imm_i[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[0] <= imm_s[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[1] <= imm_s[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[2] <= imm_s[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[3] <= imm_s[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[4] <= imm_s[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[5] <= imm_s[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[6] <= imm_s[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[7] <= imm_s[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[8] <= imm_s[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[9] <= imm_s[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[10] <= imm_s[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[11] <= imm_s[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[12] <= imm_s[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[13] <= imm_s[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[14] <= imm_s[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[15] <= imm_s[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[16] <= imm_s[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[17] <= imm_s[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[18] <= imm_s[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[19] <= imm_s[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[20] <= imm_s[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[21] <= imm_s[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[22] <= imm_s[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[23] <= imm_s[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[24] <= imm_s[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[25] <= imm_s[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[26] <= imm_s[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[27] <= imm_s[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[28] <= imm_s[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[29] <= imm_s[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[30] <= imm_s[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_s[31] <= imm_s[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[0] <= imm_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[1] <= imm_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[2] <= imm_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[3] <= imm_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[4] <= imm_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[5] <= imm_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[6] <= imm_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[7] <= imm_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[8] <= imm_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[9] <= imm_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[10] <= imm_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[11] <= imm_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[12] <= imm_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[13] <= imm_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[14] <= imm_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[15] <= imm_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[16] <= imm_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[17] <= imm_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[18] <= imm_b[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[19] <= imm_b[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[20] <= imm_b[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[21] <= imm_b[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[22] <= imm_b[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[23] <= imm_b[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[24] <= imm_b[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[25] <= imm_b[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[26] <= imm_b[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[27] <= imm_b[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[28] <= imm_b[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[29] <= imm_b[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[30] <= imm_b[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_b[31] <= imm_b[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[0] <= imm_u[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[1] <= imm_u[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[2] <= imm_u[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[3] <= imm_u[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[4] <= imm_u[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[5] <= imm_u[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[6] <= imm_u[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[7] <= imm_u[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[8] <= imm_u[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[9] <= imm_u[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[10] <= imm_u[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[11] <= imm_u[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[12] <= imm_u[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[13] <= imm_u[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[14] <= imm_u[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[15] <= imm_u[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[16] <= imm_u[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[17] <= imm_u[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[18] <= imm_u[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[19] <= imm_u[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[20] <= imm_u[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[21] <= imm_u[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[22] <= imm_u[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[23] <= imm_u[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[24] <= imm_u[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[25] <= imm_u[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[26] <= imm_u[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[27] <= imm_u[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[28] <= imm_u[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[29] <= imm_u[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[30] <= imm_u[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_u[31] <= imm_u[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[0] <= imm_j[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[1] <= imm_j[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[2] <= imm_j[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[3] <= imm_j[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[4] <= imm_j[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[5] <= imm_j[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[6] <= imm_j[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[7] <= imm_j[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[8] <= imm_j[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[9] <= imm_j[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[10] <= imm_j[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[11] <= imm_j[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[12] <= imm_j[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[13] <= imm_j[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[14] <= imm_j[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[15] <= imm_j[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[16] <= imm_j[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[17] <= imm_j[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[18] <= imm_j[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[19] <= imm_j[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[20] <= imm_j[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[21] <= imm_j[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[22] <= imm_j[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[23] <= imm_j[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[24] <= imm_j[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[25] <= imm_j[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[26] <= imm_j[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[27] <= imm_j[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[28] <= imm_j[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[29] <= imm_j[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[30] <= imm_j[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm_j[31] <= imm_j[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|core:myRisc|register_file:registers
clk => ram~37.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => r2_data[0]~reg0.CLK
clk => r2_data[1]~reg0.CLK
clk => r2_data[2]~reg0.CLK
clk => r2_data[3]~reg0.CLK
clk => r2_data[4]~reg0.CLK
clk => r2_data[5]~reg0.CLK
clk => r2_data[6]~reg0.CLK
clk => r2_data[7]~reg0.CLK
clk => r2_data[8]~reg0.CLK
clk => r2_data[9]~reg0.CLK
clk => r2_data[10]~reg0.CLK
clk => r2_data[11]~reg0.CLK
clk => r2_data[12]~reg0.CLK
clk => r2_data[13]~reg0.CLK
clk => r2_data[14]~reg0.CLK
clk => r2_data[15]~reg0.CLK
clk => r2_data[16]~reg0.CLK
clk => r2_data[17]~reg0.CLK
clk => r2_data[18]~reg0.CLK
clk => r2_data[19]~reg0.CLK
clk => r2_data[20]~reg0.CLK
clk => r2_data[21]~reg0.CLK
clk => r2_data[22]~reg0.CLK
clk => r2_data[23]~reg0.CLK
clk => r2_data[24]~reg0.CLK
clk => r2_data[25]~reg0.CLK
clk => r2_data[26]~reg0.CLK
clk => r2_data[27]~reg0.CLK
clk => r2_data[28]~reg0.CLK
clk => r2_data[29]~reg0.CLK
clk => r2_data[30]~reg0.CLK
clk => r2_data[31]~reg0.CLK
clk => r1_data[0]~reg0.CLK
clk => r1_data[1]~reg0.CLK
clk => r1_data[2]~reg0.CLK
clk => r1_data[3]~reg0.CLK
clk => r1_data[4]~reg0.CLK
clk => r1_data[5]~reg0.CLK
clk => r1_data[6]~reg0.CLK
clk => r1_data[7]~reg0.CLK
clk => r1_data[8]~reg0.CLK
clk => r1_data[9]~reg0.CLK
clk => r1_data[10]~reg0.CLK
clk => r1_data[11]~reg0.CLK
clk => r1_data[12]~reg0.CLK
clk => r1_data[13]~reg0.CLK
clk => r1_data[14]~reg0.CLK
clk => r1_data[15]~reg0.CLK
clk => r1_data[16]~reg0.CLK
clk => r1_data[17]~reg0.CLK
clk => r1_data[18]~reg0.CLK
clk => r1_data[19]~reg0.CLK
clk => r1_data[20]~reg0.CLK
clk => r1_data[21]~reg0.CLK
clk => r1_data[22]~reg0.CLK
clk => r1_data[23]~reg0.CLK
clk => r1_data[24]~reg0.CLK
clk => r1_data[25]~reg0.CLK
clk => r1_data[26]~reg0.CLK
clk => r1_data[27]~reg0.CLK
clk => r1_data[28]~reg0.CLK
clk => r1_data[29]~reg0.CLK
clk => r1_data[30]~reg0.CLK
clk => r1_data[31]~reg0.CLK
clk => ram.CLK0
rst => ~NO_FANOUT~
w_ena => w_ena_prot.DATAA
w_address[0] => ram~4.DATAIN
w_address[0] => Equal0.IN4
w_address[0] => ram.WADDR
w_address[1] => ram~3.DATAIN
w_address[1] => Equal0.IN3
w_address[1] => ram.WADDR1
w_address[2] => ram~2.DATAIN
w_address[2] => Equal0.IN2
w_address[2] => ram.WADDR2
w_address[3] => ram~1.DATAIN
w_address[3] => Equal0.IN1
w_address[3] => ram.WADDR3
w_address[4] => ram~0.DATAIN
w_address[4] => Equal0.IN0
w_address[4] => ram.WADDR4
w_data[0] => ram~36.DATAIN
w_data[0] => ram.DATAIN
w_data[1] => ram~35.DATAIN
w_data[1] => ram.DATAIN1
w_data[2] => ram~34.DATAIN
w_data[2] => ram.DATAIN2
w_data[3] => ram~33.DATAIN
w_data[3] => ram.DATAIN3
w_data[4] => ram~32.DATAIN
w_data[4] => ram.DATAIN4
w_data[5] => ram~31.DATAIN
w_data[5] => ram.DATAIN5
w_data[6] => ram~30.DATAIN
w_data[6] => ram.DATAIN6
w_data[7] => ram~29.DATAIN
w_data[7] => ram.DATAIN7
w_data[8] => ram~28.DATAIN
w_data[8] => ram.DATAIN8
w_data[9] => ram~27.DATAIN
w_data[9] => ram.DATAIN9
w_data[10] => ram~26.DATAIN
w_data[10] => ram.DATAIN10
w_data[11] => ram~25.DATAIN
w_data[11] => ram.DATAIN11
w_data[12] => ram~24.DATAIN
w_data[12] => ram.DATAIN12
w_data[13] => ram~23.DATAIN
w_data[13] => ram.DATAIN13
w_data[14] => ram~22.DATAIN
w_data[14] => ram.DATAIN14
w_data[15] => ram~21.DATAIN
w_data[15] => ram.DATAIN15
w_data[16] => ram~20.DATAIN
w_data[16] => ram.DATAIN16
w_data[17] => ram~19.DATAIN
w_data[17] => ram.DATAIN17
w_data[18] => ram~18.DATAIN
w_data[18] => ram.DATAIN18
w_data[19] => ram~17.DATAIN
w_data[19] => ram.DATAIN19
w_data[20] => ram~16.DATAIN
w_data[20] => ram.DATAIN20
w_data[21] => ram~15.DATAIN
w_data[21] => ram.DATAIN21
w_data[22] => ram~14.DATAIN
w_data[22] => ram.DATAIN22
w_data[23] => ram~13.DATAIN
w_data[23] => ram.DATAIN23
w_data[24] => ram~12.DATAIN
w_data[24] => ram.DATAIN24
w_data[25] => ram~11.DATAIN
w_data[25] => ram.DATAIN25
w_data[26] => ram~10.DATAIN
w_data[26] => ram.DATAIN26
w_data[27] => ram~9.DATAIN
w_data[27] => ram.DATAIN27
w_data[28] => ram~8.DATAIN
w_data[28] => ram.DATAIN28
w_data[29] => ram~7.DATAIN
w_data[29] => ram.DATAIN29
w_data[30] => ram~6.DATAIN
w_data[30] => ram.DATAIN30
w_data[31] => ram~5.DATAIN
w_data[31] => ram.DATAIN31
r1_address[0] => ram.RADDR
r1_address[1] => ram.RADDR1
r1_address[2] => ram.RADDR2
r1_address[3] => ram.RADDR3
r1_address[4] => ram.RADDR4
r1_data[0] <= r1_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[1] <= r1_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[2] <= r1_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[3] <= r1_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[4] <= r1_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[5] <= r1_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[6] <= r1_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[7] <= r1_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[8] <= r1_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[9] <= r1_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[10] <= r1_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[11] <= r1_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[12] <= r1_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[13] <= r1_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[14] <= r1_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[15] <= r1_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[16] <= r1_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[17] <= r1_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[18] <= r1_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[19] <= r1_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[20] <= r1_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[21] <= r1_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[22] <= r1_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[23] <= r1_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[24] <= r1_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[25] <= r1_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[26] <= r1_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[27] <= r1_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[28] <= r1_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[29] <= r1_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[30] <= r1_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_data[31] <= r1_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_address[0] => ram.PORTBRADDR
r2_address[1] => ram.PORTBRADDR1
r2_address[2] => ram.PORTBRADDR2
r2_address[3] => ram.PORTBRADDR3
r2_address[4] => ram.PORTBRADDR4
r2_data[0] <= r2_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[1] <= r2_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[2] <= r2_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[3] <= r2_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[4] <= r2_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[5] <= r2_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[6] <= r2_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[7] <= r2_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[8] <= r2_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[9] <= r2_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[10] <= r2_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[11] <= r2_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[12] <= r2_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[13] <= r2_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[14] <= r2_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[15] <= r2_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[16] <= r2_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[17] <= r2_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[18] <= r2_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[19] <= r2_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[20] <= r2_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[21] <= r2_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[22] <= r2_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[23] <= r2_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[24] <= r2_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[25] <= r2_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[26] <= r2_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[27] <= r2_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[28] <= r2_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[29] <= r2_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[30] <= r2_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_data[31] <= r2_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|core:myRisc|decoder:decoder0
clk => state~1.DATAIN
rst => state~3.DATAIN
dmemory.word_size[0] <= dmemory.DB_MAX_OUTPUT_PORT_TYPE
dmemory.word_size[1] <= <GND>
dmemory.bus_lag <= <GND>
dmemory.write <= dmemory.DB_MAX_OUTPUT_PORT_TYPE
dmemory.read <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
opcodes.funct7[0] => Mux12.IN69
opcodes.funct7[0] => Mux13.IN134
opcodes.funct7[0] => Mux14.IN134
opcodes.funct7[0] => Equal0.IN0
opcodes.funct7[0] => Equal1.IN6
opcodes.funct7[1] => Mux12.IN68
opcodes.funct7[1] => Mux13.IN133
opcodes.funct7[1] => Mux14.IN133
opcodes.funct7[1] => Equal0.IN6
opcodes.funct7[1] => Equal1.IN5
opcodes.funct7[2] => Mux12.IN67
opcodes.funct7[2] => Mux13.IN132
opcodes.funct7[2] => Mux14.IN132
opcodes.funct7[2] => Equal0.IN5
opcodes.funct7[2] => Equal1.IN4
opcodes.funct7[3] => Mux12.IN66
opcodes.funct7[3] => Mux13.IN131
opcodes.funct7[3] => Mux14.IN131
opcodes.funct7[3] => Equal0.IN4
opcodes.funct7[3] => Equal1.IN3
opcodes.funct7[4] => Mux12.IN65
opcodes.funct7[4] => Mux13.IN130
opcodes.funct7[4] => Mux14.IN130
opcodes.funct7[4] => Equal0.IN3
opcodes.funct7[4] => Equal1.IN2
opcodes.funct7[5] => Mux13.IN129
opcodes.funct7[5] => Mux14.IN129
opcodes.funct7[5] => Equal0.IN2
opcodes.funct7[5] => Equal1.IN1
opcodes.funct7[6] => Mux12.IN64
opcodes.funct7[6] => Mux13.IN128
opcodes.funct7[6] => Mux14.IN128
opcodes.funct7[6] => Equal0.IN1
opcodes.funct7[6] => Equal1.IN0
opcodes.funct3[0] => Mux15.IN10
opcodes.funct3[0] => Mux16.IN10
opcodes.funct3[0] => Mux17.IN10
opcodes.funct3[0] => Mux18.IN10
opcodes.funct3[0] => Mux19.IN10
opcodes.funct3[0] => Mux20.IN10
opcodes.funct3[0] => Mux21.IN5
opcodes.funct3[0] => Mux22.IN10
opcodes.funct3[0] => Mux23.IN10
opcodes.funct3[0] => M_Cod.DATAB
opcodes.funct3[1] => Mux15.IN9
opcodes.funct3[1] => Mux16.IN9
opcodes.funct3[1] => Mux17.IN9
opcodes.funct3[1] => Mux18.IN9
opcodes.funct3[1] => Mux19.IN9
opcodes.funct3[1] => Mux20.IN9
opcodes.funct3[1] => Mux22.IN9
opcodes.funct3[1] => Mux23.IN9
opcodes.funct3[1] => M_Cod.DATAB
opcodes.funct3[2] => Mux15.IN8
opcodes.funct3[2] => Mux16.IN8
opcodes.funct3[2] => Mux17.IN8
opcodes.funct3[2] => Mux18.IN8
opcodes.funct3[2] => Mux19.IN8
opcodes.funct3[2] => Mux20.IN8
opcodes.funct3[2] => Mux21.IN4
opcodes.funct3[2] => Mux22.IN8
opcodes.funct3[2] => Mux23.IN8
opcodes.funct3[2] => M_Cod.DATAB
opcodes.opcode[0] => Mux0.IN134
opcodes.opcode[0] => Mux1.IN134
opcodes.opcode[0] => Mux2.IN134
opcodes.opcode[0] => Mux3.IN134
opcodes.opcode[0] => Mux4.IN134
opcodes.opcode[0] => Mux5.IN134
opcodes.opcode[0] => Mux6.IN134
opcodes.opcode[0] => Mux7.IN134
opcodes.opcode[0] => Mux8.IN134
opcodes.opcode[0] => Mux9.IN134
opcodes.opcode[0] => Mux10.IN134
opcodes.opcode[0] => Mux11.IN134
opcodes.opcode[1] => Mux0.IN133
opcodes.opcode[1] => Mux1.IN133
opcodes.opcode[1] => Mux2.IN133
opcodes.opcode[1] => Mux3.IN133
opcodes.opcode[1] => Mux4.IN133
opcodes.opcode[1] => Mux5.IN133
opcodes.opcode[1] => Mux6.IN133
opcodes.opcode[1] => Mux7.IN133
opcodes.opcode[1] => Mux8.IN133
opcodes.opcode[1] => Mux9.IN133
opcodes.opcode[1] => Mux10.IN133
opcodes.opcode[1] => Mux11.IN133
opcodes.opcode[2] => Mux0.IN132
opcodes.opcode[2] => Mux1.IN132
opcodes.opcode[2] => Mux2.IN132
opcodes.opcode[2] => Mux3.IN132
opcodes.opcode[2] => Mux4.IN132
opcodes.opcode[2] => Mux5.IN132
opcodes.opcode[2] => Mux6.IN132
opcodes.opcode[2] => Mux7.IN132
opcodes.opcode[2] => Mux8.IN132
opcodes.opcode[2] => Mux9.IN132
opcodes.opcode[2] => Mux10.IN132
opcodes.opcode[2] => Mux11.IN132
opcodes.opcode[3] => Mux0.IN131
opcodes.opcode[3] => Mux1.IN131
opcodes.opcode[3] => Mux2.IN131
opcodes.opcode[3] => Mux3.IN131
opcodes.opcode[3] => Mux4.IN131
opcodes.opcode[3] => Mux5.IN131
opcodes.opcode[3] => Mux6.IN131
opcodes.opcode[3] => Mux7.IN131
opcodes.opcode[3] => Mux8.IN131
opcodes.opcode[3] => Mux9.IN131
opcodes.opcode[3] => Mux10.IN131
opcodes.opcode[3] => Mux11.IN131
opcodes.opcode[4] => Mux0.IN130
opcodes.opcode[4] => Mux1.IN130
opcodes.opcode[4] => Mux2.IN130
opcodes.opcode[4] => Mux3.IN130
opcodes.opcode[4] => Mux4.IN130
opcodes.opcode[4] => Mux5.IN130
opcodes.opcode[4] => Mux6.IN130
opcodes.opcode[4] => Mux7.IN130
opcodes.opcode[4] => Mux8.IN130
opcodes.opcode[4] => Mux9.IN130
opcodes.opcode[4] => Mux10.IN130
opcodes.opcode[4] => Mux11.IN130
opcodes.opcode[5] => Mux0.IN129
opcodes.opcode[5] => Mux1.IN129
opcodes.opcode[5] => Mux2.IN129
opcodes.opcode[5] => Mux3.IN129
opcodes.opcode[5] => Mux4.IN129
opcodes.opcode[5] => Mux5.IN129
opcodes.opcode[5] => Mux6.IN129
opcodes.opcode[5] => Mux7.IN129
opcodes.opcode[5] => Mux8.IN129
opcodes.opcode[5] => Mux9.IN129
opcodes.opcode[5] => Mux10.IN129
opcodes.opcode[5] => Mux11.IN129
opcodes.opcode[6] => Mux0.IN128
opcodes.opcode[6] => Mux1.IN128
opcodes.opcode[6] => Mux2.IN128
opcodes.opcode[6] => Mux3.IN128
opcodes.opcode[6] => Mux4.IN128
opcodes.opcode[6] => Mux5.IN128
opcodes.opcode[6] => Mux6.IN128
opcodes.opcode[6] => Mux7.IN128
opcodes.opcode[6] => Mux8.IN128
opcodes.opcode[6] => Mux9.IN128
opcodes.opcode[6] => Mux10.IN128
opcodes.opcode[6] => Mux11.IN128
bus_lag => Selector0.IN2
bus_lag => Selector1.IN2
jumps.load_from[0] <= jumps.DB_MAX_OUTPUT_PORT_TYPE
jumps.load_from[1] <= jumps.load_from[1].DB_MAX_OUTPUT_PORT_TYPE
jumps.load <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
jumps.inc <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
ulaMuxData[0] <= ulaMuxData.DB_MAX_OUTPUT_PORT_TYPE
ulaMuxData[1] <= <GND>
ulaCod[0] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
ulaCod[1] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
ulaCod[2] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
ulaCod[3] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
M_Cod[0] <= M_Cod.DB_MAX_OUTPUT_PORT_TYPE
M_Cod[1] <= M_Cod.DB_MAX_OUTPUT_PORT_TYPE
M_Cod[2] <= M_Cod.DB_MAX_OUTPUT_PORT_TYPE
writeBackMux[0] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
writeBackMux[1] <= writeBackMux.DB_MAX_OUTPUT_PORT_TYPE
writeBackMux[2] <= writeBackMux.DB_MAX_OUTPUT_PORT_TYPE
reg_write <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
cpu_state.error <= <GND>
cpu_state.halted <= <GND>


|DE2_115|core:myRisc|ULA:alu_0
alu_data.code[0] => Mux0.IN16
alu_data.code[0] => Mux1.IN16
alu_data.code[0] => Mux2.IN16
alu_data.code[0] => Mux3.IN16
alu_data.code[0] => Mux4.IN16
alu_data.code[0] => Mux5.IN16
alu_data.code[0] => Mux6.IN16
alu_data.code[0] => Mux7.IN16
alu_data.code[0] => Mux8.IN16
alu_data.code[0] => Mux9.IN16
alu_data.code[0] => Mux10.IN16
alu_data.code[0] => Mux11.IN16
alu_data.code[0] => Mux12.IN16
alu_data.code[0] => Mux13.IN16
alu_data.code[0] => Mux14.IN16
alu_data.code[0] => Mux15.IN16
alu_data.code[0] => Mux16.IN16
alu_data.code[0] => Mux17.IN16
alu_data.code[0] => Mux18.IN16
alu_data.code[0] => Mux19.IN16
alu_data.code[0] => Mux20.IN16
alu_data.code[0] => Mux21.IN16
alu_data.code[0] => Mux22.IN16
alu_data.code[0] => Mux23.IN16
alu_data.code[0] => Mux24.IN16
alu_data.code[0] => Mux25.IN16
alu_data.code[0] => Mux26.IN16
alu_data.code[0] => Mux27.IN16
alu_data.code[0] => Mux28.IN16
alu_data.code[0] => Mux29.IN16
alu_data.code[0] => Mux30.IN16
alu_data.code[0] => Mux31.IN15
alu_data.code[1] => Mux0.IN15
alu_data.code[1] => Mux1.IN15
alu_data.code[1] => Mux2.IN15
alu_data.code[1] => Mux3.IN15
alu_data.code[1] => Mux4.IN15
alu_data.code[1] => Mux5.IN15
alu_data.code[1] => Mux6.IN15
alu_data.code[1] => Mux7.IN15
alu_data.code[1] => Mux8.IN15
alu_data.code[1] => Mux9.IN15
alu_data.code[1] => Mux10.IN15
alu_data.code[1] => Mux11.IN15
alu_data.code[1] => Mux12.IN15
alu_data.code[1] => Mux13.IN15
alu_data.code[1] => Mux14.IN15
alu_data.code[1] => Mux15.IN15
alu_data.code[1] => Mux16.IN15
alu_data.code[1] => Mux17.IN15
alu_data.code[1] => Mux18.IN15
alu_data.code[1] => Mux19.IN15
alu_data.code[1] => Mux20.IN15
alu_data.code[1] => Mux21.IN15
alu_data.code[1] => Mux22.IN15
alu_data.code[1] => Mux23.IN15
alu_data.code[1] => Mux24.IN15
alu_data.code[1] => Mux25.IN15
alu_data.code[1] => Mux26.IN15
alu_data.code[1] => Mux27.IN15
alu_data.code[1] => Mux28.IN15
alu_data.code[1] => Mux29.IN15
alu_data.code[1] => Mux30.IN15
alu_data.code[1] => Mux31.IN14
alu_data.code[2] => Mux0.IN14
alu_data.code[2] => Mux1.IN14
alu_data.code[2] => Mux2.IN14
alu_data.code[2] => Mux3.IN14
alu_data.code[2] => Mux4.IN14
alu_data.code[2] => Mux5.IN14
alu_data.code[2] => Mux6.IN14
alu_data.code[2] => Mux7.IN14
alu_data.code[2] => Mux8.IN14
alu_data.code[2] => Mux9.IN14
alu_data.code[2] => Mux10.IN14
alu_data.code[2] => Mux11.IN14
alu_data.code[2] => Mux12.IN14
alu_data.code[2] => Mux13.IN14
alu_data.code[2] => Mux14.IN14
alu_data.code[2] => Mux15.IN14
alu_data.code[2] => Mux16.IN14
alu_data.code[2] => Mux17.IN14
alu_data.code[2] => Mux18.IN14
alu_data.code[2] => Mux19.IN14
alu_data.code[2] => Mux20.IN14
alu_data.code[2] => Mux21.IN14
alu_data.code[2] => Mux22.IN14
alu_data.code[2] => Mux23.IN14
alu_data.code[2] => Mux24.IN14
alu_data.code[2] => Mux25.IN14
alu_data.code[2] => Mux26.IN14
alu_data.code[2] => Mux27.IN14
alu_data.code[2] => Mux28.IN14
alu_data.code[2] => Mux29.IN14
alu_data.code[2] => Mux30.IN14
alu_data.code[2] => Mux31.IN13
alu_data.code[3] => Mux0.IN13
alu_data.code[3] => Mux1.IN13
alu_data.code[3] => Mux2.IN13
alu_data.code[3] => Mux3.IN13
alu_data.code[3] => Mux4.IN13
alu_data.code[3] => Mux5.IN13
alu_data.code[3] => Mux6.IN13
alu_data.code[3] => Mux7.IN13
alu_data.code[3] => Mux8.IN13
alu_data.code[3] => Mux9.IN13
alu_data.code[3] => Mux10.IN13
alu_data.code[3] => Mux11.IN13
alu_data.code[3] => Mux12.IN13
alu_data.code[3] => Mux13.IN13
alu_data.code[3] => Mux14.IN13
alu_data.code[3] => Mux15.IN13
alu_data.code[3] => Mux16.IN13
alu_data.code[3] => Mux17.IN13
alu_data.code[3] => Mux18.IN13
alu_data.code[3] => Mux19.IN13
alu_data.code[3] => Mux20.IN13
alu_data.code[3] => Mux21.IN13
alu_data.code[3] => Mux22.IN13
alu_data.code[3] => Mux23.IN13
alu_data.code[3] => Mux24.IN13
alu_data.code[3] => Mux25.IN13
alu_data.code[3] => Mux26.IN13
alu_data.code[3] => Mux27.IN13
alu_data.code[3] => Mux28.IN13
alu_data.code[3] => Mux29.IN13
alu_data.code[3] => Mux30.IN13
alu_data.code[3] => Mux31.IN12
alu_data.b[0] => LessThan0.IN64
alu_data.b[0] => or_vector[0].IN0
alu_data.b[0] => xor_vector[0].IN0
alu_data.b[0] => and_vector[0].IN0
alu_data.b[0] => Add0.IN64
alu_data.b[0] => ShiftLeft0.IN37
alu_data.b[0] => ShiftRight0.IN37
alu_data.b[0] => Add1.IN32
alu_data.b[1] => LessThan0.IN63
alu_data.b[1] => or_vector[1].IN0
alu_data.b[1] => xor_vector[1].IN0
alu_data.b[1] => and_vector[1].IN0
alu_data.b[1] => Add0.IN63
alu_data.b[1] => ShiftLeft0.IN36
alu_data.b[1] => ShiftRight0.IN36
alu_data.b[1] => Add1.IN31
alu_data.b[2] => LessThan0.IN62
alu_data.b[2] => or_vector[2].IN0
alu_data.b[2] => xor_vector[2].IN0
alu_data.b[2] => and_vector[2].IN0
alu_data.b[2] => Add0.IN62
alu_data.b[2] => ShiftLeft0.IN35
alu_data.b[2] => ShiftRight0.IN35
alu_data.b[2] => Add1.IN30
alu_data.b[3] => LessThan0.IN61
alu_data.b[3] => or_vector[3].IN0
alu_data.b[3] => xor_vector[3].IN0
alu_data.b[3] => and_vector[3].IN0
alu_data.b[3] => Add0.IN61
alu_data.b[3] => ShiftLeft0.IN34
alu_data.b[3] => ShiftRight0.IN34
alu_data.b[3] => Add1.IN29
alu_data.b[4] => LessThan0.IN60
alu_data.b[4] => or_vector[4].IN0
alu_data.b[4] => xor_vector[4].IN0
alu_data.b[4] => and_vector[4].IN0
alu_data.b[4] => Add0.IN60
alu_data.b[4] => ShiftLeft0.IN33
alu_data.b[4] => ShiftRight0.IN33
alu_data.b[4] => Add1.IN28
alu_data.b[5] => LessThan0.IN59
alu_data.b[5] => or_vector[5].IN0
alu_data.b[5] => xor_vector[5].IN0
alu_data.b[5] => and_vector[5].IN0
alu_data.b[5] => Add0.IN59
alu_data.b[5] => Add1.IN27
alu_data.b[6] => LessThan0.IN58
alu_data.b[6] => or_vector[6].IN0
alu_data.b[6] => xor_vector[6].IN0
alu_data.b[6] => and_vector[6].IN0
alu_data.b[6] => Add0.IN58
alu_data.b[6] => Add1.IN26
alu_data.b[7] => LessThan0.IN57
alu_data.b[7] => or_vector[7].IN0
alu_data.b[7] => xor_vector[7].IN0
alu_data.b[7] => and_vector[7].IN0
alu_data.b[7] => Add0.IN57
alu_data.b[7] => Add1.IN25
alu_data.b[8] => LessThan0.IN56
alu_data.b[8] => or_vector[8].IN0
alu_data.b[8] => xor_vector[8].IN0
alu_data.b[8] => and_vector[8].IN0
alu_data.b[8] => Add0.IN56
alu_data.b[8] => Add1.IN24
alu_data.b[9] => LessThan0.IN55
alu_data.b[9] => or_vector[9].IN0
alu_data.b[9] => xor_vector[9].IN0
alu_data.b[9] => and_vector[9].IN0
alu_data.b[9] => Add0.IN55
alu_data.b[9] => Add1.IN23
alu_data.b[10] => LessThan0.IN54
alu_data.b[10] => or_vector[10].IN0
alu_data.b[10] => xor_vector[10].IN0
alu_data.b[10] => and_vector[10].IN0
alu_data.b[10] => Add0.IN54
alu_data.b[10] => Add1.IN22
alu_data.b[11] => LessThan0.IN53
alu_data.b[11] => or_vector[11].IN0
alu_data.b[11] => xor_vector[11].IN0
alu_data.b[11] => and_vector[11].IN0
alu_data.b[11] => Add0.IN53
alu_data.b[11] => Add1.IN21
alu_data.b[12] => LessThan0.IN52
alu_data.b[12] => or_vector[12].IN0
alu_data.b[12] => xor_vector[12].IN0
alu_data.b[12] => and_vector[12].IN0
alu_data.b[12] => Add0.IN52
alu_data.b[12] => Add1.IN20
alu_data.b[13] => LessThan0.IN51
alu_data.b[13] => or_vector[13].IN0
alu_data.b[13] => xor_vector[13].IN0
alu_data.b[13] => and_vector[13].IN0
alu_data.b[13] => Add0.IN51
alu_data.b[13] => Add1.IN19
alu_data.b[14] => LessThan0.IN50
alu_data.b[14] => or_vector[14].IN0
alu_data.b[14] => xor_vector[14].IN0
alu_data.b[14] => and_vector[14].IN0
alu_data.b[14] => Add0.IN50
alu_data.b[14] => Add1.IN18
alu_data.b[15] => LessThan0.IN49
alu_data.b[15] => or_vector[15].IN0
alu_data.b[15] => xor_vector[15].IN0
alu_data.b[15] => and_vector[15].IN0
alu_data.b[15] => Add0.IN49
alu_data.b[15] => Add1.IN17
alu_data.b[16] => LessThan0.IN48
alu_data.b[16] => or_vector[16].IN0
alu_data.b[16] => xor_vector[16].IN0
alu_data.b[16] => and_vector[16].IN0
alu_data.b[16] => Add0.IN48
alu_data.b[16] => Add1.IN16
alu_data.b[17] => LessThan0.IN47
alu_data.b[17] => or_vector[17].IN0
alu_data.b[17] => xor_vector[17].IN0
alu_data.b[17] => and_vector[17].IN0
alu_data.b[17] => Add0.IN47
alu_data.b[17] => Add1.IN15
alu_data.b[18] => LessThan0.IN46
alu_data.b[18] => or_vector[18].IN0
alu_data.b[18] => xor_vector[18].IN0
alu_data.b[18] => and_vector[18].IN0
alu_data.b[18] => Add0.IN46
alu_data.b[18] => Add1.IN14
alu_data.b[19] => LessThan0.IN45
alu_data.b[19] => or_vector[19].IN0
alu_data.b[19] => xor_vector[19].IN0
alu_data.b[19] => and_vector[19].IN0
alu_data.b[19] => Add0.IN45
alu_data.b[19] => Add1.IN13
alu_data.b[20] => LessThan0.IN44
alu_data.b[20] => or_vector[20].IN0
alu_data.b[20] => xor_vector[20].IN0
alu_data.b[20] => and_vector[20].IN0
alu_data.b[20] => Add0.IN44
alu_data.b[20] => Add1.IN12
alu_data.b[21] => LessThan0.IN43
alu_data.b[21] => or_vector[21].IN0
alu_data.b[21] => xor_vector[21].IN0
alu_data.b[21] => and_vector[21].IN0
alu_data.b[21] => Add0.IN43
alu_data.b[21] => Add1.IN11
alu_data.b[22] => LessThan0.IN42
alu_data.b[22] => or_vector[22].IN0
alu_data.b[22] => xor_vector[22].IN0
alu_data.b[22] => and_vector[22].IN0
alu_data.b[22] => Add0.IN42
alu_data.b[22] => Add1.IN10
alu_data.b[23] => LessThan0.IN41
alu_data.b[23] => or_vector[23].IN0
alu_data.b[23] => xor_vector[23].IN0
alu_data.b[23] => and_vector[23].IN0
alu_data.b[23] => Add0.IN41
alu_data.b[23] => Add1.IN9
alu_data.b[24] => LessThan0.IN40
alu_data.b[24] => or_vector[24].IN0
alu_data.b[24] => xor_vector[24].IN0
alu_data.b[24] => and_vector[24].IN0
alu_data.b[24] => Add0.IN40
alu_data.b[24] => Add1.IN8
alu_data.b[25] => LessThan0.IN39
alu_data.b[25] => or_vector[25].IN0
alu_data.b[25] => xor_vector[25].IN0
alu_data.b[25] => and_vector[25].IN0
alu_data.b[25] => Add0.IN39
alu_data.b[25] => Add1.IN7
alu_data.b[26] => LessThan0.IN38
alu_data.b[26] => or_vector[26].IN0
alu_data.b[26] => xor_vector[26].IN0
alu_data.b[26] => and_vector[26].IN0
alu_data.b[26] => Add0.IN38
alu_data.b[26] => Add1.IN6
alu_data.b[27] => LessThan0.IN37
alu_data.b[27] => or_vector[27].IN0
alu_data.b[27] => xor_vector[27].IN0
alu_data.b[27] => and_vector[27].IN0
alu_data.b[27] => Add0.IN37
alu_data.b[27] => Add1.IN5
alu_data.b[28] => LessThan0.IN36
alu_data.b[28] => or_vector[28].IN0
alu_data.b[28] => xor_vector[28].IN0
alu_data.b[28] => and_vector[28].IN0
alu_data.b[28] => Add0.IN36
alu_data.b[28] => Add1.IN4
alu_data.b[29] => LessThan0.IN35
alu_data.b[29] => or_vector[29].IN0
alu_data.b[29] => xor_vector[29].IN0
alu_data.b[29] => and_vector[29].IN0
alu_data.b[29] => Add0.IN35
alu_data.b[29] => Add1.IN3
alu_data.b[30] => LessThan0.IN34
alu_data.b[30] => or_vector[30].IN0
alu_data.b[30] => xor_vector[30].IN0
alu_data.b[30] => and_vector[30].IN0
alu_data.b[30] => Add0.IN34
alu_data.b[30] => Add1.IN2
alu_data.b[31] => LessThan0.IN33
alu_data.b[31] => or_vector[31].IN0
alu_data.b[31] => xor_vector[31].IN0
alu_data.b[31] => and_vector[31].IN0
alu_data.b[31] => Add0.IN33
alu_data.b[31] => Add1.IN1
alu_data.a[0] => LessThan0.IN32
alu_data.a[0] => or_vector[0].IN1
alu_data.a[0] => xor_vector[0].IN1
alu_data.a[0] => and_vector[0].IN1
alu_data.a[0] => Add0.IN32
alu_data.a[0] => Add1.IN64
alu_data.a[0] => ShiftLeft0.IN32
alu_data.a[0] => ShiftRight0.IN32
alu_data.a[1] => LessThan0.IN31
alu_data.a[1] => or_vector[1].IN1
alu_data.a[1] => xor_vector[1].IN1
alu_data.a[1] => and_vector[1].IN1
alu_data.a[1] => Add0.IN31
alu_data.a[1] => Add1.IN63
alu_data.a[1] => ShiftLeft0.IN31
alu_data.a[1] => ShiftRight0.IN31
alu_data.a[2] => LessThan0.IN30
alu_data.a[2] => or_vector[2].IN1
alu_data.a[2] => xor_vector[2].IN1
alu_data.a[2] => and_vector[2].IN1
alu_data.a[2] => Add0.IN30
alu_data.a[2] => Add1.IN62
alu_data.a[2] => ShiftLeft0.IN30
alu_data.a[2] => ShiftRight0.IN30
alu_data.a[3] => LessThan0.IN29
alu_data.a[3] => or_vector[3].IN1
alu_data.a[3] => xor_vector[3].IN1
alu_data.a[3] => and_vector[3].IN1
alu_data.a[3] => Add0.IN29
alu_data.a[3] => Add1.IN61
alu_data.a[3] => ShiftLeft0.IN29
alu_data.a[3] => ShiftRight0.IN29
alu_data.a[4] => LessThan0.IN28
alu_data.a[4] => or_vector[4].IN1
alu_data.a[4] => xor_vector[4].IN1
alu_data.a[4] => and_vector[4].IN1
alu_data.a[4] => Add0.IN28
alu_data.a[4] => Add1.IN60
alu_data.a[4] => ShiftLeft0.IN28
alu_data.a[4] => ShiftRight0.IN28
alu_data.a[5] => LessThan0.IN27
alu_data.a[5] => or_vector[5].IN1
alu_data.a[5] => xor_vector[5].IN1
alu_data.a[5] => and_vector[5].IN1
alu_data.a[5] => Add0.IN27
alu_data.a[5] => Add1.IN59
alu_data.a[5] => ShiftLeft0.IN27
alu_data.a[5] => ShiftRight0.IN27
alu_data.a[6] => LessThan0.IN26
alu_data.a[6] => or_vector[6].IN1
alu_data.a[6] => xor_vector[6].IN1
alu_data.a[6] => and_vector[6].IN1
alu_data.a[6] => Add0.IN26
alu_data.a[6] => Add1.IN58
alu_data.a[6] => ShiftLeft0.IN26
alu_data.a[6] => ShiftRight0.IN26
alu_data.a[7] => LessThan0.IN25
alu_data.a[7] => or_vector[7].IN1
alu_data.a[7] => xor_vector[7].IN1
alu_data.a[7] => and_vector[7].IN1
alu_data.a[7] => Add0.IN25
alu_data.a[7] => Add1.IN57
alu_data.a[7] => ShiftLeft0.IN25
alu_data.a[7] => ShiftRight0.IN25
alu_data.a[8] => LessThan0.IN24
alu_data.a[8] => or_vector[8].IN1
alu_data.a[8] => xor_vector[8].IN1
alu_data.a[8] => and_vector[8].IN1
alu_data.a[8] => Add0.IN24
alu_data.a[8] => Add1.IN56
alu_data.a[8] => ShiftLeft0.IN24
alu_data.a[8] => ShiftRight0.IN24
alu_data.a[9] => LessThan0.IN23
alu_data.a[9] => or_vector[9].IN1
alu_data.a[9] => xor_vector[9].IN1
alu_data.a[9] => and_vector[9].IN1
alu_data.a[9] => Add0.IN23
alu_data.a[9] => Add1.IN55
alu_data.a[9] => ShiftLeft0.IN23
alu_data.a[9] => ShiftRight0.IN23
alu_data.a[10] => LessThan0.IN22
alu_data.a[10] => or_vector[10].IN1
alu_data.a[10] => xor_vector[10].IN1
alu_data.a[10] => and_vector[10].IN1
alu_data.a[10] => Add0.IN22
alu_data.a[10] => Add1.IN54
alu_data.a[10] => ShiftLeft0.IN22
alu_data.a[10] => ShiftRight0.IN22
alu_data.a[11] => LessThan0.IN21
alu_data.a[11] => or_vector[11].IN1
alu_data.a[11] => xor_vector[11].IN1
alu_data.a[11] => and_vector[11].IN1
alu_data.a[11] => Add0.IN21
alu_data.a[11] => Add1.IN53
alu_data.a[11] => ShiftLeft0.IN21
alu_data.a[11] => ShiftRight0.IN21
alu_data.a[12] => LessThan0.IN20
alu_data.a[12] => or_vector[12].IN1
alu_data.a[12] => xor_vector[12].IN1
alu_data.a[12] => and_vector[12].IN1
alu_data.a[12] => Add0.IN20
alu_data.a[12] => Add1.IN52
alu_data.a[12] => ShiftLeft0.IN20
alu_data.a[12] => ShiftRight0.IN20
alu_data.a[13] => LessThan0.IN19
alu_data.a[13] => or_vector[13].IN1
alu_data.a[13] => xor_vector[13].IN1
alu_data.a[13] => and_vector[13].IN1
alu_data.a[13] => Add0.IN19
alu_data.a[13] => Add1.IN51
alu_data.a[13] => ShiftLeft0.IN19
alu_data.a[13] => ShiftRight0.IN19
alu_data.a[14] => LessThan0.IN18
alu_data.a[14] => or_vector[14].IN1
alu_data.a[14] => xor_vector[14].IN1
alu_data.a[14] => and_vector[14].IN1
alu_data.a[14] => Add0.IN18
alu_data.a[14] => Add1.IN50
alu_data.a[14] => ShiftLeft0.IN18
alu_data.a[14] => ShiftRight0.IN18
alu_data.a[15] => LessThan0.IN17
alu_data.a[15] => or_vector[15].IN1
alu_data.a[15] => xor_vector[15].IN1
alu_data.a[15] => and_vector[15].IN1
alu_data.a[15] => Add0.IN17
alu_data.a[15] => Add1.IN49
alu_data.a[15] => ShiftLeft0.IN17
alu_data.a[15] => ShiftRight0.IN17
alu_data.a[16] => LessThan0.IN16
alu_data.a[16] => or_vector[16].IN1
alu_data.a[16] => xor_vector[16].IN1
alu_data.a[16] => and_vector[16].IN1
alu_data.a[16] => Add0.IN16
alu_data.a[16] => Add1.IN48
alu_data.a[16] => ShiftLeft0.IN16
alu_data.a[16] => ShiftRight0.IN16
alu_data.a[17] => LessThan0.IN15
alu_data.a[17] => or_vector[17].IN1
alu_data.a[17] => xor_vector[17].IN1
alu_data.a[17] => and_vector[17].IN1
alu_data.a[17] => Add0.IN15
alu_data.a[17] => Add1.IN47
alu_data.a[17] => ShiftLeft0.IN15
alu_data.a[17] => ShiftRight0.IN15
alu_data.a[18] => LessThan0.IN14
alu_data.a[18] => or_vector[18].IN1
alu_data.a[18] => xor_vector[18].IN1
alu_data.a[18] => and_vector[18].IN1
alu_data.a[18] => Add0.IN14
alu_data.a[18] => Add1.IN46
alu_data.a[18] => ShiftLeft0.IN14
alu_data.a[18] => ShiftRight0.IN14
alu_data.a[19] => LessThan0.IN13
alu_data.a[19] => or_vector[19].IN1
alu_data.a[19] => xor_vector[19].IN1
alu_data.a[19] => and_vector[19].IN1
alu_data.a[19] => Add0.IN13
alu_data.a[19] => Add1.IN45
alu_data.a[19] => ShiftLeft0.IN13
alu_data.a[19] => ShiftRight0.IN13
alu_data.a[20] => LessThan0.IN12
alu_data.a[20] => or_vector[20].IN1
alu_data.a[20] => xor_vector[20].IN1
alu_data.a[20] => and_vector[20].IN1
alu_data.a[20] => Add0.IN12
alu_data.a[20] => Add1.IN44
alu_data.a[20] => ShiftLeft0.IN12
alu_data.a[20] => ShiftRight0.IN12
alu_data.a[21] => LessThan0.IN11
alu_data.a[21] => or_vector[21].IN1
alu_data.a[21] => xor_vector[21].IN1
alu_data.a[21] => and_vector[21].IN1
alu_data.a[21] => Add0.IN11
alu_data.a[21] => Add1.IN43
alu_data.a[21] => ShiftLeft0.IN11
alu_data.a[21] => ShiftRight0.IN11
alu_data.a[22] => LessThan0.IN10
alu_data.a[22] => or_vector[22].IN1
alu_data.a[22] => xor_vector[22].IN1
alu_data.a[22] => and_vector[22].IN1
alu_data.a[22] => Add0.IN10
alu_data.a[22] => Add1.IN42
alu_data.a[22] => ShiftLeft0.IN10
alu_data.a[22] => ShiftRight0.IN10
alu_data.a[23] => LessThan0.IN9
alu_data.a[23] => or_vector[23].IN1
alu_data.a[23] => xor_vector[23].IN1
alu_data.a[23] => and_vector[23].IN1
alu_data.a[23] => Add0.IN9
alu_data.a[23] => Add1.IN41
alu_data.a[23] => ShiftLeft0.IN9
alu_data.a[23] => ShiftRight0.IN9
alu_data.a[24] => LessThan0.IN8
alu_data.a[24] => or_vector[24].IN1
alu_data.a[24] => xor_vector[24].IN1
alu_data.a[24] => and_vector[24].IN1
alu_data.a[24] => Add0.IN8
alu_data.a[24] => Add1.IN40
alu_data.a[24] => ShiftLeft0.IN8
alu_data.a[24] => ShiftRight0.IN8
alu_data.a[25] => LessThan0.IN7
alu_data.a[25] => or_vector[25].IN1
alu_data.a[25] => xor_vector[25].IN1
alu_data.a[25] => and_vector[25].IN1
alu_data.a[25] => Add0.IN7
alu_data.a[25] => Add1.IN39
alu_data.a[25] => ShiftLeft0.IN7
alu_data.a[25] => ShiftRight0.IN7
alu_data.a[26] => LessThan0.IN6
alu_data.a[26] => or_vector[26].IN1
alu_data.a[26] => xor_vector[26].IN1
alu_data.a[26] => and_vector[26].IN1
alu_data.a[26] => Add0.IN6
alu_data.a[26] => Add1.IN38
alu_data.a[26] => ShiftLeft0.IN6
alu_data.a[26] => ShiftRight0.IN6
alu_data.a[27] => LessThan0.IN5
alu_data.a[27] => or_vector[27].IN1
alu_data.a[27] => xor_vector[27].IN1
alu_data.a[27] => and_vector[27].IN1
alu_data.a[27] => Add0.IN5
alu_data.a[27] => Add1.IN37
alu_data.a[27] => ShiftLeft0.IN5
alu_data.a[27] => ShiftRight0.IN5
alu_data.a[28] => LessThan0.IN4
alu_data.a[28] => or_vector[28].IN1
alu_data.a[28] => xor_vector[28].IN1
alu_data.a[28] => and_vector[28].IN1
alu_data.a[28] => Add0.IN4
alu_data.a[28] => Add1.IN36
alu_data.a[28] => ShiftLeft0.IN4
alu_data.a[28] => ShiftRight0.IN4
alu_data.a[29] => LessThan0.IN3
alu_data.a[29] => or_vector[29].IN1
alu_data.a[29] => xor_vector[29].IN1
alu_data.a[29] => and_vector[29].IN1
alu_data.a[29] => Add0.IN3
alu_data.a[29] => Add1.IN35
alu_data.a[29] => ShiftLeft0.IN3
alu_data.a[29] => ShiftRight0.IN3
alu_data.a[30] => LessThan0.IN2
alu_data.a[30] => or_vector[30].IN1
alu_data.a[30] => xor_vector[30].IN1
alu_data.a[30] => and_vector[30].IN1
alu_data.a[30] => Add0.IN2
alu_data.a[30] => Add1.IN34
alu_data.a[30] => ShiftLeft0.IN2
alu_data.a[30] => ShiftRight0.IN2
alu_data.a[31] => LessThan0.IN1
alu_data.a[31] => or_vector[31].IN1
alu_data.a[31] => xor_vector[31].IN1
alu_data.a[31] => and_vector[31].IN1
alu_data.a[31] => Add0.IN1
alu_data.a[31] => Add1.IN33
alu_data.a[31] => ShiftLeft0.IN1
alu_data.a[31] => ShiftRight0.IN1
dataOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115|core:myRisc|M:M_0
M_data.code[0] => Mux0.IN2
M_data.code[0] => Mux1.IN2
M_data.code[0] => Mux2.IN2
M_data.code[0] => Mux3.IN2
M_data.code[0] => Mux4.IN2
M_data.code[0] => Mux5.IN2
M_data.code[0] => Mux6.IN2
M_data.code[0] => Mux7.IN2
M_data.code[0] => Mux8.IN2
M_data.code[0] => Mux9.IN2
M_data.code[0] => Mux10.IN2
M_data.code[0] => Mux11.IN2
M_data.code[0] => Mux12.IN2
M_data.code[0] => Mux13.IN2
M_data.code[0] => Mux14.IN2
M_data.code[0] => Mux15.IN2
M_data.code[0] => Mux16.IN2
M_data.code[0] => Mux17.IN2
M_data.code[0] => Mux18.IN2
M_data.code[0] => Mux19.IN2
M_data.code[0] => Mux20.IN2
M_data.code[0] => Mux21.IN2
M_data.code[0] => Mux22.IN2
M_data.code[0] => Mux23.IN2
M_data.code[0] => Mux24.IN2
M_data.code[0] => Mux25.IN2
M_data.code[0] => Mux26.IN2
M_data.code[0] => Mux27.IN2
M_data.code[0] => Mux28.IN2
M_data.code[0] => Mux29.IN2
M_data.code[0] => Mux30.IN2
M_data.code[0] => Mux31.IN2
M_data.code[1] => Mux0.IN1
M_data.code[1] => Mux1.IN1
M_data.code[1] => Mux2.IN1
M_data.code[1] => Mux3.IN1
M_data.code[1] => Mux4.IN1
M_data.code[1] => Mux5.IN1
M_data.code[1] => Mux6.IN1
M_data.code[1] => Mux7.IN1
M_data.code[1] => Mux8.IN1
M_data.code[1] => Mux9.IN1
M_data.code[1] => Mux10.IN1
M_data.code[1] => Mux11.IN1
M_data.code[1] => Mux12.IN1
M_data.code[1] => Mux13.IN1
M_data.code[1] => Mux14.IN1
M_data.code[1] => Mux15.IN1
M_data.code[1] => Mux16.IN1
M_data.code[1] => Mux17.IN1
M_data.code[1] => Mux18.IN1
M_data.code[1] => Mux19.IN1
M_data.code[1] => Mux20.IN1
M_data.code[1] => Mux21.IN1
M_data.code[1] => Mux22.IN1
M_data.code[1] => Mux23.IN1
M_data.code[1] => Mux24.IN1
M_data.code[1] => Mux25.IN1
M_data.code[1] => Mux26.IN1
M_data.code[1] => Mux27.IN1
M_data.code[1] => Mux28.IN1
M_data.code[1] => Mux29.IN1
M_data.code[1] => Mux30.IN1
M_data.code[1] => Mux31.IN1
M_data.code[2] => Mux0.IN0
M_data.code[2] => Mux1.IN0
M_data.code[2] => Mux2.IN0
M_data.code[2] => Mux3.IN0
M_data.code[2] => Mux4.IN0
M_data.code[2] => Mux5.IN0
M_data.code[2] => Mux6.IN0
M_data.code[2] => Mux7.IN0
M_data.code[2] => Mux8.IN0
M_data.code[2] => Mux9.IN0
M_data.code[2] => Mux10.IN0
M_data.code[2] => Mux11.IN0
M_data.code[2] => Mux12.IN0
M_data.code[2] => Mux13.IN0
M_data.code[2] => Mux14.IN0
M_data.code[2] => Mux15.IN0
M_data.code[2] => Mux16.IN0
M_data.code[2] => Mux17.IN0
M_data.code[2] => Mux18.IN0
M_data.code[2] => Mux19.IN0
M_data.code[2] => Mux20.IN0
M_data.code[2] => Mux21.IN0
M_data.code[2] => Mux22.IN0
M_data.code[2] => Mux23.IN0
M_data.code[2] => Mux24.IN0
M_data.code[2] => Mux25.IN0
M_data.code[2] => Mux26.IN0
M_data.code[2] => Mux27.IN0
M_data.code[2] => Mux28.IN0
M_data.code[2] => Mux29.IN0
M_data.code[2] => Mux30.IN0
M_data.code[2] => Mux31.IN0
M_data.b[0] => Mult0.IN63
M_data.b[0] => Mult1.IN63
M_data.b[0] => Div0.IN63
M_data.b[0] => Div1.IN63
M_data.b[0] => rem_signed.IN0
M_data.b[0] => Mod0.IN63
M_data.b[0] => Add2.IN64
M_data.b[0] => Mod1.IN63
M_data.b[1] => Mult0.IN62
M_data.b[1] => Mult1.IN62
M_data.b[1] => Div0.IN62
M_data.b[1] => Div1.IN62
M_data.b[1] => rem_signed.IN0
M_data.b[1] => Mod0.IN62
M_data.b[1] => Add2.IN63
M_data.b[1] => Mod1.IN62
M_data.b[2] => Mult0.IN61
M_data.b[2] => Mult1.IN61
M_data.b[2] => Div0.IN61
M_data.b[2] => Div1.IN61
M_data.b[2] => rem_signed.IN0
M_data.b[2] => Mod0.IN61
M_data.b[2] => Add2.IN62
M_data.b[2] => Mod1.IN61
M_data.b[3] => Mult0.IN60
M_data.b[3] => Mult1.IN60
M_data.b[3] => Div0.IN60
M_data.b[3] => Div1.IN60
M_data.b[3] => rem_signed.IN0
M_data.b[3] => Mod0.IN60
M_data.b[3] => Add2.IN61
M_data.b[3] => Mod1.IN60
M_data.b[4] => Mult0.IN59
M_data.b[4] => Mult1.IN59
M_data.b[4] => Div0.IN59
M_data.b[4] => Div1.IN59
M_data.b[4] => rem_signed.IN0
M_data.b[4] => Mod0.IN59
M_data.b[4] => Add2.IN60
M_data.b[4] => Mod1.IN59
M_data.b[5] => Mult0.IN58
M_data.b[5] => Mult1.IN58
M_data.b[5] => Div0.IN58
M_data.b[5] => Div1.IN58
M_data.b[5] => rem_signed.IN0
M_data.b[5] => Mod0.IN58
M_data.b[5] => Add2.IN59
M_data.b[5] => Mod1.IN58
M_data.b[6] => Mult0.IN57
M_data.b[6] => Mult1.IN57
M_data.b[6] => Div0.IN57
M_data.b[6] => Div1.IN57
M_data.b[6] => rem_signed.IN0
M_data.b[6] => Mod0.IN57
M_data.b[6] => Add2.IN58
M_data.b[6] => Mod1.IN57
M_data.b[7] => Mult0.IN56
M_data.b[7] => Mult1.IN56
M_data.b[7] => Div0.IN56
M_data.b[7] => Div1.IN56
M_data.b[7] => rem_signed.IN0
M_data.b[7] => Mod0.IN56
M_data.b[7] => Add2.IN57
M_data.b[7] => Mod1.IN56
M_data.b[8] => Mult0.IN55
M_data.b[8] => Mult1.IN55
M_data.b[8] => Div0.IN55
M_data.b[8] => Div1.IN55
M_data.b[8] => rem_signed.IN0
M_data.b[8] => Mod0.IN55
M_data.b[8] => Add2.IN56
M_data.b[8] => Mod1.IN55
M_data.b[9] => Mult0.IN54
M_data.b[9] => Mult1.IN54
M_data.b[9] => Div0.IN54
M_data.b[9] => Div1.IN54
M_data.b[9] => rem_signed.IN0
M_data.b[9] => Mod0.IN54
M_data.b[9] => Add2.IN55
M_data.b[9] => Mod1.IN54
M_data.b[10] => Mult0.IN53
M_data.b[10] => Mult1.IN53
M_data.b[10] => Div0.IN53
M_data.b[10] => Div1.IN53
M_data.b[10] => rem_signed.IN0
M_data.b[10] => Mod0.IN53
M_data.b[10] => Add2.IN54
M_data.b[10] => Mod1.IN53
M_data.b[11] => Mult0.IN52
M_data.b[11] => Mult1.IN52
M_data.b[11] => Div0.IN52
M_data.b[11] => Div1.IN52
M_data.b[11] => rem_signed.IN0
M_data.b[11] => Mod0.IN52
M_data.b[11] => Add2.IN53
M_data.b[11] => Mod1.IN52
M_data.b[12] => Mult0.IN51
M_data.b[12] => Mult1.IN51
M_data.b[12] => Div0.IN51
M_data.b[12] => Div1.IN51
M_data.b[12] => rem_signed.IN0
M_data.b[12] => Mod0.IN51
M_data.b[12] => Add2.IN52
M_data.b[12] => Mod1.IN51
M_data.b[13] => Mult0.IN50
M_data.b[13] => Mult1.IN50
M_data.b[13] => Div0.IN50
M_data.b[13] => Div1.IN50
M_data.b[13] => rem_signed.IN0
M_data.b[13] => Mod0.IN50
M_data.b[13] => Add2.IN51
M_data.b[13] => Mod1.IN50
M_data.b[14] => Mult0.IN49
M_data.b[14] => Mult1.IN49
M_data.b[14] => Div0.IN49
M_data.b[14] => Div1.IN49
M_data.b[14] => rem_signed.IN0
M_data.b[14] => Mod0.IN49
M_data.b[14] => Add2.IN50
M_data.b[14] => Mod1.IN49
M_data.b[15] => Mult0.IN48
M_data.b[15] => Mult1.IN48
M_data.b[15] => Div0.IN48
M_data.b[15] => Div1.IN48
M_data.b[15] => rem_signed.IN0
M_data.b[15] => Mod0.IN48
M_data.b[15] => Add2.IN49
M_data.b[15] => Mod1.IN48
M_data.b[16] => Mult0.IN47
M_data.b[16] => Mult1.IN47
M_data.b[16] => Div0.IN47
M_data.b[16] => Div1.IN47
M_data.b[16] => rem_signed.IN0
M_data.b[16] => Mod0.IN47
M_data.b[16] => Add2.IN48
M_data.b[16] => Mod1.IN47
M_data.b[17] => Mult0.IN46
M_data.b[17] => Mult1.IN46
M_data.b[17] => Div0.IN46
M_data.b[17] => Div1.IN46
M_data.b[17] => rem_signed.IN0
M_data.b[17] => Mod0.IN46
M_data.b[17] => Add2.IN47
M_data.b[17] => Mod1.IN46
M_data.b[18] => Mult0.IN45
M_data.b[18] => Mult1.IN45
M_data.b[18] => Div0.IN45
M_data.b[18] => Div1.IN45
M_data.b[18] => rem_signed.IN0
M_data.b[18] => Mod0.IN45
M_data.b[18] => Add2.IN46
M_data.b[18] => Mod1.IN45
M_data.b[19] => Mult0.IN44
M_data.b[19] => Mult1.IN44
M_data.b[19] => Div0.IN44
M_data.b[19] => Div1.IN44
M_data.b[19] => rem_signed.IN0
M_data.b[19] => Mod0.IN44
M_data.b[19] => Add2.IN45
M_data.b[19] => Mod1.IN44
M_data.b[20] => Mult0.IN43
M_data.b[20] => Mult1.IN43
M_data.b[20] => Div0.IN43
M_data.b[20] => Div1.IN43
M_data.b[20] => rem_signed.IN0
M_data.b[20] => Mod0.IN43
M_data.b[20] => Add2.IN44
M_data.b[20] => Mod1.IN43
M_data.b[21] => Mult0.IN42
M_data.b[21] => Mult1.IN42
M_data.b[21] => Div0.IN42
M_data.b[21] => Div1.IN42
M_data.b[21] => rem_signed.IN0
M_data.b[21] => Mod0.IN42
M_data.b[21] => Add2.IN43
M_data.b[21] => Mod1.IN42
M_data.b[22] => Mult0.IN41
M_data.b[22] => Mult1.IN41
M_data.b[22] => Div0.IN41
M_data.b[22] => Div1.IN41
M_data.b[22] => rem_signed.IN0
M_data.b[22] => Mod0.IN41
M_data.b[22] => Add2.IN42
M_data.b[22] => Mod1.IN41
M_data.b[23] => Mult0.IN40
M_data.b[23] => Mult1.IN40
M_data.b[23] => Div0.IN40
M_data.b[23] => Div1.IN40
M_data.b[23] => rem_signed.IN0
M_data.b[23] => Mod0.IN40
M_data.b[23] => Add2.IN41
M_data.b[23] => Mod1.IN40
M_data.b[24] => Mult0.IN39
M_data.b[24] => Mult1.IN39
M_data.b[24] => Div0.IN39
M_data.b[24] => Div1.IN39
M_data.b[24] => rem_signed.IN0
M_data.b[24] => Mod0.IN39
M_data.b[24] => Add2.IN40
M_data.b[24] => Mod1.IN39
M_data.b[25] => Mult0.IN38
M_data.b[25] => Mult1.IN38
M_data.b[25] => Div0.IN38
M_data.b[25] => Div1.IN38
M_data.b[25] => rem_signed.IN0
M_data.b[25] => Mod0.IN38
M_data.b[25] => Add2.IN39
M_data.b[25] => Mod1.IN38
M_data.b[26] => Mult0.IN37
M_data.b[26] => Mult1.IN37
M_data.b[26] => Div0.IN37
M_data.b[26] => Div1.IN37
M_data.b[26] => rem_signed.IN0
M_data.b[26] => Mod0.IN37
M_data.b[26] => Add2.IN38
M_data.b[26] => Mod1.IN37
M_data.b[27] => Mult0.IN36
M_data.b[27] => Mult1.IN36
M_data.b[27] => Div0.IN36
M_data.b[27] => Div1.IN36
M_data.b[27] => rem_signed.IN0
M_data.b[27] => Mod0.IN36
M_data.b[27] => Add2.IN37
M_data.b[27] => Mod1.IN36
M_data.b[28] => Mult0.IN35
M_data.b[28] => Mult1.IN35
M_data.b[28] => Div0.IN35
M_data.b[28] => Div1.IN35
M_data.b[28] => rem_signed.IN0
M_data.b[28] => Mod0.IN35
M_data.b[28] => Add2.IN36
M_data.b[28] => Mod1.IN35
M_data.b[29] => Mult0.IN34
M_data.b[29] => Mult1.IN34
M_data.b[29] => Div0.IN34
M_data.b[29] => Div1.IN34
M_data.b[29] => rem_signed.IN0
M_data.b[29] => Mod0.IN34
M_data.b[29] => Add2.IN35
M_data.b[29] => Mod1.IN34
M_data.b[30] => Mult0.IN33
M_data.b[30] => Mult1.IN33
M_data.b[30] => Div0.IN33
M_data.b[30] => Div1.IN33
M_data.b[30] => rem_signed.IN0
M_data.b[30] => Mod0.IN33
M_data.b[30] => Add2.IN34
M_data.b[30] => Mod1.IN33
M_data.b[31] => Mult0.IN32
M_data.b[31] => Mult1.IN32
M_data.b[31] => Div0.IN32
M_data.b[31] => Div1.IN32
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => rem_signed.IN1
M_data.b[31] => Mod0.IN32
M_data.b[31] => rem_signed.IN0
M_data.b[31] => Add2.IN33
M_data.b[31] => Mod1.IN32
M_data.b[31] => Add0.IN63
M_data.a[0] => Mult0.IN31
M_data.a[0] => Mult1.IN31
M_data.a[0] => Div0.IN31
M_data.a[0] => Div1.IN31
M_data.a[0] => rem_signed.IN0
M_data.a[0] => Mod0.IN31
M_data.a[0] => Mod1.IN31
M_data.a[1] => Mult0.IN30
M_data.a[1] => Mult1.IN30
M_data.a[1] => Div0.IN30
M_data.a[1] => Div1.IN30
M_data.a[1] => rem_signed.IN0
M_data.a[1] => Mod0.IN30
M_data.a[1] => Mod1.IN30
M_data.a[2] => Mult0.IN29
M_data.a[2] => Mult1.IN29
M_data.a[2] => Div0.IN29
M_data.a[2] => Div1.IN29
M_data.a[2] => rem_signed.IN0
M_data.a[2] => Mod0.IN29
M_data.a[2] => Mod1.IN29
M_data.a[3] => Mult0.IN28
M_data.a[3] => Mult1.IN28
M_data.a[3] => Div0.IN28
M_data.a[3] => Div1.IN28
M_data.a[3] => rem_signed.IN0
M_data.a[3] => Mod0.IN28
M_data.a[3] => Mod1.IN28
M_data.a[4] => Mult0.IN27
M_data.a[4] => Mult1.IN27
M_data.a[4] => Div0.IN27
M_data.a[4] => Div1.IN27
M_data.a[4] => rem_signed.IN0
M_data.a[4] => Mod0.IN27
M_data.a[4] => Mod1.IN27
M_data.a[5] => Mult0.IN26
M_data.a[5] => Mult1.IN26
M_data.a[5] => Div0.IN26
M_data.a[5] => Div1.IN26
M_data.a[5] => rem_signed.IN0
M_data.a[5] => Mod0.IN26
M_data.a[5] => Mod1.IN26
M_data.a[6] => Mult0.IN25
M_data.a[6] => Mult1.IN25
M_data.a[6] => Div0.IN25
M_data.a[6] => Div1.IN25
M_data.a[6] => rem_signed.IN0
M_data.a[6] => Mod0.IN25
M_data.a[6] => Mod1.IN25
M_data.a[7] => Mult0.IN24
M_data.a[7] => Mult1.IN24
M_data.a[7] => Div0.IN24
M_data.a[7] => Div1.IN24
M_data.a[7] => rem_signed.IN0
M_data.a[7] => Mod0.IN24
M_data.a[7] => Mod1.IN24
M_data.a[8] => Mult0.IN23
M_data.a[8] => Mult1.IN23
M_data.a[8] => Div0.IN23
M_data.a[8] => Div1.IN23
M_data.a[8] => rem_signed.IN0
M_data.a[8] => Mod0.IN23
M_data.a[8] => Mod1.IN23
M_data.a[9] => Mult0.IN22
M_data.a[9] => Mult1.IN22
M_data.a[9] => Div0.IN22
M_data.a[9] => Div1.IN22
M_data.a[9] => rem_signed.IN0
M_data.a[9] => Mod0.IN22
M_data.a[9] => Mod1.IN22
M_data.a[10] => Mult0.IN21
M_data.a[10] => Mult1.IN21
M_data.a[10] => Div0.IN21
M_data.a[10] => Div1.IN21
M_data.a[10] => rem_signed.IN0
M_data.a[10] => Mod0.IN21
M_data.a[10] => Mod1.IN21
M_data.a[11] => Mult0.IN20
M_data.a[11] => Mult1.IN20
M_data.a[11] => Div0.IN20
M_data.a[11] => Div1.IN20
M_data.a[11] => rem_signed.IN0
M_data.a[11] => Mod0.IN20
M_data.a[11] => Mod1.IN20
M_data.a[12] => Mult0.IN19
M_data.a[12] => Mult1.IN19
M_data.a[12] => Div0.IN19
M_data.a[12] => Div1.IN19
M_data.a[12] => rem_signed.IN0
M_data.a[12] => Mod0.IN19
M_data.a[12] => Mod1.IN19
M_data.a[13] => Mult0.IN18
M_data.a[13] => Mult1.IN18
M_data.a[13] => Div0.IN18
M_data.a[13] => Div1.IN18
M_data.a[13] => rem_signed.IN0
M_data.a[13] => Mod0.IN18
M_data.a[13] => Mod1.IN18
M_data.a[14] => Mult0.IN17
M_data.a[14] => Mult1.IN17
M_data.a[14] => Div0.IN17
M_data.a[14] => Div1.IN17
M_data.a[14] => rem_signed.IN0
M_data.a[14] => Mod0.IN17
M_data.a[14] => Mod1.IN17
M_data.a[15] => Mult0.IN16
M_data.a[15] => Mult1.IN16
M_data.a[15] => Div0.IN16
M_data.a[15] => Div1.IN16
M_data.a[15] => rem_signed.IN0
M_data.a[15] => Mod0.IN16
M_data.a[15] => Mod1.IN16
M_data.a[16] => Mult0.IN15
M_data.a[16] => Mult1.IN15
M_data.a[16] => Div0.IN15
M_data.a[16] => Div1.IN15
M_data.a[16] => rem_signed.IN0
M_data.a[16] => Mod0.IN15
M_data.a[16] => Mod1.IN15
M_data.a[17] => Mult0.IN14
M_data.a[17] => Mult1.IN14
M_data.a[17] => Div0.IN14
M_data.a[17] => Div1.IN14
M_data.a[17] => rem_signed.IN0
M_data.a[17] => Mod0.IN14
M_data.a[17] => Mod1.IN14
M_data.a[18] => Mult0.IN13
M_data.a[18] => Mult1.IN13
M_data.a[18] => Div0.IN13
M_data.a[18] => Div1.IN13
M_data.a[18] => rem_signed.IN0
M_data.a[18] => Mod0.IN13
M_data.a[18] => Mod1.IN13
M_data.a[19] => Mult0.IN12
M_data.a[19] => Mult1.IN12
M_data.a[19] => Div0.IN12
M_data.a[19] => Div1.IN12
M_data.a[19] => rem_signed.IN0
M_data.a[19] => Mod0.IN12
M_data.a[19] => Mod1.IN12
M_data.a[20] => Mult0.IN11
M_data.a[20] => Mult1.IN11
M_data.a[20] => Div0.IN11
M_data.a[20] => Div1.IN11
M_data.a[20] => rem_signed.IN0
M_data.a[20] => Mod0.IN11
M_data.a[20] => Mod1.IN11
M_data.a[21] => Mult0.IN10
M_data.a[21] => Mult1.IN10
M_data.a[21] => Div0.IN10
M_data.a[21] => Div1.IN10
M_data.a[21] => rem_signed.IN0
M_data.a[21] => Mod0.IN10
M_data.a[21] => Mod1.IN10
M_data.a[22] => Mult0.IN9
M_data.a[22] => Mult1.IN9
M_data.a[22] => Div0.IN9
M_data.a[22] => Div1.IN9
M_data.a[22] => rem_signed.IN0
M_data.a[22] => Mod0.IN9
M_data.a[22] => Mod1.IN9
M_data.a[23] => Mult0.IN8
M_data.a[23] => Mult1.IN8
M_data.a[23] => Div0.IN8
M_data.a[23] => Div1.IN8
M_data.a[23] => rem_signed.IN0
M_data.a[23] => Mod0.IN8
M_data.a[23] => Mod1.IN8
M_data.a[24] => Mult0.IN7
M_data.a[24] => Mult1.IN7
M_data.a[24] => Div0.IN7
M_data.a[24] => Div1.IN7
M_data.a[24] => rem_signed.IN0
M_data.a[24] => Mod0.IN7
M_data.a[24] => Mod1.IN7
M_data.a[25] => Mult0.IN6
M_data.a[25] => Mult1.IN6
M_data.a[25] => Div0.IN6
M_data.a[25] => Div1.IN6
M_data.a[25] => rem_signed.IN0
M_data.a[25] => Mod0.IN6
M_data.a[25] => Mod1.IN6
M_data.a[26] => Mult0.IN5
M_data.a[26] => Mult1.IN5
M_data.a[26] => Div0.IN5
M_data.a[26] => Div1.IN5
M_data.a[26] => rem_signed.IN0
M_data.a[26] => Mod0.IN5
M_data.a[26] => Mod1.IN5
M_data.a[27] => Mult0.IN4
M_data.a[27] => Mult1.IN4
M_data.a[27] => Div0.IN4
M_data.a[27] => Div1.IN4
M_data.a[27] => rem_signed.IN0
M_data.a[27] => Mod0.IN4
M_data.a[27] => Mod1.IN4
M_data.a[28] => Mult0.IN3
M_data.a[28] => Mult1.IN3
M_data.a[28] => Div0.IN3
M_data.a[28] => Div1.IN3
M_data.a[28] => rem_signed.IN0
M_data.a[28] => Mod0.IN3
M_data.a[28] => Mod1.IN3
M_data.a[29] => Mult0.IN2
M_data.a[29] => Mult1.IN2
M_data.a[29] => Div0.IN2
M_data.a[29] => Div1.IN2
M_data.a[29] => rem_signed.IN0
M_data.a[29] => Mod0.IN2
M_data.a[29] => Mod1.IN2
M_data.a[30] => Mult0.IN1
M_data.a[30] => Mult1.IN1
M_data.a[30] => Div0.IN1
M_data.a[30] => Div1.IN1
M_data.a[30] => rem_signed.IN0
M_data.a[30] => Mod0.IN1
M_data.a[30] => Mod1.IN1
M_data.a[31] => Mult0.IN0
M_data.a[31] => Mult1.IN0
M_data.a[31] => Div0.IN0
M_data.a[31] => Div1.IN0
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => rem_signed.IN1
M_data.a[31] => Mod0.IN0
M_data.a[31] => rem_signed.IN1
M_data.a[31] => Mod1.IN0
M_data.a[31] => Add1.IN63
dataOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


