Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Sat Aug 17 23:05:08 2024


Cell Usage:
GTP_APM_E1 (SIMD)           2 uses
GTP_APM_E1                   75 uses
GTP_CLKBUFG                   1 use
GTP_DFF                    1368 uses
GTP_DFF_C                   425 uses
GTP_DFF_CE                  181 uses
GTP_DFF_E                   147 uses
GTP_DFF_P                    78 uses
GTP_DFF_PE                   57 uses
GTP_DFF_R                  2447 uses
GTP_DFF_RE                 4474 uses
GTP_DFF_S                    71 uses
GTP_DFF_SE                  165 uses
GTP_DLATCH_C                  1 use
GTP_DLL                       1 use
GTP_DRM18K                   14 uses
GTP_DRM9K                   156 uses
GTP_GRS                       1 use
GTP_INV                      22 uses
GTP_IOCLKDELAY                1 use
GTP_ISERDES                   5 uses
GTP_LUT1                    149 uses
GTP_LUT2                    664 uses
GTP_LUT3                    911 uses
GTP_LUT4                    601 uses
GTP_LUT5                   1806 uses
GTP_LUT5CARRY              3081 uses
GTP_LUT5M                  1453 uses
GTP_MUX2LUT6                643 uses
GTP_MUX2LUT7                261 uses
GTP_MUX2LUT8                  4 uses
GTP_OSERDES                   6 uses
GTP_PLL_E3                    2 uses
GTP_RAM16X1DP               102 uses
GTP_RAM32X1DP                26 uses
GTP_ROM32X1                  14 uses

I/O ports: 106
GTP_INBUF                  50 uses
GTP_IOBUF                   4 uses
GTP_OUTBUF                 46 uses
GTP_OUTBUFT                 6 uses

Mapping Summary:
Total LUTs: 8807 of 42800 (20.58%)
	LUTs as dram: 128 of 17000 (0.75%)
	LUTs as logic: 8679
Total Registers: 9413 of 64200 (14.66%)
Total Latches: 1

DRM18K:
Total DRM18K = 92.0 of 134 (68.66%)

APMs:
Total APMs = 76.00 of 84 (90.48%)

Total I/O ports = 106 of 296 (35.81%)


Overview of Control Sets:

Number of unique control sets : 402

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 8        | 5                 3
  [2, 4)      | 19       | 18                1
  [4, 6)      | 27       | 27                0
  [6, 8)      | 10       | 8                 2
  [8, 10)     | 99       | 96                3
  [10, 12)    | 31       | 25                6
  [12, 14)    | 4        | 4                 0
  [14, 16)    | 2        | 2                 0
  [16, Inf)   | 202      | 191               11
--------------------------------------------------------------
  The maximum fanout: 1218
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 1368
  NO              NO                YES                503
  NO              YES               NO                 2518
  YES             NO                NO                 147
  YES             NO                YES                238
  YES             YES               NO                 4639
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             1
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                     | LUT      | FF       | Distributed RAM     | APM     | DRM      | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                                                  | 8808     | 9413     | 128                 | 76      | 92       | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 106     | 0           | 1           | 0            | 0        | 3081          | 643          | 261          | 4            | 0       | 0        | 2       | 0        | 0          | 0             | 1         | 0        | 1        
| + ES7243E_reg_config                                                 | 63       | 30       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_com                                                        | 43       | 14       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES7243_i2s_rx                                                      | 26       | 41       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES8156_i2s_tx                                                      | 16       | 18       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES8156_reg_config                                                  | 68       | 38       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_com                                                        | 42       | 14       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + RAM_1                                                              | 0        | 0        | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_spram_RAM_1                                               | 0        | 0        | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + algorithm                                                          | 456      | 407      | 0                   | 0       | 3        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 202           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + boy2girl_u                                                       | 32       | 59       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + LUT_2GIRL                                                      | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_LUT_2GIRL                                       | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + denoise_u                                                        | 71       | 57       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + girl2boy_u                                                       | 26       | 58       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + LUT_2BOY                                                       | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_LUT_2BOY                                        | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + separate1_u                                                      | 175      | 96       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 112           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Sperate_door                                                   | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_Sperate_door                                   | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + separate2_u                                                      | 27       | 57       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + echo_des                                                           | 848      | 834      | 0                   | 40      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 835           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[0].delt_20                                               | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[0].mul_ex                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[1].delt_20                                               | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[1].mul_ex                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[2].delt_20                                               | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[2].mul_ex                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[3].delt_20                                               | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[3].mul_ex                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[4].delt_20                                               | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[4].mul_ex                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[5].delt_20                                               | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[5].mul_ex                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[6].delt_20                                               | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[6].mul_ex                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[7].delt_20                                               | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[7].mul_ex                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[8].delt_20                                               | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[8].mul_ex                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[9].delt_20                                               | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[9].mul_ex                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[10].delt_20                                              | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[10].mul_ex                                               | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[11].delt_20                                              | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[11].mul_ex                                               | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[12].delt_20                                              | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[12].mul_ex                                               | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[13].delt_20                                              | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[13].mul_ex                                               | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[14].delt_20                                              | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[14].mul_ex                                               | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[15].delt_20                                              | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[15].mul_ex                                               | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[16].delt_20                                              | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[16].mul_ex                                               | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[17].delt_20                                              | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[17].mul_ex                                               | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[18].delt_20                                              | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[18].mul_ex                                               | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[19].delt_20                                              | 11       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + genblk2[19].mul_ex                                               | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_mul                                                | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mul_add[0].Mul_Add                                               | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_multadd_Mul_Add                                         | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mul_add[1].Mul_Add                                               | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_multadd_Mul_Add                                         | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mul_add[2].Mul_Add                                               | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_multadd_Mul_Add                                         | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mul_add[3].Mul_Add                                               | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_multadd_Mul_Add                                         | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mul_add[4].Mul_Add                                               | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_multadd_Mul_Add                                         | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mul_add[5].Mul_Add                                               | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_multadd_Mul_Add                                         | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mul_add[6].Mul_Add                                               | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_multadd_Mul_Add                                         | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mul_add[7].Mul_Add                                               | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_multadd_Mul_Add                                         | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mul_add[8].Mul_Add                                               | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_multadd_Mul_Add                                         | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mul_add[9].Mul_Add                                               | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_multadd_Mul_Add                                         | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + gvrd_test                                                          | 2028     | 1994     | 8                   | 0       | 1.5      | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 819           | 31           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
|   + gvrd                                                             | 1996     | 1959     | 8                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 795           | 31           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Dcache2Frame                                                   | 97       | 90       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_Dcache2Frame                                     | 97       | 90       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                           | 97       | 90       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                              | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + udp_ip_mac_top                                                 | 1752     | 1767     | 8                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 677           | 30           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + arp_mac_top_U1                                               | 658      | 884      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 98            | 16           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_cache                                                  | 69       | 129      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_rx                                                     | 72       | 191      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_tx                                                     | 195      | 135      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 30            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mac_layer                                                  | 322      | 429      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 61            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_rx                                                   | 179      | 296      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + crc32_gen                                              | 55       | 32       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_tx                                                   | 104      | 99       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + crc32_gen                                              | 48       | 32       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mac_tx_mode                                              | 39       | 34       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ip_layer                                                     | 1042     | 842      | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 559           | 14           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + icmp                                                       | 436      | 342      | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 236           | 8            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + icmp_receive_ram                                         | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_icmp_rx_ram_8_256                        | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_rx                                                      | 193      | 216      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 120           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_tx                                                      | 355      | 235      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 188           | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip_tx_mode                                                 | 57       | 49       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp_layer                                                    | 52       | 41       | 8                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp_tx                                                     | 52       | 41       | 8                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + udp_shift_register                                       | 13       | 4        | 8                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_shiftregister_udp_shift_register     | 13       | 4        | 8                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipm_distributed_sdpram_udp_shift_register          | 8        | 0        | 8                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rgmii_interface                                                  | 0        | 9        | 0                   | 0       | 0        | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + i2s_loop                                                           | 0        | 32       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ifftround_im                                                       | 16       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ifftround_re                                                       | 16       | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl                                                            | 27       | 24       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 26       | 22       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + mfcc_avg_u                                                         | 277      | 450      | 0                   | 2       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 104          | 52           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + MUL26x16                                                         | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_MUL26x16                                           | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + div1024_lut                                                      | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_div1024                                           | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + mfcc_u                                                             | 697      | 1207     | 16                  | 18      | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 259           | 75           | 37           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + DCT                                                              | 269      | 362      | 16                  | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 39            | 74           | 37           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mul_dct                                                        | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipml_mult_mul16x16_signed                                  | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + the_instance_name                                              | 48       | 16       | 16                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipm_distributed_fifo_logfbe_buff                           | 48       | 16       | 16                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipm_distributed_sdpram_logfbe_buff                         | 16       | 0        | 16                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_fifo_ctr                                 | 31       | 16       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + Squares                                                          | 55       | 343      | 0                   | 7       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + filterbank                                                       | 235      | 383      | 0                   | 8       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 165           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + FBANK_LUT1                                                     | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_FBANK_LUT1                                      | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + FBANK_LUT2                                                     | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_FBANK_LUT2                                      | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mul_add1                                                       | 78       | 148      | 0                   | 4       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mul55x16                                                     | 0        | 71       | 0                   | 4       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipml_mult_mul55x16                                       | 0        | 71       | 0                   | 4       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mul_add2                                                       | 78       | 148      | 0                   | 4       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mul55x16                                                     | 0        | 71       | 0                   | 4       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipml_mult_mul55x16                                       | 0        | 71       | 0                   | 4       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + lifter                                                           | 14       | 3        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mul_log2E                                                      | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipml_mult_MUL16x16                                         | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + logE                                                             | 124      | 104      | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + log2                                                           | 120      | 81       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mul_log2E                                                      | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ipml_mult_MUL16x16                                         | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                         | 353      | 331      | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                       | 82       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                       | 78       | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                       | 101      | 144      | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                       | 91       | 62       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + spectrogram_0                                                      | 809      | 235      | 0                   | 0       | 71.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 180          | 80           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + B_LUT                                                            | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_B_LUT                                               | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_B_LUT                                           | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + G_LUT                                                            | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_G_LUT                                               | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_G_LUT                                           | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + R_LUT                                                            | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_R_LUT                                               | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_R_LUT                                           | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[0].DRAM_spectrogram                                        | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[1].DRAM_spectrogram                                        | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[2].DRAM_spectrogram                                        | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[3].DRAM_spectrogram                                        | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[4].DRAM_spectrogram                                        | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[5].DRAM_spectrogram                                        | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[6].DRAM_spectrogram                                        | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[7].DRAM_spectrogram                                        | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[8].DRAM_spectrogram                                        | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[9].DRAM_spectrogram                                        | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[10].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[11].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[12].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[13].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[14].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[15].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[16].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[17].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[18].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[19].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[20].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[21].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[22].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[23].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[24].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[25].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[26].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[27].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[28].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[29].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[30].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[31].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[32].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[33].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[34].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[35].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[36].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[37].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[38].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[39].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[40].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[41].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[42].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[43].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[44].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[45].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[46].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[47].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[48].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[49].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[50].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[51].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[52].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[53].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[54].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[55].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[56].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[57].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[58].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[59].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[60].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[61].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[62].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[63].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[64].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[65].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[66].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[67].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[68].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[69].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[70].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[71].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[72].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[73].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[74].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[75].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[76].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[77].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[78].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[79].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[80].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[81].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[82].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[83].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[84].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[85].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[86].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[87].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[88].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[89].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[90].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[91].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[92].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[93].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[94].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[95].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[96].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[97].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[98].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[99].DRAM_spectrogram                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[100].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[101].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[102].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[103].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[104].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[105].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[106].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[107].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[108].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[109].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[110].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[111].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[112].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[113].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[114].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[115].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[116].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[117].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[118].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[119].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[120].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[121].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[122].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[123].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[124].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[125].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[126].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[127].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[128].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[129].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[130].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[131].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[132].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[133].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[134].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[135].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[136].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[137].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[138].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_i[139].DRAM_spectrogram                                      | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DRAM_spectrogram                                  | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + spectrum_0                                                         | 66       | 59       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + FFT_ram                                                          | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_dpram_DPRAM                                             | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + stream_ctrler                                                      | 297      | 322      | 0                   | 1       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 128           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + FIFO_RX                                                          | 105      | 101      | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_FIFO_1                                             | 105      | 101      | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                             | 105      | 101      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                                | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + FIFO_TX                                                          | 86       | 90       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_FIFO_1                                             | 86       | 90       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                             | 86       | 90       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                                | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + HANN_LUT                                                         | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_HANN_LUT                                          | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + HANN_fft_fifo                                                    | 10       | 9        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + HANN_RAM                                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_HANN_RAM                                        | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + HANN_org_fifo                                                    | 10       | 9        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + HANN_RAM                                                       | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_HANN_RAM                                        | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + MUL16x16                                                         | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_MUL16x16                                           | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_fft_wrapper                                                      | 1072     | 1141     | 104                 | 14      | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 267           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cfg_ctrl                                                       | 2        | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + use_radix2_burst.u_burst_input_ctrl                              | 22       | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + use_radix2_burst.u_radix2_burst_core                             | 1048     | 1124     | 104                 | 14      | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 257           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + r2_dit_bf                                                      | 369      | 551      | 56                  | 14      | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 177           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_im_input_sreg                                              | 32       | 31       | 27                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + latency_larger_than_2.u_distram_sreg                       | 32       | 31       | 27                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_shiftregister                              | 32       | 31       | 27                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_sdpram                                   | 27       | 27       | 27                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r2_dit_mult_by_twiddle                                     | 309      | 493      | 2                   | 6       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 177           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_comp_mult                                                | 58       | 178      | 0                   | 6       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 56            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t4.u_comp_mult_t4                                        | 58       | 178      | 0                   | 6       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 56            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_1                                            | 1        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_1_2                                            | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_1                                            | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_2_2                                            | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_1                                            | 1        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_3mult_3_2                                            | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly1                                            | 0        | 54       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sreg_dly2                                            | 0        | 68       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_fft_comp_round                                           | 143      | 252      | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 84            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_round                                               | 73       | 126      | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                      | 4        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg                 | 4        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                        | 4        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                             | 1        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                      | 42       | 55       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                              | 42       | 55       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_round                                               | 70       | 126      | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_din_sign_sreg                      | 1        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg                 | 1        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister                        | 1        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram                             | 1        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + convegent_rouning.u_rouning_adder                      | 42       | 55       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                              | 42       | 55       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_twiddle_gen                                              | 89       | 54       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 37            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                                          | 0        | 20       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sin_rom                                                | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_sin_drm_rom                                  | 0        | 0        | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_r2bf_as_core                                               | 0        | 0        | 0                   | 8       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_r2bf_adder                                               | 0        | 0        | 0                   | 4       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_add                                                 | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_apm.u_apm_addsub                                   | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_add                                                 | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_apm.u_apm_addsub                                   | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_r2bf_subtractor                                          | 0        | 0        | 0                   | 4       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_add                                                 | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_apm.u_apm_addsub                                   | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_add                                                 | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_apm.u_apm_addsub                                   | 0        | 0        | 0                   | 2       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_re_input_sreg                                              | 28       | 27       | 27                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + latency_larger_than_2.u_distram_sreg                       | 28       | 27       | 27                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_shiftregister                              | 28       | 27       | 27                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_sdpram                                   | 27       | 27       | 27                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + r2_dit_ctrl                                                    | 244      | 204      | 48                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 80            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + bfcnt_last_sreg                                              | 1        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + latency_larger_than_2.u_distram_sreg                       | 1        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_shiftregister                              | 1        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_sdpram                                   | 1        | 1        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_bfcnt_sreg                                                 | 19       | 15       | 10                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + latency_larger_than_2.u_distram_sreg                       | 19       | 15       | 10                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_shiftregister                              | 19       | 15       | 10                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_sdpram                                   | 10       | 10       | 10                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_output_p4_sreg                                             | 19       | 13       | 13                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + latency_larger_than_2.u_distram_sreg                       | 19       | 13       | 13                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_shiftregister                              | 19       | 13       | 13                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_sdpram                                   | 13       | 13       | 13                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_output_sreg                                                | 14       | 11       | 11                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + latency_larger_than_2.u_distram_sreg                       | 14       | 11       | 11                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_shiftregister                              | 14       | 11       | 11                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_sdpram                                   | 11       | 11       | 11                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_raddr_sreg                                                 | 11       | 13       | 9                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + latency_larger_than_2.u_distram_sreg                       | 11       | 13       | 9                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_shiftregister                              | 11       | 13       | 9                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_sdpram                                   | 9        | 9        | 9                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_stage_sreg                                                 | 4        | 4        | 4                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + latency_larger_than_2.u_distram_sreg                       | 4        | 4        | 4                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_distributed_shiftregister                              | 4        | 4        | 4                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_sdpram                                   | 4        | 4        | 4                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_sdpram0                                                      | 0        | 0        | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + use_drm.u_drm_sdpram                                         | 0        | 0        | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_drm_sdpram_9k                                            | 0        | 0        | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_drm_sdpram_9k                                          | 0        | 0        | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_sdpram1                                                      | 0        | 0        | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + use_drm.u_drm_sdpram                                         | 0        | 0        | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_drm_sdpram_9k                                            | 0        | 0        | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_drm_sdpram_9k                                          | 0        | 0        | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                                              | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll0                                                             | 0        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_string_show                                                      | 324      | 47       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 45           | 12           | 4            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ubus                                                               | 368      | 587      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 40           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_local_bus_slve_cis                                             | 368      | 587      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 40           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u1                                                             | 7        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u2                                                             | 7        | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_uart_2dsp                                                    | 146      | 77       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + voice_recgnize                                                     | 761      | 1508     | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 166           | 160          | 80           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + MUL17x17                                                         | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipml_mult_MUL17x17                                           | 0        | 0        | 0                   | 1       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                                        | 135      | 110      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 90            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                             
********************************************************************************************************************************************
                                                                                               Clock   Non-clock                            
 Clock                                       Period       Waveform       Type                  Loads       Loads  Sources                   
--------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                     20.000       {0 5}          Declared                611           3  {sys_clk}                 
   sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred   81.379       {0 40.689}     Generated (sys_clk)      24           0  {u_pll/u_pll_e3/CLKOUT0}  
   sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred  100.000      {0 50}         Generated (sys_clk)     259           0  {u_pll0/u_pll_e3/CLKOUT2} 
   sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred  10.000       {0 5}          Generated (sys_clk)    5430           0  {u_pll0/u_pll_e3/CLKOUT0} 
 pixclk_in                                   6.734        {0 3.367}      Declared                338           0  {pixclk_out pixclk_in}    
 rgmii_clk                                   8.000        {0 4}          Declared               1979           1  {rgmii_txc rgmii_rxc}     
 mclk                                        81.380       {0 40.69}      Declared                  0           0  {es0_mclk es1_mclk}       
 sclk                                        10.000       {0 5}          Declared               1164           0  {es0_dsclk es1_dsclk}     
============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 async_clk                     asynchronous               mclk  pixclk_in  rgmii_clk  sclk  sys_clk 
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     148.434 MHz         20.000          6.737         13.263
 pixclk_in                  148.500 MHz      82.122 MHz          6.734         12.177         -5.443
 rgmii_clk                  125.000 MHz     162.734 MHz          8.000          6.145          1.855
 sclk                       100.000 MHz     151.286 MHz         10.000          6.610          3.390
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                             12.288 MHz     267.165 MHz         81.379          3.743         77.636
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                             10.000 MHz     147.667 MHz        100.000          6.772         93.228
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                            100.000 MHz     115.420 MHz         10.000          8.664          1.336
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.263       0.000              0           1212
 pixclk_in              pixclk_in                   -5.443    -130.632             24           1633
 sys_clk                pixclk_in                   -1.111      -1.111              1              1
 rgmii_clk              rgmii_clk                    1.855       0.000              0           4018
 sclk                   rgmii_clk                   -1.213     -38.816             32             44
 sclk                   sclk                         3.390       0.000              0           4908
 sys_clk                sclk                         7.642       0.000              0             20
 rgmii_clk              sclk                        -0.186      -1.860             10             10
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    77.636       0.000              0             29
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                    93.228       0.000              0            606
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     1.336       0.000              0          14970
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0           1212
 pixclk_in              pixclk_in                    0.881       0.000              0           1633
 sys_clk                pixclk_in                    1.052       0.000              0              1
 rgmii_clk              rgmii_clk                    0.453       0.000              0           4018
 sclk                   rgmii_clk                   -0.687      -6.870             10             44
 sclk                   sclk                         0.740       0.000              0           4908
 sys_clk                sclk                         0.779       0.000              0             20
 rgmii_clk              sclk                         2.067       0.000              0             10
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.089       0.000              0             29
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                     0.740       0.000              0            606
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     0.453       0.000              0          14970
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                    96.751       0.000              0              1
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     8.623       0.000              0              2
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
                                                     2.165       0.000              0              1
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
                                                     1.137       0.000              0              2
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             4.380       0.000              0            611
 pixclk_in                                           2.469       0.000              0            338
 rgmii_clk                                           2.100       0.000              0           1979
 sclk                                                3.862       0.000              0           1164
 sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred            40.069       0.000              0             24
 sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred           49.102       0.000              0            259
 sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred            3.100       0.000              0           5430
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[7]/CLK (GTP_DFF_C)
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[11]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[7]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[7]/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       5.502         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [7]
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N330_5/I3 (GTP_LUT5)
                                   td                    0.303       5.805 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N330_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       6.446         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20300
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N345_2/I1 (GTP_LUT2)
                                   td                    0.185       6.631 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N345_2/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       7.184         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20356
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N343_10/I4 (GTP_LUT5)
                                   td                    0.185       7.369 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N343_10/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.039         ubus/u_local_bus_slve_cis/u_uart_2dsp/N343
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_8/I0 (GTP_LUT5)
                                   td                    0.185       8.224 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.688         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25640
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/I0 (GTP_LUT5)
                                   td                    0.258       8.946 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/Z (GTP_LUT5)
                                   net (fanout=14)       0.802       9.748         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.981 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.981         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6246
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.011 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.011         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6247
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.041 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.041         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6248
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.071 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.071         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.101 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.101         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6250
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.131 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.131         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6251
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.161 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.161         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6252
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.191 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.191         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6253
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.221 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.221         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6254
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.251 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.251         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6255
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.487 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.951         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16332
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_16_or[11]/I0 (GTP_LUT2)
                                   td                    0.185      11.136 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_16_or[11]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      11.136         ubus/u_local_bus_slve_cis/u_uart_2dsp/N254 [11]
                                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[11]/D (GTP_DFF_C)

 Data arrival time                                                  11.136         Logic Levels: 9  
                                                                                   Logic: 2.369ns(35.248%), Route: 4.352ns(64.752%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204      24.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  11.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.263                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[7]/CLK (GTP_DFF_C)
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[10]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[7]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[7]/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       5.502         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [7]
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N330_5/I3 (GTP_LUT5)
                                   td                    0.303       5.805 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N330_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       6.446         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20300
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N345_2/I1 (GTP_LUT2)
                                   td                    0.185       6.631 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N345_2/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       7.184         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20356
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N343_10/I4 (GTP_LUT5)
                                   td                    0.185       7.369 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N343_10/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.039         ubus/u_local_bus_slve_cis/u_uart_2dsp/N343
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_8/I0 (GTP_LUT5)
                                   td                    0.185       8.224 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.688         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25640
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/I0 (GTP_LUT5)
                                   td                    0.258       8.946 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/Z (GTP_LUT5)
                                   net (fanout=14)       0.802       9.748         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.981 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.981         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6246
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.011 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.011         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6247
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.041 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.041         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6248
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.071 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.071         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.101 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.101         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6250
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.131 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.131         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6251
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.161 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.161         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6252
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.191 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.191         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6253
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.221 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.221         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6254
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.457 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.921         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16321
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_16_or[10]/I2 (GTP_LUT4)
                                   td                    0.185      11.106 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_16_or[10]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      11.106         ubus/u_local_bus_slve_cis/u_uart_2dsp/N254 [10]
                                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[10]/D (GTP_DFF_C)

 Data arrival time                                                  11.106         Logic Levels: 9  
                                                                                   Logic: 2.339ns(34.957%), Route: 4.352ns(65.043%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204      24.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  11.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.293                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[7]/CLK (GTP_DFF_C)
Endpoint    : ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[9]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[7]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[7]/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       5.502         ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt [7]
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N330_5/I3 (GTP_LUT5)
                                   td                    0.303       5.805 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N330_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       6.446         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20300
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N345_2/I1 (GTP_LUT2)
                                   td                    0.185       6.631 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N345_2/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       7.184         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N20356
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N343_10/I4 (GTP_LUT5)
                                   td                    0.185       7.369 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N343_10/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.039         ubus/u_local_bus_slve_cis/u_uart_2dsp/N343
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_8/I0 (GTP_LUT5)
                                   td                    0.185       8.224 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.688         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N25640
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/I0 (GTP_LUT5)
                                   td                    0.258       8.946 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_18_12/Z (GTP_LUT5)
                                   net (fanout=14)       0.802       9.748         ubus/u_local_bus_slve_cis/u_uart_2dsp/N550
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.981 f       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.981         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6246
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.011 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.011         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6247
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.041 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.041         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6248
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.071 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.071         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6249
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.101 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.101         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6250
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.131 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.131         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6251
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.161 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.161         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6252
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.191 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.191         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N6253
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.427 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N196_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.891         ubus/u_local_bus_slve_cis/u_uart_2dsp/_N16310
                                                                                   ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_16_or[9]_7/I2 (GTP_LUT4)
                                   td                    0.185      11.076 r       ubus/u_local_bus_slve_cis/u_uart_2dsp/N254_16_or[9]_7/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      11.076         ubus/u_local_bus_slve_cis/u_uart_2dsp/N254 [9]
                                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[9]/D (GTP_DFF_C)

 Data arrival time                                                  11.076         Logic Levels: 9  
                                                                                   Logic: 2.309ns(34.664%), Route: 4.352ns(65.336%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204      24.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/u_uart_2dsp/tx_cnt[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  11.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.323                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/cmd_decyt_ci_td0/CLK (GTP_DFF_R)
Endpoint    : ubus/u_local_bus_slve_cis/cmd_decyt_ci_td1/D (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/cmd_decyt_ci_td0/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       ubus/u_local_bus_slve_cis/cmd_decyt_ci_td0/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         ubus/u_local_bus_slve_cis/cmd_decyt_ci_td0
                                                                           f       ubus/u_local_bus_slve_cis/cmd_decyt_ci_td1/D (GTP_DFF_R)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/cmd_decyt_ci_td1/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/cmd_decyt_ci_td1/CLK (GTP_DFF_R)
Endpoint    : ubus/u_local_bus_slve_cis/cmd_decyt_ci_td2/D (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/cmd_decyt_ci_td1/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       ubus/u_local_bus_slve_cis/cmd_decyt_ci_td1/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         ubus/u_local_bus_slve_cis/cmd_decyt_ci_td1
                                                                           f       ubus/u_local_bus_slve_cis/cmd_decyt_ci_td2/D (GTP_DFF_R)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/cmd_decyt_ci_td2/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/cmd_decyt_ci_td2/CLK (GTP_DFF_R)
Endpoint    : ubus/u_local_bus_slve_cis/cmd_decyt_ci_td3/D (GTP_DFF_R)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/cmd_decyt_ci_td2/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       ubus/u_local_bus_slve_cis/cmd_decyt_ci_td2/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         ubus/u_local_bus_slve_cis/cmd_decyt_ci_td2
                                                                           f       ubus/u_local_bus_slve_cis/cmd_decyt_ci_td3/D (GTP_DFF_R)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/cmd_decyt_ci_td3/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[3]/CLK (GTP_DFF_R)
Endpoint    : u_string_show/pixel_data_out[0]/D (GTP_DFF)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_string_show/h_count[3]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       u_string_show/h_count[3]/Q (GTP_DFF_R)
                                   net (fanout=13)       0.792       5.536         u_string_show/h_count [3]
                                                                                   u_string_show/N25_1.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       5.737 f       u_string_show/N25_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.737         u_string_show/N25_1.co [1]
                                                                                   u_string_show/N25_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.767 r       u_string_show/N25_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.767         u_string_show/N25_1.co [2]
                                                                                   u_string_show/N25_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.797 r       u_string_show/N25_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.797         u_string_show/N25_1.co [3]
                                                                                   u_string_show/N25_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.827 r       u_string_show/N25_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.827         u_string_show/N25_1.co [4]
                                                                                   u_string_show/N25_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.857 r       u_string_show/N25_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.857         u_string_show/N25_1.co [5]
                                                                                   u_string_show/N25_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.093 r       u_string_show/N25_1.fsub_6/Z (GTP_LUT5CARRY)
                                   net (fanout=8)        0.730       6.823         u_string_show/N3817 [9]
                                                                                   u_string_show/N43_sel4[0]_1/I2 (GTP_LUT4)
                                   td                    0.280       7.103 f       u_string_show/N43_sel4[0]_1/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       7.708         u_string_show/_N39
                                                                                   u_string_show/N43_lt2_mux3/I3 (GTP_LUT5)
                                   td                    0.300       8.008 f       u_string_show/N43_lt2_mux3/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.613         u_string_show/_N49
                                                                                   u_string_show/N43_lt1_mux3/I2 (GTP_LUT5)
                                   td                    0.217       8.830 r       u_string_show/N43_lt1_mux3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.383         u_string_show/_N56
                                                                                   u_string_show/N43_lt0_mux3/I2 (GTP_LUT5)
                                   td                    0.217       9.600 r       u_string_show/N43_lt0_mux3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.064         u_string_show/_N63
                                                                                   u_string_show/N3832_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.297 f       u_string_show/N3832_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.297         u_string_show/_N6208
                                                                                   u_string_show/N3832_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.533 r       u_string_show/N3832_1_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.997         u_string_show/N3848 [4]
                                                                                   u_string_show/N53_4.fsub_4/I1 (GTP_LUT5CARRY)
                                   td                    0.233      11.230 f       u_string_show/N53_4.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.230         u_string_show/N53_4.co [4]
                                                                                   u_string_show/N53_4.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.260 r       u_string_show/N53_4.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.260         u_string_show/N53_4.co [5]
                                                                                   u_string_show/N53_4.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.290 r       u_string_show/N53_4.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.290         u_string_show/N53_4.co [6]
                                                                                   u_string_show/N53_4.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.320 r       u_string_show/N53_4.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.320         u_string_show/N53_4.co [7]
                                                                                   u_string_show/N53_4.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.350 r       u_string_show/N53_4.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.350         u_string_show/N53_4.co [8]
                                                                                   u_string_show/N53_4.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.586 r       u_string_show/N53_4.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=114)      1.349      12.935         u_string_show/N53 [9]
                                                                                   u_string_show/N54_350/I1 (GTP_LUT3)
                                   td                    0.258      13.193 f       u_string_show/N54_350/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      13.657         u_string_show/_N13730
                                                                                   u_string_show/N54_352/I0 (GTP_LUT5M)
                                   td                    0.258      13.915 f       u_string_show/N54_352/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      13.915         u_string_show/_N13732
                                                                                   u_string_show/N54_353/I0 (GTP_MUX2LUT6)
                                   td                    0.000      13.915 f       u_string_show/N54_353/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      13.915         u_string_show/_N13733
                                                                                   u_string_show/N54_361/I1 (GTP_MUX2LUT7)
                                   td                    0.162      14.077 f       u_string_show/N54_361/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.464      14.541         u_string_show/_N13741
                                                                                   u_string_show/N54_395/I0 (GTP_LUT5M)
                                   td                    0.258      14.799 f       u_string_show/N54_395/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.799         u_string_show/_N13775
                                                                                   u_string_show/N54_456/I1 (GTP_MUX2LUT6)
                                   td                    0.000      14.799 f       u_string_show/N54_456/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464      15.263         u_string_show/_N13836
                                                                                   u_string_show/N54_593/I0 (GTP_LUT5M)
                                   td                    0.258      15.521 f       u_string_show/N54_593/Z (GTP_LUT5M)
                                   net (fanout=24)       0.870      16.391         u_string_show/_N13973
                                                                                   u_string_show/pixel_data_out[0]_1/I4 (GTP_LUT5)
                                   td                    0.185      16.576 r       u_string_show/pixel_data_out[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      16.576         u_string_show/pixel_data_out[0]_1
                                                                           r       u_string_show/pixel_data_out[0]/D (GTP_DFF)

 Data arrival time                                                  16.576         Logic Levels: 17 
                                                                                   Logic: 4.337ns(35.663%), Route: 7.824ns(64.337%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 pixclk_in                                               0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.734         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204      11.149         nt_pixclk_in     
                                                                           r       u_string_show/pixel_data_out[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                              0.034      11.133                          

 Data required time                                                 11.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.133                          
 Data arrival time                                                  16.576                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[3]/CLK (GTP_DFF_R)
Endpoint    : u_string_show/pixel_data_out[1]/D (GTP_DFF)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_string_show/h_count[3]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       u_string_show/h_count[3]/Q (GTP_DFF_R)
                                   net (fanout=13)       0.792       5.536         u_string_show/h_count [3]
                                                                                   u_string_show/N25_1.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       5.737 f       u_string_show/N25_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.737         u_string_show/N25_1.co [1]
                                                                                   u_string_show/N25_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.767 r       u_string_show/N25_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.767         u_string_show/N25_1.co [2]
                                                                                   u_string_show/N25_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.797 r       u_string_show/N25_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.797         u_string_show/N25_1.co [3]
                                                                                   u_string_show/N25_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.827 r       u_string_show/N25_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.827         u_string_show/N25_1.co [4]
                                                                                   u_string_show/N25_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.857 r       u_string_show/N25_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.857         u_string_show/N25_1.co [5]
                                                                                   u_string_show/N25_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.093 r       u_string_show/N25_1.fsub_6/Z (GTP_LUT5CARRY)
                                   net (fanout=8)        0.730       6.823         u_string_show/N3817 [9]
                                                                                   u_string_show/N43_sel4[0]_1/I2 (GTP_LUT4)
                                   td                    0.280       7.103 f       u_string_show/N43_sel4[0]_1/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       7.708         u_string_show/_N39
                                                                                   u_string_show/N43_lt2_mux3/I3 (GTP_LUT5)
                                   td                    0.300       8.008 f       u_string_show/N43_lt2_mux3/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.613         u_string_show/_N49
                                                                                   u_string_show/N43_lt1_mux3/I2 (GTP_LUT5)
                                   td                    0.217       8.830 r       u_string_show/N43_lt1_mux3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.383         u_string_show/_N56
                                                                                   u_string_show/N43_lt0_mux3/I2 (GTP_LUT5)
                                   td                    0.217       9.600 r       u_string_show/N43_lt0_mux3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.064         u_string_show/_N63
                                                                                   u_string_show/N3832_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.297 f       u_string_show/N3832_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.297         u_string_show/_N6208
                                                                                   u_string_show/N3832_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.533 r       u_string_show/N3832_1_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.997         u_string_show/N3848 [4]
                                                                                   u_string_show/N53_4.fsub_4/I1 (GTP_LUT5CARRY)
                                   td                    0.233      11.230 f       u_string_show/N53_4.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.230         u_string_show/N53_4.co [4]
                                                                                   u_string_show/N53_4.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.260 r       u_string_show/N53_4.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.260         u_string_show/N53_4.co [5]
                                                                                   u_string_show/N53_4.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.290 r       u_string_show/N53_4.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.290         u_string_show/N53_4.co [6]
                                                                                   u_string_show/N53_4.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.320 r       u_string_show/N53_4.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.320         u_string_show/N53_4.co [7]
                                                                                   u_string_show/N53_4.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.350 r       u_string_show/N53_4.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.350         u_string_show/N53_4.co [8]
                                                                                   u_string_show/N53_4.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.586 r       u_string_show/N53_4.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=114)      1.349      12.935         u_string_show/N53 [9]
                                                                                   u_string_show/N54_350/I1 (GTP_LUT3)
                                   td                    0.258      13.193 f       u_string_show/N54_350/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      13.657         u_string_show/_N13730
                                                                                   u_string_show/N54_352/I0 (GTP_LUT5M)
                                   td                    0.258      13.915 f       u_string_show/N54_352/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      13.915         u_string_show/_N13732
                                                                                   u_string_show/N54_353/I0 (GTP_MUX2LUT6)
                                   td                    0.000      13.915 f       u_string_show/N54_353/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      13.915         u_string_show/_N13733
                                                                                   u_string_show/N54_361/I1 (GTP_MUX2LUT7)
                                   td                    0.162      14.077 f       u_string_show/N54_361/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.464      14.541         u_string_show/_N13741
                                                                                   u_string_show/N54_395/I0 (GTP_LUT5M)
                                   td                    0.258      14.799 f       u_string_show/N54_395/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.799         u_string_show/_N13775
                                                                                   u_string_show/N54_456/I1 (GTP_MUX2LUT6)
                                   td                    0.000      14.799 f       u_string_show/N54_456/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464      15.263         u_string_show/_N13836
                                                                                   u_string_show/N54_593/I0 (GTP_LUT5M)
                                   td                    0.258      15.521 f       u_string_show/N54_593/Z (GTP_LUT5M)
                                   net (fanout=24)       0.870      16.391         u_string_show/_N13973
                                                                                   u_string_show/pixel_data_out[1]_1/I4 (GTP_LUT5)
                                   td                    0.185      16.576 r       u_string_show/pixel_data_out[1]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      16.576         u_string_show/pixel_data_out[1]_1
                                                                           r       u_string_show/pixel_data_out[1]/D (GTP_DFF)

 Data arrival time                                                  16.576         Logic Levels: 17 
                                                                                   Logic: 4.337ns(35.663%), Route: 7.824ns(64.337%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 pixclk_in                                               0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.734         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204      11.149         nt_pixclk_in     
                                                                           r       u_string_show/pixel_data_out[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                              0.034      11.133                          

 Data required time                                                 11.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.133                          
 Data arrival time                                                  16.576                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/h_count[3]/CLK (GTP_DFF_R)
Endpoint    : u_string_show/pixel_data_out[2]/D (GTP_DFF)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_string_show/h_count[3]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       u_string_show/h_count[3]/Q (GTP_DFF_R)
                                   net (fanout=13)       0.792       5.536         u_string_show/h_count [3]
                                                                                   u_string_show/N25_1.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       5.737 f       u_string_show/N25_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.737         u_string_show/N25_1.co [1]
                                                                                   u_string_show/N25_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.767 r       u_string_show/N25_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.767         u_string_show/N25_1.co [2]
                                                                                   u_string_show/N25_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.797 r       u_string_show/N25_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.797         u_string_show/N25_1.co [3]
                                                                                   u_string_show/N25_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.827 r       u_string_show/N25_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.827         u_string_show/N25_1.co [4]
                                                                                   u_string_show/N25_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.857 r       u_string_show/N25_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.857         u_string_show/N25_1.co [5]
                                                                                   u_string_show/N25_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.093 r       u_string_show/N25_1.fsub_6/Z (GTP_LUT5CARRY)
                                   net (fanout=8)        0.730       6.823         u_string_show/N3817 [9]
                                                                                   u_string_show/N43_sel4[0]_1/I2 (GTP_LUT4)
                                   td                    0.280       7.103 f       u_string_show/N43_sel4[0]_1/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       7.708         u_string_show/_N39
                                                                                   u_string_show/N43_lt2_mux3/I3 (GTP_LUT5)
                                   td                    0.300       8.008 f       u_string_show/N43_lt2_mux3/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.613         u_string_show/_N49
                                                                                   u_string_show/N43_lt1_mux3/I2 (GTP_LUT5)
                                   td                    0.217       8.830 r       u_string_show/N43_lt1_mux3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.383         u_string_show/_N56
                                                                                   u_string_show/N43_lt0_mux3/I2 (GTP_LUT5)
                                   td                    0.217       9.600 r       u_string_show/N43_lt0_mux3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.064         u_string_show/_N63
                                                                                   u_string_show/N3832_1_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.297 f       u_string_show/N3832_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.297         u_string_show/_N6208
                                                                                   u_string_show/N3832_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.533 r       u_string_show/N3832_1_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.997         u_string_show/N3848 [4]
                                                                                   u_string_show/N53_4.fsub_4/I1 (GTP_LUT5CARRY)
                                   td                    0.233      11.230 f       u_string_show/N53_4.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.230         u_string_show/N53_4.co [4]
                                                                                   u_string_show/N53_4.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.260 r       u_string_show/N53_4.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.260         u_string_show/N53_4.co [5]
                                                                                   u_string_show/N53_4.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.290 r       u_string_show/N53_4.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.290         u_string_show/N53_4.co [6]
                                                                                   u_string_show/N53_4.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.320 r       u_string_show/N53_4.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.320         u_string_show/N53_4.co [7]
                                                                                   u_string_show/N53_4.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.350 r       u_string_show/N53_4.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.350         u_string_show/N53_4.co [8]
                                                                                   u_string_show/N53_4.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.586 r       u_string_show/N53_4.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=114)      1.349      12.935         u_string_show/N53 [9]
                                                                                   u_string_show/N54_350/I1 (GTP_LUT3)
                                   td                    0.258      13.193 f       u_string_show/N54_350/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      13.657         u_string_show/_N13730
                                                                                   u_string_show/N54_352/I0 (GTP_LUT5M)
                                   td                    0.258      13.915 f       u_string_show/N54_352/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      13.915         u_string_show/_N13732
                                                                                   u_string_show/N54_353/I0 (GTP_MUX2LUT6)
                                   td                    0.000      13.915 f       u_string_show/N54_353/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      13.915         u_string_show/_N13733
                                                                                   u_string_show/N54_361/I1 (GTP_MUX2LUT7)
                                   td                    0.162      14.077 f       u_string_show/N54_361/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.464      14.541         u_string_show/_N13741
                                                                                   u_string_show/N54_395/I0 (GTP_LUT5M)
                                   td                    0.258      14.799 f       u_string_show/N54_395/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.799         u_string_show/_N13775
                                                                                   u_string_show/N54_456/I1 (GTP_MUX2LUT6)
                                   td                    0.000      14.799 f       u_string_show/N54_456/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464      15.263         u_string_show/_N13836
                                                                                   u_string_show/N54_593/I0 (GTP_LUT5M)
                                   td                    0.258      15.521 f       u_string_show/N54_593/Z (GTP_LUT5M)
                                   net (fanout=24)       0.870      16.391         u_string_show/_N13973
                                                                                   u_string_show/pixel_data_out[2]_1/I4 (GTP_LUT5)
                                   td                    0.185      16.576 r       u_string_show/pixel_data_out[2]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      16.576         u_string_show/pixel_data_out[2]_1
                                                                           r       u_string_show/pixel_data_out[2]/D (GTP_DFF)

 Data arrival time                                                  16.576         Logic Levels: 17 
                                                                                   Logic: 4.337ns(35.663%), Route: 7.824ns(64.337%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           6.734       6.734 r                        
 pixclk_in                                               0.000       6.734 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       6.734         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204      11.149         nt_pixclk_in     
                                                                           r       u_string_show/pixel_data_out[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                              0.034      11.133                          

 Data required time                                                 11.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.133                          
 Data arrival time                                                  16.576                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.443                          
====================================================================================================

====================================================================================================

Startpoint  : spectrogram_0/hs_in_d0/CLK (GTP_DFF_R)
Endpoint    : spectrogram_0/hs_in_d1/D (GTP_DFF_R)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204       4.415         nt_pixclk_in     
                                                                           r       spectrogram_0/hs_in_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       spectrogram_0/hs_in_d0/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.343         spectrogram_0/hs_in_d0
                                                                           f       spectrogram_0/hs_in_d1/D (GTP_DFF_R)

 Data arrival time                                                   5.343         Logic Levels: 0  
                                                                                   Logic: 0.323ns(34.806%), Route: 0.605ns(65.194%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204       4.415         nt_pixclk_in     
                                                                           r       spectrogram_0/hs_in_d1/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : spectrogram_0/color_addr_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : spectrogram_0/rd_addr[2]/D (GTP_DFF_R)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204       4.415         nt_pixclk_in     
                                                                           r       spectrogram_0/color_addr_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       spectrogram_0/color_addr_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.291         spectrogram_0/color_addr_cnt [2]
                                                                                   spectrogram_0/color_addr_cnt[8:0]_inv_2/I0 (GTP_LUT1)
                                   td                    0.172       5.463 f       spectrogram_0/color_addr_cnt[8:0]_inv_2/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.463         spectrogram_0/color_addr_cnt[2]_inv
                                                                           f       spectrogram_0/rd_addr[2]/D (GTP_DFF_R)

 Data arrival time                                                   5.463         Logic Levels: 1  
                                                                                   Logic: 0.495ns(47.233%), Route: 0.553ns(52.767%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204       4.415         nt_pixclk_in     
                                                                           r       spectrogram_0/rd_addr[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.001                          
====================================================================================================

====================================================================================================

Startpoint  : spectrogram_0/color_addr_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : spectrogram_0/rd_addr[3]/D (GTP_DFF_R)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204       4.415         nt_pixclk_in     
                                                                           r       spectrogram_0/color_addr_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       spectrogram_0/color_addr_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.291         spectrogram_0/color_addr_cnt [3]
                                                                                   spectrogram_0/color_addr_cnt[8:0]_inv_3/I0 (GTP_LUT1)
                                   td                    0.172       5.463 f       spectrogram_0/color_addr_cnt[8:0]_inv_3/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.463         spectrogram_0/color_addr_cnt[3]_inv
                                                                           f       spectrogram_0/rd_addr[3]/D (GTP_DFF_R)

 Data arrival time                                                   5.463         Logic Levels: 1  
                                                                                   Logic: 0.495ns(47.233%), Route: 0.553ns(52.767%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204       4.415         nt_pixclk_in     
                                                                           r       spectrogram_0/rd_addr[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.001                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[0]/CLK (GTP_DFF)
Endpoint    : switch/D (GTP_DFF)
Path Group  : pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                          1340.000    1340.000 r                        
 sys_clk                                                 0.000    1340.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1340.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1341.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204    1344.415         nt_sys_clk       
                                                                           r       key_ctl/key_push_cnt[0]/CLK (GTP_DFF)

                                   tco                   0.329    1344.744 r       key_ctl/key_push_cnt[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.553    1345.297         ctrl             
                                                                                   switch_ce_mux/I0 (GTP_LUT4)
                                   td                    0.279    1345.576 f       switch_ce_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000    1345.576         _N24948          
                                                                           f       switch/D (GTP_DFF)

 Data arrival time                                                1345.576         Logic Levels: 1  
                                                                                   Logic: 0.608ns(52.369%), Route: 0.553ns(47.631%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                        1340.066    1340.066 r                        
 pixclk_in                                               0.000    1340.066 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1340.066         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1341.277 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204    1344.481         nt_pixclk_in     
                                                                           r       switch/CLK (GTP_DFF)
 clock pessimism                                         0.000    1344.481                          
 clock uncertainty                                      -0.050    1344.431                          

 Setup time                                              0.034    1344.465                          

 Data required time                                               1344.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1344.465                          
 Data arrival time                                                1345.576                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.111                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl/key_push_cnt[0]/CLK (GTP_DFF)
Endpoint    : switch/D (GTP_DFF)
Path Group  : pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       key_ctl/key_push_cnt[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       key_ctl/key_push_cnt[0]/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.291         ctrl             
                                                                                   switch_ce_mux/I0 (GTP_LUT4)
                                   td                    0.265       5.556 r       switch_ce_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.556         _N24948          
                                                                           r       switch/D (GTP_DFF)

 Data arrival time                                                   5.556         Logic Levels: 1  
                                                                                   Logic: 0.588ns(51.534%), Route: 0.553ns(48.466%)
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204       4.415         nt_pixclk_in     
                                                                           r       switch/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Hold time                                               0.039       4.504                          

 Data required time                                                  4.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.504                          
 Data arrival time                                                   5.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.052                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[10]/CLK (GTP_DFF_R)
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[0]/D (GTP_DFF_R)
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196       5.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[10]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[10]/Q (GTP_DFF_R)
                                   net (fanout=12)       0.782       6.903         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [10]
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_12/I0 (GTP_LUT5)
                                   td                    0.308       7.211 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.211         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N27349
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_13/I0 (GTP_MUX2LUT6)
                                   td                    0.000       7.211 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_13/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       7.675         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N26618
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_10/I4 (GTP_LUT5)
                                   td                    0.185       7.860 r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_10/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.530         gvrd_test/gvrd/udp_ip_mac_top/_N19718
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N911_1/I3 (GTP_LUT4)
                                   td                    0.185       8.715 r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N911_1/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       9.408         gvrd_test/gvrd/udp_ip_mac_top/_N19726
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N619/I3 (GTP_LUT4)
                                   td                    0.185       9.593 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N619/Z (GTP_LUT4)
                                   net (fanout=8)        0.730      10.323         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N619
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_2[0]/I0 (GTP_LUT5)
                                   td                    0.185      10.508 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_2[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.972         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/_N8562
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_4[0]/I2 (GTP_LUT5M)
                                   td                    0.300      11.272 f       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_4[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.736         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/_N8578
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_7[0]_2/I0 (GTP_LUT5)
                                   td                    0.185      11.921 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_7[0]_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.921         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/_N27353
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_7[0]_3/I0 (GTP_MUX2LUT6)
                                   td                    0.000      11.921 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_7[0]_3/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      11.921         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491 [0]
                                                                           r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[0]/D (GTP_DFF_R)

 Data arrival time                                                  11.921         Logic Levels: 9  
                                                                                   Logic: 1.862ns(30.380%), Route: 4.267ns(69.620%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 rgmii_rxc                                               0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       8.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372      10.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      11.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196      13.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      13.792                          
 clock uncertainty                                      -0.050      13.742                          

 Setup time                                              0.034      13.776                          

 Data required time                                                 13.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.776                          
 Data arrival time                                                  11.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.855                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[10]/CLK (GTP_DFF_R)
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[1]/D (GTP_DFF_R)
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196       5.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[10]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[10]/Q (GTP_DFF_R)
                                   net (fanout=12)       0.782       6.903         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [10]
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_12/I0 (GTP_LUT5)
                                   td                    0.308       7.211 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.211         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N27349
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_13/I0 (GTP_MUX2LUT6)
                                   td                    0.000       7.211 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_13/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       7.675         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N26618
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_10/I4 (GTP_LUT5)
                                   td                    0.185       7.860 r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_10/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.530         gvrd_test/gvrd/udp_ip_mac_top/_N19718
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N911_1/I3 (GTP_LUT4)
                                   td                    0.185       8.715 r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N911_1/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       9.408         gvrd_test/gvrd/udp_ip_mac_top/_N19726
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N619/I3 (GTP_LUT4)
                                   td                    0.185       9.593 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N619/Z (GTP_LUT4)
                                   net (fanout=8)        0.730      10.323         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N619
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_2[1]/I0 (GTP_LUT5)
                                   td                    0.185      10.508 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_2[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.972         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/_N8563
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_4[1]/I2 (GTP_LUT5M)
                                   td                    0.300      11.272 f       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_4[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.736         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/_N8579
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_7[1]_2/I0 (GTP_LUT5)
                                   td                    0.185      11.921 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_7[1]_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.921         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/_N27355
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_7[1]_3/I0 (GTP_MUX2LUT6)
                                   td                    0.000      11.921 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_7[1]_3/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      11.921         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491 [1]
                                                                           r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[1]/D (GTP_DFF_R)

 Data arrival time                                                  11.921         Logic Levels: 9  
                                                                                   Logic: 1.862ns(30.380%), Route: 4.267ns(69.620%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 rgmii_rxc                                               0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       8.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372      10.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      11.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196      13.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      13.792                          
 clock uncertainty                                      -0.050      13.742                          

 Setup time                                              0.034      13.776                          

 Data required time                                                 13.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.776                          
 Data arrival time                                                  11.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.855                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[10]/CLK (GTP_DFF_R)
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[2]/D (GTP_DFF_R)
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196       5.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[10]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[10]/Q (GTP_DFF_R)
                                   net (fanout=12)       0.782       6.903         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [10]
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_12/I0 (GTP_LUT5)
                                   td                    0.308       7.211 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.211         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N27349
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_13/I0 (GTP_MUX2LUT6)
                                   td                    0.000       7.211 f       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_13/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       7.675         gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/_N26618
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_10/I4 (GTP_LUT5)
                                   td                    0.185       7.860 r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N539_10/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.530         gvrd_test/gvrd/udp_ip_mac_top/_N19718
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N911_1/I3 (GTP_LUT4)
                                   td                    0.185       8.715 r       gvrd_test/gvrd/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N911_1/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       9.408         gvrd_test/gvrd/udp_ip_mac_top/_N19726
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N619/I3 (GTP_LUT4)
                                   td                    0.185       9.593 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N619/Z (GTP_LUT4)
                                   net (fanout=8)        0.730      10.323         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N619
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_2[2]/I0 (GTP_LUT5)
                                   td                    0.185      10.508 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_2[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.972         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/_N8564
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_4[2]/I2 (GTP_LUT5M)
                                   td                    0.300      11.272 f       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_4[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.736         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/_N8580
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_7[2]_2/I0 (GTP_LUT5)
                                   td                    0.185      11.921 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_7[2]_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.921         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/_N27357
                                                                                   gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_7[2]_3/I0 (GTP_MUX2LUT6)
                                   td                    0.000      11.921 r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491_7[2]_3/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      11.921         gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/N491 [2]
                                                                           r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[2]/D (GTP_DFF_R)

 Data arrival time                                                  11.921         Logic Levels: 9  
                                                                                   Logic: 1.862ns(30.380%), Route: 4.267ns(69.620%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 rgmii_rxc                                               0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       8.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372      10.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      11.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196      13.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/udp_ip_mac_top/ip_layer/icmp/icmp_tx_data[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      13.792                          
 clock uncertainty                                      -0.050      13.742                          

 Setup time                                              0.034      13.776                          

 Data required time                                                 13.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.776                          
 Data arrival time                                                  11.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.855                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/ram_wr_data[0]/CLK (GTP_DFF_RE)
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/DI (GTP_RAM16X1DP)
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196       5.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/ram_wr_data[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       6.115 f       gvrd_test/gvrd/ram_wr_data[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       6.579         gvrd_test/gvrd/ram_wr_data [0]
                                                                           f       gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196       5.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Hold time                                               0.334       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                   6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/ram_wr_data[1]/CLK (GTP_DFF_RE)
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/DI (GTP_RAM16X1DP)
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196       5.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/ram_wr_data[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       6.115 f       gvrd_test/gvrd/ram_wr_data[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       6.579         gvrd_test/gvrd/ram_wr_data [1]
                                                                           f       gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196       5.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Hold time                                               0.334       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                   6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/ram_wr_data[2]/CLK (GTP_DFF_RE)
Endpoint    : gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/DI (GTP_RAM16X1DP)
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196       5.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/ram_wr_data[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       6.115 f       gvrd_test/gvrd/ram_wr_data[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       6.579         gvrd_test/gvrd/ram_wr_data [2]
                                                                           f       gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/DI (GTP_RAM16X1DP)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196       5.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Hold time                                               0.334       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                   6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/CLK (GTP_DFF_C)
Endpoint    : gvrd_test/gvrd/wait_cnt[0]/D (GTP_DFF_R)
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 es0_dsclk                                               0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      30.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      34.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/CLK (GTP_DFF_C)

                                   tco                   0.329      34.744 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553      35.297         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level [3]
                                                                                   gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux3_4/I0 (GTP_LUT4)
                                   td                    0.290      35.587 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux3_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      36.051         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/_N519
                                                                                   gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/I3 (GTP_LUT4)
                                   td                    0.185      36.236 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      36.700         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159
                                                                                   gvrd_test/gvrd/N55_8[4]/ID (GTP_LUT5M)
                                   td                    0.265      36.965 f       gvrd_test/gvrd/N55_8[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      37.429         gvrd_test/gvrd/_N14119
                                                                                   gvrd_test/gvrd/N91.eq_3/I0 (GTP_LUT5CARRY)
                                   td                    0.201      37.630 f       gvrd_test/gvrd/N91.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      37.630         gvrd_test/gvrd/N91.co [6]
                                                                                   gvrd_test/gvrd/N91.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      37.866 r       gvrd_test/gvrd/N91.eq_4/Z (GTP_LUT5CARRY)
                                   net (fanout=32)       0.938      38.804         gvrd_test/gvrd/N91
                                                                                   gvrd_test/gvrd/wait_cnt[0]_1/I0 (GTP_LUT2)
                                   td                    0.185      38.989 r       gvrd_test/gvrd/wait_cnt[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      38.989         gvrd_test/gvrd/wait_cnt[0]_1
                                                                           r       gvrd_test/gvrd/wait_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                  38.989         Logic Levels: 5  
                                                                                   Logic: 1.691ns(36.970%), Route: 2.883ns(63.030%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 rgmii_rxc                                               0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000      32.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      33.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372      34.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      35.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      35.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      35.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196      37.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/wait_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      37.792                          
 clock uncertainty                                      -0.050      37.742                          

 Setup time                                              0.034      37.776                          

 Data required time                                                 37.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.776                          
 Data arrival time                                                  38.989                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.213                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/CLK (GTP_DFF_C)
Endpoint    : gvrd_test/gvrd/wait_cnt[1]/D (GTP_DFF_R)
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 es0_dsclk                                               0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      30.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      34.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/CLK (GTP_DFF_C)

                                   tco                   0.329      34.744 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553      35.297         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level [3]
                                                                                   gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux3_4/I0 (GTP_LUT4)
                                   td                    0.290      35.587 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux3_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      36.051         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/_N519
                                                                                   gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/I3 (GTP_LUT4)
                                   td                    0.185      36.236 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      36.700         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159
                                                                                   gvrd_test/gvrd/N55_8[4]/ID (GTP_LUT5M)
                                   td                    0.265      36.965 f       gvrd_test/gvrd/N55_8[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      37.429         gvrd_test/gvrd/_N14119
                                                                                   gvrd_test/gvrd/N91.eq_3/I0 (GTP_LUT5CARRY)
                                   td                    0.201      37.630 f       gvrd_test/gvrd/N91.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      37.630         gvrd_test/gvrd/N91.co [6]
                                                                                   gvrd_test/gvrd/N91.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      37.866 r       gvrd_test/gvrd/N91.eq_4/Z (GTP_LUT5CARRY)
                                   net (fanout=32)       0.938      38.804         gvrd_test/gvrd/N91
                                                                                   gvrd_test/gvrd/wait_cnt[1]_1/I0 (GTP_LUT2)
                                   td                    0.185      38.989 r       gvrd_test/gvrd/wait_cnt[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      38.989         gvrd_test/gvrd/wait_cnt[1]_1
                                                                           r       gvrd_test/gvrd/wait_cnt[1]/D (GTP_DFF_R)

 Data arrival time                                                  38.989         Logic Levels: 5  
                                                                                   Logic: 1.691ns(36.970%), Route: 2.883ns(63.030%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 rgmii_rxc                                               0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000      32.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      33.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372      34.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      35.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      35.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      35.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196      37.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/wait_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      37.792                          
 clock uncertainty                                      -0.050      37.742                          

 Setup time                                              0.034      37.776                          

 Data required time                                                 37.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.776                          
 Data arrival time                                                  38.989                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.213                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/CLK (GTP_DFF_C)
Endpoint    : gvrd_test/gvrd/wait_cnt[2]/D (GTP_DFF_R)
Path Group  : rgmii_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               30.000      30.000 r                        
 es0_dsclk                                               0.000      30.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      30.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      34.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/CLK (GTP_DFF_C)

                                   tco                   0.329      34.744 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level[3]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553      35.297         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wr_water_level [3]
                                                                                   gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux3_4/I0 (GTP_LUT4)
                                   td                    0.290      35.587 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux3_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      36.051         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/_N519
                                                                                   gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/I3 (GTP_LUT4)
                                   td                    0.185      36.236 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159_mux6_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      36.700         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/N159
                                                                                   gvrd_test/gvrd/N55_8[4]/ID (GTP_LUT5M)
                                   td                    0.265      36.965 f       gvrd_test/gvrd/N55_8[4]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      37.429         gvrd_test/gvrd/_N14119
                                                                                   gvrd_test/gvrd/N91.eq_3/I0 (GTP_LUT5CARRY)
                                   td                    0.201      37.630 f       gvrd_test/gvrd/N91.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      37.630         gvrd_test/gvrd/N91.co [6]
                                                                                   gvrd_test/gvrd/N91.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      37.866 r       gvrd_test/gvrd/N91.eq_4/Z (GTP_LUT5CARRY)
                                   net (fanout=32)       0.938      38.804         gvrd_test/gvrd/N91
                                                                                   gvrd_test/gvrd/wait_cnt[2]_1/I0 (GTP_LUT2)
                                   td                    0.185      38.989 r       gvrd_test/gvrd/wait_cnt[2]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      38.989         gvrd_test/gvrd/wait_cnt[2]_1
                                                                           r       gvrd_test/gvrd/wait_cnt[2]/D (GTP_DFF_R)

 Data arrival time                                                  38.989         Logic Levels: 5  
                                                                                   Logic: 1.691ns(36.970%), Route: 2.883ns(63.030%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          32.000      32.000 r                        
 rgmii_rxc                                               0.000      32.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000      32.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      33.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372      34.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      35.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      35.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      35.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196      37.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/wait_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      37.792                          
 clock uncertainty                                      -0.050      37.742                          

 Setup time                                              0.034      37.776                          

 Data required time                                                 37.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.776                          
 Data arrival time                                                  38.989                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.213                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204       4.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196       5.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.050       5.842                          

 Hold time                                               0.047       5.889                          

 Data required time                                                  5.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.889                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.687                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204       4.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196       5.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.050       5.842                          

 Hold time                                               0.047       5.889                          

 Data required time                                                  5.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.889                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.687                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : rgmii_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204       4.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196       5.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.050       5.842                          

 Hold time                                               0.047       5.889                          

 Data required time                                                  5.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.889                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.687                          
====================================================================================================

====================================================================================================

Startpoint  : speaker_ctrl_d1[2]/CLK (GTP_DFF_R)
Endpoint    : echo_des/h[0][0]/R (GTP_DFF_RE)
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_es1_dsclk     
                                                                           r       speaker_ctrl_d1[2]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       speaker_ctrl_d1[2]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.349         speaker_ctrl_d1[2]
                                                                                   N249_0/I1 (GTP_LUT2)
                                   td                    0.211       5.560 r       N249_0/Z (GTP_LUT2)
                                   net (fanout=33)       0.943       6.503         _N19656          
                                                                                   N249/I1 (GTP_LUT2)
                                   td                    0.185       6.688 r       N249/Z (GTP_LUT2)
                                   net (fanout=363)      2.189       8.877         N249             
                                                                                   echo_des/N539_inv/I0 (GTP_LUT3)
                                   td                    0.172       9.049 f       echo_des/N539_inv/Z (GTP_LUT3)
                                   net (fanout=640)      1.580      10.629         echo_des/N539    
                                                                           f       echo_des/h[0][0]/R (GTP_DFF_RE)

 Data arrival time                                                  10.629         Logic Levels: 3  
                                                                                   Logic: 0.897ns(14.435%), Route: 5.317ns(85.565%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 es0_dsclk                                               0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      10.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      14.415         nt_es0_dsclk     
                                                                           r       echo_des/h[0][0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      14.415                          
 clock uncertainty                                      -0.050      14.365                          

 Setup time                                             -0.346      14.019                          

 Data required time                                                 14.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.019                          
 Data arrival time                                                  10.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.390                          
====================================================================================================

====================================================================================================

Startpoint  : speaker_ctrl_d1[2]/CLK (GTP_DFF_R)
Endpoint    : echo_des/h[0][1]/R (GTP_DFF_RE)
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_es1_dsclk     
                                                                           r       speaker_ctrl_d1[2]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       speaker_ctrl_d1[2]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.349         speaker_ctrl_d1[2]
                                                                                   N249_0/I1 (GTP_LUT2)
                                   td                    0.211       5.560 r       N249_0/Z (GTP_LUT2)
                                   net (fanout=33)       0.943       6.503         _N19656          
                                                                                   N249/I1 (GTP_LUT2)
                                   td                    0.185       6.688 r       N249/Z (GTP_LUT2)
                                   net (fanout=363)      2.189       8.877         N249             
                                                                                   echo_des/N539_inv/I0 (GTP_LUT3)
                                   td                    0.172       9.049 f       echo_des/N539_inv/Z (GTP_LUT3)
                                   net (fanout=640)      1.580      10.629         echo_des/N539    
                                                                           f       echo_des/h[0][1]/R (GTP_DFF_RE)

 Data arrival time                                                  10.629         Logic Levels: 3  
                                                                                   Logic: 0.897ns(14.435%), Route: 5.317ns(85.565%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 es0_dsclk                                               0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      10.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      14.415         nt_es0_dsclk     
                                                                           r       echo_des/h[0][1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      14.415                          
 clock uncertainty                                      -0.050      14.365                          

 Setup time                                             -0.346      14.019                          

 Data required time                                                 14.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.019                          
 Data arrival time                                                  10.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.390                          
====================================================================================================

====================================================================================================

Startpoint  : speaker_ctrl_d1[2]/CLK (GTP_DFF_R)
Endpoint    : echo_des/h[0][2]/R (GTP_DFF_RE)
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_es1_dsclk     
                                                                           r       speaker_ctrl_d1[2]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       speaker_ctrl_d1[2]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.349         speaker_ctrl_d1[2]
                                                                                   N249_0/I1 (GTP_LUT2)
                                   td                    0.211       5.560 r       N249_0/Z (GTP_LUT2)
                                   net (fanout=33)       0.943       6.503         _N19656          
                                                                                   N249/I1 (GTP_LUT2)
                                   td                    0.185       6.688 r       N249/Z (GTP_LUT2)
                                   net (fanout=363)      2.189       8.877         N249             
                                                                                   echo_des/N539_inv/I0 (GTP_LUT3)
                                   td                    0.172       9.049 f       echo_des/N539_inv/Z (GTP_LUT3)
                                   net (fanout=640)      1.580      10.629         echo_des/N539    
                                                                           f       echo_des/h[0][2]/R (GTP_DFF_RE)

 Data arrival time                                                  10.629         Logic Levels: 3  
                                                                                   Logic: 0.897ns(14.435%), Route: 5.317ns(85.565%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 es0_dsclk                                               0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      10.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      14.415         nt_es0_dsclk     
                                                                           r       echo_des/h[0][2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      14.415                          
 clock uncertainty                                      -0.050      14.365                          

 Setup time                                             -0.346      14.019                          

 Data required time                                                 14.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.019                          
 Data arrival time                                                  10.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.390                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[15]/CLK (GTP_DFF_CE)
Endpoint    : ES7243_i2s_rx/data[15]/D (GTP_DFF_CE)
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/sr[15]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       ES7243_i2s_rx/sr[15]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.202         ES7243_i2s_rx/sr [15]
                                                                           f       ES7243_i2s_rx/data[15]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : echo_des/x_echo[0]/CLK (GTP_DFF_RE)
Endpoint    : echo_des/x_n[19][0]/D (GTP_DFF_RE)
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204       4.415         nt_es0_dsclk     
                                                                           r       echo_des/x_echo[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       echo_des/x_echo[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         echo_des/x_echo [0]
                                                                           f       echo_des/x_n[19][0]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204       4.415         nt_es0_dsclk     
                                                                           r       echo_des/x_n[19][0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : echo_des/x_echo[1]/CLK (GTP_DFF_RE)
Endpoint    : echo_des/x_n[19][1]/D (GTP_DFF_RE)
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204       4.415         nt_es0_dsclk     
                                                                           r       echo_des/x_echo[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       echo_des/x_echo[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         echo_des/x_echo [1]
                                                                           f       echo_des/x_n[19][1]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204       4.415         nt_es0_dsclk     
                                                                           r       echo_des/x_n[19][1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/CLK (GTP_DFF_SE)
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/reg1[3]/CLK (GTP_DFF_SE)

                                   tco                   0.329       4.744 r       ubus/u_local_bus_slve_cis/reg1[3]/Q (GTP_DFF_SE)
                                   net (fanout=17)       0.826       5.570         test_eth         
                                                                                   N194[0]/I0 (GTP_LUT3)
                                   td                    0.205       5.775 f       N194[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.978       6.753         audio_data[0]    
                                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)

 Data arrival time                                                   6.753         Logic Levels: 1  
                                                                                   Logic: 0.534ns(22.840%), Route: 1.804ns(77.160%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 es0_dsclk                                               0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      10.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      14.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      14.415                          
 clock uncertainty                                      -0.050      14.365                          

 Setup time                                              0.030      14.395                          

 Data required time                                                 14.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.395                          
 Data arrival time                                                   6.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.642                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/CLK (GTP_DFF_SE)
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/reg1[3]/CLK (GTP_DFF_SE)

                                   tco                   0.329       4.744 r       ubus/u_local_bus_slve_cis/reg1[3]/Q (GTP_DFF_SE)
                                   net (fanout=17)       0.826       5.570         test_eth         
                                                                                   N194[1]/I0 (GTP_LUT3)
                                   td                    0.202       5.772 f       N194[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.978       6.750         audio_data[1]    
                                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)

 Data arrival time                                                   6.750         Logic Levels: 1  
                                                                                   Logic: 0.531ns(22.741%), Route: 1.804ns(77.259%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 es0_dsclk                                               0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      10.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      14.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      14.415                          
 clock uncertainty                                      -0.050      14.365                          

 Setup time                                              0.030      14.395                          

 Data required time                                                 14.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.395                          
 Data arrival time                                                   6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.645                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[3]/CLK (GTP_DFF_SE)
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[2] (GTP_DRM9K)
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/reg1[3]/CLK (GTP_DFF_SE)

                                   tco                   0.329       4.744 r       ubus/u_local_bus_slve_cis/reg1[3]/Q (GTP_DFF_SE)
                                   net (fanout=17)       0.826       5.570         test_eth         
                                                                                   N194[2]/I0 (GTP_LUT3)
                                   td                    0.198       5.768 f       N194[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.978       6.746         audio_data[2]    
                                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[2] (GTP_DRM9K)

 Data arrival time                                                   6.746         Logic Levels: 1  
                                                                                   Logic: 0.527ns(22.608%), Route: 1.804ns(77.392%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 es0_dsclk                                               0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      10.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      14.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      14.415                          
 clock uncertainty                                      -0.050      14.365                          

 Setup time                                              0.030      14.395                          

 Data required time                                                 14.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.395                          
 Data arrival time                                                   6.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.649                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg2[0]/CLK (GTP_DFF_R)
Endpoint    : nouput_d0/D (GTP_DFF_S)
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/reg2[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       ubus/u_local_bus_slve_cis/reg2[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.291         nouput           
                                                                           f       nouput_d0/D (GTP_DFF_S)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204       4.415         nt_es0_dsclk     
                                                                           r       nouput_d0/CLK (GTP_DFF_S)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Hold time                                               0.047       4.512                          

 Data required time                                                  4.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.512                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[0]/CLK (GTP_DFF_RE)
Endpoint    : speaker_ctrl_d0[0]/D (GTP_DFF_R)
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/reg1[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ubus/u_local_bus_slve_cis/reg1[0]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.291         speaker_ctrl[0]  
                                                                           f       speaker_ctrl_d0[0]/D (GTP_DFF_R)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_es1_dsclk     
                                                                           r       speaker_ctrl_d0[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Hold time                                               0.047       4.512                          

 Data required time                                                  4.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.512                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : ubus/u_local_bus_slve_cis/reg1[1]/CLK (GTP_DFF_RE)
Endpoint    : speaker_ctrl_d0[1]/D (GTP_DFF_R)
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      3.204       4.415         nt_sys_clk       
                                                                           r       ubus/u_local_bus_slve_cis/reg1[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ubus/u_local_bus_slve_cis/reg1[1]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       5.291         speaker_ctrl[1]  
                                                                           f       speaker_ctrl_d0[1]/D (GTP_DFF_R)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                                0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_es1_dsclk     
                                                                           r       speaker_ctrl_d0[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Hold time                                               0.047       4.512                          

 Data required time                                                  4.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.512                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 rgmii_rxc                                               0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       8.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372      10.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      11.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196      13.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      14.121 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      14.585         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  14.585         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 es0_dsclk                                               0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      10.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      14.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.415                          
 clock uncertainty                                      -0.050      14.365                          

 Setup time                                              0.034      14.399                          

 Data required time                                                 14.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.399                          
 Data arrival time                                                  14.585                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.186                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 rgmii_rxc                                               0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       8.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372      10.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      11.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196      13.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329      14.121 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      14.585         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  14.585         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 es0_dsclk                                               0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      10.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      14.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.415                          
 clock uncertainty                                      -0.050      14.365                          

 Setup time                                              0.034      14.399                          

 Data required time                                                 14.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.399                          
 Data arrival time                                                  14.585                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.186                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)
Path Group  : sclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                           8.000       8.000 r                        
 rgmii_rxc                                               0.000       8.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       8.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372      10.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      11.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196      13.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.329      14.121 r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      14.585         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [3]
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                  14.585         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               10.000      10.000 r                        
 es0_dsclk                                               0.000      10.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      10.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      14.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.415                          
 clock uncertainty                                      -0.050      14.365                          

 Setup time                                              0.034      14.399                          

 Data required time                                                 14.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.399                          
 Data arrival time                                                  14.585                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.186                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 rgmii_rxc                                               0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000      40.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372      42.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      43.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      43.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196      45.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323      46.115 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      46.579         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  46.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 es0_dsclk                                               0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      40.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      44.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      44.415                          
 clock uncertainty                                       0.050      44.465                          

 Hold time                                               0.047      44.512                          

 Data required time                                                 44.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.512                          
 Data arrival time                                                  46.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.067                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 rgmii_rxc                                               0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000      40.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372      42.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      43.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      43.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196      45.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323      46.115 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      46.579         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  46.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 es0_dsclk                                               0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      40.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      44.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      44.415                          
 clock uncertainty                                       0.050      44.465                          

 Hold time                                               0.047      44.512                          

 Data required time                                                 44.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.512                          
 Data arrival time                                                  46.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.067                          
====================================================================================================

====================================================================================================

Startpoint  : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)
Endpoint    : gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)
Path Group  : sclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rgmii_clk (rising edge)                          40.000      40.000 r                        
 rgmii_rxc                                               0.000      40.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000      40.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372      42.583         nt_rgmii_rxc     
                                                                                   gvrd_test/rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      43.132 r       gvrd_test/rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      43.596         gvrd_test/rgmii_interface/rgmii_rxc_ibuf
                                                                                   gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      43.596 r       gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1953)     2.196      45.792         gvrd_test/rgmii_clk
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.323      46.115 f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      46.579         gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/rptr [3]
                                                                           f       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                  46.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sclk (rising edge)                               40.000      40.000 r                        
 es0_dsclk                                               0.000      40.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000      40.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=1108)     3.204      44.415         nt_es0_dsclk     
                                                                           r       gvrd_test/gvrd/Dcache2Frame/U_ipml_fifo_Dcache2Frame/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      44.415                          
 clock uncertainty                                       0.050      44.465                          

 Hold time                                               0.047      44.512                          

 Data required time                                                 44.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.512                          
 Data arrival time                                                  46.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.067                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[0]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.217
  Launch Clock Delay      :  4.217
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       4.217         nt_es1_mclk      
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.546 r       rstn_1ms[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       5.187         rstn_1ms[0]      
                                                                                   N241_16/I0 (GTP_LUT4)
                                   td                    0.277       5.464 f       N241_16/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.928         _N25028          
                                                                                   N241_19/I3 (GTP_LUT4)
                                   td                    0.280       6.208 f       N241_19/Z (GTP_LUT4)
                                   net (fanout=4)        0.802       7.010         rstn_out         
                                                                                   ES7243E_reg_config/N14/I0 (GTP_LUT1)
                                   td                    0.185       7.195 r       ES7243E_reg_config/N14/Z (GTP_LUT1)
                                   net (fanout=1)        0.464       7.659         ES7243E_reg_config/N14_rnmt
                                                                                   N273/I1 (GTP_LUT2)
                                   td                    0.185       7.844 r       N273/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.844         N273[0]          
                                                                           r       rstn_1ms[0]/D (GTP_DFF_R)

 Data arrival time                                                   7.844         Logic Levels: 4  
                                                                                   Logic: 1.256ns(34.629%), Route: 2.371ns(65.371%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 sys_clk                                                 0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.000      81.379         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      82.590 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182      84.772         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      84.866 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730      85.596         nt_es1_mclk      
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      85.596                          
 clock uncertainty                                      -0.150      85.446                          

 Setup time                                              0.034      85.480                          

 Data required time                                                 85.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 85.480                          
 Data arrival time                                                   7.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        77.636                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/clock_i2c/CE (GTP_DFF_E)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.217
  Launch Clock Delay      :  4.217
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       4.217         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.546 r       ES7243E_reg_config/clock_cnt[1]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       5.187         ES7243E_reg_config/clock_cnt [1]
                                                                                   ES7243E_reg_config/N6_mux2_3/I0 (GTP_LUT3)
                                   td                    0.233       5.420 f       ES7243E_reg_config/N6_mux2_3/Z (GTP_LUT3)
                                   net (fanout=5)        0.553       5.973         ES7243E_reg_config/N6_inv
                                                                           f       ES7243E_reg_config/clock_i2c/CE (GTP_DFF_E)

 Data arrival time                                                   5.973         Logic Levels: 1  
                                                                                   Logic: 0.562ns(32.005%), Route: 1.194ns(67.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 sys_clk                                                 0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.000      81.379         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      82.590 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182      84.772         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      84.866 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730      85.596         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_i2c/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      85.596                          
 clock uncertainty                                      -0.150      85.446                          

 Setup time                                             -0.542      84.904                          

 Data required time                                                 84.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 84.904                          
 Data arrival time                                                   5.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        78.931                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/clock_cnt[0]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.217
  Launch Clock Delay      :  4.217
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       4.217         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.546 r       ES7243E_reg_config/clock_cnt[1]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       5.187         ES7243E_reg_config/clock_cnt [1]
                                                                                   ES7243E_reg_config/N6_mux2_3/I0 (GTP_LUT3)
                                   td                    0.233       5.420 f       ES7243E_reg_config/N6_mux2_3/Z (GTP_LUT3)
                                   net (fanout=5)        0.553       5.973         ES7243E_reg_config/N6_inv
                                                                           f       ES7243E_reg_config/clock_cnt[0]/R (GTP_DFF_R)

 Data arrival time                                                   5.973         Logic Levels: 1  
                                                                                   Logic: 0.562ns(32.005%), Route: 1.194ns(67.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        81.379      81.379 r                        
 sys_clk                                                 0.000      81.379 r       sys_clk (port)   
                                   net (fanout=1)        0.000      81.379         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      82.590 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182      84.772         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      84.866 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730      85.596         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      85.596                          
 clock uncertainty                                      -0.150      85.446                          

 Setup time                                             -0.346      85.100                          

 Data required time                                                 85.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 85.100                          
 Data arrival time                                                   5.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.127                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/clock_cnt[0]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.217
  Launch Clock Delay      :  4.217
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       4.217         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.540 f       ES7243E_reg_config/clock_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       5.181         ES7243E_reg_config/clock_cnt [0]
                                                                                   ES7243E_reg_config/clock_cnt[3:0]_inv_3/I0 (GTP_LUT1)
                                   td                    0.172       5.353 f       ES7243E_reg_config/clock_cnt[3:0]_inv_3/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.353         ES7243E_reg_config/N322 [0]
                                                                           f       ES7243E_reg_config/clock_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                   5.353         Logic Levels: 1  
                                                                                   Logic: 0.495ns(43.574%), Route: 0.641ns(56.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       4.217         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.217                          
 clock uncertainty                                       0.000       4.217                          

 Hold time                                               0.047       4.264                          

 Data required time                                                  4.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.264                          
 Data arrival time                                                   5.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.089                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[3]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[3]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.217
  Launch Clock Delay      :  4.217
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       4.217         nt_es1_mclk      
                                                                           r       rstn_1ms[3]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.540 f       rstn_1ms[3]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.093         rstn_1ms[3]      
                                                                                   N36_0_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       5.374 r       N36_0_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.374         N36[3]           
                                                                           r       rstn_1ms[3]/D (GTP_DFF_R)

 Data arrival time                                                   5.374         Logic Levels: 1  
                                                                                   Logic: 0.604ns(52.204%), Route: 0.553ns(47.796%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       4.217         nt_es1_mclk      
                                                                           r       rstn_1ms[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.217                          
 clock uncertainty                                       0.000       4.217                          

 Hold time                                               0.039       4.256                          

 Data required time                                                  4.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.256                          
 Data arrival time                                                   5.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.118                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[4]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.217
  Launch Clock Delay      :  4.217
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       4.217         nt_es1_mclk      
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.540 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.093         rstn_1ms[4]      
                                                                                   N36_0_4/I1 (GTP_LUT5CARRY)
                                   td                    0.281       5.374 r       N36_0_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.374         N36[4]           
                                                                           r       rstn_1ms[4]/D (GTP_DFF_R)

 Data arrival time                                                   5.374         Logic Levels: 1  
                                                                                   Logic: 0.604ns(52.204%), Route: 0.553ns(47.796%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=26)       0.730       4.217         nt_es1_mclk      
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.217                          
 clock uncertainty                                       0.000       4.217                          

 Hold time                                               0.039       4.256                          

 Data required time                                                  4.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.256                          
 Data arrival time                                                   5.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.118                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.603
  Launch Clock Delay      :  4.603
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       4.603         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.932 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.537         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N1914_3/I0 (GTP_LUT3)
                                   td                    0.243       5.780 f       ms72xx_ctl/ms7200_ctl/N1914_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.244         ms72xx_ctl/ms7200_ctl/_N19724
                                                                                   ms72xx_ctl/ms7200_ctl/N2053_4/I3 (GTP_LUT4)
                                   td                    0.185       6.429 r       ms72xx_ctl/ms7200_ctl/N2053_4/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       7.122         ms72xx_ctl/ms7200_ctl/_N19732
                                                                                   ms72xx_ctl/ms7200_ctl/N1388/I3 (GTP_LUT4)
                                   td                    0.185       7.307 r       ms72xx_ctl/ms7200_ctl/N1388/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       7.977         ms72xx_ctl/ms7200_ctl/N1388
                                                                                   ms72xx_ctl/ms7200_ctl/N1844_4/I1 (GTP_LUT4)
                                   td                    0.185       8.162 r       ms72xx_ctl/ms7200_ctl/N1844_4/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       8.832         ms72xx_ctl/ms7200_ctl/N1321
                                                                                   ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_148/I1 (GTP_LUT5)
                                   td                    0.185       9.017 r       ms72xx_ctl/ms7200_ctl/dri_cnt[8:0]_148/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       9.687         ms72xx_ctl/ms7200_ctl/_N19790
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_9/I2 (GTP_LUT3)
                                   td                    0.185       9.872 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_9/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      10.425         ms72xx_ctl/ms7200_ctl/state_n [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N1797/I3 (GTP_LUT5)
                                   td                    0.185      10.610 r       ms72xx_ctl/ms7200_ctl/N1797/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      11.074         ms72xx_ctl/ms7200_ctl/N1797
                                                                                   ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I1 (GTP_LUT4)
                                   td                    0.185      11.259 r       ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      11.259         ms72xx_ctl/ms7200_ctl/_N24975
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                  11.259         Logic Levels: 8  
                                                                                   Logic: 1.867ns(28.050%), Route: 4.789ns(71.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182     103.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     103.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119     104.603         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     104.603                          
 clock uncertainty                                      -0.150     104.453                          

 Setup time                                              0.034     104.487                          

 Data required time                                                104.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.487                          
 Data arrival time                                                  11.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.228                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.603
  Launch Clock Delay      :  4.603
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       4.603         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.932 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.537         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N1914_3/I0 (GTP_LUT3)
                                   td                    0.243       5.780 f       ms72xx_ctl/ms7200_ctl/N1914_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.244         ms72xx_ctl/ms7200_ctl/_N19724
                                                                                   ms72xx_ctl/ms7200_ctl/N2053_4/I3 (GTP_LUT4)
                                   td                    0.185       6.429 r       ms72xx_ctl/ms7200_ctl/N2053_4/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       7.122         ms72xx_ctl/ms7200_ctl/_N19732
                                                                                   ms72xx_ctl/ms7200_ctl/N8_1/I1 (GTP_LUT2)
                                   td                    0.185       7.307 r       ms72xx_ctl/ms7200_ctl/N8_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       8.117         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I0 (GTP_LUT5)
                                   td                    0.185       8.302 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.943         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       9.128 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.733         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_8/I3 (GTP_LUT5)
                                   td                    0.172       9.905 f       ms72xx_ctl/ms7200_ctl/N8_8/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.458         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                  10.458         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.346%), Route: 4.371ns(74.654%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182     103.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     103.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119     104.603         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.603                          
 clock uncertainty                                      -0.150     104.453                          

 Setup time                                             -0.542     103.911                          

 Data required time                                                103.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.911                          
 Data arrival time                                                  10.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.453                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.603
  Launch Clock Delay      :  4.603
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       4.603         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.932 r       ms72xx_ctl/ms7200_ctl/dri_cnt[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.537         ms72xx_ctl/ms7200_ctl/dri_cnt [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N1914_3/I0 (GTP_LUT3)
                                   td                    0.243       5.780 f       ms72xx_ctl/ms7200_ctl/N1914_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       6.244         ms72xx_ctl/ms7200_ctl/_N19724
                                                                                   ms72xx_ctl/ms7200_ctl/N2053_4/I3 (GTP_LUT4)
                                   td                    0.185       6.429 r       ms72xx_ctl/ms7200_ctl/N2053_4/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       7.122         ms72xx_ctl/ms7200_ctl/_N19732
                                                                                   ms72xx_ctl/ms7200_ctl/N8_1/I1 (GTP_LUT2)
                                   td                    0.185       7.307 r       ms72xx_ctl/ms7200_ctl/N8_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       8.117         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I0 (GTP_LUT5)
                                   td                    0.185       8.302 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.943         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I0 (GTP_LUT3)
                                   td                    0.185       9.128 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.733         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_8/I3 (GTP_LUT5)
                                   td                    0.172       9.905 f       ms72xx_ctl/ms7200_ctl/N8_8/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.458         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                  10.458         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.346%), Route: 4.371ns(74.654%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182     103.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     103.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119     104.603         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.603                          
 clock uncertainty                                      -0.150     104.453                          

 Setup time                                             -0.542     103.911                          

 Data required time                                                103.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.911                          
 Data arrival time                                                  10.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.453                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.603
  Launch Clock Delay      :  4.603
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       4.603         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.926 f       ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.390         ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   5.390         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       4.603         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.603                          
 clock uncertainty                                       0.000       4.603                          

 Hold time                                               0.047       4.650                          

 Data required time                                                  4.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.650                          
 Data arrival time                                                   5.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.603
  Launch Clock Delay      :  4.603
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       4.603         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       4.926 f       ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.390         ms72xx_ctl/iic_trig_rx
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   5.390         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       4.603         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.603                          
 clock uncertainty                                       0.000       4.603                          

 Hold time                                               0.047       4.650                          

 Data required time                                                  4.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.650                          
 Data arrival time                                                   5.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.603
  Launch Clock Delay      :  4.603
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       4.603         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.926 f       ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.390         ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   5.390         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       4.603         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.603                          
 clock uncertainty                                       0.000       4.603                          

 Hold time                                               0.047       4.650                          

 Data required time                                                  4.650                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.650                          
 Data arrival time                                                   5.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/Squares/N5_m1/CLK (GTP_APM_E1)
Endpoint    : mfcc_u/Squares/N5_m4/Z[9] (GTP_APM_E1)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.017
  Launch Clock Delay      :  8.017
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.530       8.017         clk_100M         
                                                                           r       mfcc_u/Squares/N5_m1/CLK (GTP_APM_E1)

                                   tco                   2.292      10.309 r       mfcc_u/Squares/N5_m1/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      10.309         mfcc_u/Squares/_N2909
                                                                                   mfcc_u/Squares/N5_m2/CPI[47] (GTP_APM_E1)
                                   td                    1.523      11.832 r       mfcc_u/Squares/N5_m2/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      11.832         mfcc_u/Squares/_N2930
                                                                                   mfcc_u/Squares/N5_m3/CPI[47] (GTP_APM_E1)
                                   td                    1.589      13.421 r       mfcc_u/Squares/N5_m3/P[27] (GTP_APM_E1)
                                   net (fanout=15)       1.325      14.746         mfcc_u/Squares/_N108
                                                                           r       mfcc_u/Squares/N5_m4/Z[9] (GTP_APM_E1)

 Data arrival time                                                  14.746         Logic Levels: 2  
                                                                                   Logic: 5.404ns(80.309%), Route: 1.325ns(19.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182      13.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.530      18.017         clk_100M         
                                                                           r       mfcc_u/Squares/N5_m4/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      18.017                          
 clock uncertainty                                      -0.150      17.867                          

 Setup time                                             -1.785      16.082                          

 Data required time                                                 16.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.082                          
 Data arrival time                                                  14.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.336                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/Squares/N5_m1/CLK (GTP_APM_E1)
Endpoint    : mfcc_u/Squares/N5_m4/Z[10] (GTP_APM_E1)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.017
  Launch Clock Delay      :  8.017
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.530       8.017         clk_100M         
                                                                           r       mfcc_u/Squares/N5_m1/CLK (GTP_APM_E1)

                                   tco                   2.292      10.309 r       mfcc_u/Squares/N5_m1/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      10.309         mfcc_u/Squares/_N2909
                                                                                   mfcc_u/Squares/N5_m2/CPI[47] (GTP_APM_E1)
                                   td                    1.523      11.832 r       mfcc_u/Squares/N5_m2/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      11.832         mfcc_u/Squares/_N2930
                                                                                   mfcc_u/Squares/N5_m3/CPI[47] (GTP_APM_E1)
                                   td                    1.589      13.421 r       mfcc_u/Squares/N5_m3/P[27] (GTP_APM_E1)
                                   net (fanout=15)       1.325      14.746         mfcc_u/Squares/_N108
                                                                           r       mfcc_u/Squares/N5_m4/Z[10] (GTP_APM_E1)

 Data arrival time                                                  14.746         Logic Levels: 2  
                                                                                   Logic: 5.404ns(80.309%), Route: 1.325ns(19.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182      13.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.530      18.017         clk_100M         
                                                                           r       mfcc_u/Squares/N5_m4/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      18.017                          
 clock uncertainty                                      -0.150      17.867                          

 Setup time                                             -1.785      16.082                          

 Data required time                                                 16.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.082                          
 Data arrival time                                                  14.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.336                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/Squares/N5_m1/CLK (GTP_APM_E1)
Endpoint    : mfcc_u/Squares/N5_m4/Z[11] (GTP_APM_E1)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.017
  Launch Clock Delay      :  8.017
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.530       8.017         clk_100M         
                                                                           r       mfcc_u/Squares/N5_m1/CLK (GTP_APM_E1)

                                   tco                   2.292      10.309 r       mfcc_u/Squares/N5_m1/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      10.309         mfcc_u/Squares/_N2909
                                                                                   mfcc_u/Squares/N5_m2/CPI[47] (GTP_APM_E1)
                                   td                    1.523      11.832 r       mfcc_u/Squares/N5_m2/CPO[47] (GTP_APM_E1)
                                   net (fanout=1)        0.000      11.832         mfcc_u/Squares/_N2930
                                                                                   mfcc_u/Squares/N5_m3/CPI[47] (GTP_APM_E1)
                                   td                    1.589      13.421 r       mfcc_u/Squares/N5_m3/P[27] (GTP_APM_E1)
                                   net (fanout=15)       1.325      14.746         mfcc_u/Squares/_N108
                                                                           r       mfcc_u/Squares/N5_m4/Z[11] (GTP_APM_E1)

 Data arrival time                                                  14.746         Logic Levels: 2  
                                                                                   Logic: 5.404ns(80.309%), Route: 1.325ns(19.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182      13.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.530      18.017         clk_100M         
                                                                           r       mfcc_u/Squares/N5_m4/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      18.017                          
 clock uncertainty                                      -0.150      17.867                          

 Setup time                                             -1.785      16.082                          

 Data required time                                                 16.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.082                          
 Data arrival time                                                  14.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.336                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/logE/o_data[0]/CLK (GTP_DFF_R)
Endpoint    : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_0/DI (GTP_RAM32X1DP)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.503
  Launch Clock Delay      :  7.503
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.016       7.503         clk_100M         
                                                                           r       mfcc_u/logE/o_data[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       7.826 f       mfcc_u/logE/o_data[0]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       8.290         mfcc_u/log_fbe [0]
                                                                           f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_0/DI (GTP_RAM32X1DP)

 Data arrival time                                                   8.290         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.016       7.503         clk_100M         
                                                                           r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_0/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       7.503                          
 clock uncertainty                                       0.000       7.503                          

 Hold time                                               0.334       7.837                          

 Data required time                                                  7.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.837                          
 Data arrival time                                                   8.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/logE/o_data[1]/CLK (GTP_DFF_R)
Endpoint    : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/DI (GTP_RAM32X1DP)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.503
  Launch Clock Delay      :  7.503
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.016       7.503         clk_100M         
                                                                           r       mfcc_u/logE/o_data[1]/CLK (GTP_DFF_R)

                                   tco                   0.323       7.826 f       mfcc_u/logE/o_data[1]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       8.290         mfcc_u/log_fbe [1]
                                                                           f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/DI (GTP_RAM32X1DP)

 Data arrival time                                                   8.290         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.016       7.503         clk_100M         
                                                                           r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       7.503                          
 clock uncertainty                                       0.000       7.503                          

 Hold time                                               0.334       7.837                          

 Data required time                                                  7.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.837                          
 Data arrival time                                                   8.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : mfcc_u/logE/o_data[2]/CLK (GTP_DFF_R)
Endpoint    : mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_2/DI (GTP_RAM32X1DP)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.503
  Launch Clock Delay      :  7.503
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.016       7.503         clk_100M         
                                                                           r       mfcc_u/logE/o_data[2]/CLK (GTP_DFF_R)

                                   tco                   0.323       7.826 f       mfcc_u/logE/o_data[2]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       8.290         mfcc_u/log_fbe [2]
                                                                           f       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_2/DI (GTP_RAM32X1DP)

 Data arrival time                                                   8.290         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.016       7.503         clk_100M         
                                                                           r       mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_2/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       7.503                          
 clock uncertainty                                       0.000       7.503                          

 Hold time                                               0.334       7.837                          

 Data required time                                                  7.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.837                          
 Data arrival time                                                   8.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms_hdmi[6]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.603
  Launch Clock Delay      :  4.603
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       4.603         cfg_clk          
                                                                           r       rstn_1ms_hdmi[6]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.932 r       rstn_1ms_hdmi[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.485         rstn_1ms_hdmi[6] 
                                                                                   N267_10/I0 (GTP_LUT4)
                                   td                    0.290       5.775 f       N267_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.328         _N25089          
                                                                                   ms72xx_ctl/N0/I3 (GTP_LUT5)
                                   td                    0.279       6.607 f       ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.160         ms72xx_ctl/N0_rnmt
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   7.160         Logic Levels: 2  
                                                                                   Logic: 0.898ns(35.119%), Route: 1.659ns(64.881%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182     103.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091     103.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119     104.603         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     104.603                          
 clock uncertainty                                      -0.150     104.453                          

 Recovery time                                          -0.542     103.911                          

 Data required time                                                103.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.911                          
 Data arrival time                                                   7.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.751                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms_hdmi[13]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.603
  Launch Clock Delay      :  4.603
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       4.603         cfg_clk          
                                                                           r       rstn_1ms_hdmi[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.926 f       rstn_1ms_hdmi[13]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.531         rstn_1ms_hdmi[13]
                                                                                   ms72xx_ctl/N0/I1 (GTP_LUT5)
                                   td                    0.433       5.964 f       ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.517         ms72xx_ctl/N0_rnmt
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.517         Logic Levels: 1  
                                                                                   Logic: 0.756ns(39.498%), Route: 1.158ns(60.502%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       3.484 r       u_pll0/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       4.603         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.603                          
 clock uncertainty                                       0.000       4.603                          

 Removal time                                           -0.251       4.352                          

 Data required time                                                  4.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.352                          
 Data arrival time                                                   6.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.165                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/CLK (GTP_DFF_RE)
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.017
  Launch Clock Delay      :  7.503
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.016       7.503         clk_100M         
                                                                           r       algorithm/separate1_d1/CLK (GTP_DFF_RE)

                                   tco                   0.323       7.826 f       algorithm/separate1_d1/Q (GTP_DFF_RE)
                                   net (fanout=11)       0.000       7.826         algorithm/separate1_d1
                                                                                   algorithm/N86_5/I (GTP_INV)
                                   td                    0.000       7.826 r       algorithm/N86_5/Z (GTP_INV)
                                   net (fanout=2)        1.296       9.122         algorithm/N95_0  
                                                                           r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   9.122         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.951%), Route: 1.296ns(80.049%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182      13.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.530      18.017         clk_100M         
                                                                           r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      18.017                          
 clock uncertainty                                      -0.150      17.867                          

 Recovery time                                          -0.122      17.745                          

 Data required time                                                 17.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.745                          
 Data arrival time                                                   9.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.623                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/CLK (GTP_DFF_RE)
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.017
  Launch Clock Delay      :  7.503
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.016       7.503         clk_100M         
                                                                           r       algorithm/separate1_d1/CLK (GTP_DFF_RE)

                                   tco                   0.323       7.826 f       algorithm/separate1_d1/Q (GTP_DFF_RE)
                                   net (fanout=11)       0.000       7.826         algorithm/separate1_d1
                                                                                   algorithm/N86_5/I (GTP_INV)
                                   td                    0.000       7.826 r       algorithm/N86_5/Z (GTP_INV)
                                   net (fanout=2)        1.296       9.122         algorithm/N95_0  
                                                                           r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   9.122         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.951%), Route: 1.296ns(80.049%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182      13.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.530      18.017         clk_100M         
                                                                           r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      18.017                          
 clock uncertainty                                      -0.150      17.867                          

 Recovery time                                          -0.118      17.749                          

 Data required time                                                 17.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.749                          
 Data arrival time                                                   9.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.627                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/CLK (GTP_DFF_RE)
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.017
  Launch Clock Delay      :  7.503
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.016       7.503         clk_100M         
                                                                           r       algorithm/separate1_d1/CLK (GTP_DFF_RE)

                                   tco                   0.329       7.832 r       algorithm/separate1_d1/Q (GTP_DFF_RE)
                                   net (fanout=11)       0.000       7.832         algorithm/separate1_d1
                                                                                   algorithm/N86_5/I (GTP_INV)
                                   td                    0.000       7.832 f       algorithm/N86_5/Z (GTP_INV)
                                   net (fanout=2)        1.296       9.128         algorithm/N95_0  
                                                                           f       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   9.128         Logic Levels: 1  
                                                                                   Logic: 0.329ns(20.246%), Route: 1.296ns(79.754%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.530       8.017         clk_100M         
                                                                           r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       8.017                          
 clock uncertainty                                       0.000       8.017                          

 Removal time                                           -0.026       7.991                          

 Data required time                                                  7.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.991                          
 Data arrival time                                                   9.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.137                          
====================================================================================================

====================================================================================================

Startpoint  : algorithm/separate1_d1/CLK (GTP_DFF_RE)
Endpoint    : algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.017
  Launch Clock Delay      :  7.503
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.016       7.503         clk_100M         
                                                                           r       algorithm/separate1_d1/CLK (GTP_DFF_RE)

                                   tco                   0.329       7.832 r       algorithm/separate1_d1/Q (GTP_DFF_RE)
                                   net (fanout=11)       0.000       7.832         algorithm/separate1_d1
                                                                                   algorithm/N86_5/I (GTP_INV)
                                   td                    0.000       7.832 f       algorithm/N86_5/Z (GTP_INV)
                                   net (fanout=2)        1.296       9.128         algorithm/N95_0  
                                                                           f       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   9.128         Logic Levels: 1  
                                                                                   Logic: 0.329ns(20.246%), Route: 1.296ns(79.754%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=613)      2.182       3.393         nt_sys_clk       
                                                                                   u_pll0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.487 r       u_pll0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=5430)     4.530       8.017         clk_100M         
                                                                           r       algorithm/separate1_u/Sperate_door/U_ipml_sdpram_Sperate_door/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       8.017                          
 clock uncertainty                                       0.000       8.017                          

 Removal time                                           -0.053       7.964                          

 Data required time                                                  7.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.964                          
 Data arrival time                                                   9.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/v_count[1]/CLK (GTP_DFF_RE)
Endpoint    : b_out[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_string_show/v_count[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_string_show/v_count[1]/Q (GTP_DFF_RE)
                                   net (fanout=11)       0.771       5.515         u_string_show/v_count [1]
                                                                                   u_string_show/N14_mux1/I0 (GTP_LUT2)
                                   td                    0.205       5.720 r       u_string_show/N14_mux1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.184         u_string_show/_N2509
                                                                                   u_string_show/N22_8/I4 (GTP_LUT5)
                                   td                    0.185       6.369 r       u_string_show/N22_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.833         u_string_show/_N25358
                                                                                   u_string_show/N22_10/I1 (GTP_LUT5)
                                   td                    0.258       7.091 f       u_string_show/N22_10/Z (GTP_LUT5)
                                   net (fanout=48)       1.018       8.109         front_de         
                                                                                   N163_7[16]/I0 (GTP_LUT5)
                                   td                    0.172       8.281 f       N163_7[16]/Z (GTP_LUT5)
                                   net (fanout=1)        1.091       9.372         nt_b_out[0]      
                                                                                   b_out_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803      12.175 f       b_out_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.175         b_out[0]         
 b_out[0]                                                                  f       b_out[0] (port)  

 Data arrival time                                                  12.175         Logic Levels: 5  
                                                                                   Logic: 3.952ns(50.928%), Route: 3.808ns(49.072%)
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/v_count[1]/CLK (GTP_DFF_RE)
Endpoint    : b_out[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_string_show/v_count[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_string_show/v_count[1]/Q (GTP_DFF_RE)
                                   net (fanout=11)       0.771       5.515         u_string_show/v_count [1]
                                                                                   u_string_show/N14_mux1/I0 (GTP_LUT2)
                                   td                    0.205       5.720 r       u_string_show/N14_mux1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.184         u_string_show/_N2509
                                                                                   u_string_show/N22_8/I4 (GTP_LUT5)
                                   td                    0.185       6.369 r       u_string_show/N22_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.833         u_string_show/_N25358
                                                                                   u_string_show/N22_10/I1 (GTP_LUT5)
                                   td                    0.258       7.091 f       u_string_show/N22_10/Z (GTP_LUT5)
                                   net (fanout=48)       1.018       8.109         front_de         
                                                                                   N163_7[17]/I0 (GTP_LUT5)
                                   td                    0.172       8.281 f       N163_7[17]/Z (GTP_LUT5)
                                   net (fanout=1)        1.091       9.372         nt_b_out[1]      
                                                                                   b_out_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803      12.175 f       b_out_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.175         b_out[1]         
 b_out[1]                                                                  f       b_out[1] (port)  

 Data arrival time                                                  12.175         Logic Levels: 5  
                                                                                   Logic: 3.952ns(50.928%), Route: 3.808ns(49.072%)
====================================================================================================

====================================================================================================

Startpoint  : u_string_show/v_count[1]/CLK (GTP_DFF_RE)
Endpoint    : b_out[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixclk_in (rising edge)                           0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=339)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_string_show/v_count[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       u_string_show/v_count[1]/Q (GTP_DFF_RE)
                                   net (fanout=11)       0.771       5.515         u_string_show/v_count [1]
                                                                                   u_string_show/N14_mux1/I0 (GTP_LUT2)
                                   td                    0.205       5.720 r       u_string_show/N14_mux1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.184         u_string_show/_N2509
                                                                                   u_string_show/N22_8/I4 (GTP_LUT5)
                                   td                    0.185       6.369 r       u_string_show/N22_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.833         u_string_show/_N25358
                                                                                   u_string_show/N22_10/I1 (GTP_LUT5)
                                   td                    0.258       7.091 f       u_string_show/N22_10/Z (GTP_LUT5)
                                   net (fanout=48)       1.018       8.109         front_de         
                                                                                   N163_7[18]/I0 (GTP_LUT5)
                                   td                    0.172       8.281 f       N163_7[18]/Z (GTP_LUT5)
                                   net (fanout=1)        1.091       9.372         nt_b_out[2]      
                                                                                   b_out_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.803      12.175 f       b_out_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.175         b_out[2]         
 b_out[2]                                                                  f       b_out[2] (port)  

 Data arrival time                                                  12.175         Logic Levels: 5  
                                                                                   Logic: 3.952ns(50.928%), Route: 3.808ns(49.072%)
====================================================================================================

====================================================================================================

Startpoint  : es0_sdin (port)
Endpoint    : ES7243_i2s_rx/sr[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 es0_sdin                                                0.000       0.000 r       es0_sdin (port)  
                                   net (fanout=1)        0.000       0.000         es0_sdin         
                                                                                   es0_sdin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_sdin_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_es0_sdin      
                                                                           r       ES7243_i2s_rx/sr[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : es0_alrck (port)
Endpoint    : ES7243_i2s_rx/ws_d[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 es0_alrck                                               0.000       0.000 r       es0_alrck (port) 
                                   net (fanout=1)        0.000       0.000         es0_alrck        
                                                                                   es0_alrck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_alrck_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_es0_alrck     
                                                                           r       ES7243_i2s_rx/ws_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : es1_dlrc (port)
Endpoint    : ES8156_i2s_tx/ws_d[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 es1_dlrc                                                0.000       0.000 r       es1_dlrc (port)  
                                   net (fanout=1)        0.000       0.000         es1_dlrc         
                                                                                   es1_dlrc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dlrc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_es1_dlrc      
                                                                           r       ES8156_i2s_tx/ws_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          key_ctl/btn_deb_1d/CLK
 4.380       5.000           0.620           High Pulse Width                          key_ctl/key_push_cnt[0]/CLK
 4.380       5.000           0.620           High Pulse Width                          key_ctl/u_btn_deb/btn_in_reg[0]/CLK
====================================================================================================

{pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           High Pulse Width                          spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 2.469       3.367           0.898           Low Pulse Width                           spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 2.469       3.367           0.898           High Pulse Width                          spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
====================================================================================================

{rgmii_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.100       4.000           1.900           High Pulse Width                          gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK
 2.100       4.000           1.900           Low Pulse Width                           gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK
 2.100       4.000           1.900           High Pulse Width                          gvrd_test/gvrd/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/WCLK
====================================================================================================

{sclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.862       5.000           1.138           Low Pulse Width                           echo_des/genblk2[0].mul_ex/u_ipml_mult_mul/mult_0/CLK
 3.862       5.000           1.138           High Pulse Width                          echo_des/genblk2[0].mul_ex/u_ipml_mult_mul/mult_0/CLK
 3.862       5.000           1.138           Low Pulse Width                           echo_des/genblk2[1].mul_ex/u_ipml_mult_mul/mult_0/CLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 40.069      40.689          0.620           High Pulse Width                          ES7243E_reg_config/clock_cnt[0]/CLK
 40.069      40.689          0.620           High Pulse Width                          ES7243E_reg_config/clock_cnt[1]/CLK
 40.069      40.689          0.620           High Pulse Width                          ES7243E_reg_config/clock_cnt[2]/CLK
====================================================================================================

{sys_clk|u_pll0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width                           mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          mfcc_u/DCT/the_instance_name/u_ipm_distributed_fifo_logfbe_buff/ipm_distributed_sdpram_logfbe_buff/mem_1/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                   
+---------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/compile/top_comp.adf               
|            | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/ipsxb_fft_onboard_top.fdc          
| Output     | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/synthesize/top_syn.adf             
|            | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/synthesize/top_syn.vm              
|            | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/synthesize/top_controlsets.txt     
|            | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/synthesize/snr.db                  
|            | C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/synthesize/top.snr                 
+---------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 682 MB
Total CPU time to synthesize completion : 0h:0m:10s
Process Total CPU time to synthesize completion : 0h:0m:12s
Total real time to synthesize completion : 0h:0m:43s
