#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000261ee51d510 .scope module, "learning" "learning" 2 1;
 .timescale 0 0;
v00000261ee51d6a0_0 .var "clock", 0 0;
v00000261ee532e20_0 .var "reset", 0 0;
    .scope S_00000261ee51d510;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261ee51d6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000261ee532e20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000261ee532e20_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000261ee51d510;
T_1 ;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v00000261ee51d6a0_0;
    %inv;
    %assign/vec4 v00000261ee51d6a0_0, 0;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_00000261ee51d510;
T_2 ;
    %vpi_call 2 22 "$monitor", $time, " Value of signals clock = %b reset = %b", v00000261ee51d6a0_0, v00000261ee532e20_0 {0 0 0};
    %delay 15, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "learning.v";
