<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Prototyp systemu zarządzania roletą okienną: stm32l073xx.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Prototyp systemu zarządzania roletą okienną
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32l073xx_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle"><div class="title">stm32l073xx.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>CMSIS Cortex-M0+ Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for stm32l073xx devices. <br  />
  
<a href="#details">More...</a></p>

<p><a href="stm32l073xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter <br  />
  <a href="struct_a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator.  <a href="struct_c_o_m_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="struct_c_r_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_s___type_def.html">CRS_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Recovery System.  <a href="struct_c_r_s___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital to Analog Converter.  <a href="struct_d_a_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="struct_d_b_g_m_c_u___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___channel___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___request___type_def.html">DMA_Request_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller <br  />
  <a href="struct_e_x_t_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="struct_f_l_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Option Bytes Registers.  <a href="struct_o_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose IO.  <a href="struct_g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPTIMIMER.  <a href="struct_l_p_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTem Configuration.  <a href="struct_s_y_s_c_f_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="struct_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="struct_i_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d___type_def.html">LCD_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD.  <a href="struct_l_c_d___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_i_r_e_w_a_l_l___type_def.html">FIREWALL_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIFARE Firewall.  <a href="struct_f_i_r_e_w_a_l_l___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="struct_p_w_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="struct_r_c_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_n_g___type_def.html">RNG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Random numbers generator.  <a href="struct_r_n_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="struct_r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="struct_s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM.  <a href="struct_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_s_c___type_def.html">TSC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Touch Sensing Controller (TSC)  <a href="struct_t_s_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="struct_u_s_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="struct_w_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus Full Speed Device.  <a href="struct_u_s_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2b7180ed347a0e902c5765deb46e650e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga2b7180ed347a0e902c5765deb46e650e">__CM0PLUS_REV</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga2b7180ed347a0e902c5765deb46e650e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of the Cortex-M0+ Processor and Core Peripherals.  <a href="group___configuration__section__for___c_m_s_i_s.html#ga2b7180ed347a0e902c5765deb46e650e">More...</a><br /></td></tr>
<tr class="separator:ga2b7180ed347a0e902c5765deb46e650e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbae1a1b57539f398eb5546a17de8f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gaddbae1a1b57539f398eb5546a17de8f6">__VTOR_PRESENT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:gaddbae1a1b57539f398eb5546a17de8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;(0x08000000UL)</td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbaaec7f6da578031bcfcaba5ef21691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gabbaaec7f6da578031bcfcaba5ef21691">DATA_EEPROM_BASE</a>&#160;&#160;&#160;(0x08080000UL)</td></tr>
<tr class="separator:gabbaaec7f6da578031bcfcaba5ef21691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2beae4904bb4efbed7c97b50870e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9e2beae4904bb4efbed7c97b50870e38">DATA_EEPROM_BANK2_BASE</a>&#160;&#160;&#160;(0x08080C00UL)</td></tr>
<tr class="separator:ga9e2beae4904bb4efbed7c97b50870e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae448ccb4685d878b345ce10d28676cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gae448ccb4685d878b345ce10d28676cda">DATA_EEPROM_BANK1_END</a>&#160;&#160;&#160;(0x08080BFFUL)</td></tr>
<tr class="separator:gae448ccb4685d878b345ce10d28676cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bc2ebcde7a17f66871fe37621059bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga70bc2ebcde7a17f66871fe37621059bb">DATA_EEPROM_BANK2_END</a>&#160;&#160;&#160;(0x080817FFUL)</td></tr>
<tr class="separator:ga70bc2ebcde7a17f66871fe37621059bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;(0x20000000UL)</td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf90eb87ccfb6d49db632198f1c99d69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf90eb87ccfb6d49db632198f1c99d69e">SRAM_SIZE_MAX</a>&#160;&#160;&#160;(0x00005000UL)</td></tr>
<tr class="separator:gaf90eb87ccfb6d49db632198f1c99d69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;(0x40000000UL)</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85f31889eb6a3f651b563bbc7131f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr class="separator:gac85f31889eb6a3f651b563bbc7131f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000UL)</td></tr>
<tr class="separator:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2183e5164eb2ca6496abc0fc549248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaea2183e5164eb2ca6496abc0fc549248">IOPPERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000000UL)</td></tr>
<tr class="separator:gaea2183e5164eb2ca6496abc0fc549248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00000000UL)</td></tr>
<tr class="separator:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00000400UL)</td></tr>
<tr class="separator:gaf0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8268ec947929f192559f28c6bf7d1eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00001000UL)</td></tr>
<tr class="separator:ga8268ec947929f192559f28c6bf7d1eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00001400UL)</td></tr>
<tr class="separator:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017749aad23300240ef5ac4c3d5ca750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga017749aad23300240ef5ac4c3d5ca750">LCD_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00002400UL)</td></tr>
<tr class="separator:ga017749aad23300240ef5ac4c3d5ca750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00002800UL)</td></tr>
<tr class="separator:ga4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00002C00UL)</td></tr>
<tr class="separator:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00003000UL)</td></tr>
<tr class="separator:ga8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00003800UL)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00004400UL)</td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42584c807077cea9525819eaf29c7e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga42584c807077cea9525819eaf29c7e34">LPUART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00004800UL)</td></tr>
<tr class="separator:ga42584c807077cea9525819eaf29c7e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa384bb1e7d610a806f7c1f1dbc72ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gafa384bb1e7d610a806f7c1f1dbc72ac5">USART4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00004C00UL)</td></tr>
<tr class="separator:gafa384bb1e7d610a806f7c1f1dbc72ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34de0b56d40b6895b53bb60ced2574f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab34de0b56d40b6895b53bb60ced2574f">USART5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00005000UL)</td></tr>
<tr class="separator:gab34de0b56d40b6895b53bb60ced2574f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00005400UL)</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00005800UL)</td></tr>
<tr class="separator:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53cd25310ec0663a7395042bd860fedc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga53cd25310ec0663a7395042bd860fedc">CRS_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00006C00UL)</td></tr>
<tr class="separator:ga53cd25310ec0663a7395042bd860fedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00007000UL)</td></tr>
<tr class="separator:gac691ec23dace8b7a649a25acb110217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00007400UL)</td></tr>
<tr class="separator:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012ceb003fbb615eedb39a8d7f31c9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga012ceb003fbb615eedb39a8d7f31c9c6">LPTIM1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00007C00UL)</td></tr>
<tr class="separator:ga012ceb003fbb615eedb39a8d7f31c9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8b9198748235a1729e1e8f8f24983b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00007800UL)</td></tr>
<tr class="separator:ga4e8b9198748235a1729e1e8f8f24983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00010000UL)</td></tr>
<tr class="separator:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21d535b541bcfb0c778a9584ebb132e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac21d535b541bcfb0c778a9584ebb132e">COMP1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00010018UL)</td></tr>
<tr class="separator:gac21d535b541bcfb0c778a9584ebb132e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8799f3d5301795f51e3b87d345cd50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gacb8799f3d5301795f51e3b87d345cd50">COMP2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x0001001CUL)</td></tr>
<tr class="separator:gacb8799f3d5301795f51e3b87d345cd50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0dbc759386dc94597d1ab7b798e75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga7c0dbc759386dc94597d1ab7b798e75f">COMP12_COMMON</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___common___type_def.html">COMP_Common_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac21d535b541bcfb0c778a9584ebb132e">COMP1_BASE</a>)</td></tr>
<tr class="separator:ga7c0dbc759386dc94597d1ab7b798e75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00010400UL)</td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8671bd0cabe97a1264c6322ebf4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gabb8671bd0cabe97a1264c6322ebf4dba">TIM21_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00010800UL)</td></tr>
<tr class="separator:gabb8671bd0cabe97a1264c6322ebf4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381ba9efe855eb11ad1e30688fd6d333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga381ba9efe855eb11ad1e30688fd6d333">TIM22_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00011400UL)</td></tr>
<tr class="separator:ga381ba9efe855eb11ad1e30688fd6d333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73cfb3af559849de4e1d7756dea474a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga73cfb3af559849de4e1d7756dea474a0">FIREWALL_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00011C00UL)</td></tr>
<tr class="separator:ga73cfb3af559849de4e1d7756dea474a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00012400UL)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06cb9e5985bd216a376f26f22303cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00012708UL)</td></tr>
<tr class="separator:gad06cb9e5985bd216a376f26f22303cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00013000UL)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00013800UL)</td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00015800UL)</td></tr>
<tr class="separator:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00000000UL)</td></tr>
<tr class="separator:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888dbc1608243badeb3554ffedc7364c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000008UL)</td></tr>
<tr class="separator:ga888dbc1608243badeb3554ffedc7364c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0000001CUL)</td></tr>
<tr class="separator:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000030UL)</td></tr>
<tr class="separator:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc93cd0baf0897202c71110e045692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000044UL)</td></tr>
<tr class="separator:ga1adc93cd0baf0897202c71110e045692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041a71cd6c1973964f847a68aa14478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000058UL)</td></tr>
<tr class="separator:gac041a71cd6c1973964f847a68aa14478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0000006CUL)</td></tr>
<tr class="separator:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee0d1f77d0db1db533016a09351166c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000080UL)</td></tr>
<tr class="separator:gaeee0d1f77d0db1db533016a09351166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0adeabd8f0e3c66b76f66bafe9a5f51f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0adeabd8f0e3c66b76f66bafe9a5f51f">DMA1_CSELR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x000000A8UL)</td></tr>
<tr class="separator:ga0adeabd8f0e3c66b76f66bafe9a5f51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00001000UL)</td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00002000UL)</td></tr>
<tr class="separator:ga8e21f4845015730c5731763169ec0e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>&#160;&#160;&#160;(0x1FF80000UL)</td></tr>
<tr class="separator:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">FLASHSIZE_BASE</a>&#160;&#160;&#160;(0x1FF8007CUL)</td></tr>
<tr class="separator:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664eda42b83c919b153b07b23348be67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">UID_BASE</a>&#160;&#160;&#160;(0x1FF80050UL)</td></tr>
<tr class="separator:ga664eda42b83c919b153b07b23348be67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00003000UL)</td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bba7a31caeacaacd433abb71781e0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">TSC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00004000UL)</td></tr>
<tr class="separator:ga2bba7a31caeacaacd433abb71781e0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92662976cfe62457141e5b4f83d541c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00005000UL)</td></tr>
<tr class="separator:gab92662976cfe62457141e5b4f83d541c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaea2183e5164eb2ca6496abc0fc549248">IOPPERIPH_BASE</a> + 0x00000000UL)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaea2183e5164eb2ca6496abc0fc549248">IOPPERIPH_BASE</a> + 0x00000400UL)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaea2183e5164eb2ca6496abc0fc549248">IOPPERIPH_BASE</a> + 0x00000800UL)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaea2183e5164eb2ca6496abc0fc549248">IOPPERIPH_BASE</a> + 0x00000C00UL)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaea2183e5164eb2ca6496abc0fc549248">IOPPERIPH_BASE</a> + 0x00001000UL)</td></tr>
<tr class="separator:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4716389f3a1c727495375b76645608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaea2183e5164eb2ca6496abc0fc549248">IOPPERIPH_BASE</a> + 0x00001C00UL)</td></tr>
<tr class="separator:gaee4716389f3a1c727495375b76645608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td></tr>
<tr class="separator:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ee4c391385607d7af432b63905fcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td></tr>
<tr class="separator:ga61ee4c391385607d7af432b63905fcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b4ed55f9201b498b38c962cca97314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>)</td></tr>
<tr class="separator:gac7b4ed55f9201b498b38c962cca97314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49267c49946fd61db6af8b49bcf16394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>)</td></tr>
<tr class="separator:ga49267c49946fd61db6af8b49bcf16394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td></tr>
<tr class="separator:ga9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73eb37d103f4e4f2d18ec3d3f5208ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9">LPUART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga42584c807077cea9525819eaf29c7e34">LPUART1_BASE</a>)</td></tr>
<tr class="separator:ga73eb37d103f4e4f2d18ec3d3f5208ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1489b37ed2bca9d9c659119590583bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga1489b37ed2bca9d9c659119590583bda">I2C3</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</a>)</td></tr>
<tr class="separator:ga1489b37ed2bca9d9c659119590583bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad151b2f8dbc243ac0ce1fad0c4306328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_s___type_def.html">CRS_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga53cd25310ec0663a7395042bd860fedc">CRS_BASE</a>)</td></tr>
<tr class="separator:gad151b2f8dbc243ac0ce1fad0c4306328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td></tr>
<tr class="separator:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb5ff8779fa698f3c7165a617d56e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaffb5ff8779fa698f3c7165a617d56e4f">DAC1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td></tr>
<tr class="separator:gaffb5ff8779fa698f3c7165a617d56e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02dc619f9b5ac74c5b90f1d17560d16a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga02dc619f9b5ac74c5b90f1d17560d16a">LPTIM1</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga012ceb003fbb615eedb39a8d7f31c9c6">LPTIM1_BASE</a>)</td></tr>
<tr class="separator:ga02dc619f9b5ac74c5b90f1d17560d16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2d80992dcfabfd1668184c3dff2733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gabf2d80992dcfabfd1668184c3dff2733">LCD</a>&#160;&#160;&#160;((<a class="el" href="struct_l_c_d___type_def.html">LCD_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga017749aad23300240ef5ac4c3d5ca750">LCD_BASE</a>)</td></tr>
<tr class="separator:gabf2d80992dcfabfd1668184c3dff2733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994759b8667e101cc1346d67833d980c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga994759b8667e101cc1346d67833d980c">USART4</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gafa384bb1e7d610a806f7c1f1dbc72ac5">USART4_BASE</a>)</td></tr>
<tr class="separator:ga994759b8667e101cc1346d67833d980c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50fb4c49d43b2144ee2f8cbdfb9a640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad50fb4c49d43b2144ee2f8cbdfb9a640">USART5</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab34de0b56d40b6895b53bb60ced2574f">USART5_BASE</a>)</td></tr>
<tr class="separator:gad50fb4c49d43b2144ee2f8cbdfb9a640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5713f83009027d48805b049d55bb01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac21d535b541bcfb0c778a9584ebb132e">COMP1_BASE</a>)</td></tr>
<tr class="separator:gaf5713f83009027d48805b049d55bb01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6985fa7e9bb3c2edf15b29b7af210a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gacb8799f3d5301795f51e3b87d345cd50">COMP2_BASE</a>)</td></tr>
<tr class="separator:ga6985fa7e9bb3c2edf15b29b7af210a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50d6db07348d55fced692dbe030720e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga50d6db07348d55fced692dbe030720e9">TIM21</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gabb8671bd0cabe97a1264c6322ebf4dba">TIM21_BASE</a>)</td></tr>
<tr class="separator:ga50d6db07348d55fced692dbe030720e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac033c03b6da1def72a7c2201da1fe5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac033c03b6da1def72a7c2201da1fe5b1">TIM22</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga381ba9efe855eb11ad1e30688fd6d333">TIM22_BASE</a>)</td></tr>
<tr class="separator:gac033c03b6da1def72a7c2201da1fe5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bcd2e998365ba34c48cb21bd92373e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2bcd2e998365ba34c48cb21bd92373e6">FIREWALL</a>&#160;&#160;&#160;((<a class="el" href="struct_f_i_r_e_w_a_l_l___type_def.html">FIREWALL_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga73cfb3af559849de4e1d7756dea474a0">FIREWALL_BASE</a>)</td></tr>
<tr class="separator:ga2bcd2e998365ba34c48cb21bd92373e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1919c64fc774aab31190346fd5457e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>)</td></tr>
<tr class="separator:gaf1919c64fc774aab31190346fd5457e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d148b91f3d356713f7e367a2243bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a></td></tr>
<tr class="separator:ga54d148b91f3d356713f7e367a2243bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td></tr>
<tr class="separator:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83c5be824be1c02716e2522e80ddf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">DMA1_Channel1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>)</td></tr>
<tr class="separator:gac83c5be824be1c02716e2522e80ddf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d7631dd10c645e06971b2543ba2949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">DMA1_Channel2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>)</td></tr>
<tr class="separator:ga23d7631dd10c645e06971b2543ba2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">DMA1_Channel3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>)</td></tr>
<tr class="separator:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c42743316bf64da557130061b1f56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">DMA1_Channel4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>)</td></tr>
<tr class="separator:gad2c42743316bf64da557130061b1f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ff98ddef3c962795d2e2444004abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">DMA1_Channel5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>)</td></tr>
<tr class="separator:ga06ff98ddef3c962795d2e2444004abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac013c4376e4797831b5ddd2a09519df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8">DMA1_Channel6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>)</td></tr>
<tr class="separator:gac013c4376e4797831b5ddd2a09519df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3">DMA1_Channel7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>)</td></tr>
<tr class="separator:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9aec23907042cb42f768c85709509b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaa9aec23907042cb42f768c85709509b4">DMA1_CSELR</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___request___type_def.html">DMA_Request_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0adeabd8f0e3c66b76f66bafe9a5f51f">DMA1_CSELR_BASE</a>)</td></tr>
<tr class="separator:gaa9aec23907042cb42f768c85709509b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3">OB</a>&#160;&#160;&#160;((<a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>)</td></tr>
<tr class="separator:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ba4ed22c45ffcf7f1c3ede1c761894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga42ba4ed22c45ffcf7f1c3ede1c761894">TSC</a>&#160;&#160;&#160;((<a class="el" href="struct_t_s_c___type_def.html">TSC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">TSC_BASE</a>)</td></tr>
<tr class="separator:ga42ba4ed22c45ffcf7f1c3ede1c761894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0885b8b55bbc13691092b704d9309f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f">RNG</a>&#160;&#160;&#160;((<a class="el" href="struct_r_n_g___type_def.html">RNG_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>)</td></tr>
<tr class="separator:ga5b0885b8b55bbc13691092b704d9309f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeacbb43ae86c879945afe98c679b285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>)</td></tr>
<tr class="separator:gadeacbb43ae86c879945afe98c679b285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga779bf099075a999d1074357fccbd466b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b">USB</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a> *) <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>)</td></tr>
<tr class="separator:ga779bf099075a999d1074357fccbd466b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ea77371b070034ca2a56381a7e9de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7">LSI_STARTUP_TIME</a>&#160;&#160;&#160;200U</td></tr>
<tr class="separator:gab9ea77371b070034ca2a56381a7e9de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd284ec4791f4d9bfae70f50716ae9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd284ec4791f4d9bfae70f50716ae9d">ADC_ISR_EOCAL_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3bd284ec4791f4d9bfae70f50716ae9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afa449f0271f892a4aca29982b00942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4afa449f0271f892a4aca29982b00942">ADC_ISR_EOCAL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd284ec4791f4d9bfae70f50716ae9d">ADC_ISR_EOCAL_Pos</a>)</td></tr>
<tr class="separator:ga4afa449f0271f892a4aca29982b00942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ef7277f6218ee3af4df1d57658031d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ef7277f6218ee3af4df1d57658031d">ADC_ISR_EOCAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4afa449f0271f892a4aca29982b00942">ADC_ISR_EOCAL_Msk</a></td></tr>
<tr class="separator:gad2ef7277f6218ee3af4df1d57658031d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee79c16317a72c9e7af0638b0840ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee79c16317a72c9e7af0638b0840ef9">ADC_ISR_AWD_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6ee79c16317a72c9e7af0638b0840ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa96dcfb9f880d2570b89932f4107dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa96dcfb9f880d2570b89932f4107dc7">ADC_ISR_AWD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee79c16317a72c9e7af0638b0840ef9">ADC_ISR_AWD_Pos</a>)</td></tr>
<tr class="separator:gaaa96dcfb9f880d2570b89932f4107dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6b127a64fba5b26f7e118f2c1bc461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e6b127a64fba5b26f7e118f2c1bc461">ADC_ISR_AWD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa96dcfb9f880d2570b89932f4107dc7">ADC_ISR_AWD_Msk</a></td></tr>
<tr class="separator:ga7e6b127a64fba5b26f7e118f2c1bc461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdbc3d6b8db4b5680d83ad61b6484d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdbc3d6b8db4b5680d83ad61b6484d4">ADC_ISR_OVR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3cdbc3d6b8db4b5680d83ad61b6484d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b28033954399020afcf36b016cc081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">ADC_ISR_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdbc3d6b8db4b5680d83ad61b6484d4">ADC_ISR_OVR_Pos</a>)</td></tr>
<tr class="separator:gab0b28033954399020afcf36b016cc081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f58970a53712eed20aaac04c6a6f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">ADC_ISR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">ADC_ISR_OVR_Msk</a></td></tr>
<tr class="separator:ga66f58970a53712eed20aaac04c6a6f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6557fae5436cd2ed9b9a3bcfac201635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6557fae5436cd2ed9b9a3bcfac201635">ADC_ISR_EOSEQ_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6557fae5436cd2ed9b9a3bcfac201635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0731556cedc18448b3294032b101db47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0731556cedc18448b3294032b101db47">ADC_ISR_EOSEQ_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6557fae5436cd2ed9b9a3bcfac201635">ADC_ISR_EOSEQ_Pos</a>)</td></tr>
<tr class="separator:ga0731556cedc18448b3294032b101db47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2250856b1a5661a7e778b90ca52e92c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2250856b1a5661a7e778b90ca52e92c1">ADC_ISR_EOSEQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0731556cedc18448b3294032b101db47">ADC_ISR_EOSEQ_Msk</a></td></tr>
<tr class="separator:ga2250856b1a5661a7e778b90ca52e92c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0383b50a0b7c34b07143b4babf541f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0383b50a0b7c34b07143b4babf541f4a">ADC_ISR_EOC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0383b50a0b7c34b07143b4babf541f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3a1b6e32741acec254760c4114270a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">ADC_ISR_EOC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0383b50a0b7c34b07143b4babf541f4a">ADC_ISR_EOC_Pos</a>)</td></tr>
<tr class="separator:ga7d3a1b6e32741acec254760c4114270a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949681e78b978c1ccd680f11137a1550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">ADC_ISR_EOC_Msk</a></td></tr>
<tr class="separator:ga949681e78b978c1ccd680f11137a1550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6d6d7f86820ba6a5601ce928859372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad6d6d7f86820ba6a5601ce928859372">ADC_ISR_EOSMP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaad6d6d7f86820ba6a5601ce928859372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aca01f1e94e9cb20a24476342581e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">ADC_ISR_EOSMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad6d6d7f86820ba6a5601ce928859372">ADC_ISR_EOSMP_Pos</a>)</td></tr>
<tr class="separator:ga0aca01f1e94e9cb20a24476342581e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8d87957a25e701a13575d635628d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">ADC_ISR_EOSMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">ADC_ISR_EOSMP_Msk</a></td></tr>
<tr class="separator:ga0e8d87957a25e701a13575d635628d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19c4fef6f7378b0add98d47391bb9cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad19c4fef6f7378b0add98d47391bb9cd">ADC_ISR_ADRDY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad19c4fef6f7378b0add98d47391bb9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d192dae14cf2daa81ea3c7fe02082bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">ADC_ISR_ADRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad19c4fef6f7378b0add98d47391bb9cd">ADC_ISR_ADRDY_Pos</a>)</td></tr>
<tr class="separator:ga7d192dae14cf2daa81ea3c7fe02082bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cdc9a3bf111d8c50ecba178daa90d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">ADC_ISR_ADRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">ADC_ISR_ADRDY_Msk</a></td></tr>
<tr class="separator:ga06cdc9a3bf111d8c50ecba178daa90d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b6edb70e1c04c5e03a935d2c945f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">ADC_ISR_EOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2250856b1a5661a7e778b90ca52e92c1">ADC_ISR_EOSEQ</a></td></tr>
<tr class="separator:ga56b6edb70e1c04c5e03a935d2c945f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9176efed35adfa1e8da1f2360def0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd9176efed35adfa1e8da1f2360def0b">ADC_IER_EOCALIE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gabd9176efed35adfa1e8da1f2360def0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbfc233719ee59bdc4f563a8e7080e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecbfc233719ee59bdc4f563a8e7080e0">ADC_IER_EOCALIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd9176efed35adfa1e8da1f2360def0b">ADC_IER_EOCALIE_Pos</a>)</td></tr>
<tr class="separator:gaecbfc233719ee59bdc4f563a8e7080e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0afd44270f6be28d8bab84d7bb6cbbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0afd44270f6be28d8bab84d7bb6cbbb">ADC_IER_EOCALIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecbfc233719ee59bdc4f563a8e7080e0">ADC_IER_EOCALIE_Msk</a></td></tr>
<tr class="separator:gaf0afd44270f6be28d8bab84d7bb6cbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc60a3a7097a2b00de4a4a4a8fd30dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc60a3a7097a2b00de4a4a4a8fd30dee">ADC_IER_AWDIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gadc60a3a7097a2b00de4a4a4a8fd30dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93a3c29e8647a4527f8d34e68837754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac93a3c29e8647a4527f8d34e68837754">ADC_IER_AWDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc60a3a7097a2b00de4a4a4a8fd30dee">ADC_IER_AWDIE_Pos</a>)</td></tr>
<tr class="separator:gac93a3c29e8647a4527f8d34e68837754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e3e81e48728060a8815256bb7e555d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5e3e81e48728060a8815256bb7e555d">ADC_IER_AWDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac93a3c29e8647a4527f8d34e68837754">ADC_IER_AWDIE_Msk</a></td></tr>
<tr class="separator:gab5e3e81e48728060a8815256bb7e555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3d46ce8771a632ba8371bbf060ffc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a3d46ce8771a632ba8371bbf060ffc9">ADC_IER_OVRIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1a3d46ce8771a632ba8371bbf060ffc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea659e540b09e6ac3e70ed7b561a7a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">ADC_IER_OVRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a3d46ce8771a632ba8371bbf060ffc9">ADC_IER_OVRIE_Pos</a>)</td></tr>
<tr class="separator:gabea659e540b09e6ac3e70ed7b561a7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150e154d48f6069e324aa642ec30f107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">ADC_IER_OVRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">ADC_IER_OVRIE_Msk</a></td></tr>
<tr class="separator:ga150e154d48f6069e324aa642ec30f107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2e4d12b726e86f7a1d842f2226f434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2e4d12b726e86f7a1d842f2226f434">ADC_IER_EOSEQIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaaa2e4d12b726e86f7a1d842f2226f434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62ad3d887016638795bb9fad44f3ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad62ad3d887016638795bb9fad44f3ea7">ADC_IER_EOSEQIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2e4d12b726e86f7a1d842f2226f434">ADC_IER_EOSEQIE_Pos</a>)</td></tr>
<tr class="separator:gad62ad3d887016638795bb9fad44f3ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35cb3b8d136e2f793e02ecf91f6fc05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35cb3b8d136e2f793e02ecf91f6fc05">ADC_IER_EOSEQIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad62ad3d887016638795bb9fad44f3ea7">ADC_IER_EOSEQIE_Msk</a></td></tr>
<tr class="separator:gaa35cb3b8d136e2f793e02ecf91f6fc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2e1b245365e1e24c2e7659a0b6f65c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada2e1b245365e1e24c2e7659a0b6f65c">ADC_IER_EOCIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gada2e1b245365e1e24c2e7659a0b6f65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a189c99834bf55784fd4b7b69e9687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">ADC_IER_EOCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada2e1b245365e1e24c2e7659a0b6f65c">ADC_IER_EOCIE_Pos</a>)</td></tr>
<tr class="separator:gaf5a189c99834bf55784fd4b7b69e9687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367429f3a07068668ffefd84c7c60985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">ADC_IER_EOCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">ADC_IER_EOCIE_Msk</a></td></tr>
<tr class="separator:ga367429f3a07068668ffefd84c7c60985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38b4712f97cc8cb749debb6ecb09c69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38b4712f97cc8cb749debb6ecb09c69c">ADC_IER_EOSMPIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga38b4712f97cc8cb749debb6ecb09c69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31989175e19559ccda01b8632318e2f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">ADC_IER_EOSMPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga38b4712f97cc8cb749debb6ecb09c69c">ADC_IER_EOSMPIE_Pos</a>)</td></tr>
<tr class="separator:ga31989175e19559ccda01b8632318e2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe38c621f1e8239fefbb8585911d2138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">ADC_IER_EOSMPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">ADC_IER_EOSMPIE_Msk</a></td></tr>
<tr class="separator:gafe38c621f1e8239fefbb8585911d2138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeccda127223b6b216f423d43b9467c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeccda127223b6b216f423d43b9467c3a">ADC_IER_ADRDYIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeccda127223b6b216f423d43b9467c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81c5b62b488d346911cb6865b767cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">ADC_IER_ADRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeccda127223b6b216f423d43b9467c3a">ADC_IER_ADRDYIE_Pos</a>)</td></tr>
<tr class="separator:gae81c5b62b488d346911cb6865b767cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">ADC_IER_ADRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">ADC_IER_ADRDYIE_Msk</a></td></tr>
<tr class="separator:ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">ADC_IER_EOSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa35cb3b8d136e2f793e02ecf91f6fc05">ADC_IER_EOSEQIE</a></td></tr>
<tr class="separator:ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4930e9200637ddd5530b0b56f7667874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4930e9200637ddd5530b0b56f7667874">ADC_CR_ADCAL_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga4930e9200637ddd5530b0b56f7667874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9eb7e1a024259251ac752a6a7b4279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">ADC_CR_ADCAL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4930e9200637ddd5530b0b56f7667874">ADC_CR_ADCAL_Pos</a>)</td></tr>
<tr class="separator:ga3e9eb7e1a024259251ac752a6a7b4279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c66f671af3241a20d7dfa2a048b40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">ADC_CR_ADCAL_Msk</a></td></tr>
<tr class="separator:ga87c66f671af3241a20d7dfa2a048b40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca6812db3fec59db7d200ac442f083e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca6812db3fec59db7d200ac442f083e">ADC_CR_ADVREGEN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga6ca6812db3fec59db7d200ac442f083e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b2a7882224b14c4c7ec4d1ce25941f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f">ADC_CR_ADVREGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ca6812db3fec59db7d200ac442f083e">ADC_CR_ADVREGEN_Pos</a>)</td></tr>
<tr class="separator:ga77b2a7882224b14c4c7ec4d1ce25941f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be7ae16a57665a53f3efce3f8aeb493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493">ADC_CR_ADVREGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f">ADC_CR_ADVREGEN_Msk</a></td></tr>
<tr class="separator:ga5be7ae16a57665a53f3efce3f8aeb493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ffa93cc8555d8d083dc9c0f34b3b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85ffa93cc8555d8d083dc9c0f34b3b81">ADC_CR_ADSTP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga85ffa93cc8555d8d083dc9c0f34b3b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a55e4a2d2535b15287b714d8c6b1ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">ADC_CR_ADSTP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga85ffa93cc8555d8d083dc9c0f34b3b81">ADC_CR_ADSTP_Pos</a>)</td></tr>
<tr class="separator:ga1a55e4a2d2535b15287b714d8c6b1ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">ADC_CR_ADSTP_Msk</a></td></tr>
<tr class="separator:ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ee3b14e6b8c22f2abf7b4990d12181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91ee3b14e6b8c22f2abf7b4990d12181">ADC_CR_ADSTART_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga91ee3b14e6b8c22f2abf7b4990d12181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953c154b7b2b18679ed80a7839c908f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">ADC_CR_ADSTART_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91ee3b14e6b8c22f2abf7b4990d12181">ADC_CR_ADSTART_Pos</a>)</td></tr>
<tr class="separator:ga953c154b7b2b18679ed80a7839c908f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25021284fb6bfad3e8448edc6ef81218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">ADC_CR_ADSTART_Msk</a></td></tr>
<tr class="separator:ga25021284fb6bfad3e8448edc6ef81218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd40135f101178cb34f7b44cfa70d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd40135f101178cb34f7b44cfa70d20">ADC_CR_ADDIS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7fd40135f101178cb34f7b44cfa70d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502e95251db602e283746c432535f335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">ADC_CR_ADDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd40135f101178cb34f7b44cfa70d20">ADC_CR_ADDIS_Pos</a>)</td></tr>
<tr class="separator:ga502e95251db602e283746c432535f335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99494f414a25f32a5f00ea39ea2150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">ADC_CR_ADDIS_Msk</a></td></tr>
<tr class="separator:gad99494f414a25f32a5f00ea39ea2150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababb1708515c068f7551691c855032e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gababb1708515c068f7551691c855032e1">ADC_CR_ADEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gababb1708515c068f7551691c855032e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e660b36a753f0b46baa665d6dfe6e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">ADC_CR_ADEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gababb1708515c068f7551691c855032e1">ADC_CR_ADEN_Pos</a>)</td></tr>
<tr class="separator:ga4e660b36a753f0b46baa665d6dfe6e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">ADC_CR_ADEN_Msk</a>                             /*!&lt; <a class="el" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a> enable control */ /*####   TBV  */</td></tr>
<tr class="separator:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf888e9e7ff7512b0dd6b80f4ce8ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaf888e9e7ff7512b0dd6b80f4ce8ab0">ADC_CFGR1_AWDCH_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gabaf888e9e7ff7512b0dd6b80f4ce8ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c902affae8067cf0c993373d7990cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48c902affae8067cf0c993373d7990cb">ADC_CFGR1_AWDCH_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaf888e9e7ff7512b0dd6b80f4ce8ab0">ADC_CFGR1_AWDCH_Pos</a>)</td></tr>
<tr class="separator:ga48c902affae8067cf0c993373d7990cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2eb115721c8054f7a2ba23c21bc68e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2eb115721c8054f7a2ba23c21bc68e1">ADC_CFGR1_AWDCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48c902affae8067cf0c993373d7990cb">ADC_CFGR1_AWDCH_Msk</a></td></tr>
<tr class="separator:gaf2eb115721c8054f7a2ba23c21bc68e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55f1b109f8a2cc3f9dcd9e37cd455a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae55f1b109f8a2cc3f9dcd9e37cd455a4">ADC_CFGR1_AWDCH_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaf888e9e7ff7512b0dd6b80f4ce8ab0">ADC_CFGR1_AWDCH_Pos</a>)</td></tr>
<tr class="separator:gae55f1b109f8a2cc3f9dcd9e37cd455a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd0138148d02fe1d1d5b42ac69cfc2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccd0138148d02fe1d1d5b42ac69cfc2f">ADC_CFGR1_AWDCH_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaf888e9e7ff7512b0dd6b80f4ce8ab0">ADC_CFGR1_AWDCH_Pos</a>)</td></tr>
<tr class="separator:gaccd0138148d02fe1d1d5b42ac69cfc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509379e152bb99b3f2337e205b015b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga509379e152bb99b3f2337e205b015b0c">ADC_CFGR1_AWDCH_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaf888e9e7ff7512b0dd6b80f4ce8ab0">ADC_CFGR1_AWDCH_Pos</a>)</td></tr>
<tr class="separator:ga509379e152bb99b3f2337e205b015b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8016aaa2a77a3613067b46c41ecbc1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8016aaa2a77a3613067b46c41ecbc1d7">ADC_CFGR1_AWDCH_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaf888e9e7ff7512b0dd6b80f4ce8ab0">ADC_CFGR1_AWDCH_Pos</a>)</td></tr>
<tr class="separator:ga8016aaa2a77a3613067b46c41ecbc1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373b490a8080d933fb8e0e77bd06d396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373b490a8080d933fb8e0e77bd06d396">ADC_CFGR1_AWDCH_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabaf888e9e7ff7512b0dd6b80f4ce8ab0">ADC_CFGR1_AWDCH_Pos</a>)</td></tr>
<tr class="separator:ga373b490a8080d933fb8e0e77bd06d396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea33a47e84a5b33f63c16b6ad62ee85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea33a47e84a5b33f63c16b6ad62ee85">ADC_CFGR1_AWDEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga1ea33a47e84a5b33f63c16b6ad62ee85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf92bc7a998342fd1bfb905aa824db7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf92bc7a998342fd1bfb905aa824db7e6">ADC_CFGR1_AWDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea33a47e84a5b33f63c16b6ad62ee85">ADC_CFGR1_AWDEN_Pos</a>)</td></tr>
<tr class="separator:gaf92bc7a998342fd1bfb905aa824db7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee9f0fa04e0201a43856080e37c4508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee9f0fa04e0201a43856080e37c4508">ADC_CFGR1_AWDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf92bc7a998342fd1bfb905aa824db7e6">ADC_CFGR1_AWDEN_Msk</a></td></tr>
<tr class="separator:gafee9f0fa04e0201a43856080e37c4508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60370037e7f1fe6f4621a0aa90619a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60370037e7f1fe6f4621a0aa90619a38">ADC_CFGR1_AWDSGL_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga60370037e7f1fe6f4621a0aa90619a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1371e06d8916ab0c14c93cca2c511d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1371e06d8916ab0c14c93cca2c511d59">ADC_CFGR1_AWDSGL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga60370037e7f1fe6f4621a0aa90619a38">ADC_CFGR1_AWDSGL_Pos</a>)</td></tr>
<tr class="separator:ga1371e06d8916ab0c14c93cca2c511d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfab18aa9b57f8ed8979f62d5d3900d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2">ADC_CFGR1_AWDSGL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1371e06d8916ab0c14c93cca2c511d59">ADC_CFGR1_AWDSGL_Msk</a></td></tr>
<tr class="separator:gabfab18aa9b57f8ed8979f62d5d3900d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1790fef0e8babfe323926e319ddd2383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1790fef0e8babfe323926e319ddd2383">ADC_CFGR1_DISCEN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1790fef0e8babfe323926e319ddd2383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbef648fff668b8ef05c1f4453fbc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdbef648fff668b8ef05c1f4453fbc26">ADC_CFGR1_DISCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1790fef0e8babfe323926e319ddd2383">ADC_CFGR1_DISCEN_Pos</a>)</td></tr>
<tr class="separator:gacdbef648fff668b8ef05c1f4453fbc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26a4779335193192049e1d58e3b2718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdbef648fff668b8ef05c1f4453fbc26">ADC_CFGR1_DISCEN_Msk</a></td></tr>
<tr class="separator:gae26a4779335193192049e1d58e3b2718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58fcdd459cb72e91916c99b10cf3f3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58fcdd459cb72e91916c99b10cf3f3d4">ADC_CFGR1_AUTOFF_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga58fcdd459cb72e91916c99b10cf3f3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224daf2e65e108b177316de51f1c4128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga224daf2e65e108b177316de51f1c4128">ADC_CFGR1_AUTOFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58fcdd459cb72e91916c99b10cf3f3d4">ADC_CFGR1_AUTOFF_Pos</a>)</td></tr>
<tr class="separator:ga224daf2e65e108b177316de51f1c4128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff56271bc473179a89b075fda664512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga224daf2e65e108b177316de51f1c4128">ADC_CFGR1_AUTOFF_Msk</a></td></tr>
<tr class="separator:ga2ff56271bc473179a89b075fda664512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d73b0d6253711bbe135364a80db887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29d73b0d6253711bbe135364a80db887">ADC_CFGR1_WAIT_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga29d73b0d6253711bbe135364a80db887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3149a99b68b2ac694e1875a74e312e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea3149a99b68b2ac694e1875a74e312e">ADC_CFGR1_WAIT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29d73b0d6253711bbe135364a80db887">ADC_CFGR1_WAIT_Pos</a>)</td></tr>
<tr class="separator:gaea3149a99b68b2ac694e1875a74e312e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe986e2a65282b01053839f8c0877a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea3149a99b68b2ac694e1875a74e312e">ADC_CFGR1_WAIT_Msk</a></td></tr>
<tr class="separator:ga2fe986e2a65282b01053839f8c0877a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d526f71d005912ada748371aec6843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d526f71d005912ada748371aec6843">ADC_CFGR1_CONT_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga72d526f71d005912ada748371aec6843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599ae2f682f21f719d888080fee9fdc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga599ae2f682f21f719d888080fee9fdc0">ADC_CFGR1_CONT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga72d526f71d005912ada748371aec6843">ADC_CFGR1_CONT_Pos</a>)</td></tr>
<tr class="separator:ga599ae2f682f21f719d888080fee9fdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a68ef1ef5f97552db10e8a4303eb0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga599ae2f682f21f719d888080fee9fdc0">ADC_CFGR1_CONT_Msk</a></td></tr>
<tr class="separator:ga2a68ef1ef5f97552db10e8a4303eb0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f77aa2a6bf622f0da6787ce30524b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06f77aa2a6bf622f0da6787ce30524b3">ADC_CFGR1_OVRMOD_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga06f77aa2a6bf622f0da6787ce30524b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e34c3acc2cc1cca03427bd9fabb53a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3">ADC_CFGR1_OVRMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06f77aa2a6bf622f0da6787ce30524b3">ADC_CFGR1_OVRMOD_Pos</a>)</td></tr>
<tr class="separator:ga0e34c3acc2cc1cca03427bd9fabb53a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd980c2b24383afb370bfe69860064f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3">ADC_CFGR1_OVRMOD_Msk</a></td></tr>
<tr class="separator:gadbd980c2b24383afb370bfe69860064f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f7343627bda8eba05a3a91813e81912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f7343627bda8eba05a3a91813e81912">ADC_CFGR1_EXTEN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga4f7343627bda8eba05a3a91813e81912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d8e6d4b42e73e1d753b1340dc76499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d8e6d4b42e73e1d753b1340dc76499">ADC_CFGR1_EXTEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f7343627bda8eba05a3a91813e81912">ADC_CFGR1_EXTEN_Pos</a>)</td></tr>
<tr class="separator:ga17d8e6d4b42e73e1d753b1340dc76499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc48e957d935d791a767c763b9225832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17d8e6d4b42e73e1d753b1340dc76499">ADC_CFGR1_EXTEN_Msk</a></td></tr>
<tr class="separator:gafc48e957d935d791a767c763b9225832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd587c78699a50b76f5e33f867285c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bd587c78699a50b76f5e33f867285c2">ADC_CFGR1_EXTEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f7343627bda8eba05a3a91813e81912">ADC_CFGR1_EXTEN_Pos</a>)</td></tr>
<tr class="separator:ga7bd587c78699a50b76f5e33f867285c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280aa8043f44ba5af39f6d9381169a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf280aa8043f44ba5af39f6d9381169a1">ADC_CFGR1_EXTEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f7343627bda8eba05a3a91813e81912">ADC_CFGR1_EXTEN_Pos</a>)</td></tr>
<tr class="separator:gaf280aa8043f44ba5af39f6d9381169a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162680bbcf7a916e2a9ee9b4fe44dfad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga162680bbcf7a916e2a9ee9b4fe44dfad">ADC_CFGR1_EXTSEL_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga162680bbcf7a916e2a9ee9b4fe44dfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5bf4fd10475fc722aaa40e42c2e57ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee">ADC_CFGR1_EXTSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga162680bbcf7a916e2a9ee9b4fe44dfad">ADC_CFGR1_EXTSEL_Pos</a>)</td></tr>
<tr class="separator:gaf5bf4fd10475fc722aaa40e42c2e57ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01460f832e7bd04e150f86425aa922dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee">ADC_CFGR1_EXTSEL_Msk</a></td></tr>
<tr class="separator:ga01460f832e7bd04e150f86425aa922dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b23e26a7ff780ae4a913f9eb3c4fafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb">ADC_CFGR1_EXTSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga162680bbcf7a916e2a9ee9b4fe44dfad">ADC_CFGR1_EXTSEL_Pos</a>)</td></tr>
<tr class="separator:ga6b23e26a7ff780ae4a913f9eb3c4fafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd08752ec8996d12b0dbf1b555f4a67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd08752ec8996d12b0dbf1b555f4a67f">ADC_CFGR1_EXTSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga162680bbcf7a916e2a9ee9b4fe44dfad">ADC_CFGR1_EXTSEL_Pos</a>)</td></tr>
<tr class="separator:gabd08752ec8996d12b0dbf1b555f4a67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf417f2e3a6ca8d741d074fc2734e3b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf417f2e3a6ca8d741d074fc2734e3b9d">ADC_CFGR1_EXTSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga162680bbcf7a916e2a9ee9b4fe44dfad">ADC_CFGR1_EXTSEL_Pos</a>)</td></tr>
<tr class="separator:gaf417f2e3a6ca8d741d074fc2734e3b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf10e4fc871ad35c69f3ca9c16934d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf10e4fc871ad35c69f3ca9c16934d46">ADC_CFGR1_ALIGN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gacf10e4fc871ad35c69f3ca9c16934d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa426b1457baaefc8d6e9eedd0f4f9b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b">ADC_CFGR1_ALIGN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf10e4fc871ad35c69f3ca9c16934d46">ADC_CFGR1_ALIGN_Pos</a>)</td></tr>
<tr class="separator:gaa426b1457baaefc8d6e9eedd0f4f9b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d91913f0fe8acb7a07de52505a1fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b">ADC_CFGR1_ALIGN_Msk</a></td></tr>
<tr class="separator:ga48d91913f0fe8acb7a07de52505a1fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga981ff45e8474ae53e42ef2858887d25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga981ff45e8474ae53e42ef2858887d25e">ADC_CFGR1_RES_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga981ff45e8474ae53e42ef2858887d25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa236546999710afa33d9210b96723489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa236546999710afa33d9210b96723489">ADC_CFGR1_RES_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga981ff45e8474ae53e42ef2858887d25e">ADC_CFGR1_RES_Pos</a>)</td></tr>
<tr class="separator:gaa236546999710afa33d9210b96723489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5676c559f66561a86e6236ba803f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa236546999710afa33d9210b96723489">ADC_CFGR1_RES_Msk</a></td></tr>
<tr class="separator:ga9d5676c559f66561a86e6236ba803f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09ba21ff2817d7633982748c7afe8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa09ba21ff2817d7633982748c7afe8ff">ADC_CFGR1_RES_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga981ff45e8474ae53e42ef2858887d25e">ADC_CFGR1_RES_Pos</a>)</td></tr>
<tr class="separator:gaa09ba21ff2817d7633982748c7afe8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3540c4cec0b318ccc71dfa1317b4f659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3540c4cec0b318ccc71dfa1317b4f659">ADC_CFGR1_RES_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga981ff45e8474ae53e42ef2858887d25e">ADC_CFGR1_RES_Pos</a>)</td></tr>
<tr class="separator:ga3540c4cec0b318ccc71dfa1317b4f659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc34a24052ed0a9419951c5f80223bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc34a24052ed0a9419951c5f80223bcc">ADC_CFGR1_SCANDIR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadc34a24052ed0a9419951c5f80223bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414db6f840ab53499a7ccca07ea07bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga414db6f840ab53499a7ccca07ea07bec">ADC_CFGR1_SCANDIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc34a24052ed0a9419951c5f80223bcc">ADC_CFGR1_SCANDIR_Pos</a>)</td></tr>
<tr class="separator:ga414db6f840ab53499a7ccca07ea07bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138c4d67e5735326ffc922409f3fc8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga414db6f840ab53499a7ccca07ea07bec">ADC_CFGR1_SCANDIR_Msk</a></td></tr>
<tr class="separator:ga138c4d67e5735326ffc922409f3fc8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2836d6591db0cae6a1e93358b452b0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2836d6591db0cae6a1e93358b452b0fc">ADC_CFGR1_DMACFG_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2836d6591db0cae6a1e93358b452b0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a2d12984ea98654c3ba5ee3dbde924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20a2d12984ea98654c3ba5ee3dbde924">ADC_CFGR1_DMACFG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836d6591db0cae6a1e93358b452b0fc">ADC_CFGR1_DMACFG_Pos</a>)</td></tr>
<tr class="separator:ga20a2d12984ea98654c3ba5ee3dbde924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab698a32d964b2c094ba4d42931c21068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20a2d12984ea98654c3ba5ee3dbde924">ADC_CFGR1_DMACFG_Msk</a></td></tr>
<tr class="separator:gab698a32d964b2c094ba4d42931c21068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf353641c15a19c5580ba68b903a17ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf353641c15a19c5580ba68b903a17ce9">ADC_CFGR1_DMAEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf353641c15a19c5580ba68b903a17ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f5b4a43c49576c2cf94ee945f1bf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a">ADC_CFGR1_DMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf353641c15a19c5580ba68b903a17ce9">ADC_CFGR1_DMAEN_Pos</a>)</td></tr>
<tr class="separator:ga87f5b4a43c49576c2cf94ee945f1bf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1466dacc8afdc2a11ed1d10720834c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a">ADC_CFGR1_DMAEN_Msk</a></td></tr>
<tr class="separator:ga1466dacc8afdc2a11ed1d10720834c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88cba4b5835e6defb1b6888c9640eeb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88cba4b5835e6defb1b6888c9640eeb0">ADC_CFGR1_AUTDLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a></td></tr>
<tr class="separator:ga88cba4b5835e6defb1b6888c9640eeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce5c038e6108763bd5b19c63cf701be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce5c038e6108763bd5b19c63cf701be">ADC_CFGR2_TOVS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafce5c038e6108763bd5b19c63cf701be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44529c7fb88fa7b386b36a765c662ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad44529c7fb88fa7b386b36a765c662ba">ADC_CFGR2_TOVS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafce5c038e6108763bd5b19c63cf701be">ADC_CFGR2_TOVS_Pos</a>)</td></tr>
<tr class="separator:gad44529c7fb88fa7b386b36a765c662ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccbaa9e3439cfaffa47678e11f403a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabccbaa9e3439cfaffa47678e11f403a6">ADC_CFGR2_TOVS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad44529c7fb88fa7b386b36a765c662ba">ADC_CFGR2_TOVS_Msk</a></td></tr>
<tr class="separator:gabccbaa9e3439cfaffa47678e11f403a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbde02d4dd541f07d8d63b55c5f35b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">ADC_CFGR2_OVSS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6bbde02d4dd541f07d8d63b55c5f35b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878dc48c6a74fbbd0dd3a831915ba28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d">ADC_CFGR2_OVSS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">ADC_CFGR2_OVSS_Pos</a>)</td></tr>
<tr class="separator:ga878dc48c6a74fbbd0dd3a831915ba28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614603a6e2355d6e99a0f4349cf61ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8">ADC_CFGR2_OVSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d">ADC_CFGR2_OVSS_Msk</a></td></tr>
<tr class="separator:ga614603a6e2355d6e99a0f4349cf61ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e1712d2987a07d2528fd206ec954f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e1712d2987a07d2528fd206ec954f4">ADC_CFGR2_OVSS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">ADC_CFGR2_OVSS_Pos</a>)</td></tr>
<tr class="separator:ga38e1712d2987a07d2528fd206ec954f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e9ee15e9b10f3779135ffde6acb4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3">ADC_CFGR2_OVSS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">ADC_CFGR2_OVSS_Pos</a>)</td></tr>
<tr class="separator:gaa4e9ee15e9b10f3779135ffde6acb4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d6903b72afd52ffc65a95f94a8b248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42d6903b72afd52ffc65a95f94a8b248">ADC_CFGR2_OVSS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">ADC_CFGR2_OVSS_Pos</a>)</td></tr>
<tr class="separator:ga42d6903b72afd52ffc65a95f94a8b248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cd1d224d98b9396e1f037715639c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cd1d224d98b9396e1f037715639c7f">ADC_CFGR2_OVSS_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8">ADC_CFGR2_OVSS_Pos</a>)</td></tr>
<tr class="separator:ga54cd1d224d98b9396e1f037715639c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e03d88430168d2fdbda12af0d85c488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5e03d88430168d2fdbda12af0d85c488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga358b949245609b1918fd76353adfe723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723">ADC_CFGR2_OVSR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a>)</td></tr>
<tr class="separator:ga358b949245609b1918fd76353adfe723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfff6ccf3acd6cc63734b91bd4fd9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be">ADC_CFGR2_OVSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723">ADC_CFGR2_OVSR_Msk</a></td></tr>
<tr class="separator:ga6bfff6ccf3acd6cc63734b91bd4fd9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0adfdadcfedd26ab04b6e4ccf1f0ab94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94">ADC_CFGR2_OVSR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a>)</td></tr>
<tr class="separator:ga0adfdadcfedd26ab04b6e4ccf1f0ab94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dda3542c2579fa9e5d5cd3c3d9b3d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01">ADC_CFGR2_OVSR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a>)</td></tr>
<tr class="separator:ga3dda3542c2579fa9e5d5cd3c3d9b3d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a80cacb01dd07755248ff3dae0874d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a80cacb01dd07755248ff3dae0874d">ADC_CFGR2_OVSR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488">ADC_CFGR2_OVSR_Pos</a>)</td></tr>
<tr class="separator:gaf2a80cacb01dd07755248ff3dae0874d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaae3b7cd60e4a750ccd29d94a25af10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaae3b7cd60e4a750ccd29d94a25af10">ADC_CFGR2_OVSE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeaae3b7cd60e4a750ccd29d94a25af10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae927e335f0655f62963701c2e6b3e1b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae927e335f0655f62963701c2e6b3e1b7">ADC_CFGR2_OVSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaae3b7cd60e4a750ccd29d94a25af10">ADC_CFGR2_OVSE_Pos</a>)</td></tr>
<tr class="separator:gae927e335f0655f62963701c2e6b3e1b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e1dc72f01498bc1cce5f6b4f264d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77e1dc72f01498bc1cce5f6b4f264d4a">ADC_CFGR2_OVSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae927e335f0655f62963701c2e6b3e1b7">ADC_CFGR2_OVSE_Msk</a></td></tr>
<tr class="separator:ga77e1dc72f01498bc1cce5f6b4f264d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f73124957abb109ed3bc1d8360aac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24f73124957abb109ed3bc1d8360aac3">ADC_CFGR2_CKMODE_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga24f73124957abb109ed3bc1d8360aac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53371bbd6f4a55732ba953e91cb83e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53371bbd6f4a55732ba953e91cb83e0c">ADC_CFGR2_CKMODE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f73124957abb109ed3bc1d8360aac3">ADC_CFGR2_CKMODE_Pos</a>)</td></tr>
<tr class="separator:ga53371bbd6f4a55732ba953e91cb83e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5821334c58af9ea7fa1205c1459f5a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53371bbd6f4a55732ba953e91cb83e0c">ADC_CFGR2_CKMODE_Msk</a></td></tr>
<tr class="separator:ga5821334c58af9ea7fa1205c1459f5a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8603cb9fe211cb7cda8b29049dcde908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">ADC_CFGR2_CKMODE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f73124957abb109ed3bc1d8360aac3">ADC_CFGR2_CKMODE_Pos</a>)</td></tr>
<tr class="separator:ga8603cb9fe211cb7cda8b29049dcde908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8d90fdb7639030c0816d24f27cad4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">ADC_CFGR2_CKMODE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f73124957abb109ed3bc1d8360aac3">ADC_CFGR2_CKMODE_Pos</a>)</td></tr>
<tr class="separator:gadd8d90fdb7639030c0816d24f27cad4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8680bfe122defcd56b511bce04e1035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8680bfe122defcd56b511bce04e1035">ADC_SMPR_SMP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae8680bfe122defcd56b511bce04e1035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d11cd6cdfa801c872dd0948b437d43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d11cd6cdfa801c872dd0948b437d43b">ADC_SMPR_SMP_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8680bfe122defcd56b511bce04e1035">ADC_SMPR_SMP_Pos</a>)</td></tr>
<tr class="separator:ga7d11cd6cdfa801c872dd0948b437d43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceac2124a2a41388f9f5e5c2c310a27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d11cd6cdfa801c872dd0948b437d43b">ADC_SMPR_SMP_Msk</a></td></tr>
<tr class="separator:gaceac2124a2a41388f9f5e5c2c310a27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694f8b1e1e5410a1a60484f4857b8b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">ADC_SMPR_SMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8680bfe122defcd56b511bce04e1035">ADC_SMPR_SMP_Pos</a>)</td></tr>
<tr class="separator:ga694f8b1e1e5410a1a60484f4857b8b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57bf329f4bf7c460f3666ea37dc7221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab57bf329f4bf7c460f3666ea37dc7221">ADC_SMPR_SMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8680bfe122defcd56b511bce04e1035">ADC_SMPR_SMP_Pos</a>)</td></tr>
<tr class="separator:gab57bf329f4bf7c460f3666ea37dc7221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046d9b1e209acb9e7152db85c8b7bcce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">ADC_SMPR_SMP_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8680bfe122defcd56b511bce04e1035">ADC_SMPR_SMP_Pos</a>)</td></tr>
<tr class="separator:ga046d9b1e209acb9e7152db85c8b7bcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f8af243e929aa0c8e516168b05d656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f8af243e929aa0c8e516168b05d656">ADC_SMPR_SMPR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a></td></tr>
<tr class="separator:ga80f8af243e929aa0c8e516168b05d656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7dd3496639d57bf88033a3820088bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7dd3496639d57bf88033a3820088bb">ADC_SMPR_SMPR_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">ADC_SMPR_SMP_0</a></td></tr>
<tr class="separator:ga7a7dd3496639d57bf88033a3820088bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ac89378725e16e2d24347afe7429d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4ac89378725e16e2d24347afe7429d3">ADC_SMPR_SMPR_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab57bf329f4bf7c460f3666ea37dc7221">ADC_SMPR_SMP_1</a></td></tr>
<tr class="separator:gab4ac89378725e16e2d24347afe7429d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca9a6a6a97631a83e71f68c44828466a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca9a6a6a97631a83e71f68c44828466a">ADC_SMPR_SMPR_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">ADC_SMPR_SMP_2</a></td></tr>
<tr class="separator:gaca9a6a6a97631a83e71f68c44828466a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab143714b3c8f145c141d2138d94befc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab143714b3c8f145c141d2138d94befc0">ADC_TR_HT_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab143714b3c8f145c141d2138d94befc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b2a5ba8e9985f7ec94314497844456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9b2a5ba8e9985f7ec94314497844456">ADC_TR_HT_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab143714b3c8f145c141d2138d94befc0">ADC_TR_HT_Pos</a>)</td></tr>
<tr class="separator:gad9b2a5ba8e9985f7ec94314497844456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17fba2a9cb9dac07a81afc606a3c742a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17fba2a9cb9dac07a81afc606a3c742a">ADC_TR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9b2a5ba8e9985f7ec94314497844456">ADC_TR_HT_Msk</a></td></tr>
<tr class="separator:ga17fba2a9cb9dac07a81afc606a3c742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2bc4ddf0ac5c60f1042695e8ee31ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2bc4ddf0ac5c60f1042695e8ee31ec1">ADC_TR_LT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad2bc4ddf0ac5c60f1042695e8ee31ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec014bf05356959fb041c359d30ae15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec014bf05356959fb041c359d30ae15">ADC_TR_LT_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2bc4ddf0ac5c60f1042695e8ee31ec1">ADC_TR_LT_Pos</a>)</td></tr>
<tr class="separator:gabec014bf05356959fb041c359d30ae15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256ca600edc7d15a8f5123730822667b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256ca600edc7d15a8f5123730822667b">ADC_TR_LT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec014bf05356959fb041c359d30ae15">ADC_TR_LT_Msk</a></td></tr>
<tr class="separator:ga256ca600edc7d15a8f5123730822667b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d7d7277652dd4c2f070106dd993ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18d7d7277652dd4c2f070106dd993ee4">ADC_CHSELR_CHSEL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga18d7d7277652dd4c2f070106dd993ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b59d55fef67e80101e5c2a1772ec50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b59d55fef67e80101e5c2a1772ec50d">ADC_CHSELR_CHSEL_Msk</a>&#160;&#160;&#160;(0x7FFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18d7d7277652dd4c2f070106dd993ee4">ADC_CHSELR_CHSEL_Pos</a>)</td></tr>
<tr class="separator:ga5b59d55fef67e80101e5c2a1772ec50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca21fba6d475be2101310ee709e3434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434">ADC_CHSELR_CHSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b59d55fef67e80101e5c2a1772ec50d">ADC_CHSELR_CHSEL_Msk</a></td></tr>
<tr class="separator:ga9ca21fba6d475be2101310ee709e3434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2bb17ae180a315348377c1027e1e93c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2bb17ae180a315348377c1027e1e93c">ADC_CHSELR_CHSEL18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaa2bb17ae180a315348377c1027e1e93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa1c98512c1e24e5f71c5da63e304573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa1c98512c1e24e5f71c5da63e304573">ADC_CHSELR_CHSEL18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2bb17ae180a315348377c1027e1e93c">ADC_CHSELR_CHSEL18_Pos</a>)</td></tr>
<tr class="separator:gafa1c98512c1e24e5f71c5da63e304573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8056645767f844ce037f2a45fdb54ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">ADC_CHSELR_CHSEL18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa1c98512c1e24e5f71c5da63e304573">ADC_CHSELR_CHSEL18_Msk</a></td></tr>
<tr class="separator:ga8056645767f844ce037f2a45fdb54ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b18ec9ebd4c9e95efd1a300f7c4cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6b18ec9ebd4c9e95efd1a300f7c4cde">ADC_CHSELR_CHSEL17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaf6b18ec9ebd4c9e95efd1a300f7c4cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b46d6cc9802bd5df7500709d562bc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b46d6cc9802bd5df7500709d562bc3d">ADC_CHSELR_CHSEL17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6b18ec9ebd4c9e95efd1a300f7c4cde">ADC_CHSELR_CHSEL17_Pos</a>)</td></tr>
<tr class="separator:ga6b46d6cc9802bd5df7500709d562bc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0461a534becec3c117d67abeb386b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">ADC_CHSELR_CHSEL17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b46d6cc9802bd5df7500709d562bc3d">ADC_CHSELR_CHSEL17_Msk</a></td></tr>
<tr class="separator:gaec0461a534becec3c117d67abeb386b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04830d32a93a58406b973870165d79ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04830d32a93a58406b973870165d79ff">ADC_CHSELR_CHSEL16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga04830d32a93a58406b973870165d79ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91cd489db1657f1ae26345e3ebcaa162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91cd489db1657f1ae26345e3ebcaa162">ADC_CHSELR_CHSEL16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga04830d32a93a58406b973870165d79ff">ADC_CHSELR_CHSEL16_Pos</a>)</td></tr>
<tr class="separator:ga91cd489db1657f1ae26345e3ebcaa162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfc51c25f28841ceffb83ba992d07c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5">ADC_CHSELR_CHSEL16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91cd489db1657f1ae26345e3ebcaa162">ADC_CHSELR_CHSEL16_Msk</a></td></tr>
<tr class="separator:ga8dfc51c25f28841ceffb83ba992d07c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478c951d01f1db2222c62298a4e4b00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478c951d01f1db2222c62298a4e4b00f">ADC_CHSELR_CHSEL15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga478c951d01f1db2222c62298a4e4b00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f2987b60396f53ee2968a18fbfbf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12f2987b60396f53ee2968a18fbfbf06">ADC_CHSELR_CHSEL15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga478c951d01f1db2222c62298a4e4b00f">ADC_CHSELR_CHSEL15_Pos</a>)</td></tr>
<tr class="separator:ga12f2987b60396f53ee2968a18fbfbf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84928f30f310c5995fda17d09356caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa">ADC_CHSELR_CHSEL15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12f2987b60396f53ee2968a18fbfbf06">ADC_CHSELR_CHSEL15_Msk</a></td></tr>
<tr class="separator:gab84928f30f310c5995fda17d09356caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac594f5ffe6a55d45a0c2421c847f0b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac594f5ffe6a55d45a0c2421c847f0b70">ADC_CHSELR_CHSEL14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac594f5ffe6a55d45a0c2421c847f0b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f6c6ae7886562fb1ee5c74e5dcebcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf">ADC_CHSELR_CHSEL14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac594f5ffe6a55d45a0c2421c847f0b70">ADC_CHSELR_CHSEL14_Pos</a>)</td></tr>
<tr class="separator:gad7f6c6ae7886562fb1ee5c74e5dcebcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b84d83a703faf41021f5aed1b08d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f">ADC_CHSELR_CHSEL14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf">ADC_CHSELR_CHSEL14_Msk</a></td></tr>
<tr class="separator:gab5b84d83a703faf41021f5aed1b08d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9712cbe5717263afd082e605ad256d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9712cbe5717263afd082e605ad256d">ADC_CHSELR_CHSEL13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gabf9712cbe5717263afd082e605ad256d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f05a1fce3fb5a476a3d6a1efa7e0f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5">ADC_CHSELR_CHSEL13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf9712cbe5717263afd082e605ad256d">ADC_CHSELR_CHSEL13_Pos</a>)</td></tr>
<tr class="separator:ga24f05a1fce3fb5a476a3d6a1efa7e0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9615a92dc5d719eda04efc0fbcc2274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274">ADC_CHSELR_CHSEL13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5">ADC_CHSELR_CHSEL13_Msk</a></td></tr>
<tr class="separator:gad9615a92dc5d719eda04efc0fbcc2274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa94fa077e46b5c294a27bc24a81dc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa94fa077e46b5c294a27bc24a81dc94">ADC_CHSELR_CHSEL12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafa94fa077e46b5c294a27bc24a81dc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066545b519da65f4dee67b20ddd43bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga066545b519da65f4dee67b20ddd43bcd">ADC_CHSELR_CHSEL12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa94fa077e46b5c294a27bc24a81dc94">ADC_CHSELR_CHSEL12_Pos</a>)</td></tr>
<tr class="separator:ga066545b519da65f4dee67b20ddd43bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835b5a1068e5b4746a61a637831a6add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add">ADC_CHSELR_CHSEL12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga066545b519da65f4dee67b20ddd43bcd">ADC_CHSELR_CHSEL12_Msk</a></td></tr>
<tr class="separator:ga835b5a1068e5b4746a61a637831a6add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a96bfb55e4ac0b7b5fd512dc8c5c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a96bfb55e4ac0b7b5fd512dc8c5c07">ADC_CHSELR_CHSEL11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga37a96bfb55e4ac0b7b5fd512dc8c5c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad672dcfeb5d382e77dc94d280d77f2c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad672dcfeb5d382e77dc94d280d77f2c3">ADC_CHSELR_CHSEL11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37a96bfb55e4ac0b7b5fd512dc8c5c07">ADC_CHSELR_CHSEL11_Pos</a>)</td></tr>
<tr class="separator:gad672dcfeb5d382e77dc94d280d77f2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c74cdf4888bb431e36aa8f636c66e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75">ADC_CHSELR_CHSEL11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad672dcfeb5d382e77dc94d280d77f2c3">ADC_CHSELR_CHSEL11_Msk</a></td></tr>
<tr class="separator:ga0c74cdf4888bb431e36aa8f636c66e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5cb0ea5c509e683f24c444e3fe262a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad5cb0ea5c509e683f24c444e3fe262a">ADC_CHSELR_CHSEL10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaad5cb0ea5c509e683f24c444e3fe262a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c09f86005172696eaeb796fcffd041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0c09f86005172696eaeb796fcffd041">ADC_CHSELR_CHSEL10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad5cb0ea5c509e683f24c444e3fe262a">ADC_CHSELR_CHSEL10_Pos</a>)</td></tr>
<tr class="separator:gad0c09f86005172696eaeb796fcffd041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6252eddc09ac86f0ba2fc34e9973b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52">ADC_CHSELR_CHSEL10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0c09f86005172696eaeb796fcffd041">ADC_CHSELR_CHSEL10_Msk</a></td></tr>
<tr class="separator:gac6252eddc09ac86f0ba2fc34e9973b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b8cbaabfdb773f7bc9b4385ca3133e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b8cbaabfdb773f7bc9b4385ca3133e">ADC_CHSELR_CHSEL9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga34b8cbaabfdb773f7bc9b4385ca3133e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06703614fbccb72f2abc8a1a3d80647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab06703614fbccb72f2abc8a1a3d80647">ADC_CHSELR_CHSEL9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34b8cbaabfdb773f7bc9b4385ca3133e">ADC_CHSELR_CHSEL9_Pos</a>)</td></tr>
<tr class="separator:gab06703614fbccb72f2abc8a1a3d80647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfdf93021c4aa68f312f6f58c437091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091">ADC_CHSELR_CHSEL9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab06703614fbccb72f2abc8a1a3d80647">ADC_CHSELR_CHSEL9_Msk</a></td></tr>
<tr class="separator:gaacfdf93021c4aa68f312f6f58c437091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae74deb460b9d900fb3d97d81d440a586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae74deb460b9d900fb3d97d81d440a586">ADC_CHSELR_CHSEL8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae74deb460b9d900fb3d97d81d440a586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148cef813445cc4506d6f89fb0409156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga148cef813445cc4506d6f89fb0409156">ADC_CHSELR_CHSEL8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae74deb460b9d900fb3d97d81d440a586">ADC_CHSELR_CHSEL8_Pos</a>)</td></tr>
<tr class="separator:ga148cef813445cc4506d6f89fb0409156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e1d27f5eba18a59660d7b32611f068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068">ADC_CHSELR_CHSEL8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga148cef813445cc4506d6f89fb0409156">ADC_CHSELR_CHSEL8_Msk</a></td></tr>
<tr class="separator:ga01e1d27f5eba18a59660d7b32611f068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8253f2d8c6cd7523422e0ff35998b94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8253f2d8c6cd7523422e0ff35998b94c">ADC_CHSELR_CHSEL7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8253f2d8c6cd7523422e0ff35998b94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac566c041a57836d75b217dcf2466f5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac566c041a57836d75b217dcf2466f5f8">ADC_CHSELR_CHSEL7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8253f2d8c6cd7523422e0ff35998b94c">ADC_CHSELR_CHSEL7_Pos</a>)</td></tr>
<tr class="separator:gac566c041a57836d75b217dcf2466f5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9b146cfe8e9ca180676f8e9af40b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b">ADC_CHSELR_CHSEL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac566c041a57836d75b217dcf2466f5f8">ADC_CHSELR_CHSEL7_Msk</a></td></tr>
<tr class="separator:ga4f9b146cfe8e9ca180676f8e9af40b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496c3b47d45f280844cc9057a67f4a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga496c3b47d45f280844cc9057a67f4a8f">ADC_CHSELR_CHSEL6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga496c3b47d45f280844cc9057a67f4a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9627edf91b62eb894a5d713898aeb84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9627edf91b62eb894a5d713898aeb84b">ADC_CHSELR_CHSEL6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496c3b47d45f280844cc9057a67f4a8f">ADC_CHSELR_CHSEL6_Pos</a>)</td></tr>
<tr class="separator:ga9627edf91b62eb894a5d713898aeb84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">ADC_CHSELR_CHSEL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9627edf91b62eb894a5d713898aeb84b">ADC_CHSELR_CHSEL6_Msk</a></td></tr>
<tr class="separator:ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaf8620842807c83a2fc58b57dd1423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaf8620842807c83a2fc58b57dd1423">ADC_CHSELR_CHSEL5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaeaaf8620842807c83a2fc58b57dd1423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c246993f940904e9c44cbdabba150e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c246993f940904e9c44cbdabba150e1">ADC_CHSELR_CHSEL5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaf8620842807c83a2fc58b57dd1423">ADC_CHSELR_CHSEL5_Pos</a>)</td></tr>
<tr class="separator:ga4c246993f940904e9c44cbdabba150e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb861455b1d4bcfc419e7a5d76655ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec">ADC_CHSELR_CHSEL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c246993f940904e9c44cbdabba150e1">ADC_CHSELR_CHSEL5_Msk</a></td></tr>
<tr class="separator:ga1bb861455b1d4bcfc419e7a5d76655ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b81185c921897c7de18340cef3b91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b81185c921897c7de18340cef3b91d">ADC_CHSELR_CHSEL4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga78b81185c921897c7de18340cef3b91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2b66d105354c14511b62cb75fd8117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b66d105354c14511b62cb75fd8117">ADC_CHSELR_CHSEL4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78b81185c921897c7de18340cef3b91d">ADC_CHSELR_CHSEL4_Pos</a>)</td></tr>
<tr class="separator:ga2c2b66d105354c14511b62cb75fd8117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71a9b3ba55c541de0fd39ce647ba619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619">ADC_CHSELR_CHSEL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b66d105354c14511b62cb75fd8117">ADC_CHSELR_CHSEL4_Msk</a></td></tr>
<tr class="separator:gae71a9b3ba55c541de0fd39ce647ba619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4033868b74b19544304e5f202e47972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4033868b74b19544304e5f202e47972">ADC_CHSELR_CHSEL3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf4033868b74b19544304e5f202e47972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a4437436d6391d03ea0b46605164b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43a4437436d6391d03ea0b46605164b5">ADC_CHSELR_CHSEL3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4033868b74b19544304e5f202e47972">ADC_CHSELR_CHSEL3_Pos</a>)</td></tr>
<tr class="separator:ga43a4437436d6391d03ea0b46605164b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697a712147bfa61fd786ae5ce3ca2bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa">ADC_CHSELR_CHSEL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43a4437436d6391d03ea0b46605164b5">ADC_CHSELR_CHSEL3_Msk</a></td></tr>
<tr class="separator:ga697a712147bfa61fd786ae5ce3ca2bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b5a6c1d562c5cdaa2560aba5af92c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44b5a6c1d562c5cdaa2560aba5af92c5">ADC_CHSELR_CHSEL2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga44b5a6c1d562c5cdaa2560aba5af92c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d705d015fd20a8e5328ed49d6fcc355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d705d015fd20a8e5328ed49d6fcc355">ADC_CHSELR_CHSEL2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga44b5a6c1d562c5cdaa2560aba5af92c5">ADC_CHSELR_CHSEL2_Pos</a>)</td></tr>
<tr class="separator:ga1d705d015fd20a8e5328ed49d6fcc355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828269a978a7bee65fc836de87b422d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7">ADC_CHSELR_CHSEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d705d015fd20a8e5328ed49d6fcc355">ADC_CHSELR_CHSEL2_Msk</a></td></tr>
<tr class="separator:ga828269a978a7bee65fc836de87b422d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c351e86765207a289da47a7ba12261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c351e86765207a289da47a7ba12261">ADC_CHSELR_CHSEL1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga81c351e86765207a289da47a7ba12261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb6189343dc80a0b0f88c27cbcd8188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafb6189343dc80a0b0f88c27cbcd8188">ADC_CHSELR_CHSEL1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81c351e86765207a289da47a7ba12261">ADC_CHSELR_CHSEL1_Pos</a>)</td></tr>
<tr class="separator:gaafb6189343dc80a0b0f88c27cbcd8188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2617214deca9d2d1fe358e7012de53b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7">ADC_CHSELR_CHSEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafb6189343dc80a0b0f88c27cbcd8188">ADC_CHSELR_CHSEL1_Msk</a></td></tr>
<tr class="separator:ga2617214deca9d2d1fe358e7012de53b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc468021a66564b9f9255c9a33fc46f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc468021a66564b9f9255c9a33fc46f3">ADC_CHSELR_CHSEL0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafc468021a66564b9f9255c9a33fc46f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bfc56437a61398d433d775549c7d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6bfc56437a61398d433d775549c7d7e">ADC_CHSELR_CHSEL0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc468021a66564b9f9255c9a33fc46f3">ADC_CHSELR_CHSEL0_Pos</a>)</td></tr>
<tr class="separator:gab6bfc56437a61398d433d775549c7d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab167e83ae3042f3041d4da630d58ccc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6">ADC_CHSELR_CHSEL0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6bfc56437a61398d433d775549c7d7e">ADC_CHSELR_CHSEL0_Msk</a></td></tr>
<tr class="separator:gab167e83ae3042f3041d4da630d58ccc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a231db4b53876ee3823b0ea3c92a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga84a231db4b53876ee3823b0ea3c92a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ec9cca38cafd77f3d56fdf80f84eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84a231db4b53876ee3823b0ea3c92a06">ADC_DR_DATA_Pos</a>)</td></tr>
<tr class="separator:ga85ec9cca38cafd77f3d56fdf80f84eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a></td></tr>
<tr class="separator:gada596183c4087696c486546e88176038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c44c40266eeb29d6c82893c9108611b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c44c40266eeb29d6c82893c9108611b">ADC_CALFACT_CALFACT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2c44c40266eeb29d6c82893c9108611b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ed45c6f668636ec26125c16099cad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ed45c6f668636ec26125c16099cad2">ADC_CALFACT_CALFACT_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c44c40266eeb29d6c82893c9108611b">ADC_CALFACT_CALFACT_Pos</a>)</td></tr>
<tr class="separator:gab3ed45c6f668636ec26125c16099cad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5429b469688c6b1ac1bd9216ba743a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5429b469688c6b1ac1bd9216ba743a">ADC_CALFACT_CALFACT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3ed45c6f668636ec26125c16099cad2">ADC_CALFACT_CALFACT_Msk</a></td></tr>
<tr class="separator:ga1d5429b469688c6b1ac1bd9216ba743a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deb366d40dfc7e003ba9967a65db6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3deb366d40dfc7e003ba9967a65db6fd">ADC_CCR_LFMEN_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga3deb366d40dfc7e003ba9967a65db6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4373f310e631ce562f0759c8a3ffbe58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4373f310e631ce562f0759c8a3ffbe58">ADC_CCR_LFMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3deb366d40dfc7e003ba9967a65db6fd">ADC_CCR_LFMEN_Pos</a>)</td></tr>
<tr class="separator:ga4373f310e631ce562f0759c8a3ffbe58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga749582e7b291b726615c67975e92644d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga749582e7b291b726615c67975e92644d">ADC_CCR_LFMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4373f310e631ce562f0759c8a3ffbe58">ADC_CCR_LFMEN_Msk</a></td></tr>
<tr class="separator:ga749582e7b291b726615c67975e92644d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7535caaa46238f36f69e5308652b131a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7535caaa46238f36f69e5308652b131a">ADC_CCR_VLCDEN_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7535caaa46238f36f69e5308652b131a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60dccd9f9717591b1b03883883890ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac60dccd9f9717591b1b03883883890ca">ADC_CCR_VLCDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7535caaa46238f36f69e5308652b131a">ADC_CCR_VLCDEN_Pos</a>)</td></tr>
<tr class="separator:gac60dccd9f9717591b1b03883883890ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60eb379cba11d8374300efd6cf41b9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60eb379cba11d8374300efd6cf41b9ed">ADC_CCR_VLCDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac60dccd9f9717591b1b03883883890ca">ADC_CCR_VLCDEN_Msk</a></td></tr>
<tr class="separator:ga60eb379cba11d8374300efd6cf41b9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d249828559456628051dfb177da1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412d249828559456628051dfb177da1a">ADC_CCR_TSEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga412d249828559456628051dfb177da1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8a6d7e4ca5663cbf6fb451279d7070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070">ADC_CCR_TSEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga412d249828559456628051dfb177da1a">ADC_CCR_TSEN_Pos</a>)</td></tr>
<tr class="separator:ga9b8a6d7e4ca5663cbf6fb451279d7070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec05330012f52f35421531c72819fada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070">ADC_CCR_TSEN_Msk</a></td></tr>
<tr class="separator:gaec05330012f52f35421531c72819fada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f090284807523a73618d65e544615e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f090284807523a73618d65e544615e0">ADC_CCR_VREFEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga4f090284807523a73618d65e544615e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1002ffadbdbd09104840b4300c63c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9">ADC_CCR_VREFEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f090284807523a73618d65e544615e0">ADC_CCR_VREFEN_Pos</a>)</td></tr>
<tr class="separator:ga7a1002ffadbdbd09104840b4300c63c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc47464aaa52f565d8daa9cf1a86054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9">ADC_CCR_VREFEN_Msk</a></td></tr>
<tr class="separator:gaecc47464aaa52f565d8daa9cf1a86054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf79b4cb81ef1631966dbe68279cc376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376">ADC_CCR_PRESC_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gabf79b4cb81ef1631966dbe68279cc376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d02b14eeaed9f694205f120c02a101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d02b14eeaed9f694205f120c02a101">ADC_CCR_PRESC_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376">ADC_CCR_PRESC_Pos</a>)</td></tr>
<tr class="separator:gab2d02b14eeaed9f694205f120c02a101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163968c55b1756d3880add05e08e452f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f">ADC_CCR_PRESC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2d02b14eeaed9f694205f120c02a101">ADC_CCR_PRESC_Msk</a></td></tr>
<tr class="separator:ga163968c55b1756d3880add05e08e452f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf99705967921bc72f3351ed71bc4404a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a">ADC_CCR_PRESC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376">ADC_CCR_PRESC_Pos</a>)</td></tr>
<tr class="separator:gaf99705967921bc72f3351ed71bc4404a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08cc8ad4ec45d16616ea43656faeca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1">ADC_CCR_PRESC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376">ADC_CCR_PRESC_Pos</a>)</td></tr>
<tr class="separator:gac08cc8ad4ec45d16616ea43656faeca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab320da1879988808eea121ecfa8b709f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f">ADC_CCR_PRESC_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376">ADC_CCR_PRESC_Pos</a>)</td></tr>
<tr class="separator:gab320da1879988808eea121ecfa8b709f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c0b142eb7a2ef638ecac34a7d59461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461">ADC_CCR_PRESC_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376">ADC_CCR_PRESC_Pos</a>)</td></tr>
<tr class="separator:ga33c0b142eb7a2ef638ecac34a7d59461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf866bc388f41005b03c16646801da27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf866bc388f41005b03c16646801da27c">COMP_CSR_COMP1EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf866bc388f41005b03c16646801da27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326b22b0b2edd73061dbae5b2bb19f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326b22b0b2edd73061dbae5b2bb19f1f">COMP_CSR_COMP1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf866bc388f41005b03c16646801da27c">COMP_CSR_COMP1EN_Pos</a>)</td></tr>
<tr class="separator:ga326b22b0b2edd73061dbae5b2bb19f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189a12739f9eb7eb29d96b62b2473c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga189a12739f9eb7eb29d96b62b2473c3c">COMP_CSR_COMP1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga326b22b0b2edd73061dbae5b2bb19f1f">COMP_CSR_COMP1EN_Msk</a></td></tr>
<tr class="separator:ga189a12739f9eb7eb29d96b62b2473c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c2afc507c4511d53569f4b0d6c40407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2afc507c4511d53569f4b0d6c40407">COMP_CSR_COMP1INNSEL_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga6c2afc507c4511d53569f4b0d6c40407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ead835727f51285a7e8c3e761e10e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43ead835727f51285a7e8c3e761e10e4">COMP_CSR_COMP1INNSEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2afc507c4511d53569f4b0d6c40407">COMP_CSR_COMP1INNSEL_Pos</a>)</td></tr>
<tr class="separator:ga43ead835727f51285a7e8c3e761e10e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28231037cce122928a19517c0cad4846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28231037cce122928a19517c0cad4846">COMP_CSR_COMP1INNSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43ead835727f51285a7e8c3e761e10e4">COMP_CSR_COMP1INNSEL_Msk</a></td></tr>
<tr class="separator:ga28231037cce122928a19517c0cad4846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadabe89ac15a6c60f5395bd938a7aec64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadabe89ac15a6c60f5395bd938a7aec64">COMP_CSR_COMP1INNSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2afc507c4511d53569f4b0d6c40407">COMP_CSR_COMP1INNSEL_Pos</a>)</td></tr>
<tr class="separator:gadabe89ac15a6c60f5395bd938a7aec64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab2f84f5632f8a461626d91f62f9a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafab2f84f5632f8a461626d91f62f9a69">COMP_CSR_COMP1INNSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2afc507c4511d53569f4b0d6c40407">COMP_CSR_COMP1INNSEL_Pos</a>)</td></tr>
<tr class="separator:gafab2f84f5632f8a461626d91f62f9a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78687ae1d24ce30a696cc4d14e317ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78687ae1d24ce30a696cc4d14e317ead">COMP_CSR_COMP1WM_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga78687ae1d24ce30a696cc4d14e317ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9057bc16032c785223b5d7019438304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9057bc16032c785223b5d7019438304">COMP_CSR_COMP1WM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78687ae1d24ce30a696cc4d14e317ead">COMP_CSR_COMP1WM_Pos</a>)</td></tr>
<tr class="separator:gaa9057bc16032c785223b5d7019438304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3e8b8f6e6126abaca1b7a073b52143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e3e8b8f6e6126abaca1b7a073b52143">COMP_CSR_COMP1WM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9057bc16032c785223b5d7019438304">COMP_CSR_COMP1WM_Msk</a></td></tr>
<tr class="separator:ga0e3e8b8f6e6126abaca1b7a073b52143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga520884eb2f3b8fd959c148b9e4bd6197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga520884eb2f3b8fd959c148b9e4bd6197">COMP_CSR_COMP1LPTIM1IN1_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga520884eb2f3b8fd959c148b9e4bd6197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e51c379c52b617f515e9a9f46184602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e51c379c52b617f515e9a9f46184602">COMP_CSR_COMP1LPTIM1IN1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga520884eb2f3b8fd959c148b9e4bd6197">COMP_CSR_COMP1LPTIM1IN1_Pos</a>)</td></tr>
<tr class="separator:ga7e51c379c52b617f515e9a9f46184602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga389a6d662d7945b3d4236a42d7111345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga389a6d662d7945b3d4236a42d7111345">COMP_CSR_COMP1LPTIM1IN1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e51c379c52b617f515e9a9f46184602">COMP_CSR_COMP1LPTIM1IN1_Msk</a></td></tr>
<tr class="separator:ga389a6d662d7945b3d4236a42d7111345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f5ba133fa50e5c23e486aae4fa2543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24f5ba133fa50e5c23e486aae4fa2543">COMP_CSR_COMP1POLARITY_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga24f5ba133fa50e5c23e486aae4fa2543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b456b4666e67ddab737d065ea23bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b456b4666e67ddab737d065ea23bba">COMP_CSR_COMP1POLARITY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f5ba133fa50e5c23e486aae4fa2543">COMP_CSR_COMP1POLARITY_Pos</a>)</td></tr>
<tr class="separator:ga00b456b4666e67ddab737d065ea23bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6c459a87cd23851a6fe427a92fd188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d6c459a87cd23851a6fe427a92fd188">COMP_CSR_COMP1POLARITY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00b456b4666e67ddab737d065ea23bba">COMP_CSR_COMP1POLARITY_Msk</a></td></tr>
<tr class="separator:ga1d6c459a87cd23851a6fe427a92fd188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802f9ae505d1504ef70e6ac26a18200e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga802f9ae505d1504ef70e6ac26a18200e">COMP_CSR_COMP1VALUE_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga802f9ae505d1504ef70e6ac26a18200e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9156356b2fa5caeadc15e344ec860adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9156356b2fa5caeadc15e344ec860adc">COMP_CSR_COMP1VALUE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga802f9ae505d1504ef70e6ac26a18200e">COMP_CSR_COMP1VALUE_Pos</a>)</td></tr>
<tr class="separator:ga9156356b2fa5caeadc15e344ec860adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6898ae62c4b80c9cc9f4aae32340d4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6898ae62c4b80c9cc9f4aae32340d4ed">COMP_CSR_COMP1VALUE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9156356b2fa5caeadc15e344ec860adc">COMP_CSR_COMP1VALUE_Msk</a></td></tr>
<tr class="separator:ga6898ae62c4b80c9cc9f4aae32340d4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f07d7dd7c45d42167b3161e1a7ccec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f07d7dd7c45d42167b3161e1a7ccec">COMP_CSR_COMP1LOCK_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gac4f07d7dd7c45d42167b3161e1a7ccec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fe325ce6c26f23bf002462ae373eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34fe325ce6c26f23bf002462ae373eab">COMP_CSR_COMP1LOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4f07d7dd7c45d42167b3161e1a7ccec">COMP_CSR_COMP1LOCK_Pos</a>)</td></tr>
<tr class="separator:ga34fe325ce6c26f23bf002462ae373eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea194683429416dd8e2855567d90508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea194683429416dd8e2855567d90508">COMP_CSR_COMP1LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34fe325ce6c26f23bf002462ae373eab">COMP_CSR_COMP1LOCK_Msk</a></td></tr>
<tr class="separator:gadea194683429416dd8e2855567d90508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa0aad7822345728f624ee6701c2309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0aa0aad7822345728f624ee6701c2309">COMP_CSR_COMP2EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0aa0aad7822345728f624ee6701c2309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeca75451fcb9ded40740ca63d2d302b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabeca75451fcb9ded40740ca63d2d302b">COMP_CSR_COMP2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0aa0aad7822345728f624ee6701c2309">COMP_CSR_COMP2EN_Pos</a>)</td></tr>
<tr class="separator:gabeca75451fcb9ded40740ca63d2d302b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6c4a6c601e572cea18d4e14ede5651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc6c4a6c601e572cea18d4e14ede5651">COMP_CSR_COMP2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabeca75451fcb9ded40740ca63d2d302b">COMP_CSR_COMP2EN_Msk</a></td></tr>
<tr class="separator:gacc6c4a6c601e572cea18d4e14ede5651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789b2504d6aa8cabb47cdaf396c94cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga789b2504d6aa8cabb47cdaf396c94cb0">COMP_CSR_COMP2SPEED_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga789b2504d6aa8cabb47cdaf396c94cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fad3d72d17d20b6da0716b98934d5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fad3d72d17d20b6da0716b98934d5e2">COMP_CSR_COMP2SPEED_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga789b2504d6aa8cabb47cdaf396c94cb0">COMP_CSR_COMP2SPEED_Pos</a>)</td></tr>
<tr class="separator:ga0fad3d72d17d20b6da0716b98934d5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03732d3a8e9154ea6bab73e81ceef859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03732d3a8e9154ea6bab73e81ceef859">COMP_CSR_COMP2SPEED</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fad3d72d17d20b6da0716b98934d5e2">COMP_CSR_COMP2SPEED_Msk</a></td></tr>
<tr class="separator:ga03732d3a8e9154ea6bab73e81ceef859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453c54e96012192b70c5f1970b5f91da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga453c54e96012192b70c5f1970b5f91da">COMP_CSR_COMP2INNSEL_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga453c54e96012192b70c5f1970b5f91da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7438b5b52016b2ae3ecb0c07de70794e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7438b5b52016b2ae3ecb0c07de70794e">COMP_CSR_COMP2INNSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga453c54e96012192b70c5f1970b5f91da">COMP_CSR_COMP2INNSEL_Pos</a>)</td></tr>
<tr class="separator:ga7438b5b52016b2ae3ecb0c07de70794e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f347979422f4158f0754adad42a7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28f347979422f4158f0754adad42a7b3">COMP_CSR_COMP2INNSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7438b5b52016b2ae3ecb0c07de70794e">COMP_CSR_COMP2INNSEL_Msk</a></td></tr>
<tr class="separator:ga28f347979422f4158f0754adad42a7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cba769207d82812273bc90b5c702210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cba769207d82812273bc90b5c702210">COMP_CSR_COMP2INNSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga453c54e96012192b70c5f1970b5f91da">COMP_CSR_COMP2INNSEL_Pos</a>)</td></tr>
<tr class="separator:ga4cba769207d82812273bc90b5c702210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3270c2e18f64f6ef34fa09253053aa8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3270c2e18f64f6ef34fa09253053aa8e">COMP_CSR_COMP2INNSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga453c54e96012192b70c5f1970b5f91da">COMP_CSR_COMP2INNSEL_Pos</a>)</td></tr>
<tr class="separator:ga3270c2e18f64f6ef34fa09253053aa8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6668105b898acc5dfd75ede153352be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6668105b898acc5dfd75ede153352be4">COMP_CSR_COMP2INNSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga453c54e96012192b70c5f1970b5f91da">COMP_CSR_COMP2INNSEL_Pos</a>)</td></tr>
<tr class="separator:ga6668105b898acc5dfd75ede153352be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed97350505af515227912cec926a7e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed97350505af515227912cec926a7e6d">COMP_CSR_COMP2INPSEL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaed97350505af515227912cec926a7e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cbcbce86b2be2aeeac10b0585b024b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35cbcbce86b2be2aeeac10b0585b024b">COMP_CSR_COMP2INPSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed97350505af515227912cec926a7e6d">COMP_CSR_COMP2INPSEL_Pos</a>)</td></tr>
<tr class="separator:ga35cbcbce86b2be2aeeac10b0585b024b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82fd246d16fc17b69814fc87cfc64048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82fd246d16fc17b69814fc87cfc64048">COMP_CSR_COMP2INPSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35cbcbce86b2be2aeeac10b0585b024b">COMP_CSR_COMP2INPSEL_Msk</a></td></tr>
<tr class="separator:ga82fd246d16fc17b69814fc87cfc64048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e98b95258e7c0d8969974a0c0d0565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6e98b95258e7c0d8969974a0c0d0565">COMP_CSR_COMP2INPSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed97350505af515227912cec926a7e6d">COMP_CSR_COMP2INPSEL_Pos</a>)</td></tr>
<tr class="separator:gad6e98b95258e7c0d8969974a0c0d0565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e759b3709d916e43ca998e29057c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43e759b3709d916e43ca998e29057c9e">COMP_CSR_COMP2INPSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed97350505af515227912cec926a7e6d">COMP_CSR_COMP2INPSEL_Pos</a>)</td></tr>
<tr class="separator:ga43e759b3709d916e43ca998e29057c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f956f10b31b3eb7824a2d0cdf44d2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f956f10b31b3eb7824a2d0cdf44d2de">COMP_CSR_COMP2INPSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed97350505af515227912cec926a7e6d">COMP_CSR_COMP2INPSEL_Pos</a>)</td></tr>
<tr class="separator:ga5f956f10b31b3eb7824a2d0cdf44d2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1801bb99700275c67cefe3ffecce23ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1801bb99700275c67cefe3ffecce23ee">COMP_CSR_COMP2LPTIM1IN2_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1801bb99700275c67cefe3ffecce23ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga324aab850b4413a87392babc08717f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga324aab850b4413a87392babc08717f99">COMP_CSR_COMP2LPTIM1IN2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1801bb99700275c67cefe3ffecce23ee">COMP_CSR_COMP2LPTIM1IN2_Pos</a>)</td></tr>
<tr class="separator:ga324aab850b4413a87392babc08717f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa41937d8ab6744a81e7befbafb776e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fa41937d8ab6744a81e7befbafb776e">COMP_CSR_COMP2LPTIM1IN2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga324aab850b4413a87392babc08717f99">COMP_CSR_COMP2LPTIM1IN2_Msk</a></td></tr>
<tr class="separator:ga3fa41937d8ab6744a81e7befbafb776e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9dab9cd3a26fca1d5f4c65aeeb3cac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9dab9cd3a26fca1d5f4c65aeeb3cac5">COMP_CSR_COMP2LPTIM1IN1_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gab9dab9cd3a26fca1d5f4c65aeeb3cac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga676a65cf103ed510844270aa6a0dbb18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga676a65cf103ed510844270aa6a0dbb18">COMP_CSR_COMP2LPTIM1IN1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9dab9cd3a26fca1d5f4c65aeeb3cac5">COMP_CSR_COMP2LPTIM1IN1_Pos</a>)</td></tr>
<tr class="separator:ga676a65cf103ed510844270aa6a0dbb18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9baf86ec84c5bb99180b2415ed9f676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9baf86ec84c5bb99180b2415ed9f676">COMP_CSR_COMP2LPTIM1IN1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga676a65cf103ed510844270aa6a0dbb18">COMP_CSR_COMP2LPTIM1IN1_Msk</a></td></tr>
<tr class="separator:gad9baf86ec84c5bb99180b2415ed9f676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4970a0431f19d2ccfcf8edae25cf556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4970a0431f19d2ccfcf8edae25cf556">COMP_CSR_COMP2POLARITY_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa4970a0431f19d2ccfcf8edae25cf556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284437d23bbbefdafce5ac4c0a52c85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284437d23bbbefdafce5ac4c0a52c85c">COMP_CSR_COMP2POLARITY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4970a0431f19d2ccfcf8edae25cf556">COMP_CSR_COMP2POLARITY_Pos</a>)</td></tr>
<tr class="separator:ga284437d23bbbefdafce5ac4c0a52c85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e693c62613b5c02700151ac03c81757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e693c62613b5c02700151ac03c81757">COMP_CSR_COMP2POLARITY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284437d23bbbefdafce5ac4c0a52c85c">COMP_CSR_COMP2POLARITY_Msk</a></td></tr>
<tr class="separator:ga3e693c62613b5c02700151ac03c81757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf4183cb48ca71235c5c8ae4bb6e584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cf4183cb48ca71235c5c8ae4bb6e584">COMP_CSR_COMP2VALUE_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga4cf4183cb48ca71235c5c8ae4bb6e584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab848b4cd3ae59ccf96add99a11cb539d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab848b4cd3ae59ccf96add99a11cb539d">COMP_CSR_COMP2VALUE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4cf4183cb48ca71235c5c8ae4bb6e584">COMP_CSR_COMP2VALUE_Pos</a>)</td></tr>
<tr class="separator:gab848b4cd3ae59ccf96add99a11cb539d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b202e322a264fa937bd715133dd9d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b202e322a264fa937bd715133dd9d4f">COMP_CSR_COMP2VALUE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab848b4cd3ae59ccf96add99a11cb539d">COMP_CSR_COMP2VALUE_Msk</a></td></tr>
<tr class="separator:ga4b202e322a264fa937bd715133dd9d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1156bc2a5ba20b4589151ab89acf9436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1156bc2a5ba20b4589151ab89acf9436">COMP_CSR_COMP2LOCK_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga1156bc2a5ba20b4589151ab89acf9436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8eb2e2961fcd0607f25316f42ff58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8eb2e2961fcd0607f25316f42ff58d">COMP_CSR_COMP2LOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1156bc2a5ba20b4589151ab89acf9436">COMP_CSR_COMP2LOCK_Pos</a>)</td></tr>
<tr class="separator:ga7d8eb2e2961fcd0607f25316f42ff58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1334c5917d1da9f71ef8363a150fdb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1334c5917d1da9f71ef8363a150fdb2b">COMP_CSR_COMP2LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8eb2e2961fcd0607f25316f42ff58d">COMP_CSR_COMP2LOCK_Msk</a></td></tr>
<tr class="separator:ga1334c5917d1da9f71ef8363a150fdb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478f23ecf6f36eb55de11aca839501bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478f23ecf6f36eb55de11aca839501bd">COMP_CSR_COMPxEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga478f23ecf6f36eb55de11aca839501bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1766e18204b05be114cccaa3e8a137a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1766e18204b05be114cccaa3e8a137a">COMP_CSR_COMPxEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga478f23ecf6f36eb55de11aca839501bd">COMP_CSR_COMPxEN_Pos</a>)</td></tr>
<tr class="separator:gae1766e18204b05be114cccaa3e8a137a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56475caab652fe73308671a6a77be093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56475caab652fe73308671a6a77be093">COMP_CSR_COMPxEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1766e18204b05be114cccaa3e8a137a">COMP_CSR_COMPxEN_Msk</a></td></tr>
<tr class="separator:ga56475caab652fe73308671a6a77be093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43435e5654823a93899aab7b446d0612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43435e5654823a93899aab7b446d0612">COMP_CSR_COMPxPOLARITY_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga43435e5654823a93899aab7b446d0612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc559fb2ca06c4eceab78b3f03157db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc559fb2ca06c4eceab78b3f03157db7">COMP_CSR_COMPxPOLARITY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga43435e5654823a93899aab7b446d0612">COMP_CSR_COMPxPOLARITY_Pos</a>)</td></tr>
<tr class="separator:gacc559fb2ca06c4eceab78b3f03157db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e6ea1fb77a4d863c126c366cb446e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7e6ea1fb77a4d863c126c366cb446e2">COMP_CSR_COMPxPOLARITY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc559fb2ca06c4eceab78b3f03157db7">COMP_CSR_COMPxPOLARITY_Msk</a></td></tr>
<tr class="separator:gab7e6ea1fb77a4d863c126c366cb446e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac828d46d269bee4c41fb90bca3bb2b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac828d46d269bee4c41fb90bca3bb2b54">COMP_CSR_COMPxOUTVALUE_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac828d46d269bee4c41fb90bca3bb2b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4066fecb0065c1e6d2e9121827499022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4066fecb0065c1e6d2e9121827499022">COMP_CSR_COMPxOUTVALUE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac828d46d269bee4c41fb90bca3bb2b54">COMP_CSR_COMPxOUTVALUE_Pos</a>)</td></tr>
<tr class="separator:ga4066fecb0065c1e6d2e9121827499022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f25ce9cf30c0aa1c8e226b21d91643f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f25ce9cf30c0aa1c8e226b21d91643f">COMP_CSR_COMPxOUTVALUE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4066fecb0065c1e6d2e9121827499022">COMP_CSR_COMPxOUTVALUE_Msk</a></td></tr>
<tr class="separator:ga5f25ce9cf30c0aa1c8e226b21d91643f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db3669cfc8dcb6f7f25058154eae067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8db3669cfc8dcb6f7f25058154eae067">COMP_CSR_COMPxLOCK_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga8db3669cfc8dcb6f7f25058154eae067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7817389c43def112ee7278a130ee1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc7817389c43def112ee7278a130ee1a">COMP_CSR_COMPxLOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8db3669cfc8dcb6f7f25058154eae067">COMP_CSR_COMPxLOCK_Pos</a>)</td></tr>
<tr class="separator:gafc7817389c43def112ee7278a130ee1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31c0e08dcf7ca57bdd1e420ee77a1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad31c0e08dcf7ca57bdd1e420ee77a1d1">COMP_CSR_COMPxLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc7817389c43def112ee7278a130ee1a">COMP_CSR_COMPxLOCK_Msk</a></td></tr>
<tr class="separator:gad31c0e08dcf7ca57bdd1e420ee77a1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82df5f413cb31966809bae67a827a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae82df5f413cb31966809bae67a827a1e">COMP_CSR_WINMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e3e8b8f6e6126abaca1b7a073b52143">COMP_CSR_COMP1WM</a></td></tr>
<tr class="separator:gae82df5f413cb31966809bae67a827a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deebcf1cf5fae1957476154502b1fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3deebcf1cf5fae1957476154502b1fb5">CRC_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3deebcf1cf5fae1957476154502b1fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3deebcf1cf5fae1957476154502b1fb5">CRC_DR_DR_Pos</a>)</td></tr>
<tr class="separator:gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf4701d3b15924e657942ce3caa4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a></td></tr>
<tr class="separator:ga2bf4701d3b15924e657942ce3caa4105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a12ab5306d6320069e08e63cd9a56f1">CRC_CR_RESET_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a12ab5306d6320069e08e63cd9a56f1">CRC_CR_RESET_Pos</a>)</td></tr>
<tr class="separator:ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a></td></tr>
<tr class="separator:ga7d57481fb891a0964b40f721354c56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fa2eebbf573932af772c709cf89841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29fa2eebbf573932af772c709cf89841">CRC_CR_POLYSIZE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga29fa2eebbf573932af772c709cf89841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac936837464e128d0a454320353e96857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac936837464e128d0a454320353e96857">CRC_CR_POLYSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29fa2eebbf573932af772c709cf89841">CRC_CR_POLYSIZE_Pos</a>)</td></tr>
<tr class="separator:gac936837464e128d0a454320353e96857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59a490e24d6d3775e71cf03e347ff03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59a490e24d6d3775e71cf03e347ff03">CRC_CR_POLYSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac936837464e128d0a454320353e96857">CRC_CR_POLYSIZE_Msk</a></td></tr>
<tr class="separator:gaa59a490e24d6d3775e71cf03e347ff03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684388729236be158fa8d084003d92ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684388729236be158fa8d084003d92ce">CRC_CR_POLYSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29fa2eebbf573932af772c709cf89841">CRC_CR_POLYSIZE_Pos</a>)</td></tr>
<tr class="separator:ga684388729236be158fa8d084003d92ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375d58bc44bffc8aac3da25e6f7287e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375d58bc44bffc8aac3da25e6f7287e5">CRC_CR_POLYSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29fa2eebbf573932af772c709cf89841">CRC_CR_POLYSIZE_Pos</a>)</td></tr>
<tr class="separator:ga375d58bc44bffc8aac3da25e6f7287e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ec504b3e14150346370aa1c1c691a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ec504b3e14150346370aa1c1c691a8">CRC_CR_REV_IN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga95ec504b3e14150346370aa1c1c691a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06f0d41ead26a009a4dd09129f2fd5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f">CRC_CR_REV_IN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga95ec504b3e14150346370aa1c1c691a8">CRC_CR_REV_IN_Pos</a>)</td></tr>
<tr class="separator:gaf06f0d41ead26a009a4dd09129f2fd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5a6e8ab7464ff35f1e5f424b76c15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a">CRC_CR_REV_IN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f">CRC_CR_REV_IN_Msk</a></td></tr>
<tr class="separator:ga4c5a6e8ab7464ff35f1e5f424b76c15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fda6ff4d3290ee41e59a13e2e8037b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b">CRC_CR_REV_IN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga95ec504b3e14150346370aa1c1c691a8">CRC_CR_REV_IN_Pos</a>)</td></tr>
<tr class="separator:ga92fda6ff4d3290ee41e59a13e2e8037b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffd71a81205713ba49123a7c4e7a7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef">CRC_CR_REV_IN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga95ec504b3e14150346370aa1c1c691a8">CRC_CR_REV_IN_Pos</a>)</td></tr>
<tr class="separator:ga3ffd71a81205713ba49123a7c4e7a7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea775e87da619d420bfde9d7eb54e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeea775e87da619d420bfde9d7eb54e22">CRC_CR_REV_OUT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaeea775e87da619d420bfde9d7eb54e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af78df77ce172d08e399e34c5ded959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959">CRC_CR_REV_OUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeea775e87da619d420bfde9d7eb54e22">CRC_CR_REV_OUT_Pos</a>)</td></tr>
<tr class="separator:ga2af78df77ce172d08e399e34c5ded959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d72fcad54fe50ab75d2895d6e155f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7">CRC_CR_REV_OUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959">CRC_CR_REV_OUT_Msk</a></td></tr>
<tr class="separator:ga62d72fcad54fe50ab75d2895d6e155f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d94ab2c2c2e91e49d8a1bed2c64f070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d94ab2c2c2e91e49d8a1bed2c64f070">CRC_INIT_INIT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0d94ab2c2c2e91e49d8a1bed2c64f070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebf0e8c81cc54aeb79c3489b5ebf542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542">CRC_INIT_INIT_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d94ab2c2c2e91e49d8a1bed2c64f070">CRC_INIT_INIT_Pos</a>)</td></tr>
<tr class="separator:ga1ebf0e8c81cc54aeb79c3489b5ebf542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35e084536ff8919f5cd2a88ea86d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2">CRC_INIT_INIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542">CRC_INIT_INIT_Msk</a></td></tr>
<tr class="separator:gaa35e084536ff8919f5cd2a88ea86d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ff396de342974b7bd130abce1ae5d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ff396de342974b7bd130abce1ae5d0">CRC_POL_POL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf6ff396de342974b7bd130abce1ae5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa75e2e967960b9fbbd5b8d12f9c97c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fa75e2e967960b9fbbd5b8d12f9c97c">CRC_POL_POL_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ff396de342974b7bd130abce1ae5d0">CRC_POL_POL_Pos</a>)</td></tr>
<tr class="separator:ga7fa75e2e967960b9fbbd5b8d12f9c97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c2b37901e5bf6a4b2bf599337c8c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83c2b37901e5bf6a4b2bf599337c8c9f">CRC_POL_POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fa75e2e967960b9fbbd5b8d12f9c97c">CRC_POL_POL_Msk</a></td></tr>
<tr class="separator:ga83c2b37901e5bf6a4b2bf599337c8c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2602eee59b89c8d130bc24acbcae617e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2602eee59b89c8d130bc24acbcae617e">CRS_CR_SYNCOKIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2602eee59b89c8d130bc24acbcae617e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6687d2235aee6208ee83ec71f1bdf30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6687d2235aee6208ee83ec71f1bdf30">CRS_CR_SYNCOKIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2602eee59b89c8d130bc24acbcae617e">CRS_CR_SYNCOKIE_Pos</a>)</td></tr>
<tr class="separator:gae6687d2235aee6208ee83ec71f1bdf30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246a4b3d840b5b9a18f6ea414fc48297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga246a4b3d840b5b9a18f6ea414fc48297">CRS_CR_SYNCOKIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6687d2235aee6208ee83ec71f1bdf30">CRS_CR_SYNCOKIE_Msk</a>                          /* SYNC event OK interrupt enable        */</td></tr>
<tr class="separator:ga246a4b3d840b5b9a18f6ea414fc48297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0205a3edb4071f11b12ad8e3909add29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0205a3edb4071f11b12ad8e3909add29">CRS_CR_SYNCWARNIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0205a3edb4071f11b12ad8e3909add29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab86637ea9a46d23663912bc2e71283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab86637ea9a46d23663912bc2e71283">CRS_CR_SYNCWARNIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0205a3edb4071f11b12ad8e3909add29">CRS_CR_SYNCWARNIE_Pos</a>)</td></tr>
<tr class="separator:ga1ab86637ea9a46d23663912bc2e71283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27fb8e1741d3b5c19a527955eb00bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac27fb8e1741d3b5c19a527955eb00bad">CRS_CR_SYNCWARNIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab86637ea9a46d23663912bc2e71283">CRS_CR_SYNCWARNIE_Msk</a>                        /* SYNC warning interrupt enable         */</td></tr>
<tr class="separator:gac27fb8e1741d3b5c19a527955eb00bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe82fc749bd2c929d741dd3f19c6c833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe82fc749bd2c929d741dd3f19c6c833">CRS_CR_ERRIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gafe82fc749bd2c929d741dd3f19c6c833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3643f34d2c8309aa12a16eb328eacf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3643f34d2c8309aa12a16eb328eacf8">CRS_CR_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe82fc749bd2c929d741dd3f19c6c833">CRS_CR_ERRIE_Pos</a>)</td></tr>
<tr class="separator:gab3643f34d2c8309aa12a16eb328eacf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac616bbfe903ec7cc2be289db5fba0fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac616bbfe903ec7cc2be289db5fba0fe5">CRS_CR_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3643f34d2c8309aa12a16eb328eacf8">CRS_CR_ERRIE_Msk</a>                             /* SYNC error interrupt enable           */</td></tr>
<tr class="separator:gac616bbfe903ec7cc2be289db5fba0fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f29760d9ada8e7cb687968905c3ad5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f29760d9ada8e7cb687968905c3ad5a">CRS_CR_ESYNCIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6f29760d9ada8e7cb687968905c3ad5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7020a241ff6a9373ce1ac6659d3e51f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7020a241ff6a9373ce1ac6659d3e51f">CRS_CR_ESYNCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f29760d9ada8e7cb687968905c3ad5a">CRS_CR_ESYNCIE_Pos</a>)</td></tr>
<tr class="separator:gaf7020a241ff6a9373ce1ac6659d3e51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3831818c762e279f698faf27f4e7db4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3831818c762e279f698faf27f4e7db4a">CRS_CR_ESYNCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7020a241ff6a9373ce1ac6659d3e51f">CRS_CR_ESYNCIE_Msk</a>                           /* Expected SYNC(ESYNCF) interrupt Enable*/</td></tr>
<tr class="separator:ga3831818c762e279f698faf27f4e7db4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569d0f8a9a99a1a98a1830480e99e2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga569d0f8a9a99a1a98a1830480e99e2f4">CRS_CR_CEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga569d0f8a9a99a1a98a1830480e99e2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f433acb2c50755b1d533a1d0f931f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98f433acb2c50755b1d533a1d0f931f1">CRS_CR_CEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga569d0f8a9a99a1a98a1830480e99e2f4">CRS_CR_CEN_Pos</a>)</td></tr>
<tr class="separator:ga98f433acb2c50755b1d533a1d0f931f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace21476d647129c935f84daf84d91699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace21476d647129c935f84daf84d91699">CRS_CR_CEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98f433acb2c50755b1d533a1d0f931f1">CRS_CR_CEN_Msk</a>                               /* Frequency error counter enable        */</td></tr>
<tr class="separator:gace21476d647129c935f84daf84d91699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc58c855511f7dee3f38862400350951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc58c855511f7dee3f38862400350951">CRS_CR_AUTOTRIMEN_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gadc58c855511f7dee3f38862400350951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd1304e43307ea1f0340ad3a48ab18d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd1304e43307ea1f0340ad3a48ab18d">CRS_CR_AUTOTRIMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc58c855511f7dee3f38862400350951">CRS_CR_AUTOTRIMEN_Pos</a>)</td></tr>
<tr class="separator:ga3bd1304e43307ea1f0340ad3a48ab18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa48432b942f1896e05a2eff91178edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa48432b942f1896e05a2eff91178edd">CRS_CR_AUTOTRIMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd1304e43307ea1f0340ad3a48ab18d">CRS_CR_AUTOTRIMEN_Msk</a>                        /* Automatic trimming enable             */</td></tr>
<tr class="separator:gafa48432b942f1896e05a2eff91178edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1aaab3255d1a601461b0af51ee2b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1aaab3255d1a601461b0af51ee2b71">CRS_CR_SWSYNC_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0a1aaab3255d1a601461b0af51ee2b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a66457a1fdc77dd7839847ed240edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a66457a1fdc77dd7839847ed240edd">CRS_CR_SWSYNC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1aaab3255d1a601461b0af51ee2b71">CRS_CR_SWSYNC_Pos</a>)</td></tr>
<tr class="separator:gaa1a66457a1fdc77dd7839847ed240edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d79706214ba4ee9310e4b678d67e44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d79706214ba4ee9310e4b678d67e44">CRS_CR_SWSYNC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a66457a1fdc77dd7839847ed240edd">CRS_CR_SWSYNC_Msk</a>                            /* A Software SYNC event is generated    */</td></tr>
<tr class="separator:ga53d79706214ba4ee9310e4b678d67e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8403e00f9da8b5d82edf71bad235fdfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8403e00f9da8b5d82edf71bad235fdfe">CRS_CR_TRIM_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8403e00f9da8b5d82edf71bad235fdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d20d27668870ca66125aa3de5b18dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d20d27668870ca66125aa3de5b18dfb">CRS_CR_TRIM_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8403e00f9da8b5d82edf71bad235fdfe">CRS_CR_TRIM_Pos</a>)</td></tr>
<tr class="separator:ga6d20d27668870ca66125aa3de5b18dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755d695431db14c1b3b15a48ede61c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga755d695431db14c1b3b15a48ede61c13">CRS_CR_TRIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d20d27668870ca66125aa3de5b18dfb">CRS_CR_TRIM_Msk</a>                              /* HSI48 oscillator smooth trimming      */</td></tr>
<tr class="separator:ga755d695431db14c1b3b15a48ede61c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga391a7b80ee20474bda366e0f915a4923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga391a7b80ee20474bda366e0f915a4923">CRS_CFGR_RELOAD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga391a7b80ee20474bda366e0f915a4923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c32c7f8486233dce5d3822e151a0735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c32c7f8486233dce5d3822e151a0735">CRS_CFGR_RELOAD_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga391a7b80ee20474bda366e0f915a4923">CRS_CFGR_RELOAD_Pos</a>)</td></tr>
<tr class="separator:ga5c32c7f8486233dce5d3822e151a0735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e54b011ada0eeb4b6ed9cdd24d517f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e54b011ada0eeb4b6ed9cdd24d517f9">CRS_CFGR_RELOAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c32c7f8486233dce5d3822e151a0735">CRS_CFGR_RELOAD_Msk</a>                          /* Counter reload value               */</td></tr>
<tr class="separator:ga7e54b011ada0eeb4b6ed9cdd24d517f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e716be61ad7e9eec068b4dff4a96a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e716be61ad7e9eec068b4dff4a96a7b">CRS_CFGR_FELIM_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5e716be61ad7e9eec068b4dff4a96a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e52d17a9bd1633cb72269a9a76f1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4e52d17a9bd1633cb72269a9a76f1d9">CRS_CFGR_FELIM_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e716be61ad7e9eec068b4dff4a96a7b">CRS_CFGR_FELIM_Pos</a>)</td></tr>
<tr class="separator:gac4e52d17a9bd1633cb72269a9a76f1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c70ae21b6a35ed520a2b30df2c4852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48c70ae21b6a35ed520a2b30df2c4852">CRS_CFGR_FELIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4e52d17a9bd1633cb72269a9a76f1d9">CRS_CFGR_FELIM_Msk</a>                           /* Frequency error limit              */</td></tr>
<tr class="separator:ga48c70ae21b6a35ed520a2b30df2c4852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae220e1c695560c1f50d1024f72b28ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae220e1c695560c1f50d1024f72b28ca6">CRS_CFGR_SYNCDIV_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae220e1c695560c1f50d1024f72b28ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3eb9195dc02a8cfbeb1d7ea2e09e8d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3eb9195dc02a8cfbeb1d7ea2e09e8d9">CRS_CFGR_SYNCDIV_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae220e1c695560c1f50d1024f72b28ca6">CRS_CFGR_SYNCDIV_Pos</a>)</td></tr>
<tr class="separator:gae3eb9195dc02a8cfbeb1d7ea2e09e8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b3ee2ab042802997e57d788c640647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0b3ee2ab042802997e57d788c640647">CRS_CFGR_SYNCDIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3eb9195dc02a8cfbeb1d7ea2e09e8d9">CRS_CFGR_SYNCDIV_Msk</a>                         /* SYNC divider                       */</td></tr>
<tr class="separator:gad0b3ee2ab042802997e57d788c640647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386136633d2d7330e0ac5ca183c292de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga386136633d2d7330e0ac5ca183c292de">CRS_CFGR_SYNCDIV_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae220e1c695560c1f50d1024f72b28ca6">CRS_CFGR_SYNCDIV_Pos</a>)</td></tr>
<tr class="separator:ga386136633d2d7330e0ac5ca183c292de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae595c852cabc78e8bc9055625d68ca54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae595c852cabc78e8bc9055625d68ca54">CRS_CFGR_SYNCDIV_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae220e1c695560c1f50d1024f72b28ca6">CRS_CFGR_SYNCDIV_Pos</a>)</td></tr>
<tr class="separator:gae595c852cabc78e8bc9055625d68ca54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a4d4b65dbf3623f93cf14ed953fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a4d4b65dbf3623f93cf14ed953fd42">CRS_CFGR_SYNCDIV_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae220e1c695560c1f50d1024f72b28ca6">CRS_CFGR_SYNCDIV_Pos</a>)</td></tr>
<tr class="separator:gaa7a4d4b65dbf3623f93cf14ed953fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd75675b0c334e51593824c5e86d07cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd75675b0c334e51593824c5e86d07cb">CRS_CFGR_SYNCSRC_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gacd75675b0c334e51593824c5e86d07cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3dabb857d6e68374c542d1d2abe7ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3dabb857d6e68374c542d1d2abe7ba6">CRS_CFGR_SYNCSRC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd75675b0c334e51593824c5e86d07cb">CRS_CFGR_SYNCSRC_Pos</a>)</td></tr>
<tr class="separator:gaf3dabb857d6e68374c542d1d2abe7ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441881d5e657b04236e440918fe63d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga441881d5e657b04236e440918fe63d20">CRS_CFGR_SYNCSRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3dabb857d6e68374c542d1d2abe7ba6">CRS_CFGR_SYNCSRC_Msk</a>                         /* SYNC signal source selection       */</td></tr>
<tr class="separator:ga441881d5e657b04236e440918fe63d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85cd0182bf6bbb7088991ff04c612e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85cd0182bf6bbb7088991ff04c612e20">CRS_CFGR_SYNCSRC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd75675b0c334e51593824c5e86d07cb">CRS_CFGR_SYNCSRC_Pos</a>)</td></tr>
<tr class="separator:ga85cd0182bf6bbb7088991ff04c612e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d2f4200ea8754386aab5947b40721d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d2f4200ea8754386aab5947b40721d">CRS_CFGR_SYNCSRC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd75675b0c334e51593824c5e86d07cb">CRS_CFGR_SYNCSRC_Pos</a>)</td></tr>
<tr class="separator:gab2d2f4200ea8754386aab5947b40721d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17292cfc2b863a84285a128d7eaf625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17292cfc2b863a84285a128d7eaf625">CRS_CFGR_SYNCPOL_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaa17292cfc2b863a84285a128d7eaf625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669fff4b2146c481e612c641f9b7d157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga669fff4b2146c481e612c641f9b7d157">CRS_CFGR_SYNCPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa17292cfc2b863a84285a128d7eaf625">CRS_CFGR_SYNCPOL_Pos</a>)</td></tr>
<tr class="separator:ga669fff4b2146c481e612c641f9b7d157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28395cefb0927f2118a9a840a2e2d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab28395cefb0927f2118a9a840a2e2d71">CRS_CFGR_SYNCPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga669fff4b2146c481e612c641f9b7d157">CRS_CFGR_SYNCPOL_Msk</a>                         /* SYNC polarity selection            */</td></tr>
<tr class="separator:gab28395cefb0927f2118a9a840a2e2d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cad9f7318b877203879d5ec49015ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cad9f7318b877203879d5ec49015ab0">CRS_ISR_SYNCOKF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5cad9f7318b877203879d5ec49015ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1700d1d21e42d6e2c1ccebaaa532fd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1700d1d21e42d6e2c1ccebaaa532fd4">CRS_ISR_SYNCOKF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cad9f7318b877203879d5ec49015ab0">CRS_ISR_SYNCOKF_Pos</a>)</td></tr>
<tr class="separator:gae1700d1d21e42d6e2c1ccebaaa532fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a9b5f8992ead0ad76fbb08a5e32419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0a9b5f8992ead0ad76fbb08a5e32419">CRS_ISR_SYNCOKF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1700d1d21e42d6e2c1ccebaaa532fd4">CRS_ISR_SYNCOKF_Msk</a>                          /* SYNC event OK flag             */</td></tr>
<tr class="separator:gae0a9b5f8992ead0ad76fbb08a5e32419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199cf60cb527d7747226b93207678a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga199cf60cb527d7747226b93207678a43">CRS_ISR_SYNCWARNF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga199cf60cb527d7747226b93207678a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5bab4a943dd56436fa284f16eae065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf5bab4a943dd56436fa284f16eae065">CRS_ISR_SYNCWARNF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga199cf60cb527d7747226b93207678a43">CRS_ISR_SYNCWARNF_Pos</a>)</td></tr>
<tr class="separator:gacf5bab4a943dd56436fa284f16eae065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f33a79fec47400ab363bbf5b4b9f2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f33a79fec47400ab363bbf5b4b9f2b5">CRS_ISR_SYNCWARNF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf5bab4a943dd56436fa284f16eae065">CRS_ISR_SYNCWARNF_Msk</a>                        /* SYNC warning                   */</td></tr>
<tr class="separator:ga0f33a79fec47400ab363bbf5b4b9f2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6426c4c71ca35a66e20123850a8e9195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6426c4c71ca35a66e20123850a8e9195">CRS_ISR_ERRF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6426c4c71ca35a66e20123850a8e9195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa9ecbd7d32798d79ec221f7d434b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaa9ecbd7d32798d79ec221f7d434b2f">CRS_ISR_ERRF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6426c4c71ca35a66e20123850a8e9195">CRS_ISR_ERRF_Pos</a>)</td></tr>
<tr class="separator:gafaa9ecbd7d32798d79ec221f7d434b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963b451a4ca8890ee3d323304f0b9298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga963b451a4ca8890ee3d323304f0b9298">CRS_ISR_ERRF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafaa9ecbd7d32798d79ec221f7d434b2f">CRS_ISR_ERRF_Msk</a>                             /* SYNC error flag                */</td></tr>
<tr class="separator:ga963b451a4ca8890ee3d323304f0b9298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398066ef15fc2c63e94950dc25e295e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga398066ef15fc2c63e94950dc25e295e1">CRS_ISR_ESYNCF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga398066ef15fc2c63e94950dc25e295e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac003c4f10cbcb01a21b5b74d2a0a2747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac003c4f10cbcb01a21b5b74d2a0a2747">CRS_ISR_ESYNCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga398066ef15fc2c63e94950dc25e295e1">CRS_ISR_ESYNCF_Pos</a>)</td></tr>
<tr class="separator:gac003c4f10cbcb01a21b5b74d2a0a2747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819c4d424be7915f9660ecb19c234a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4d424be7915f9660ecb19c234a8f">CRS_ISR_ESYNCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac003c4f10cbcb01a21b5b74d2a0a2747">CRS_ISR_ESYNCF_Msk</a>                           /* Expected SYNC flag             */</td></tr>
<tr class="separator:ga819c4d424be7915f9660ecb19c234a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e76bab664a3ad12739a614a080768d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e76bab664a3ad12739a614a080768d1">CRS_ISR_SYNCERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1e76bab664a3ad12739a614a080768d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc683b5b8bbad43929bea1de7cf5e2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc683b5b8bbad43929bea1de7cf5e2de">CRS_ISR_SYNCERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e76bab664a3ad12739a614a080768d1">CRS_ISR_SYNCERR_Pos</a>)</td></tr>
<tr class="separator:gadc683b5b8bbad43929bea1de7cf5e2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d05ae1142788a65444c0463a26bcfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80d05ae1142788a65444c0463a26bcfb">CRS_ISR_SYNCERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc683b5b8bbad43929bea1de7cf5e2de">CRS_ISR_SYNCERR_Msk</a>                          /* SYNC error                     */</td></tr>
<tr class="separator:ga80d05ae1142788a65444c0463a26bcfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657799c36d5058daa82a73ccfd56b521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657799c36d5058daa82a73ccfd56b521">CRS_ISR_SYNCMISS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga657799c36d5058daa82a73ccfd56b521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab843d7aa1168df9df83d1c2ec43ada98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab843d7aa1168df9df83d1c2ec43ada98">CRS_ISR_SYNCMISS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga657799c36d5058daa82a73ccfd56b521">CRS_ISR_SYNCMISS_Pos</a>)</td></tr>
<tr class="separator:gab843d7aa1168df9df83d1c2ec43ada98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2241bd51b436f7b381ad410124aec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2241bd51b436f7b381ad410124aec5">CRS_ISR_SYNCMISS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab843d7aa1168df9df83d1c2ec43ada98">CRS_ISR_SYNCMISS_Msk</a>                         /* SYNC missed                    */</td></tr>
<tr class="separator:ga9f2241bd51b436f7b381ad410124aec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67931e35e54d02c3e363383fb8cfb06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67931e35e54d02c3e363383fb8cfb06e">CRS_ISR_TRIMOVF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga67931e35e54d02c3e363383fb8cfb06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3bf95f5466540ed9b60bb2673bbfd98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bf95f5466540ed9b60bb2673bbfd98">CRS_ISR_TRIMOVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67931e35e54d02c3e363383fb8cfb06e">CRS_ISR_TRIMOVF_Pos</a>)</td></tr>
<tr class="separator:gaa3bf95f5466540ed9b60bb2673bbfd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3852f10eb46159b7888c71e6d9cec3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3852f10eb46159b7888c71e6d9cec3b">CRS_ISR_TRIMOVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bf95f5466540ed9b60bb2673bbfd98">CRS_ISR_TRIMOVF_Msk</a>                          /* Trimming overflow or underflow */</td></tr>
<tr class="separator:gaf3852f10eb46159b7888c71e6d9cec3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcb80aba05f7db27d4b5436f6b4b4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbcb80aba05f7db27d4b5436f6b4b4ba">CRS_ISR_FEDIR_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gafbcb80aba05f7db27d4b5436f6b4b4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98392380324f255298ef5a0a37ddde80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98392380324f255298ef5a0a37ddde80">CRS_ISR_FEDIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbcb80aba05f7db27d4b5436f6b4b4ba">CRS_ISR_FEDIR_Pos</a>)</td></tr>
<tr class="separator:ga98392380324f255298ef5a0a37ddde80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91196b059d8ff52c4f28bc964c8a446a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91196b059d8ff52c4f28bc964c8a446a">CRS_ISR_FEDIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98392380324f255298ef5a0a37ddde80">CRS_ISR_FEDIR_Msk</a>                            /* Frequency error direction      */</td></tr>
<tr class="separator:ga91196b059d8ff52c4f28bc964c8a446a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4fbc555cf26b952581829f83c57764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4fbc555cf26b952581829f83c57764">CRS_ISR_FECAP_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga4a4fbc555cf26b952581829f83c57764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbafe96eb97cd10ee5df017a3958b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbafe96eb97cd10ee5df017a3958b73">CRS_ISR_FECAP_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4fbc555cf26b952581829f83c57764">CRS_ISR_FECAP_Pos</a>)</td></tr>
<tr class="separator:ga1dbafe96eb97cd10ee5df017a3958b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b8a9757678f28814b1a0c1baca63e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b8a9757678f28814b1a0c1baca63e2">CRS_ISR_FECAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbafe96eb97cd10ee5df017a3958b73">CRS_ISR_FECAP_Msk</a>                            /* Frequency error capture        */</td></tr>
<tr class="separator:gaf0b8a9757678f28814b1a0c1baca63e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5606f68fdf973bcd6ab87113c65d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd5606f68fdf973bcd6ab87113c65d89">CRS_ICR_SYNCOKC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabd5606f68fdf973bcd6ab87113c65d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53745cc683c8b0e1e296e0eb5629a0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53745cc683c8b0e1e296e0eb5629a0ff">CRS_ICR_SYNCOKC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd5606f68fdf973bcd6ab87113c65d89">CRS_ICR_SYNCOKC_Pos</a>)</td></tr>
<tr class="separator:ga53745cc683c8b0e1e296e0eb5629a0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa42110e626aeef3ca9d76c8bda1f08d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa42110e626aeef3ca9d76c8bda1f08d6">CRS_ICR_SYNCOKC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53745cc683c8b0e1e296e0eb5629a0ff">CRS_ICR_SYNCOKC_Msk</a>                          /* SYNC event OK clear flag     */</td></tr>
<tr class="separator:gaa42110e626aeef3ca9d76c8bda1f08d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551f8858ee99dc8d6bc12da5fd9df91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga551f8858ee99dc8d6bc12da5fd9df91c">CRS_ICR_SYNCWARNC_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga551f8858ee99dc8d6bc12da5fd9df91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb26aae877992c6c09ead21145fd08d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb26aae877992c6c09ead21145fd08d5">CRS_ICR_SYNCWARNC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga551f8858ee99dc8d6bc12da5fd9df91c">CRS_ICR_SYNCWARNC_Pos</a>)</td></tr>
<tr class="separator:gafb26aae877992c6c09ead21145fd08d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab772d21f8bc42ad5761a270d663be1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab772d21f8bc42ad5761a270d663be1ce">CRS_ICR_SYNCWARNC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb26aae877992c6c09ead21145fd08d5">CRS_ICR_SYNCWARNC_Msk</a>                        /* SYNC warning clear flag      */</td></tr>
<tr class="separator:gab772d21f8bc42ad5761a270d663be1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8710e0e3b549ad47e6c7a6d545e67ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8710e0e3b549ad47e6c7a6d545e67ece">CRS_ICR_ERRC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8710e0e3b549ad47e6c7a6d545e67ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4def6621c455b0a5b3353cd4e3af021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4def6621c455b0a5b3353cd4e3af021">CRS_ICR_ERRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8710e0e3b549ad47e6c7a6d545e67ece">CRS_ICR_ERRC_Pos</a>)</td></tr>
<tr class="separator:gae4def6621c455b0a5b3353cd4e3af021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67dc4a9e576468b0c322902c7c47793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67dc4a9e576468b0c322902c7c47793">CRS_ICR_ERRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4def6621c455b0a5b3353cd4e3af021">CRS_ICR_ERRC_Msk</a>                             /* Error clear flag             */</td></tr>
<tr class="separator:gae67dc4a9e576468b0c322902c7c47793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d6c51e3f9a13ed71aed2083d5059a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d6c51e3f9a13ed71aed2083d5059a0">CRS_ICR_ESYNCC_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga21d6c51e3f9a13ed71aed2083d5059a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddcb111c81613365f15ba3fb1974d2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddcb111c81613365f15ba3fb1974d2c5">CRS_ICR_ESYNCC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga21d6c51e3f9a13ed71aed2083d5059a0">CRS_ICR_ESYNCC_Pos</a>)</td></tr>
<tr class="separator:gaddcb111c81613365f15ba3fb1974d2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfaa0b3004143ca5b1a7fe5ed23daccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfaa0b3004143ca5b1a7fe5ed23daccf">CRS_ICR_ESYNCC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddcb111c81613365f15ba3fb1974d2c5">CRS_ICR_ESYNCC_Msk</a>                           /* Expected SYNC clear flag     */</td></tr>
<tr class="separator:gacfaa0b3004143ca5b1a7fe5ed23daccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88aaf7e89ddcd648227fd514315c9838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88aaf7e89ddcd648227fd514315c9838">DAC_CHANNEL2_SUPPORT</a></td></tr>
<tr class="separator:ga88aaf7e89ddcd648227fd514315c9838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7663eb8440e12383fc88241acbfc99cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7663eb8440e12383fc88241acbfc99cf">DAC_CR_EN1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7663eb8440e12383fc88241acbfc99cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4462abe77801be4a752c73aa2ff9a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70">DAC_CR_EN1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7663eb8440e12383fc88241acbfc99cf">DAC_CR_EN1_Pos</a>)</td></tr>
<tr class="separator:gaa4462abe77801be4a752c73aa2ff9a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8cedbb3dda03d56ac0ba92d2d9cefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70">DAC_CR_EN1_Msk</a></td></tr>
<tr class="separator:gabd8cedbb3dda03d56ac0ba92d2d9cefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f43af44fba93c50bf4765608ec6d902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f43af44fba93c50bf4765608ec6d902">DAC_CR_BOFF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9f43af44fba93c50bf4765608ec6d902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4cba0a69210b9ccb8566cfb83196e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f">DAC_CR_BOFF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f43af44fba93c50bf4765608ec6d902">DAC_CR_BOFF1_Pos</a>)</td></tr>
<tr class="separator:gad4cba0a69210b9ccb8566cfb83196e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1e2b83ae1ab889cb1e34a99746c9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f">DAC_CR_BOFF1_Msk</a></td></tr>
<tr class="separator:ga0b1e2b83ae1ab889cb1e34a99746c9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef4ab719505604c7a41e31c27fd05dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef4ab719505604c7a41e31c27fd05dd">DAC_CR_TEN1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6ef4ab719505604c7a41e31c27fd05dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be7eb4a830047b463d611c2c813f437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437">DAC_CR_TEN1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ef4ab719505604c7a41e31c27fd05dd">DAC_CR_TEN1_Pos</a>)</td></tr>
<tr class="separator:ga1be7eb4a830047b463d611c2c813f437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998aa4fd791ea2f4626df6ddc8fc7109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437">DAC_CR_TEN1_Msk</a></td></tr>
<tr class="separator:ga998aa4fd791ea2f4626df6ddc8fc7109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5baf43a193c631ad3c05eb24b97a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b">DAC_CR_TSEL1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gadc5baf43a193c631ad3c05eb24b97a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca56925c2b1f9c7662c850146bec7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd">DAC_CR_TSEL1_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b">DAC_CR_TSEL1_Pos</a>)</td></tr>
<tr class="separator:ga0ca56925c2b1f9c7662c850146bec7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf951c1a57a1a19e356df57d908f09c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd">DAC_CR_TSEL1_Msk</a></td></tr>
<tr class="separator:gaf951c1a57a1a19e356df57d908f09c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfa13ec123c583136e24b7890add45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b">DAC_CR_TSEL1_Pos</a>)</td></tr>
<tr class="separator:ga8dfa13ec123c583136e24b7890add45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265e32c4fc43310acdf3ebea01376766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b">DAC_CR_TSEL1_Pos</a>)</td></tr>
<tr class="separator:ga265e32c4fc43310acdf3ebea01376766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa625d7638422e90a616ac93edd4bf408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc5baf43a193c631ad3c05eb24b97a7b">DAC_CR_TSEL1_Pos</a>)</td></tr>
<tr class="separator:gaa625d7638422e90a616ac93edd4bf408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a0202d6e3295400dc21b2088d333e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16a0202d6e3295400dc21b2088d333e1">DAC_CR_WAVE1_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga16a0202d6e3295400dc21b2088d333e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d85e9d75f265088a37b911f573e7dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3">DAC_CR_WAVE1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16a0202d6e3295400dc21b2088d333e1">DAC_CR_WAVE1_Pos</a>)</td></tr>
<tr class="separator:ga8d85e9d75f265088a37b911f573e7dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90491f31219d07175629eecdcdc9271e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3">DAC_CR_WAVE1_Msk</a></td></tr>
<tr class="separator:ga90491f31219d07175629eecdcdc9271e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0871e6466e3a7378103c431832ae525a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a">DAC_CR_WAVE1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16a0202d6e3295400dc21b2088d333e1">DAC_CR_WAVE1_Pos</a>)</td></tr>
<tr class="separator:ga0871e6466e3a7378103c431832ae525a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e167ae02d2ad5bc9fd30c2f8ea5b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37">DAC_CR_WAVE1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16a0202d6e3295400dc21b2088d333e1">DAC_CR_WAVE1_Pos</a>)</td></tr>
<tr class="separator:ga48e167ae02d2ad5bc9fd30c2f8ea5b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018b4d24c02a803f2efb996745f49015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015">DAC_CR_MAMP1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga018b4d24c02a803f2efb996745f49015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4fc31ff760aaa38ad85da8c4f1918a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a">DAC_CR_MAMP1_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015">DAC_CR_MAMP1_Pos</a>)</td></tr>
<tr class="separator:ga7f4fc31ff760aaa38ad85da8c4f1918a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bcf611b2f0b975513325895bf16e085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a">DAC_CR_MAMP1_Msk</a></td></tr>
<tr class="separator:ga3bcf611b2f0b975513325895bf16e085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4225dcce22b440fcd3a8ad96c5f2baec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec">DAC_CR_MAMP1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015">DAC_CR_MAMP1_Pos</a>)</td></tr>
<tr class="separator:ga4225dcce22b440fcd3a8ad96c5f2baec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc15817842cb7992d449c448684f68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d">DAC_CR_MAMP1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015">DAC_CR_MAMP1_Pos</a>)</td></tr>
<tr class="separator:ga6cc15817842cb7992d449c448684f68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fefef1d798a2685b03e44bd9fdac06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b">DAC_CR_MAMP1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015">DAC_CR_MAMP1_Pos</a>)</td></tr>
<tr class="separator:ga0fefef1d798a2685b03e44bd9fdac06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc83b4feb742c632ba66f55d102432b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b">DAC_CR_MAMP1_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga018b4d24c02a803f2efb996745f49015">DAC_CR_MAMP1_Pos</a>)</td></tr>
<tr class="separator:gafdc83b4feb742c632ba66f55d102432b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1caf9621895f2a99c4b33a0908247b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1caf9621895f2a99c4b33a0908247b6">DAC_CR_DMAEN1_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac1caf9621895f2a99c4b33a0908247b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6509ff097fb987e9f1c592d6d5869356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356">DAC_CR_DMAEN1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1caf9621895f2a99c4b33a0908247b6">DAC_CR_DMAEN1_Pos</a>)</td></tr>
<tr class="separator:ga6509ff097fb987e9f1c592d6d5869356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995c19d8c8de9ee09057ec6151154e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356">DAC_CR_DMAEN1_Msk</a></td></tr>
<tr class="separator:ga995c19d8c8de9ee09057ec6151154e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a11a25b89aa18648594cb72bf3918bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a11a25b89aa18648594cb72bf3918bf">DAC_CR_DMAUDRIE1_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga8a11a25b89aa18648594cb72bf3918bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad8aa68545055eac63ab43cc5d3da91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91">DAC_CR_DMAUDRIE1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a11a25b89aa18648594cb72bf3918bf">DAC_CR_DMAUDRIE1_Pos</a>)</td></tr>
<tr class="separator:ga8ad8aa68545055eac63ab43cc5d3da91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb0585e1053abf18cd129ad76a66bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea">DAC_CR_DMAUDRIE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91">DAC_CR_DMAUDRIE1_Msk</a></td></tr>
<tr class="separator:gacbb0585e1053abf18cd129ad76a66bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2dbea8c55239069a24139f398785af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2dbea8c55239069a24139f398785af4">DAC_CR_EN2_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf2dbea8c55239069a24139f398785af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b276403310ffa2407b8c57996456e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7">DAC_CR_EN2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2dbea8c55239069a24139f398785af4">DAC_CR_EN2_Pos</a>)</td></tr>
<tr class="separator:ga84b276403310ffa2407b8c57996456e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65db2420e02fc6813842f57134d898f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f">DAC_CR_EN2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7">DAC_CR_EN2_Msk</a></td></tr>
<tr class="separator:gaa65db2420e02fc6813842f57134d898f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3eb9eaa48220ba7cac6204c4637b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb3eb9eaa48220ba7cac6204c4637b75">DAC_CR_BOFF2_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gabb3eb9eaa48220ba7cac6204c4637b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088fea2fa6ece1301af6818b836469f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3">DAC_CR_BOFF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabb3eb9eaa48220ba7cac6204c4637b75">DAC_CR_BOFF2_Pos</a>)</td></tr>
<tr class="separator:ga088fea2fa6ece1301af6818b836469f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6f660a5f15262beca06b9098a559e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9">DAC_CR_BOFF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3">DAC_CR_BOFF2_Msk</a></td></tr>
<tr class="separator:gadd6f660a5f15262beca06b9098a559e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ef8fa2150330a16a2b19f17caa051e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ef8fa2150330a16a2b19f17caa051e">DAC_CR_TEN2_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaa2ef8fa2150330a16a2b19f17caa051e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16d129b7793ddcfef47bd642478d1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df">DAC_CR_TEN2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ef8fa2150330a16a2b19f17caa051e">DAC_CR_TEN2_Pos</a>)</td></tr>
<tr class="separator:gac16d129b7793ddcfef47bd642478d1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8fc527f6ddb787123da09d2085b772f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f">DAC_CR_TEN2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df">DAC_CR_TEN2_Msk</a></td></tr>
<tr class="separator:gab8fc527f6ddb787123da09d2085b772f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a933188591c4fbcad260c256105277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277">DAC_CR_TSEL2_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga80a933188591c4fbcad260c256105277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c9339a1dc175b09378d1168ab514333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333">DAC_CR_TSEL2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277">DAC_CR_TSEL2_Pos</a>)</td></tr>
<tr class="separator:ga0c9339a1dc175b09378d1168ab514333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b4d0ccff78f7c3862903e7b0e66302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302">DAC_CR_TSEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333">DAC_CR_TSEL2_Msk</a></td></tr>
<tr class="separator:ga73b4d0ccff78f7c3862903e7b0e66302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9753b87f31e7106ecf77b2f01a99b237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237">DAC_CR_TSEL2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277">DAC_CR_TSEL2_Pos</a>)</td></tr>
<tr class="separator:ga9753b87f31e7106ecf77b2f01a99b237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79323a6c81bfa5c8239b23cd3db737a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a">DAC_CR_TSEL2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277">DAC_CR_TSEL2_Pos</a>)</td></tr>
<tr class="separator:gac79323a6c81bfa5c8239b23cd3db737a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad3da8a9c5fe9566d8ffe38916caaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff">DAC_CR_TSEL2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga80a933188591c4fbcad260c256105277">DAC_CR_TSEL2_Pos</a>)</td></tr>
<tr class="separator:ga9ad3da8a9c5fe9566d8ffe38916caaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7795c9de47dc6747045ee7e2e6fb8ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7795c9de47dc6747045ee7e2e6fb8ba9">DAC_CR_WAVE2_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga7795c9de47dc6747045ee7e2e6fb8ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0420dd10713d50b05ab6c477ab502893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893">DAC_CR_WAVE2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7795c9de47dc6747045ee7e2e6fb8ba9">DAC_CR_WAVE2_Pos</a>)</td></tr>
<tr class="separator:ga0420dd10713d50b05ab6c477ab502893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf24e48cf288db4a4643057dd09e3a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b">DAC_CR_WAVE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893">DAC_CR_WAVE2_Msk</a></td></tr>
<tr class="separator:gacf24e48cf288db4a4643057dd09e3a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d">DAC_CR_WAVE2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7795c9de47dc6747045ee7e2e6fb8ba9">DAC_CR_WAVE2_Pos</a>)</td></tr>
<tr class="separator:ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4798bf254010b442b4ac4288c2f1b65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f">DAC_CR_WAVE2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7795c9de47dc6747045ee7e2e6fb8ba9">DAC_CR_WAVE2_Pos</a>)</td></tr>
<tr class="separator:ga4798bf254010b442b4ac4288c2f1b65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cccefc999aeab6622afaf662c7c8c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50">DAC_CR_MAMP2_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7cccefc999aeab6622afaf662c7c8c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1bce6cad4004ab884396a1d73a1725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725">DAC_CR_MAMP2_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50">DAC_CR_MAMP2_Pos</a>)</td></tr>
<tr class="separator:gace1bce6cad4004ab884396a1d73a1725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf03fe2359cb0f11c33f793c2e92bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd">DAC_CR_MAMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725">DAC_CR_MAMP2_Msk</a></td></tr>
<tr class="separator:ga7cf03fe2359cb0f11c33f793c2e92bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d952192721dbdcea8d707d43096454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454">DAC_CR_MAMP2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50">DAC_CR_MAMP2_Pos</a>)</td></tr>
<tr class="separator:gae8d952192721dbdcea8d707d43096454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860032e8196838cd36a655c1749139d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6">DAC_CR_MAMP2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50">DAC_CR_MAMP2_Pos</a>)</td></tr>
<tr class="separator:ga860032e8196838cd36a655c1749139d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2147ffa3282e9ff22475e5d6040f269e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e">DAC_CR_MAMP2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50">DAC_CR_MAMP2_Pos</a>)</td></tr>
<tr class="separator:ga2147ffa3282e9ff22475e5d6040f269e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fe77a2029873111cbe723a5cba9c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57">DAC_CR_MAMP2_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cccefc999aeab6622afaf662c7c8c50">DAC_CR_MAMP2_Pos</a>)</td></tr>
<tr class="separator:gaa0fe77a2029873111cbe723a5cba9c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264e3d328584463c5164a7cca726cabb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga264e3d328584463c5164a7cca726cabb">DAC_CR_DMAEN2_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga264e3d328584463c5164a7cca726cabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85027944d9eddc64c42ee2ed98611f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4">DAC_CR_DMAEN2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga264e3d328584463c5164a7cca726cabb">DAC_CR_DMAEN2_Pos</a>)</td></tr>
<tr class="separator:gaa85027944d9eddc64c42ee2ed98611f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f905c2ac89f976df6c4beffdde58b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53">DAC_CR_DMAEN2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4">DAC_CR_DMAEN2_Msk</a></td></tr>
<tr class="separator:ga6f905c2ac89f976df6c4beffdde58b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6bf1e308092f2ef72387eb0fc5a8412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6bf1e308092f2ef72387eb0fc5a8412">DAC_CR_DMAUDRIE2_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gad6bf1e308092f2ef72387eb0fc5a8412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239ab4f68c1a74d0e9423bbf6c98c5da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da">DAC_CR_DMAUDRIE2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6bf1e308092f2ef72387eb0fc5a8412">DAC_CR_DMAUDRIE2_Pos</a>)</td></tr>
<tr class="separator:ga239ab4f68c1a74d0e9423bbf6c98c5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803e3bae78ced744b93aa76615303e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15">DAC_CR_DMAUDRIE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da">DAC_CR_DMAUDRIE2_Msk</a></td></tr>
<tr class="separator:ga803e3bae78ced744b93aa76615303e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d8b5dafe7a5f4963e5f12656e48ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d8b5dafe7a5f4963e5f12656e48ee1">DAC_SWTRIGR_SWTRIG1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga32d8b5dafe7a5f4963e5f12656e48ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819696c72cca7dd861aa7a3d9081e425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425">DAC_SWTRIGR_SWTRIG1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga32d8b5dafe7a5f4963e5f12656e48ee1">DAC_SWTRIGR_SWTRIG1_Pos</a>)</td></tr>
<tr class="separator:ga819696c72cca7dd861aa7a3d9081e425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970ef02dffaceb35ff1dd7aceb67acdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425">DAC_SWTRIGR_SWTRIG1_Msk</a></td></tr>
<tr class="separator:ga970ef02dffaceb35ff1dd7aceb67acdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb85dac71ddd76ce877fad49a47634b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb85dac71ddd76ce877fad49a47634b5">DAC_SWTRIGR_SWTRIG2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadb85dac71ddd76ce877fad49a47634b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107859f1c6bd2dc30bf632941121bb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05">DAC_SWTRIGR_SWTRIG2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb85dac71ddd76ce877fad49a47634b5">DAC_SWTRIGR_SWTRIG2_Pos</a>)</td></tr>
<tr class="separator:ga107859f1c6bd2dc30bf632941121bb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e53585b505d21f5c457476bd5a18f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8">DAC_SWTRIGR_SWTRIG2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05">DAC_SWTRIGR_SWTRIG2_Msk</a></td></tr>
<tr class="separator:gaf0e53585b505d21f5c457476bd5a18f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3250ec13530e0e363f0ab92c149774f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3250ec13530e0e363f0ab92c149774f">DAC_DHR12R1_DACC1DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab3250ec13530e0e363f0ab92c149774f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203fee3fe672b7468231c91ce8a55e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b">DAC_DHR12R1_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3250ec13530e0e363f0ab92c149774f">DAC_DHR12R1_DACC1DHR_Pos</a>)</td></tr>
<tr class="separator:ga203fee3fe672b7468231c91ce8a55e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5295b5cb7f5d71ed2e8a310deb00013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b">DAC_DHR12R1_DACC1DHR_Msk</a></td></tr>
<tr class="separator:ga5295b5cb7f5d71ed2e8a310deb00013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1dcdc73fc338b3548cddcf84fb0c951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1dcdc73fc338b3548cddcf84fb0c951">DAC_DHR12L1_DACC1DHR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac1dcdc73fc338b3548cddcf84fb0c951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065dab2c8181ab7e3ff6cb43a86400c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4">DAC_DHR12L1_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1dcdc73fc338b3548cddcf84fb0c951">DAC_DHR12L1_DACC1DHR_Pos</a>)</td></tr>
<tr class="separator:ga065dab2c8181ab7e3ff6cb43a86400c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d34667f8f4b753689c8c936c28471c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4">DAC_DHR12L1_DACC1DHR_Msk</a></td></tr>
<tr class="separator:ga0d34667f8f4b753689c8c936c28471c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b874c02d121c755a1d4523f2e39134e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b874c02d121c755a1d4523f2e39134e">DAC_DHR8R1_DACC1DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6b874c02d121c755a1d4523f2e39134e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde0062be02bb512e2bdc5ee84b4f17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f">DAC_DHR8R1_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b874c02d121c755a1d4523f2e39134e">DAC_DHR8R1_DACC1DHR_Pos</a>)</td></tr>
<tr class="separator:gacde0062be02bb512e2bdc5ee84b4f17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fc9f022fe4a08f67c51646177b26cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f">DAC_DHR8R1_DACC1DHR_Msk</a></td></tr>
<tr class="separator:gae1fc9f022fe4a08f67c51646177b26cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd13752ec5bc912023c608426e47908e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd13752ec5bc912023c608426e47908e">DAC_DHR12R2_DACC2DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadd13752ec5bc912023c608426e47908e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf4f31c9248dc74d00b813c1f2b2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0">DAC_DHR12R2_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd13752ec5bc912023c608426e47908e">DAC_DHR12R2_DACC2DHR_Pos</a>)</td></tr>
<tr class="separator:gad3cf4f31c9248dc74d00b813c1f2b2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7506e369b37d55826042b540b10e44c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7">DAC_DHR12R2_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0">DAC_DHR12R2_DACC2DHR_Msk</a></td></tr>
<tr class="separator:ga7506e369b37d55826042b540b10e44c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe559f6278c4abd3b5db6277e82925b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe559f6278c4abd3b5db6277e82925b">DAC_DHR12L2_DACC2DHR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8fe559f6278c4abd3b5db6277e82925b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a67db51971c777b7ee75c4da5bc8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8">DAC_DHR12L2_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe559f6278c4abd3b5db6277e82925b">DAC_DHR12L2_DACC2DHR_Pos</a>)</td></tr>
<tr class="separator:ga40a67db51971c777b7ee75c4da5bc8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f66bd794202221e1a55547673b7abab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab">DAC_DHR12L2_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8">DAC_DHR12L2_DACC2DHR_Msk</a></td></tr>
<tr class="separator:ga0f66bd794202221e1a55547673b7abab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8082de99f7eef453237a409763718b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a8082de99f7eef453237a409763718b">DAC_DHR8R2_DACC2DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4a8082de99f7eef453237a409763718b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3e9e86edc54f83e02d2a0d3f486658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658">DAC_DHR8R2_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a8082de99f7eef453237a409763718b">DAC_DHR8R2_DACC2DHR_Pos</a>)</td></tr>
<tr class="separator:gabf3e9e86edc54f83e02d2a0d3f486658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da94dc053e6637efb9ccb57b7ae481c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c">DAC_DHR8R2_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658">DAC_DHR8R2_DACC2DHR_Msk</a></td></tr>
<tr class="separator:ga7da94dc053e6637efb9ccb57b7ae481c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1a7b56cdc34694e1aa032be202e79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1a7b56cdc34694e1aa032be202e79d">DAC_DHR12RD_DACC1DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6d1a7b56cdc34694e1aa032be202e79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf050c1d3f7c651b461b463c8ae659e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e">DAC_DHR12RD_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1a7b56cdc34694e1aa032be202e79d">DAC_DHR12RD_DACC1DHR_Pos</a>)</td></tr>
<tr class="separator:ga7cf050c1d3f7c651b461b463c8ae659e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca45719f3d365c9495bdcf6364ae59f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e">DAC_DHR12RD_DACC1DHR_Msk</a></td></tr>
<tr class="separator:gaca45719f3d365c9495bdcf6364ae59f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae522220c8b02ab4bcf82f122a45997d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae522220c8b02ab4bcf82f122a45997d3">DAC_DHR12RD_DACC2DHR_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae522220c8b02ab4bcf82f122a45997d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ae28d5d855fd8fe53de3d5fc2ee437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437">DAC_DHR12RD_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae522220c8b02ab4bcf82f122a45997d3">DAC_DHR12RD_DACC2DHR_Pos</a>)</td></tr>
<tr class="separator:gaa0ae28d5d855fd8fe53de3d5fc2ee437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edd68db1697af93027e05f6b764c540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437">DAC_DHR12RD_DACC2DHR_Msk</a></td></tr>
<tr class="separator:ga3edd68db1697af93027e05f6b764c540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa367fe7ed3f9b2d5114dcc46ccab7468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa367fe7ed3f9b2d5114dcc46ccab7468">DAC_DHR12LD_DACC1DHR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa367fe7ed3f9b2d5114dcc46ccab7468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf9e7bb591e9c954f648ce36f5f9f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90">DAC_DHR12LD_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa367fe7ed3f9b2d5114dcc46ccab7468">DAC_DHR12LD_DACC1DHR_Pos</a>)</td></tr>
<tr class="separator:gabbf9e7bb591e9c954f648ce36f5f9f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203db656bfef6fedee17b99fb77b1bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90">DAC_DHR12LD_DACC1DHR_Msk</a></td></tr>
<tr class="separator:ga203db656bfef6fedee17b99fb77b1bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1db665f01f9d179045057d0e857da0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade1db665f01f9d179045057d0e857da0">DAC_DHR12LD_DACC2DHR_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gade1db665f01f9d179045057d0e857da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6a0375af61a42378851c55436f0e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23">DAC_DHR12LD_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade1db665f01f9d179045057d0e857da0">DAC_DHR12LD_DACC2DHR_Pos</a>)</td></tr>
<tr class="separator:ga0c6a0375af61a42378851c55436f0e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8421d613b182aab8d6c58592bcda6c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23">DAC_DHR12LD_DACC2DHR_Msk</a></td></tr>
<tr class="separator:ga8421d613b182aab8d6c58592bcda6c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac004fb7fdc93225fb835b27e39229a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac004fb7fdc93225fb835b27e39229a57">DAC_DHR8RD_DACC1DHR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac004fb7fdc93225fb835b27e39229a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b85c14a79ef230c7771336ab683678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678">DAC_DHR8RD_DACC1DHR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac004fb7fdc93225fb835b27e39229a57">DAC_DHR8RD_DACC1DHR_Pos</a>)</td></tr>
<tr class="separator:gae1b85c14a79ef230c7771336ab683678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aee01ad181fa5b541864ed62907d70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678">DAC_DHR8RD_DACC1DHR_Msk</a></td></tr>
<tr class="separator:ga9aee01ad181fa5b541864ed62907d70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf849d0278349997f891d987def91224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf849d0278349997f891d987def91224">DAC_DHR8RD_DACC2DHR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabf849d0278349997f891d987def91224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3520456f0013e51d3d2c3694d86488b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6">DAC_DHR8RD_DACC2DHR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabf849d0278349997f891d987def91224">DAC_DHR8RD_DACC2DHR_Pos</a>)</td></tr>
<tr class="separator:ga3520456f0013e51d3d2c3694d86488b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31631eaac76ebecb059918c351ef3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6">DAC_DHR8RD_DACC2DHR_Msk</a></td></tr>
<tr class="separator:gae31631eaac76ebecb059918c351ef3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacef98a0af264fa6b23a187e74d7c82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacef98a0af264fa6b23a187e74d7c82d">DAC_DOR1_DACC1DOR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaacef98a0af264fa6b23a187e74d7c82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11b4b811ab6ba4e981ee60318f7d1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4">DAC_DOR1_DACC1DOR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaacef98a0af264fa6b23a187e74d7c82d">DAC_DOR1_DACC1DOR_Pos</a>)</td></tr>
<tr class="separator:gae11b4b811ab6ba4e981ee60318f7d1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4192938e039dc25a7df8fcc5f3932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4">DAC_DOR1_DACC1DOR_Msk</a></td></tr>
<tr class="separator:ga5b4192938e039dc25a7df8fcc5f3932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17aa70d42a524b2dd911326fa65630f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17aa70d42a524b2dd911326fa65630f1">DAC_DOR2_DACC2DOR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga17aa70d42a524b2dd911326fa65630f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6d4d4b3b48221d195a3acb51ad6fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe">DAC_DOR2_DACC2DOR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17aa70d42a524b2dd911326fa65630f1">DAC_DOR2_DACC2DOR_Pos</a>)</td></tr>
<tr class="separator:ga4a6d4d4b3b48221d195a3acb51ad6fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaa39c1e82279918918b072fd56db04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04">DAC_DOR2_DACC2DOR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe">DAC_DOR2_DACC2DOR_Msk</a></td></tr>
<tr class="separator:gacaaa39c1e82279918918b072fd56db04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeeefee596334ca7c00e9dfa12cfdd83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeeefee596334ca7c00e9dfa12cfdd83">DAC_SR_DMAUDR1_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gadeeefee596334ca7c00e9dfa12cfdd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ded00bd7866ed6e38c52beb4854d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64">DAC_SR_DMAUDR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeeefee596334ca7c00e9dfa12cfdd83">DAC_SR_DMAUDR1_Pos</a>)</td></tr>
<tr class="separator:ga75ded00bd7866ed6e38c52beb4854d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64">DAC_SR_DMAUDR1_Msk</a></td></tr>
<tr class="separator:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa918fd0130e9edc2b4a21ff4ba17aa5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa918fd0130e9edc2b4a21ff4ba17aa5e">DAC_SR_DMAUDR2_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaa918fd0130e9edc2b4a21ff4ba17aa5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccadc59668f44b530b866ebcce6f0c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74">DAC_SR_DMAUDR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa918fd0130e9edc2b4a21ff4ba17aa5e">DAC_SR_DMAUDR2_Pos</a>)</td></tr>
<tr class="separator:gaccadc59668f44b530b866ebcce6f0c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74">DAC_SR_DMAUDR2_Msk</a></td></tr>
<tr class="separator:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05a229877e557798dfbabe7188d7a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad05a229877e557798dfbabe7188d7a54">DBGMCU_IDCODE_DEV_ID_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad05a229877e557798dfbabe7188d7a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf18661126fecb64b8c7d7d4e590fb33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad05a229877e557798dfbabe7188d7a54">DBGMCU_IDCODE_DEV_ID_Pos</a>)</td></tr>
<tr class="separator:gabf18661126fecb64b8c7d7d4e590fb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</a></td></tr>
<tr class="separator:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8e62f62dd55f4ce16b973aacc13bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8e62f62dd55f4ce16b973aacc13bc3">DBGMCU_IDCODE_DIV_ID_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8b8e62f62dd55f4ce16b973aacc13bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664d8d76ec1f9e764254382d50e3d57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664d8d76ec1f9e764254382d50e3d57c">DBGMCU_IDCODE_DIV_ID_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8e62f62dd55f4ce16b973aacc13bc3">DBGMCU_IDCODE_DIV_ID_Pos</a>)</td></tr>
<tr class="separator:ga664d8d76ec1f9e764254382d50e3d57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6977fb89aa0fff4a2f4f81055ba5cc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6977fb89aa0fff4a2f4f81055ba5cc1a">DBGMCU_IDCODE_DIV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga664d8d76ec1f9e764254382d50e3d57c">DBGMCU_IDCODE_DIV_ID_Msk</a></td></tr>
<tr class="separator:ga6977fb89aa0fff4a2f4f81055ba5cc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82ba1784023fc336f11480ed026416f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82ba1784023fc336f11480ed026416f">DBGMCU_IDCODE_MCD_DIV_ID_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaa82ba1784023fc336f11480ed026416f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eddca6b03c44a715e4815abd53f97bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eddca6b03c44a715e4815abd53f97bb">DBGMCU_IDCODE_MCD_DIV_ID_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa82ba1784023fc336f11480ed026416f">DBGMCU_IDCODE_MCD_DIV_ID_Pos</a>)</td></tr>
<tr class="separator:ga3eddca6b03c44a715e4815abd53f97bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga450db92fedffcd46886521bbaca5f001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga450db92fedffcd46886521bbaca5f001">DBGMCU_IDCODE_MCD_DIV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3eddca6b03c44a715e4815abd53f97bb">DBGMCU_IDCODE_MCD_DIV_ID_Msk</a></td></tr>
<tr class="separator:ga450db92fedffcd46886521bbaca5f001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e98f7579d16c36cbf6a09b04f2ee170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6e98f7579d16c36cbf6a09b04f2ee170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d92c620aed9b19c7e8d9d12f743b258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:ga0d92c620aed9b19c7e8d9d12f743b258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887eb26364a8693355024ca203323165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</a></td></tr>
<tr class="separator:ga887eb26364a8693355024ca203323165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">DBGMCU_IDCODE_REV_ID_0</a>&#160;&#160;&#160;(0x0001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">DBGMCU_IDCODE_REV_ID_1</a>&#160;&#160;&#160;(0x0002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">DBGMCU_IDCODE_REV_ID_2</a>&#160;&#160;&#160;(0x0004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">DBGMCU_IDCODE_REV_ID_3</a>&#160;&#160;&#160;(0x0008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c2934497d6e9611d0f0de63705a45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">DBGMCU_IDCODE_REV_ID_4</a>&#160;&#160;&#160;(0x0010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:gae6c2934497d6e9611d0f0de63705a45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">DBGMCU_IDCODE_REV_ID_5</a>&#160;&#160;&#160;(0x0020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">DBGMCU_IDCODE_REV_ID_6</a>&#160;&#160;&#160;(0x0040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">DBGMCU_IDCODE_REV_ID_7</a>&#160;&#160;&#160;(0x0080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">DBGMCU_IDCODE_REV_ID_8</a>&#160;&#160;&#160;(0x0100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24a517f96a59284e5b7c27c521050f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">DBGMCU_IDCODE_REV_ID_9</a>&#160;&#160;&#160;(0x0200UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:gaf24a517f96a59284e5b7c27c521050f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0770975f537cee88759c533cce1985c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">DBGMCU_IDCODE_REV_ID_10</a>&#160;&#160;&#160;(0x0400UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:ga0770975f537cee88759c533cce1985c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217da836fc3089b44a9d9c3daff40c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">DBGMCU_IDCODE_REV_ID_11</a>&#160;&#160;&#160;(0x0800UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:ga217da836fc3089b44a9d9c3daff40c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27909354dd0b18756072ab3a3939e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">DBGMCU_IDCODE_REV_ID_12</a>&#160;&#160;&#160;(0x1000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:gae27909354dd0b18756072ab3a3939e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300efe7db3358b63a83133901ab507ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">DBGMCU_IDCODE_REV_ID_13</a>&#160;&#160;&#160;(0x2000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:ga300efe7db3358b63a83133901ab507ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7664e599c06b8f00398d9c84deec607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">DBGMCU_IDCODE_REV_ID_14</a>&#160;&#160;&#160;(0x4000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:gaf7664e599c06b8f00398d9c84deec607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">DBGMCU_IDCODE_REV_ID_15</a>&#160;&#160;&#160;(0x8000UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f7579d16c36cbf6a09b04f2ee170">DBGMCU_IDCODE_REV_ID_Pos</a>)</td></tr>
<tr class="separator:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3bc5b3acaac6ab05f179dfbd179d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3bc5b3acaac6ab05f179dfbd179d5a">DBGMCU_CR_DBG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2e3bc5b3acaac6ab05f179dfbd179d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8947189bba6436daecf6db7305c0645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8947189bba6436daecf6db7305c0645">DBGMCU_CR_DBG_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3bc5b3acaac6ab05f179dfbd179d5a">DBGMCU_CR_DBG_Pos</a>)</td></tr>
<tr class="separator:gad8947189bba6436daecf6db7305c0645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e494a8df4fa1e661b95660a62cf53f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e494a8df4fa1e661b95660a62cf53f2">DBGMCU_CR_DBG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8947189bba6436daecf6db7305c0645">DBGMCU_CR_DBG_Msk</a></td></tr>
<tr class="separator:ga5e494a8df4fa1e661b95660a62cf53f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b996a2be01fbeeaa868603c7bca6044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b996a2be01fbeeaa868603c7bca6044">DBGMCU_CR_DBG_SLEEP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3b996a2be01fbeeaa868603c7bca6044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127e0531bc305bb460fd2417106bee61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61">DBGMCU_CR_DBG_SLEEP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b996a2be01fbeeaa868603c7bca6044">DBGMCU_CR_DBG_SLEEP_Pos</a>)</td></tr>
<tr class="separator:ga127e0531bc305bb460fd2417106bee61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037c80fe1d7308cee68245715ef6cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61">DBGMCU_CR_DBG_SLEEP_Msk</a></td></tr>
<tr class="separator:ga037c80fe1d7308cee68245715ef6cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998b25ffd43297001c2f20ebb04fbcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998b25ffd43297001c2f20ebb04fbcc9">DBGMCU_CR_DBG_STOP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga998b25ffd43297001c2f20ebb04fbcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71cd122085cdadba462f9e251ac35349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga998b25ffd43297001c2f20ebb04fbcc9">DBGMCU_CR_DBG_STOP_Pos</a>)</td></tr>
<tr class="separator:ga71cd122085cdadba462f9e251ac35349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</a></td></tr>
<tr class="separator:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74521b2e06cd16f46ea5987d82f9ff19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74521b2e06cd16f46ea5987d82f9ff19">DBGMCU_CR_DBG_STANDBY_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga74521b2e06cd16f46ea5987d82f9ff19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e9a797b04f9577456af2499f5bd9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga74521b2e06cd16f46ea5987d82f9ff19">DBGMCU_CR_DBG_STANDBY_Pos</a>)</td></tr>
<tr class="separator:ga52e9a797b04f9577456af2499f5bd9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107a9396d63c892a8e614897c9d0b132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</a></td></tr>
<tr class="separator:ga107a9396d63c892a8e614897c9d0b132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1de6489ecedec59891894a54458bef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1de6489ecedec59891894a54458bef2">DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad1de6489ecedec59891894a54458bef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96a2b1fb00169f78d3c8fb050ca35be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be">DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad1de6489ecedec59891894a54458bef2">DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos</a>)</td></tr>
<tr class="separator:gaf96a2b1fb00169f78d3c8fb050ca35be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3c5b87084934a18748f5ec168f5aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef">DBGMCU_APB1_FZ_DBG_TIM2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf96a2b1fb00169f78d3c8fb050ca35be">DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk</a></td></tr>
<tr class="separator:gaae3c5b87084934a18748f5ec168f5aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd5fd9c34fd75ddb5c77d526f8f53a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd5fd9c34fd75ddb5c77d526f8f53a1">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3bd5fd9c34fd75ddb5c77d526f8f53a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab210ab764b68711904243c0d11631b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd5fd9c34fd75ddb5c77d526f8f53a1">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos</a>)</td></tr>
<tr class="separator:gaab210ab764b68711904243c0d11631b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec">DBGMCU_APB1_FZ_DBG_TIM3_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8">DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk</a></td></tr>
<tr class="separator:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf603706e632bf2df878b8ba6fc0c4736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf603706e632bf2df878b8ba6fc0c4736">DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf603706e632bf2df878b8ba6fc0c4736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3215a197f13b82287892283886326d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3215a197f13b82287892283886326d1">DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf603706e632bf2df878b8ba6fc0c4736">DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos</a>)</td></tr>
<tr class="separator:gae3215a197f13b82287892283886326d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea6a1e90739bcf1d0723a0566c66de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7">DBGMCU_APB1_FZ_DBG_TIM6_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3215a197f13b82287892283886326d1">DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk</a></td></tr>
<tr class="separator:gadea6a1e90739bcf1d0723a0566c66de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8568c72922b902663a7ade0e9d6cb88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8568c72922b902663a7ade0e9d6cb88">DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab8568c72922b902663a7ade0e9d6cb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29df0ea459e1900942f3e26141e0f9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29df0ea459e1900942f3e26141e0f9dd">DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8568c72922b902663a7ade0e9d6cb88">DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos</a>)</td></tr>
<tr class="separator:ga29df0ea459e1900942f3e26141e0f9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdade78c3d28a668f9826d0b72e5844b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdade78c3d28a668f9826d0b72e5844b">DBGMCU_APB1_FZ_DBG_TIM7_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29df0ea459e1900942f3e26141e0f9dd">DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk</a></td></tr>
<tr class="separator:gafdade78c3d28a668f9826d0b72e5844b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004684cb88ffb723509a9ca4193e78ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga004684cb88ffb723509a9ca4193e78ec">DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga004684cb88ffb723509a9ca4193e78ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fefeace05cb28675d23037f7b3966a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a">DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga004684cb88ffb723509a9ca4193e78ec">DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos</a>)</td></tr>
<tr class="separator:gaf7fefeace05cb28675d23037f7b3966a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e20246d389229ff46006b405bb56b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d">DBGMCU_APB1_FZ_DBG_RTC_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a">DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</a></td></tr>
<tr class="separator:ga1e20246d389229ff46006b405bb56b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad459d6930c29babb7672cd26d0ea9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaad459d6930c29babb7672cd26d0ea9b">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaaad459d6930c29babb7672cd26d0ea9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f24695b718a52f4a91297ee3c512db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaad459d6930c29babb7672cd26d0ea9b">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos</a>)</td></tr>
<tr class="separator:ga0f24695b718a52f4a91297ee3c512db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88">DBGMCU_APB1_FZ_DBG_WWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4">DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</a></td></tr>
<tr class="separator:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb0a55a4b7c9c3deeb61568b9c7e85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb0a55a4b7c9c3deeb61568b9c7e85c">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga3bb0a55a4b7c9c3deeb61568b9c7e85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7937e3a29764f7e80895b8fbe81baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bb0a55a4b7c9c3deeb61568b9c7e85c">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos</a>)</td></tr>
<tr class="separator:ga9a7937e3a29764f7e80895b8fbe81baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa">DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</a></td></tr>
<tr class="separator:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d11c4092cd6279b444105ebd1be8e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d11c4092cd6279b444105ebd1be8e5e">DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga0d11c4092cd6279b444105ebd1be8e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987d425ea12fd5b2982da7878280ed1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987d425ea12fd5b2982da7878280ed1a">DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d11c4092cd6279b444105ebd1be8e5e">DBGMCU_APB1_FZ_DBG_I2C1_STOP_Pos</a>)</td></tr>
<tr class="separator:ga987d425ea12fd5b2982da7878280ed1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3bac8e9556e2fb5e61daa6c0c5b0f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3bac8e9556e2fb5e61daa6c0c5b0f75">DBGMCU_APB1_FZ_DBG_I2C1_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga987d425ea12fd5b2982da7878280ed1a">DBGMCU_APB1_FZ_DBG_I2C1_STOP_Msk</a></td></tr>
<tr class="separator:gaf3bac8e9556e2fb5e61daa6c0c5b0f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43cef3a364bdbecc26ee551cb6fcdae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43cef3a364bdbecc26ee551cb6fcdae9">DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga43cef3a364bdbecc26ee551cb6fcdae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7437836776cf52390c6a55cd4f710b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7437836776cf52390c6a55cd4f710b39">DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga43cef3a364bdbecc26ee551cb6fcdae9">DBGMCU_APB1_FZ_DBG_I2C2_STOP_Pos</a>)</td></tr>
<tr class="separator:ga7437836776cf52390c6a55cd4f710b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0739bf06c365c554a74c1209cc007db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0739bf06c365c554a74c1209cc007db6">DBGMCU_APB1_FZ_DBG_I2C2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7437836776cf52390c6a55cd4f710b39">DBGMCU_APB1_FZ_DBG_I2C2_STOP_Msk</a></td></tr>
<tr class="separator:ga0739bf06c365c554a74c1209cc007db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b407e0727589a3c7560253882b2578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3b407e0727589a3c7560253882b2578">DBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gab3b407e0727589a3c7560253882b2578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f3cefc050e599e135f4e9927981c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63f3cefc050e599e135f4e9927981c6a">DBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3b407e0727589a3c7560253882b2578">DBGMCU_APB1_FZ_DBG_I2C3_STOP_Pos</a>)</td></tr>
<tr class="separator:ga63f3cefc050e599e135f4e9927981c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea86ed5ce1517b4fcc0d90190b9534c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea86ed5ce1517b4fcc0d90190b9534c5">DBGMCU_APB1_FZ_DBG_I2C3_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63f3cefc050e599e135f4e9927981c6a">DBGMCU_APB1_FZ_DBG_I2C3_STOP_Msk</a></td></tr>
<tr class="separator:gaea86ed5ce1517b4fcc0d90190b9534c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4f51cbc1cdedd905ebf46eafea876e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf4f51cbc1cdedd905ebf46eafea876e">DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gacf4f51cbc1cdedd905ebf46eafea876e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaee5047aa81cb80b45995131aac659f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaee5047aa81cb80b45995131aac659f">DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf4f51cbc1cdedd905ebf46eafea876e">DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Pos</a>)</td></tr>
<tr class="separator:gabaee5047aa81cb80b45995131aac659f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ae2ebd4560792337d1027a90178c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ae2ebd4560792337d1027a90178c17">DBGMCU_APB1_FZ_DBG_LPTIMER_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaee5047aa81cb80b45995131aac659f">DBGMCU_APB1_FZ_DBG_LPTIMER_STOP_Msk</a></td></tr>
<tr class="separator:ga45ae2ebd4560792337d1027a90178c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af76b88e1038c43146a155ee82dc5af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5af76b88e1038c43146a155ee82dc5af">DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga5af76b88e1038c43146a155ee82dc5af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38e10da7281a34209602f8f8aa2d363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38e10da7281a34209602f8f8aa2d363">DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5af76b88e1038c43146a155ee82dc5af">DBGMCU_APB2_FZ_DBG_TIM22_STOP_Pos</a>)</td></tr>
<tr class="separator:gad38e10da7281a34209602f8f8aa2d363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2a510450965a8ccc9775a9a298e2cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace2a510450965a8ccc9775a9a298e2cc">DBGMCU_APB2_FZ_DBG_TIM22_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad38e10da7281a34209602f8f8aa2d363">DBGMCU_APB2_FZ_DBG_TIM22_STOP_Msk</a></td></tr>
<tr class="separator:gace2a510450965a8ccc9775a9a298e2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fcd5207d80ca0de530a34ff973d8a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fcd5207d80ca0de530a34ff973d8a94">DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0fcd5207d80ca0de530a34ff973d8a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7494961d9c2e9402c5fff0a0fb412928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7494961d9c2e9402c5fff0a0fb412928">DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fcd5207d80ca0de530a34ff973d8a94">DBGMCU_APB2_FZ_DBG_TIM21_STOP_Pos</a>)</td></tr>
<tr class="separator:ga7494961d9c2e9402c5fff0a0fb412928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc442761f33dc3ce7b6fa594099c701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fc442761f33dc3ce7b6fa594099c701">DBGMCU_APB2_FZ_DBG_TIM21_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7494961d9c2e9402c5fff0a0fb412928">DBGMCU_APB2_FZ_DBG_TIM21_STOP_Msk</a></td></tr>
<tr class="separator:ga4fc442761f33dc3ce7b6fa594099c701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087ec211a08c8241dad366d1785cda52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087ec211a08c8241dad366d1785cda52">DMA_ISR_GIF1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga087ec211a08c8241dad366d1785cda52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7fb0e497398daa1cc4d02ada0eae4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga087ec211a08c8241dad366d1785cda52">DMA_ISR_GIF1_Pos</a>)</td></tr>
<tr class="separator:ga0b7fb0e497398daa1cc4d02ada0eae4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3475228c998897d0f408a4c5da066186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</a></td></tr>
<tr class="separator:ga3475228c998897d0f408a4c5da066186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac085bfd33abd74b8fea8fdb2c0d50281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac085bfd33abd74b8fea8fdb2c0d50281">DMA_ISR_TCIF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac085bfd33abd74b8fea8fdb2c0d50281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29314e2049064fc12ddbd114b0f2cbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac085bfd33abd74b8fea8fdb2c0d50281">DMA_ISR_TCIF1_Pos</a>)</td></tr>
<tr class="separator:ga29314e2049064fc12ddbd114b0f2cbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1522414af27c7fff2cc27edac1d680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</a></td></tr>
<tr class="separator:ga1a1522414af27c7fff2cc27edac1d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca211fa8d7b7129ebee6385bfe3c74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadca211fa8d7b7129ebee6385bfe3c74b">DMA_ISR_HTIF1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadca211fa8d7b7129ebee6385bfe3c74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31cf7d467ec0d235311f50e8d8162295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadca211fa8d7b7129ebee6385bfe3c74b">DMA_ISR_HTIF1_Pos</a>)</td></tr>
<tr class="separator:ga31cf7d467ec0d235311f50e8d8162295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f83359698adf05854b55705f78d8a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</a></td></tr>
<tr class="separator:ga5f83359698adf05854b55705f78d8a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01017e80e2ef95bf33e48cd5f1c464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01017e80e2ef95bf33e48cd5f1c464">DMA_ISR_TEIF1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga0b01017e80e2ef95bf33e48cd5f1c464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5ca21ac0d204814ea8a873071ecfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01017e80e2ef95bf33e48cd5f1c464">DMA_ISR_TEIF1_Pos</a>)</td></tr>
<tr class="separator:ga8c5ca21ac0d204814ea8a873071ecfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</a></td></tr>
<tr class="separator:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0012c596aa1189cfe65548fe251335ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0012c596aa1189cfe65548fe251335ed">DMA_ISR_GIF2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0012c596aa1189cfe65548fe251335ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac75a526c8aac9bdfaf3db0290f0781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0012c596aa1189cfe65548fe251335ed">DMA_ISR_GIF2_Pos</a>)</td></tr>
<tr class="separator:ga9ac75a526c8aac9bdfaf3db0290f0781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fa823dbb15b829621961efc60d6a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</a></td></tr>
<tr class="separator:ga44fa823dbb15b829621961efc60d6a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab069ba1399d2868037f766a08dbe1e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab069ba1399d2868037f766a08dbe1e4a">DMA_ISR_TCIF2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab069ba1399d2868037f766a08dbe1e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cba5cd2bbdf76f4206143c0c18e61d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab069ba1399d2868037f766a08dbe1e4a">DMA_ISR_TCIF2_Pos</a>)</td></tr>
<tr class="separator:ga2cba5cd2bbdf76f4206143c0c18e61d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631741eb4843eda3578808a3d8b527b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</a></td></tr>
<tr class="separator:ga631741eb4843eda3578808a3d8b527b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad85456b2273dd7dfbb08fe92ac61b1e4">DMA_ISR_HTIF2_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9ae1424366d705993a2de8cdbf3400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad85456b2273dd7dfbb08fe92ac61b1e4">DMA_ISR_HTIF2_Pos</a>)</td></tr>
<tr class="separator:ga2c9ae1424366d705993a2de8cdbf3400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1947aef188f437f37d3ff444f8646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</a></td></tr>
<tr class="separator:ga8ee1947aef188f437f37d3ff444f8646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cdbf8d2aa171d79890a087f1c43dbd6">DMA_ISR_TEIF2_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50a2f5189928f8033af127152c40bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cdbf8d2aa171d79890a087f1c43dbd6">DMA_ISR_TEIF2_Pos</a>)</td></tr>
<tr class="separator:gaa50a2f5189928f8033af127152c40bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</a></td></tr>
<tr class="separator:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fef9be564548137ad7c2445b20c335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54fef9be564548137ad7c2445b20c335">DMA_ISR_GIF3_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54fef9be564548137ad7c2445b20c335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888129f3fae78a9763597f14b7a48a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54fef9be564548137ad7c2445b20c335">DMA_ISR_GIF3_Pos</a>)</td></tr>
<tr class="separator:ga888129f3fae78a9763597f14b7a48a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</a></td></tr>
<tr class="separator:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1479bcdda36f67b6337b034b920fc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1479bcdda36f67b6337b034b920fc6d">DMA_ISR_TCIF3_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf1479bcdda36f67b6337b034b920fc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434871909597255878953a0e27b1a432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1479bcdda36f67b6337b034b920fc6d">DMA_ISR_TCIF3_Pos</a>)</td></tr>
<tr class="separator:ga434871909597255878953a0e27b1a432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28664595df654d9d8052fb6f9cc48495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</a></td></tr>
<tr class="separator:ga28664595df654d9d8052fb6f9cc48495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126264bff9e43ab1e8f833762fe83c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga126264bff9e43ab1e8f833762fe83c1d">DMA_ISR_HTIF3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga126264bff9e43ab1e8f833762fe83c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a268abeee7a69bc3ee0f1f0a420fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga126264bff9e43ab1e8f833762fe83c1d">DMA_ISR_HTIF3_Pos</a>)</td></tr>
<tr class="separator:ga40a268abeee7a69bc3ee0f1f0a420fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</a></td></tr>
<tr class="separator:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248a455a5f3c5fee0cc45ab365d7b516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga248a455a5f3c5fee0cc45ab365d7b516">DMA_ISR_TEIF3_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga248a455a5f3c5fee0cc45ab365d7b516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad915d8bae703b9a1cd7a9a4ed4fd4389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga248a455a5f3c5fee0cc45ab365d7b516">DMA_ISR_TEIF3_Pos</a>)</td></tr>
<tr class="separator:gad915d8bae703b9a1cd7a9a4ed4fd4389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624379143a2535d7a60d87d59834d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</a></td></tr>
<tr class="separator:gaa624379143a2535d7a60d87d59834d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a333a9204a12b733075b76fe405e073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a333a9204a12b733075b76fe405e073">DMA_ISR_GIF4_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga3a333a9204a12b733075b76fe405e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1229ea1ac5c5284e8549f50019a6d7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a333a9204a12b733075b76fe405e073">DMA_ISR_GIF4_Pos</a>)</td></tr>
<tr class="separator:ga1229ea1ac5c5284e8549f50019a6d7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f69823d44810c353af1f0a89eaf180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</a></td></tr>
<tr class="separator:gaf4f69823d44810c353af1f0a89eaf180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c55dfd31b2060f1fb68338588a859e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29c55dfd31b2060f1fb68338588a859e">DMA_ISR_TCIF4_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga29c55dfd31b2060f1fb68338588a859e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542e49d2553c1157e974dea31e518512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29c55dfd31b2060f1fb68338588a859e">DMA_ISR_TCIF4_Pos</a>)</td></tr>
<tr class="separator:ga542e49d2553c1157e974dea31e518512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</a></td></tr>
<tr class="separator:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa14ca3e688cfacb5f01b8e236b2dc8">DMA_ISR_HTIF4_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa109d5a133cd65d183be685a163647d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa14ca3e688cfacb5f01b8e236b2dc8">DMA_ISR_HTIF4_Pos</a>)</td></tr>
<tr class="separator:gaa109d5a133cd65d183be685a163647d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684cf326c770f1ab21c604a5f62907ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</a></td></tr>
<tr class="separator:ga684cf326c770f1ab21c604a5f62907ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5a506abd056cdecd143aa6b453a3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5a506abd056cdecd143aa6b453a3c0">DMA_ISR_TEIF4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4d5a506abd056cdecd143aa6b453a3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e569fd8008285c7aa126ddf890c54f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5a506abd056cdecd143aa6b453a3c0">DMA_ISR_TEIF4_Pos</a>)</td></tr>
<tr class="separator:ga4e569fd8008285c7aa126ddf890c54f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fcc1471918f3e7b293b2d825177253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</a></td></tr>
<tr class="separator:ga12fcc1471918f3e7b293b2d825177253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2a17e91ebc38899d49756cb90bf4ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a17e91ebc38899d49756cb90bf4ad">DMA_ISR_GIF5_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaaf2a17e91ebc38899d49756cb90bf4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169d06cc9417604632ffa031928f358c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a17e91ebc38899d49756cb90bf4ad">DMA_ISR_GIF5_Pos</a>)</td></tr>
<tr class="separator:ga169d06cc9417604632ffa031928f358c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</a></td></tr>
<tr class="separator:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3df7a4b5b5522c858efb983e147e521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3df7a4b5b5522c858efb983e147e521">DMA_ISR_TCIF5_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa3df7a4b5b5522c858efb983e147e521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473fad688ae2575d0b4ab15264175f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3df7a4b5b5522c858efb983e147e521">DMA_ISR_TCIF5_Pos</a>)</td></tr>
<tr class="separator:ga473fad688ae2575d0b4ab15264175f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</a></td></tr>
<tr class="separator:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9052b436400d7e915f8f5bfff90f90e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9052b436400d7e915f8f5bfff90f90e1">DMA_ISR_HTIF5_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9052b436400d7e915f8f5bfff90f90e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b0a9aa745af883265f25aa38cfe7fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9052b436400d7e915f8f5bfff90f90e1">DMA_ISR_HTIF5_Pos</a>)</td></tr>
<tr class="separator:ga2b0a9aa745af883265f25aa38cfe7fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</a></td></tr>
<tr class="separator:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c21cfd99b9042aae0c09646f194400d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c21cfd99b9042aae0c09646f194400d">DMA_ISR_TEIF5_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga6c21cfd99b9042aae0c09646f194400d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab126644e992e1bef28e92be896ed1fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c21cfd99b9042aae0c09646f194400d">DMA_ISR_TEIF5_Pos</a>)</td></tr>
<tr class="separator:gab126644e992e1bef28e92be896ed1fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</a></td></tr>
<tr class="separator:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4eabd1be5d69031f89e738b5c74b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf4eabd1be5d69031f89e738b5c74b67">DMA_ISR_GIF6_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadf4eabd1be5d69031f89e738b5c74b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf020c2884b4b0cdb989a03444bfc73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e">DMA_ISR_GIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf4eabd1be5d69031f89e738b5c74b67">DMA_ISR_GIF6_Pos</a>)</td></tr>
<tr class="separator:gabf020c2884b4b0cdb989a03444bfc73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e">DMA_ISR_GIF6_Msk</a></td></tr>
<tr class="separator:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a0e94ffea3d92ae1dc0eb5747cecc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51a0e94ffea3d92ae1dc0eb5747cecc1">DMA_ISR_TCIF6_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga51a0e94ffea3d92ae1dc0eb5747cecc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bbc2f4cd53304a1205bd7ee0815bb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62">DMA_ISR_TCIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga51a0e94ffea3d92ae1dc0eb5747cecc1">DMA_ISR_TCIF6_Pos</a>)</td></tr>
<tr class="separator:ga8bbc2f4cd53304a1205bd7ee0815bb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62">DMA_ISR_TCIF6_Msk</a></td></tr>
<tr class="separator:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04cbdca367113e9af5ded68c90e8523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae04cbdca367113e9af5ded68c90e8523">DMA_ISR_HTIF6_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gae04cbdca367113e9af5ded68c90e8523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a1c7f7eb939ef3c23e5bbf3df6dd90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90">DMA_ISR_HTIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae04cbdca367113e9af5ded68c90e8523">DMA_ISR_HTIF6_Pos</a>)</td></tr>
<tr class="separator:gac0a1c7f7eb939ef3c23e5bbf3df6dd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b6d9787aeff76a51581d9488b4604f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90">DMA_ISR_HTIF6_Msk</a></td></tr>
<tr class="separator:ga41b6d9787aeff76a51581d9488b4604f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963d5205894b028565a3845600f4ffd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga963d5205894b028565a3845600f4ffd6">DMA_ISR_TEIF6_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga963d5205894b028565a3845600f4ffd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddb0950434096cb39a761f9cc2f1f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e">DMA_ISR_TEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga963d5205894b028565a3845600f4ffd6">DMA_ISR_TEIF6_Pos</a>)</td></tr>
<tr class="separator:gadddb0950434096cb39a761f9cc2f1f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47d914969922381708ae06c1c71123a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e">DMA_ISR_TEIF6_Msk</a></td></tr>
<tr class="separator:gae47d914969922381708ae06c1c71123a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8c37f4c5e50c523965acdd6fb68407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e8c37f4c5e50c523965acdd6fb68407">DMA_ISR_GIF7_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6e8c37f4c5e50c523965acdd6fb68407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf1e2d659efe7036b98c32743da70fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb">DMA_ISR_GIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e8c37f4c5e50c523965acdd6fb68407">DMA_ISR_GIF7_Pos</a>)</td></tr>
<tr class="separator:gaddf1e2d659efe7036b98c32743da70fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f178e879b2d8ceeea351e4750272dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb">DMA_ISR_GIF7_Msk</a></td></tr>
<tr class="separator:ga86f178e879b2d8ceeea351e4750272dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf045c89aa989b77cd4a81d5995a35350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf045c89aa989b77cd4a81d5995a35350">DMA_ISR_TCIF7_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaf045c89aa989b77cd4a81d5995a35350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a70e344cc5c4ef3973c0aabec11a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02">DMA_ISR_TCIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf045c89aa989b77cd4a81d5995a35350">DMA_ISR_TCIF7_Pos</a>)</td></tr>
<tr class="separator:ga16a70e344cc5c4ef3973c0aabec11a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4528af54928542c09502c01827418732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02">DMA_ISR_TCIF7_Msk</a></td></tr>
<tr class="separator:ga4528af54928542c09502c01827418732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797a964a31272c1fcab6b10f248f01b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga797a964a31272c1fcab6b10f248f01b2">DMA_ISR_HTIF7_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga797a964a31272c1fcab6b10f248f01b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b77f87a8292a16891e424759e92da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da">DMA_ISR_HTIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga797a964a31272c1fcab6b10f248f01b2">DMA_ISR_HTIF7_Pos</a>)</td></tr>
<tr class="separator:gaea5b77f87a8292a16891e424759e92da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da">DMA_ISR_HTIF7_Msk</a></td></tr>
<tr class="separator:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206b3332efbd7d8fdd094e791de94812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga206b3332efbd7d8fdd094e791de94812">DMA_ISR_TEIF7_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga206b3332efbd7d8fdd094e791de94812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0c9b3644d220947be34de82ae99cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde">DMA_ISR_TEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga206b3332efbd7d8fdd094e791de94812">DMA_ISR_TEIF7_Pos</a>)</td></tr>
<tr class="separator:gaaf0c9b3644d220947be34de82ae99cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde">DMA_ISR_TEIF7_Msk</a></td></tr>
<tr class="separator:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384a232196033f388924f3f598f63777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga384a232196033f388924f3f598f63777">DMA_IFCR_CGIF1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga384a232196033f388924f3f598f63777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81339ca59945af094e77a64b662a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga384a232196033f388924f3f598f63777">DMA_IFCR_CGIF1_Pos</a>)</td></tr>
<tr class="separator:gaafca81339ca59945af094e77a64b662a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ad797334d9fb70750ace14b16e0122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</a></td></tr>
<tr class="separator:ga75ad797334d9fb70750ace14b16e0122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4602952d83692098965c92eb075ba8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4602952d83692098965c92eb075ba8f2">DMA_IFCR_CTCIF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4602952d83692098965c92eb075ba8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad220bbe162cb8ddb8e73cbb535546893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4602952d83692098965c92eb075ba8f2">DMA_IFCR_CTCIF1_Pos</a>)</td></tr>
<tr class="separator:gad220bbe162cb8ddb8e73cbb535546893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60085fa798cf77f80365839e7d88c8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</a></td></tr>
<tr class="separator:ga60085fa798cf77f80365839e7d88c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429ea8f924228f3c9c769a1dd10fccd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga429ea8f924228f3c9c769a1dd10fccd2">DMA_IFCR_CHTIF1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga429ea8f924228f3c9c769a1dd10fccd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93362ac1d0ec5c893aa665656f3833c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga429ea8f924228f3c9c769a1dd10fccd2">DMA_IFCR_CHTIF1_Pos</a>)</td></tr>
<tr class="separator:ga93362ac1d0ec5c893aa665656f3833c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e9aa2475130fbf63db304ceea019eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</a></td></tr>
<tr class="separator:ga66e9aa2475130fbf63db304ceea019eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae398bd469325b42df8d631c2c7648c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae398bd469325b42df8d631c2c7648c03">DMA_IFCR_CTEIF1_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae398bd469325b42df8d631c2c7648c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f46e33af7bcd81267658ad0887f2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae398bd469325b42df8d631c2c7648c03">DMA_IFCR_CTEIF1_Pos</a>)</td></tr>
<tr class="separator:gac4f46e33af7bcd81267658ad0887f2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989699cace2fa87efa867b825c1deb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</a></td></tr>
<tr class="separator:ga989699cace2fa87efa867b825c1deb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a87eeb6e68e40c01607eb3055b2c802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a87eeb6e68e40c01607eb3055b2c802">DMA_IFCR_CGIF2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1a87eeb6e68e40c01607eb3055b2c802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71192de2619477e600004737575fdadd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a87eeb6e68e40c01607eb3055b2c802">DMA_IFCR_CGIF2_Pos</a>)</td></tr>
<tr class="separator:ga71192de2619477e600004737575fdadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</a></td></tr>
<tr class="separator:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfd856f903bc2bb83b5e33bdcfbb72a8">DMA_IFCR_CTCIF2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gacfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c49b9f3a3f134f771e34ee9dbf54b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacfd856f903bc2bb83b5e33bdcfbb72a8">DMA_IFCR_CTCIF2_Pos</a>)</td></tr>
<tr class="separator:ga6c49b9f3a3f134f771e34ee9dbf54b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8505b947a04834750e164dc320dfae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</a></td></tr>
<tr class="separator:ga8505b947a04834750e164dc320dfae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae42f9ec920fc45409fca256fc1c094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae42f9ec920fc45409fca256fc1c094">DMA_IFCR_CHTIF2_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5ae42f9ec920fc45409fca256fc1c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2526b7323a7b8b1e57b0a2d421ade04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae42f9ec920fc45409fca256fc1c094">DMA_IFCR_CHTIF2_Pos</a>)</td></tr>
<tr class="separator:gab2526b7323a7b8b1e57b0a2d421ade04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</a></td></tr>
<tr class="separator:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c81071e0ad5e28ca23e87a3bef63f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c81071e0ad5e28ca23e87a3bef63f78">DMA_IFCR_CTEIF2_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2c81071e0ad5e28ca23e87a3bef63f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4739de2a7cb002b64c620a8c96fac104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c81071e0ad5e28ca23e87a3bef63f78">DMA_IFCR_CTEIF2_Pos</a>)</td></tr>
<tr class="separator:ga4739de2a7cb002b64c620a8c96fac104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</a></td></tr>
<tr class="separator:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8abc8c7851622f66870e25e698befa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8abc8c7851622f66870e25e698befa2">DMA_IFCR_CGIF3_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae8abc8c7851622f66870e25e698befa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629d1c4d7f7168ce1f41f76461033705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8abc8c7851622f66870e25e698befa2">DMA_IFCR_CGIF3_Pos</a>)</td></tr>
<tr class="separator:ga629d1c4d7f7168ce1f41f76461033705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d98e88c334091e20e931372646a6b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</a></td></tr>
<tr class="separator:ga0d98e88c334091e20e931372646a6b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa340e56f4bfd8bf669b3cb636940a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa340e56f4bfd8bf669b3cb636940a21">DMA_IFCR_CTCIF3_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafa340e56f4bfd8bf669b3cb636940a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2127474579593af9d87b1407265d2fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa340e56f4bfd8bf669b3cb636940a21">DMA_IFCR_CTCIF3_Pos</a>)</td></tr>
<tr class="separator:ga2127474579593af9d87b1407265d2fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</a></td></tr>
<tr class="separator:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9188b1e168f052779be66773b2132d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9188b1e168f052779be66773b2132d6">DMA_IFCR_CHTIF3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa9188b1e168f052779be66773b2132d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e461cfd535f48d2d99f0c824966d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9188b1e168f052779be66773b2132d6">DMA_IFCR_CHTIF3_Pos</a>)</td></tr>
<tr class="separator:gab3e461cfd535f48d2d99f0c824966d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</a></td></tr>
<tr class="separator:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57eb58cc21d13c4e954049cffe43853a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57eb58cc21d13c4e954049cffe43853a">DMA_IFCR_CTEIF3_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga57eb58cc21d13c4e954049cffe43853a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28803defcca6317abbaeccc5605cf8b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57eb58cc21d13c4e954049cffe43853a">DMA_IFCR_CTEIF3_Pos</a>)</td></tr>
<tr class="separator:ga28803defcca6317abbaeccc5605cf8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bad79f1ae37b69b048834808e8d067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</a></td></tr>
<tr class="separator:ga59bad79f1ae37b69b048834808e8d067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4c91830b4d46fcd53d414a91735273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad4c91830b4d46fcd53d414a91735273">DMA_IFCR_CGIF4_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaad4c91830b4d46fcd53d414a91735273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559688e76f9ea0d0097398dfc1675e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad4c91830b4d46fcd53d414a91735273">DMA_IFCR_CGIF4_Pos</a>)</td></tr>
<tr class="separator:ga559688e76f9ea0d0097398dfc1675e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d22139e4567c89e2afcb4aef71104c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</a></td></tr>
<tr class="separator:ga73d22139e4567c89e2afcb4aef71104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f092ea2c52ba0b5137c06702776f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44f092ea2c52ba0b5137c06702776f95">DMA_IFCR_CTCIF4_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga44f092ea2c52ba0b5137c06702776f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5a73a1c30d08e5d638983c71a7a11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga44f092ea2c52ba0b5137c06702776f95">DMA_IFCR_CTCIF4_Pos</a>)</td></tr>
<tr class="separator:ga8d5a73a1c30d08e5d638983c71a7a11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b431fd4e034f8333e44594712f75eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</a></td></tr>
<tr class="separator:ga34b431fd4e034f8333e44594712f75eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8373c904a0574577398d22fe2d1872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8373c904a0574577398d22fe2d1872">DMA_IFCR_CHTIF4_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8a8373c904a0574577398d22fe2d1872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f626bff6ed0977787a137db9e5bf8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8373c904a0574577398d22fe2d1872">DMA_IFCR_CHTIF4_Pos</a>)</td></tr>
<tr class="separator:ga9f626bff6ed0977787a137db9e5bf8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950664b81ec2d4d843f89ef102107d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</a></td></tr>
<tr class="separator:ga950664b81ec2d4d843f89ef102107d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cfe132853ae9bea3b745104f6c6bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30cfe132853ae9bea3b745104f6c6bf7">DMA_IFCR_CTEIF4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga30cfe132853ae9bea3b745104f6c6bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4822afffc3effe5915ef34bd2b63a544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30cfe132853ae9bea3b745104f6c6bf7">DMA_IFCR_CTEIF4_Pos</a>)</td></tr>
<tr class="separator:ga4822afffc3effe5915ef34bd2b63a544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</a></td></tr>
<tr class="separator:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3885a548a01240f4b093215c9940ef70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3885a548a01240f4b093215c9940ef70">DMA_IFCR_CGIF5_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga3885a548a01240f4b093215c9940ef70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbcd140135e230eb7269bc76765d382a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3885a548a01240f4b093215c9940ef70">DMA_IFCR_CGIF5_Pos</a>)</td></tr>
<tr class="separator:gabbcd140135e230eb7269bc76765d382a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943245d2a8300854d53fd07bb957a6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</a></td></tr>
<tr class="separator:ga943245d2a8300854d53fd07bb957a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccd6618430fcc0515973f1335ea1cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacccd6618430fcc0515973f1335ea1cd7">DMA_IFCR_CTCIF5_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gacccd6618430fcc0515973f1335ea1cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f172003a70896fc632ee13e577bc684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacccd6618430fcc0515973f1335ea1cd7">DMA_IFCR_CTCIF5_Pos</a>)</td></tr>
<tr class="separator:ga6f172003a70896fc632ee13e577bc684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</a></td></tr>
<tr class="separator:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ff720ba13ea5f68b85d13cf881798a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4ff720ba13ea5f68b85d13cf881798a">DMA_IFCR_CHTIF5_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac4ff720ba13ea5f68b85d13cf881798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ead1ae728d11546c609a4b3258a43cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4ff720ba13ea5f68b85d13cf881798a">DMA_IFCR_CHTIF5_Pos</a>)</td></tr>
<tr class="separator:ga5ead1ae728d11546c609a4b3258a43cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c23c727a4dbbc45a356c8418299275d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</a></td></tr>
<tr class="separator:ga3c23c727a4dbbc45a356c8418299275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f212a62195d09ebbdfcdf2811a3798a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f212a62195d09ebbdfcdf2811a3798a">DMA_IFCR_CTEIF5_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga9f212a62195d09ebbdfcdf2811a3798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2c3111dd90e84f62722510e32697e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f212a62195d09ebbdfcdf2811a3798a">DMA_IFCR_CTEIF5_Pos</a>)</td></tr>
<tr class="separator:ga9f2c3111dd90e84f62722510e32697e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</a></td></tr>
<tr class="separator:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65947a2b4d94e4d611a087a9a9d26069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65947a2b4d94e4d611a087a9a9d26069">DMA_IFCR_CGIF6_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga65947a2b4d94e4d611a087a9a9d26069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1c47744a404b385329674a94579b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d">DMA_IFCR_CGIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65947a2b4d94e4d611a087a9a9d26069">DMA_IFCR_CGIF6_Pos</a>)</td></tr>
<tr class="separator:ga0f1c47744a404b385329674a94579b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d">DMA_IFCR_CGIF6_Msk</a></td></tr>
<tr class="separator:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e93900522ede13863a0419ebedc67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94e93900522ede13863a0419ebedc67e">DMA_IFCR_CTCIF6_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga94e93900522ede13863a0419ebedc67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0a844b994d2de4e44b2666d3ee4020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020">DMA_IFCR_CTCIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94e93900522ede13863a0419ebedc67e">DMA_IFCR_CTCIF6_Pos</a>)</td></tr>
<tr class="separator:ga5a0a844b994d2de4e44b2666d3ee4020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020">DMA_IFCR_CTCIF6_Msk</a></td></tr>
<tr class="separator:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f0d87ce3ac10330dc041aba3a26476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93f0d87ce3ac10330dc041aba3a26476">DMA_IFCR_CHTIF6_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga93f0d87ce3ac10330dc041aba3a26476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1313e55a28937bdd073af20eb2d3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb">DMA_IFCR_CHTIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93f0d87ce3ac10330dc041aba3a26476">DMA_IFCR_CHTIF6_Pos</a>)</td></tr>
<tr class="separator:ga2b1313e55a28937bdd073af20eb2d3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb">DMA_IFCR_CHTIF6_Msk</a></td></tr>
<tr class="separator:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55707c4ab09e3bb7905a7ccd9e15cb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55707c4ab09e3bb7905a7ccd9e15cb02">DMA_IFCR_CTEIF6_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga55707c4ab09e3bb7905a7ccd9e15cb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47f9c6315d0d006a4e8ea49508114c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0">DMA_IFCR_CTEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55707c4ab09e3bb7905a7ccd9e15cb02">DMA_IFCR_CTEIF6_Pos</a>)</td></tr>
<tr class="separator:gaa47f9c6315d0d006a4e8ea49508114c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0">DMA_IFCR_CTEIF6_Msk</a></td></tr>
<tr class="separator:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191c8a88496206410e22515c1dc8f726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga191c8a88496206410e22515c1dc8f726">DMA_IFCR_CGIF7_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga191c8a88496206410e22515c1dc8f726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6efd58f74d49c8fa034d52a38f5649ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed">DMA_IFCR_CGIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga191c8a88496206410e22515c1dc8f726">DMA_IFCR_CGIF7_Pos</a>)</td></tr>
<tr class="separator:ga6efd58f74d49c8fa034d52a38f5649ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed">DMA_IFCR_CGIF7_Msk</a></td></tr>
<tr class="separator:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00709a6aa2ad9e2a2bd93ecaea62a47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00709a6aa2ad9e2a2bd93ecaea62a47b">DMA_IFCR_CTCIF7_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga00709a6aa2ad9e2a2bd93ecaea62a47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50594831aa1c987fae982c611a9e15fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc">DMA_IFCR_CTCIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga00709a6aa2ad9e2a2bd93ecaea62a47b">DMA_IFCR_CTCIF7_Pos</a>)</td></tr>
<tr class="separator:ga50594831aa1c987fae982c611a9e15fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc">DMA_IFCR_CTCIF7_Msk</a></td></tr>
<tr class="separator:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03149a3b9b879b9f8ad6ba03021df818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03149a3b9b879b9f8ad6ba03021df818">DMA_IFCR_CHTIF7_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga03149a3b9b879b9f8ad6ba03021df818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394b27f69e703bd1dc9a9f33a37a990d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d">DMA_IFCR_CHTIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga03149a3b9b879b9f8ad6ba03021df818">DMA_IFCR_CHTIF7_Pos</a>)</td></tr>
<tr class="separator:ga394b27f69e703bd1dc9a9f33a37a990d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d">DMA_IFCR_CHTIF7_Msk</a></td></tr>
<tr class="separator:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61cdda5706c58ca9294f1457576c3d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61cdda5706c58ca9294f1457576c3d87">DMA_IFCR_CTEIF7_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga61cdda5706c58ca9294f1457576c3d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a126a30edb722263251fe5d0ceae6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c">DMA_IFCR_CTEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61cdda5706c58ca9294f1457576c3d87">DMA_IFCR_CTEIF7_Pos</a>)</td></tr>
<tr class="separator:ga85a126a30edb722263251fe5d0ceae6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c">DMA_IFCR_CTEIF7_Msk</a></td></tr>
<tr class="separator:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4112f52d39f2b8046af889c49c504c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4112f52d39f2b8046af889c49c504c">DMA_CCR_EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7f4112f52d39f2b8046af889c49c504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c98f3e087f4c044397cfd2d7e5ce7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4112f52d39f2b8046af889c49c504c">DMA_CCR_EN_Pos</a>)</td></tr>
<tr class="separator:ga6c98f3e087f4c044397cfd2d7e5ce7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababa3817d21a78079be76bc26b2c10f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</a></td></tr>
<tr class="separator:gababa3817d21a78079be76bc26b2c10f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3b07726862ce6f3a0007de1553330a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe3b07726862ce6f3a0007de1553330a">DMA_CCR_TCIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabe3b07726862ce6f3a0007de1553330a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef79d2345bc6bf22d465e0c8ef3592e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabe3b07726862ce6f3a0007de1553330a">DMA_CCR_TCIE_Pos</a>)</td></tr>
<tr class="separator:gaef79d2345bc6bf22d465e0c8ef3592e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</a></td></tr>
<tr class="separator:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5675e39ff8c23a18657c52281efc4c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5675e39ff8c23a18657c52281efc4c7e">DMA_CCR_HTIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5675e39ff8c23a18657c52281efc4c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf0cff13434afd29515a971b42a37f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6">DMA_CCR_HTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5675e39ff8c23a18657c52281efc4c7e">DMA_CCR_HTIE_Pos</a>)</td></tr>
<tr class="separator:ga0cf0cff13434afd29515a971b42a37f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0fae31377ab1d33e36cead97b1811b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6">DMA_CCR_HTIE_Msk</a></td></tr>
<tr class="separator:ga0f0fae31377ab1d33e36cead97b1811b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2744612a297431a80718a67c7c79f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2744612a297431a80718a67c7c79f19">DMA_CCR_TEIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab2744612a297431a80718a67c7c79f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b604ae976f8a76fd8bec74cf8a740f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f">DMA_CCR_TEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2744612a297431a80718a67c7c79f19">DMA_CCR_TEIE_Pos</a>)</td></tr>
<tr class="separator:ga72b604ae976f8a76fd8bec74cf8a740f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd2204c9046500140e3c720fb5a415f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f">DMA_CCR_TEIE_Msk</a></td></tr>
<tr class="separator:ga3dd2204c9046500140e3c720fb5a415f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcc441150b42892a6ae5a4ae784d85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcc441150b42892a6ae5a4ae784d85e">DMA_CCR_DIR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fcc441150b42892a6ae5a4ae784d85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5dcfd5d097dbde187a6685bb211c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26">DMA_CCR_DIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcc441150b42892a6ae5a4ae784d85e">DMA_CCR_DIR_Pos</a>)</td></tr>
<tr class="separator:ga8e5dcfd5d097dbde187a6685bb211c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26">DMA_CCR_DIR_Msk</a></td></tr>
<tr class="separator:ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a4138896fef96641f9ad5eb269f4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a4138896fef96641f9ad5eb269f4c4">DMA_CCR_CIRC_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga66a4138896fef96641f9ad5eb269f4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae193971f396ec153ee7b0548a3c48b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43">DMA_CCR_CIRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga66a4138896fef96641f9ad5eb269f4c4">DMA_CCR_CIRC_Pos</a>)</td></tr>
<tr class="separator:gae193971f396ec153ee7b0548a3c48b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445471396e741418bcd6f63404f4052c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43">DMA_CCR_CIRC_Msk</a></td></tr>
<tr class="separator:ga445471396e741418bcd6f63404f4052c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165bb032ce1148af49048daec69508e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga165bb032ce1148af49048daec69508e9">DMA_CCR_PINC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga165bb032ce1148af49048daec69508e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b94c11e212ec0d02a1c318909033437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437">DMA_CCR_PINC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga165bb032ce1148af49048daec69508e9">DMA_CCR_PINC_Pos</a>)</td></tr>
<tr class="separator:ga5b94c11e212ec0d02a1c318909033437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028cb96357bd24868a74ee1134a35b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437">DMA_CCR_PINC_Msk</a></td></tr>
<tr class="separator:ga028cb96357bd24868a74ee1134a35b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f07a706a1a1b3b351151aff8b48be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f07a706a1a1b3b351151aff8b48be2">DMA_CCR_MINC_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf2f07a706a1a1b3b351151aff8b48be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2ca356e4f635c16849392655d3b9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd">DMA_CCR_MINC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f07a706a1a1b3b351151aff8b48be2">DMA_CCR_MINC_Pos</a>)</td></tr>
<tr class="separator:gabb2ca356e4f635c16849392655d3b9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa189138f534283d876f654ec9474987e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd">DMA_CCR_MINC_Msk</a></td></tr>
<tr class="separator:gaa189138f534283d876f654ec9474987e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73550e263e014a80ba68b9d44d335a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga73550e263e014a80ba68b9d44d335a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae59fa854e52290fc47acef7ddd6f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d">DMA_CCR_PSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td></tr>
<tr class="separator:gadae59fa854e52290fc47acef7ddd6f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8d824b9bff520523fccfbe57b07516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d">DMA_CCR_PSIZE_Msk</a></td></tr>
<tr class="separator:ga1a8d824b9bff520523fccfbe57b07516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3726c7d0fd3b00e33637f163c79128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128">DMA_CCR_PSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td></tr>
<tr class="separator:ga4b3726c7d0fd3b00e33637f163c79128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d">DMA_CCR_PSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td></tr>
<tr class="separator:ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0ff14a5994586ebdeba33fde4a2c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafd0ff14a5994586ebdeba33fde4a2c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c808385ecd238b095a02d85298c9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6">DMA_CCR_MSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td></tr>
<tr class="separator:gaa3c808385ecd238b095a02d85298c9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6">DMA_CCR_MSIZE_Msk</a></td></tr>
<tr class="separator:ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad">DMA_CCR_MSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td></tr>
<tr class="separator:ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b9958fbde96f69160ca7edf92d4c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27">DMA_CCR_MSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td></tr>
<tr class="separator:ga60b9958fbde96f69160ca7edf92d4c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f49ebf3f4035ea2357b791da026846b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga6f49ebf3f4035ea2357b791da026846b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ab0dfa59b749016e1c6a40e0c8d831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831">DMA_CCR_PL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td></tr>
<tr class="separator:ga58ab0dfa59b749016e1c6a40e0c8d831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97726688157629243aa59bb60e33c284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831">DMA_CCR_PL_Msk</a></td></tr>
<tr class="separator:ga97726688157629243aa59bb60e33c284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa935d7f115297c5e9e10a62efd065247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247">DMA_CCR_PL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td></tr>
<tr class="separator:gaa935d7f115297c5e9e10a62efd065247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82819927445c9617409bb08e09dc4cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8">DMA_CCR_PL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td></tr>
<tr class="separator:ga82819927445c9617409bb08e09dc4cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d87d39e76e413ecfd4135d1d069aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5d87d39e76e413ecfd4135d1d069aa2">DMA_CCR_MEM2MEM_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae5d87d39e76e413ecfd4135d1d069aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97140fa074f33a93bcbd77519b5eb383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383">DMA_CCR_MEM2MEM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5d87d39e76e413ecfd4135d1d069aa2">DMA_CCR_MEM2MEM_Pos</a>)</td></tr>
<tr class="separator:ga97140fa074f33a93bcbd77519b5eb383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c87a41026384e25fe2312d03af76215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383">DMA_CCR_MEM2MEM_Msk</a></td></tr>
<tr class="separator:ga5c87a41026384e25fe2312d03af76215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96337334b23e814de339a9697b8cfe52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96337334b23e814de339a9697b8cfe52">DMA_CNDTR_NDT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga96337334b23e814de339a9697b8cfe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fb27883d05db94d55f910f05d5c430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430">DMA_CNDTR_NDT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96337334b23e814de339a9697b8cfe52">DMA_CNDTR_NDT_Pos</a>)</td></tr>
<tr class="separator:ga40fb27883d05db94d55f910f05d5c430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42c0abbace3b816e7669e27b3676d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430">DMA_CNDTR_NDT_Msk</a></td></tr>
<tr class="separator:gad42c0abbace3b816e7669e27b3676d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbe38bfd0952b6490a0517143030eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedbe38bfd0952b6490a0517143030eb0">DMA_CPAR_PA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaedbe38bfd0952b6490a0517143030eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27c56cf129fefefab11773b3f40100a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a">DMA_CPAR_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaedbe38bfd0952b6490a0517143030eb0">DMA_CPAR_PA_Pos</a>)</td></tr>
<tr class="separator:gac27c56cf129fefefab11773b3f40100a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1">DMA_CPAR_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a">DMA_CPAR_PA_Msk</a></td></tr>
<tr class="separator:gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8680eed5bbb2c59ececcacbdb9cdd5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8680eed5bbb2c59ececcacbdb9cdd5b">DMA_CMAR_MA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf8680eed5bbb2c59ececcacbdb9cdd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586545e18a7bb57d01798ae3376cf6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af">DMA_CMAR_MA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8680eed5bbb2c59ececcacbdb9cdd5b">DMA_CMAR_MA_Pos</a>)</td></tr>
<tr class="separator:ga586545e18a7bb57d01798ae3376cf6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd9100e19b17a0641359cd158ea0cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7">DMA_CMAR_MA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af">DMA_CMAR_MA_Msk</a></td></tr>
<tr class="separator:gaacd9100e19b17a0641359cd158ea0cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704c75ec3547eae7c8fd167fa5532157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga704c75ec3547eae7c8fd167fa5532157">DMA_CSELR_C1S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga704c75ec3547eae7c8fd167fa5532157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd53db80746c6060aba454e4db7af03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedd53db80746c6060aba454e4db7af03">DMA_CSELR_C1S_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga704c75ec3547eae7c8fd167fa5532157">DMA_CSELR_C1S_Pos</a>)</td></tr>
<tr class="separator:gaedd53db80746c6060aba454e4db7af03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14cb7e311c0b6368694302d65dc8b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae14cb7e311c0b6368694302d65dc8b2c">DMA_CSELR_C1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedd53db80746c6060aba454e4db7af03">DMA_CSELR_C1S_Msk</a></td></tr>
<tr class="separator:gae14cb7e311c0b6368694302d65dc8b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae65397c79b27b69bb93a98835b3ee3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae65397c79b27b69bb93a98835b3ee3ca">DMA_CSELR_C2S_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae65397c79b27b69bb93a98835b3ee3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3952266eb2f32d31d5ccc9aba2ced1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3952266eb2f32d31d5ccc9aba2ced1c5">DMA_CSELR_C2S_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae65397c79b27b69bb93a98835b3ee3ca">DMA_CSELR_C2S_Pos</a>)</td></tr>
<tr class="separator:ga3952266eb2f32d31d5ccc9aba2ced1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9360427bc45cbe8b5d821b0b08344e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9360427bc45cbe8b5d821b0b08344e32">DMA_CSELR_C2S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3952266eb2f32d31d5ccc9aba2ced1c5">DMA_CSELR_C2S_Msk</a></td></tr>
<tr class="separator:ga9360427bc45cbe8b5d821b0b08344e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab9f538b42dc07b970c2f065262298e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab9f538b42dc07b970c2f065262298e">DMA_CSELR_C3S_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gacab9f538b42dc07b970c2f065262298e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace242dfd00b84c920fb33172ecb01dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace242dfd00b84c920fb33172ecb01dfb">DMA_CSELR_C3S_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacab9f538b42dc07b970c2f065262298e">DMA_CSELR_C3S_Pos</a>)</td></tr>
<tr class="separator:gace242dfd00b84c920fb33172ecb01dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c2fdf6c3f7cb1a4e73f4b832263806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c2fdf6c3f7cb1a4e73f4b832263806">DMA_CSELR_C3S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace242dfd00b84c920fb33172ecb01dfb">DMA_CSELR_C3S_Msk</a></td></tr>
<tr class="separator:ga55c2fdf6c3f7cb1a4e73f4b832263806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1238e3621e64e5062c44e977d43eef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1238e3621e64e5062c44e977d43eef7">DMA_CSELR_C4S_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae1238e3621e64e5062c44e977d43eef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7309d87144e86335daf2c3dc7e296c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7309d87144e86335daf2c3dc7e296c7">DMA_CSELR_C4S_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1238e3621e64e5062c44e977d43eef7">DMA_CSELR_C4S_Pos</a>)</td></tr>
<tr class="separator:gaf7309d87144e86335daf2c3dc7e296c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1de39e3828fd46a91674b5eaa3c93a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1de39e3828fd46a91674b5eaa3c93a68">DMA_CSELR_C4S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7309d87144e86335daf2c3dc7e296c7">DMA_CSELR_C4S_Msk</a></td></tr>
<tr class="separator:ga1de39e3828fd46a91674b5eaa3c93a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a89860d50105452ef4113a86512f77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a89860d50105452ef4113a86512f77e">DMA_CSELR_C5S_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga7a89860d50105452ef4113a86512f77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c492256daf1208d514d346af38e7599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c492256daf1208d514d346af38e7599">DMA_CSELR_C5S_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a89860d50105452ef4113a86512f77e">DMA_CSELR_C5S_Pos</a>)</td></tr>
<tr class="separator:ga8c492256daf1208d514d346af38e7599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72157f1b7ffd73b62c931ee18b18ee63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72157f1b7ffd73b62c931ee18b18ee63">DMA_CSELR_C5S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c492256daf1208d514d346af38e7599">DMA_CSELR_C5S_Msk</a></td></tr>
<tr class="separator:ga72157f1b7ffd73b62c931ee18b18ee63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2982eea2ee976e24d1067d7e54eccb25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2982eea2ee976e24d1067d7e54eccb25">DMA_CSELR_C6S_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga2982eea2ee976e24d1067d7e54eccb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06db7a3a6447c5c68092c4d85d05e190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06db7a3a6447c5c68092c4d85d05e190">DMA_CSELR_C6S_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2982eea2ee976e24d1067d7e54eccb25">DMA_CSELR_C6S_Pos</a>)</td></tr>
<tr class="separator:ga06db7a3a6447c5c68092c4d85d05e190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8ba99f8996370b4fe2e410a3d512a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b8ba99f8996370b4fe2e410a3d512a3">DMA_CSELR_C6S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06db7a3a6447c5c68092c4d85d05e190">DMA_CSELR_C6S_Msk</a></td></tr>
<tr class="separator:ga0b8ba99f8996370b4fe2e410a3d512a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95b4056d6bfd26d32e411c9e0d7602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc95b4056d6bfd26d32e411c9e0d7602">DMA_CSELR_C7S_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gabc95b4056d6bfd26d32e411c9e0d7602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917910bf2ce4a15696b5eb38bb45ab11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga917910bf2ce4a15696b5eb38bb45ab11">DMA_CSELR_C7S_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc95b4056d6bfd26d32e411c9e0d7602">DMA_CSELR_C7S_Pos</a>)</td></tr>
<tr class="separator:ga917910bf2ce4a15696b5eb38bb45ab11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1fa46ea50b120c90999cb32e59d6d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1fa46ea50b120c90999cb32e59d6d9a">DMA_CSELR_C7S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga917910bf2ce4a15696b5eb38bb45ab11">DMA_CSELR_C7S_Msk</a></td></tr>
<tr class="separator:gad1fa46ea50b120c90999cb32e59d6d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a46e5da9771cc8c5bdd8d9626be10b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a46e5da9771cc8c5bdd8d9626be10b7">EXTI_IMR_IM0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a46e5da9771cc8c5bdd8d9626be10b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac44858e732b609040f034afd627b9b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac44858e732b609040f034afd627b9b75">EXTI_IMR_IM0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a46e5da9771cc8c5bdd8d9626be10b7">EXTI_IMR_IM0_Pos</a>)</td></tr>
<tr class="separator:gac44858e732b609040f034afd627b9b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae43e6abdba2e7d7b7eaa07b268f288b3">EXTI_IMR_IM0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac44858e732b609040f034afd627b9b75">EXTI_IMR_IM0_Msk</a></td></tr>
<tr class="separator:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16463a37ec003f09797b55feb9bdb1ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16463a37ec003f09797b55feb9bdb1ee">EXTI_IMR_IM1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga16463a37ec003f09797b55feb9bdb1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fd6f132d5837a8303ae46804f42701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fd6f132d5837a8303ae46804f42701">EXTI_IMR_IM1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16463a37ec003f09797b55feb9bdb1ee">EXTI_IMR_IM1_Pos</a>)</td></tr>
<tr class="separator:ga92fd6f132d5837a8303ae46804f42701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1498c6a9cb8eb9842b83a2e91b3c290d">EXTI_IMR_IM1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92fd6f132d5837a8303ae46804f42701">EXTI_IMR_IM1_Msk</a></td></tr>
<tr class="separator:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c1f83cfc5c36beeeb876ffc53e54f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c1f83cfc5c36beeeb876ffc53e54f52">EXTI_IMR_IM2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7c1f83cfc5c36beeeb876ffc53e54f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5602551f09e979efb24df0aa35df13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5602551f09e979efb24df0aa35df13">EXTI_IMR_IM2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c1f83cfc5c36beeeb876ffc53e54f52">EXTI_IMR_IM2_Pos</a>)</td></tr>
<tr class="separator:gaac5602551f09e979efb24df0aa35df13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10013221a5de01374bb63623ca68d5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10013221a5de01374bb63623ca68d5a5">EXTI_IMR_IM2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac5602551f09e979efb24df0aa35df13">EXTI_IMR_IM2_Msk</a></td></tr>
<tr class="separator:ga10013221a5de01374bb63623ca68d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0825ce942bfa443b1e6b4f861b44dc6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0825ce942bfa443b1e6b4f861b44dc6f">EXTI_IMR_IM3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga0825ce942bfa443b1e6b4f861b44dc6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5817fb6003f528ed52373721ea71ad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5817fb6003f528ed52373721ea71ad9d">EXTI_IMR_IM3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0825ce942bfa443b1e6b4f861b44dc6f">EXTI_IMR_IM3_Pos</a>)</td></tr>
<tr class="separator:ga5817fb6003f528ed52373721ea71ad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7e8e899926ae962ae34dc9d143fd09">EXTI_IMR_IM3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5817fb6003f528ed52373721ea71ad9d">EXTI_IMR_IM3_Msk</a></td></tr>
<tr class="separator:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbee2d3af39111d3070ec8f5e28b119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebbee2d3af39111d3070ec8f5e28b119">EXTI_IMR_IM4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaebbee2d3af39111d3070ec8f5e28b119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe472825cea741bfb18398b7c2418ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe472825cea741bfb18398b7c2418ef8">EXTI_IMR_IM4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaebbee2d3af39111d3070ec8f5e28b119">EXTI_IMR_IM4_Pos</a>)</td></tr>
<tr class="separator:gafe472825cea741bfb18398b7c2418ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad3c244ed0a107b5c4f96470a914348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad3c244ed0a107b5c4f96470a914348">EXTI_IMR_IM4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe472825cea741bfb18398b7c2418ef8">EXTI_IMR_IM4_Msk</a></td></tr>
<tr class="separator:gadad3c244ed0a107b5c4f96470a914348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad39fbd6c610ce7bb21ffdcc4cd06b04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad39fbd6c610ce7bb21ffdcc4cd06b04e">EXTI_IMR_IM5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad39fbd6c610ce7bb21ffdcc4cd06b04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4a214438c764e754fbd43a76cc0fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d4a214438c764e754fbd43a76cc0fab">EXTI_IMR_IM5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad39fbd6c610ce7bb21ffdcc4cd06b04e">EXTI_IMR_IM5_Pos</a>)</td></tr>
<tr class="separator:ga2d4a214438c764e754fbd43a76cc0fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91070bca3731cbe48e7bc97de97631a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91070bca3731cbe48e7bc97de97631a5">EXTI_IMR_IM5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d4a214438c764e754fbd43a76cc0fab">EXTI_IMR_IM5_Msk</a></td></tr>
<tr class="separator:ga91070bca3731cbe48e7bc97de97631a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c82a7f0857b5e5a37e87949af084bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c82a7f0857b5e5a37e87949af084bc1">EXTI_IMR_IM6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga4c82a7f0857b5e5a37e87949af084bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539fbfe9cb40d41cb4b720d3800c46d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga539fbfe9cb40d41cb4b720d3800c46d4">EXTI_IMR_IM6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c82a7f0857b5e5a37e87949af084bc1">EXTI_IMR_IM6_Pos</a>)</td></tr>
<tr class="separator:ga539fbfe9cb40d41cb4b720d3800c46d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab55682980062f57cdb981aa649fbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ab55682980062f57cdb981aa649fbf3">EXTI_IMR_IM6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga539fbfe9cb40d41cb4b720d3800c46d4">EXTI_IMR_IM6_Msk</a></td></tr>
<tr class="separator:ga2ab55682980062f57cdb981aa649fbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0863aae8a17bb5222e17d58d9072f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0863aae8a17bb5222e17d58d9072f5">EXTI_IMR_IM7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga1f0863aae8a17bb5222e17d58d9072f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a83e3e5190641bf260d327902be488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33a83e3e5190641bf260d327902be488">EXTI_IMR_IM7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0863aae8a17bb5222e17d58d9072f5">EXTI_IMR_IM7_Pos</a>)</td></tr>
<tr class="separator:ga33a83e3e5190641bf260d327902be488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd6ee214b24d450efe0c52d0b1dae0f4">EXTI_IMR_IM7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33a83e3e5190641bf260d327902be488">EXTI_IMR_IM7_Msk</a></td></tr>
<tr class="separator:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8541588af012016252cb85de4cb2d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8541588af012016252cb85de4cb2d26">EXTI_IMR_IM8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa8541588af012016252cb85de4cb2d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6aa25dc41517cc29ebf6aa22fe24ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c6aa25dc41517cc29ebf6aa22fe24ea">EXTI_IMR_IM8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8541588af012016252cb85de4cb2d26">EXTI_IMR_IM8_Pos</a>)</td></tr>
<tr class="separator:ga6c6aa25dc41517cc29ebf6aa22fe24ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc41defd6bd026adde49d44ad1e8a5c4">EXTI_IMR_IM8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c6aa25dc41517cc29ebf6aa22fe24ea">EXTI_IMR_IM8_Msk</a></td></tr>
<tr class="separator:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016fbd8711f50cb7a0122584de15fb55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga016fbd8711f50cb7a0122584de15fb55">EXTI_IMR_IM9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga016fbd8711f50cb7a0122584de15fb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf499149b99a60d4159e9788f288bfa2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf499149b99a60d4159e9788f288bfa2d">EXTI_IMR_IM9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga016fbd8711f50cb7a0122584de15fb55">EXTI_IMR_IM9_Pos</a>)</td></tr>
<tr class="separator:gaf499149b99a60d4159e9788f288bfa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a43b1d5d7f5dabbc44b03bdab7a6c3e">EXTI_IMR_IM9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf499149b99a60d4159e9788f288bfa2d">EXTI_IMR_IM9_Msk</a></td></tr>
<tr class="separator:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38490b5dc42cb16dea2b5a832d3159e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38490b5dc42cb16dea2b5a832d3159e7">EXTI_IMR_IM10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga38490b5dc42cb16dea2b5a832d3159e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad130fe44e1a380810374c3baecac8dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad130fe44e1a380810374c3baecac8dd7">EXTI_IMR_IM10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga38490b5dc42cb16dea2b5a832d3159e7">EXTI_IMR_IM10_Pos</a>)</td></tr>
<tr class="separator:gad130fe44e1a380810374c3baecac8dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e31c6dd167542dc8660c7dd6f31e0e9">EXTI_IMR_IM10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad130fe44e1a380810374c3baecac8dd7">EXTI_IMR_IM10_Msk</a></td></tr>
<tr class="separator:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ea04d4b433d92f3a1218f8d0ff49d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56ea04d4b433d92f3a1218f8d0ff49d1">EXTI_IMR_IM11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga56ea04d4b433d92f3a1218f8d0ff49d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe34c6c5333466ce99f10997f23c5009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe34c6c5333466ce99f10997f23c5009">EXTI_IMR_IM11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56ea04d4b433d92f3a1218f8d0ff49d1">EXTI_IMR_IM11_Pos</a>)</td></tr>
<tr class="separator:gafe34c6c5333466ce99f10997f23c5009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5441a9f074c104d67a7629467724f3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5441a9f074c104d67a7629467724f3a0">EXTI_IMR_IM11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe34c6c5333466ce99f10997f23c5009">EXTI_IMR_IM11_Msk</a></td></tr>
<tr class="separator:ga5441a9f074c104d67a7629467724f3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5bde1f44cab1b9ca138dbb502c7a28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5bde1f44cab1b9ca138dbb502c7a28d">EXTI_IMR_IM12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gab5bde1f44cab1b9ca138dbb502c7a28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb02ba1d8eb1e43231c6f7703fd9e2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb02ba1d8eb1e43231c6f7703fd9e2cf">EXTI_IMR_IM12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5bde1f44cab1b9ca138dbb502c7a28d">EXTI_IMR_IM12_Pos</a>)</td></tr>
<tr class="separator:gaeb02ba1d8eb1e43231c6f7703fd9e2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab736b78d54e4ae9b5f1ee0bebbda1e4d">EXTI_IMR_IM12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb02ba1d8eb1e43231c6f7703fd9e2cf">EXTI_IMR_IM12_Msk</a></td></tr>
<tr class="separator:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e5e0d670eaa764712fcc077004b37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e5e0d670eaa764712fcc077004b37a">EXTI_IMR_IM13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga11e5e0d670eaa764712fcc077004b37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade858a28ad55b4f2d41c630566b86512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade858a28ad55b4f2d41c630566b86512">EXTI_IMR_IM13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e5e0d670eaa764712fcc077004b37a">EXTI_IMR_IM13_Pos</a>)</td></tr>
<tr class="separator:gade858a28ad55b4f2d41c630566b86512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b835eee91599273c334d6bed80bdaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b835eee91599273c334d6bed80bdaca">EXTI_IMR_IM13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade858a28ad55b4f2d41c630566b86512">EXTI_IMR_IM13_Msk</a></td></tr>
<tr class="separator:ga1b835eee91599273c334d6bed80bdaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b769db4fa40804759a9e0d69003f8da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b769db4fa40804759a9e0d69003f8da">EXTI_IMR_IM14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga3b769db4fa40804759a9e0d69003f8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7743373c70c45ac197c649f08a2a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee7743373c70c45ac197c649f08a2a5b">EXTI_IMR_IM14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3b769db4fa40804759a9e0d69003f8da">EXTI_IMR_IM14_Pos</a>)</td></tr>
<tr class="separator:gaee7743373c70c45ac197c649f08a2a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga933e1e28d08958b9800cbfbea953b9e6">EXTI_IMR_IM14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee7743373c70c45ac197c649f08a2a5b">EXTI_IMR_IM14_Msk</a></td></tr>
<tr class="separator:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017c2e0fb2114d74421e8ee8af659c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017c2e0fb2114d74421e8ee8af659c22">EXTI_IMR_IM15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga017c2e0fb2114d74421e8ee8af659c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ecb2ac683f9f0301931182f525890f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9ecb2ac683f9f0301931182f525890f">EXTI_IMR_IM15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga017c2e0fb2114d74421e8ee8af659c22">EXTI_IMR_IM15_Pos</a>)</td></tr>
<tr class="separator:gab9ecb2ac683f9f0301931182f525890f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16ac63565a42896a10eb5b56d45df7f1">EXTI_IMR_IM15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9ecb2ac683f9f0301931182f525890f">EXTI_IMR_IM15_Msk</a></td></tr>
<tr class="separator:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac50dbd89dc2413d47a3caf9587d61620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac50dbd89dc2413d47a3caf9587d61620">EXTI_IMR_IM16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gac50dbd89dc2413d47a3caf9587d61620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58cea469190cb25dbe342ebcb6e9ecf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58cea469190cb25dbe342ebcb6e9ecf0">EXTI_IMR_IM16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac50dbd89dc2413d47a3caf9587d61620">EXTI_IMR_IM16_Pos</a>)</td></tr>
<tr class="separator:ga58cea469190cb25dbe342ebcb6e9ecf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e28d73aacdcc55491fe44c2e840398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e28d73aacdcc55491fe44c2e840398">EXTI_IMR_IM16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58cea469190cb25dbe342ebcb6e9ecf0">EXTI_IMR_IM16_Msk</a></td></tr>
<tr class="separator:ga33e28d73aacdcc55491fe44c2e840398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d256000a864f0b9ce0c6f3114e91a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d256000a864f0b9ce0c6f3114e91a61">EXTI_IMR_IM17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga2d256000a864f0b9ce0c6f3114e91a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6171514d0d180b9d4580ffbe8c289726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6171514d0d180b9d4580ffbe8c289726">EXTI_IMR_IM17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d256000a864f0b9ce0c6f3114e91a61">EXTI_IMR_IM17_Pos</a>)</td></tr>
<tr class="separator:ga6171514d0d180b9d4580ffbe8c289726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db46755679e595721057e90574b1434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0db46755679e595721057e90574b1434">EXTI_IMR_IM17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6171514d0d180b9d4580ffbe8c289726">EXTI_IMR_IM17_Msk</a></td></tr>
<tr class="separator:ga0db46755679e595721057e90574b1434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c58b39109a4b5a843199803a1e2f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72c58b39109a4b5a843199803a1e2f96">EXTI_IMR_IM18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga72c58b39109a4b5a843199803a1e2f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251768daa8b1cd692a3ad76b113e029f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga251768daa8b1cd692a3ad76b113e029f">EXTI_IMR_IM18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga72c58b39109a4b5a843199803a1e2f96">EXTI_IMR_IM18_Pos</a>)</td></tr>
<tr class="separator:ga251768daa8b1cd692a3ad76b113e029f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f0a2063e564c44ba51733e0fcf25745">EXTI_IMR_IM18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga251768daa8b1cd692a3ad76b113e029f">EXTI_IMR_IM18_Msk</a></td></tr>
<tr class="separator:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382af14b50877051a5b7a70d173c497a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga382af14b50877051a5b7a70d173c497a">EXTI_IMR_IM19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga382af14b50877051a5b7a70d173c497a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac636a6b02cc7800e9b44a9e1e615ca70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac636a6b02cc7800e9b44a9e1e615ca70">EXTI_IMR_IM19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga382af14b50877051a5b7a70d173c497a">EXTI_IMR_IM19_Pos</a>)</td></tr>
<tr class="separator:gac636a6b02cc7800e9b44a9e1e615ca70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc8bc70fd30f54311218abe6c52c21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc8bc70fd30f54311218abe6c52c21c">EXTI_IMR_IM19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac636a6b02cc7800e9b44a9e1e615ca70">EXTI_IMR_IM19_Msk</a></td></tr>
<tr class="separator:ga8cc8bc70fd30f54311218abe6c52c21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga658a062c3075f221fefc420b9bd4975b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga658a062c3075f221fefc420b9bd4975b">EXTI_IMR_IM20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga658a062c3075f221fefc420b9bd4975b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90973bc8d3fd74196eac14a5c42888fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90973bc8d3fd74196eac14a5c42888fb">EXTI_IMR_IM20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga658a062c3075f221fefc420b9bd4975b">EXTI_IMR_IM20_Pos</a>)</td></tr>
<tr class="separator:ga90973bc8d3fd74196eac14a5c42888fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec4f917392fcd3b64bfae4d17fe1808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ec4f917392fcd3b64bfae4d17fe1808">EXTI_IMR_IM20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90973bc8d3fd74196eac14a5c42888fb">EXTI_IMR_IM20_Msk</a></td></tr>
<tr class="separator:ga8ec4f917392fcd3b64bfae4d17fe1808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1f69fa968750101f8324db627d64ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b1f69fa968750101f8324db627d64ad">EXTI_IMR_IM21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga1b1f69fa968750101f8324db627d64ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7b79fc150d7f1e8a65dc6fb4b6814d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb7b79fc150d7f1e8a65dc6fb4b6814d">EXTI_IMR_IM21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b1f69fa968750101f8324db627d64ad">EXTI_IMR_IM21_Pos</a>)</td></tr>
<tr class="separator:gafb7b79fc150d7f1e8a65dc6fb4b6814d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9539fd6427a262f7cdbd42cd68a10eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9539fd6427a262f7cdbd42cd68a10eca">EXTI_IMR_IM21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb7b79fc150d7f1e8a65dc6fb4b6814d">EXTI_IMR_IM21_Msk</a></td></tr>
<tr class="separator:ga9539fd6427a262f7cdbd42cd68a10eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68cf4812d70bd80d53076c21eb4c2252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68cf4812d70bd80d53076c21eb4c2252">EXTI_IMR_IM22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga68cf4812d70bd80d53076c21eb4c2252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eabed13bb795b0bccd3a239d86d0189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eabed13bb795b0bccd3a239d86d0189">EXTI_IMR_IM22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68cf4812d70bd80d53076c21eb4c2252">EXTI_IMR_IM22_Pos</a>)</td></tr>
<tr class="separator:ga8eabed13bb795b0bccd3a239d86d0189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05cb948001efcf6d1cf4968160f3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab05cb948001efcf6d1cf4968160f3aa5">EXTI_IMR_IM22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8eabed13bb795b0bccd3a239d86d0189">EXTI_IMR_IM22_Msk</a></td></tr>
<tr class="separator:gab05cb948001efcf6d1cf4968160f3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad495c6c088412e7e5e66c6780ca1a0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad495c6c088412e7e5e66c6780ca1a0be">EXTI_IMR_IM23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gad495c6c088412e7e5e66c6780ca1a0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d68b7b290d206282f696ea5ed92af95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d68b7b290d206282f696ea5ed92af95">EXTI_IMR_IM23_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad495c6c088412e7e5e66c6780ca1a0be">EXTI_IMR_IM23_Pos</a>)</td></tr>
<tr class="separator:ga6d68b7b290d206282f696ea5ed92af95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf008e923f14d37d5fefc433384184e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf008e923f14d37d5fefc433384184e12">EXTI_IMR_IM23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d68b7b290d206282f696ea5ed92af95">EXTI_IMR_IM23_Msk</a></td></tr>
<tr class="separator:gaf008e923f14d37d5fefc433384184e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f751609c44f5842876bb983415a1a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f751609c44f5842876bb983415a1a28">EXTI_IMR_IM24_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6f751609c44f5842876bb983415a1a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3f64170ae407f9d69915619ba83e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f64170ae407f9d69915619ba83e6f">EXTI_IMR_IM24_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f751609c44f5842876bb983415a1a28">EXTI_IMR_IM24_Pos</a>)</td></tr>
<tr class="separator:ga0b3f64170ae407f9d69915619ba83e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb97eaf259ac17b52a8543a03c13299d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb97eaf259ac17b52a8543a03c13299d">EXTI_IMR_IM24</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f64170ae407f9d69915619ba83e6f">EXTI_IMR_IM24_Msk</a></td></tr>
<tr class="separator:gacb97eaf259ac17b52a8543a03c13299d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ae8e6be301590f6d3d113c47c47019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ae8e6be301590f6d3d113c47c47019">EXTI_IMR_IM25_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga14ae8e6be301590f6d3d113c47c47019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb2195d2d62eb7e647ba9cb191761dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb2195d2d62eb7e647ba9cb191761dd">EXTI_IMR_IM25_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga14ae8e6be301590f6d3d113c47c47019">EXTI_IMR_IM25_Pos</a>)</td></tr>
<tr class="separator:ga3cb2195d2d62eb7e647ba9cb191761dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ba549f00cb724c50e9aa9864080cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5ba549f00cb724c50e9aa9864080cf4">EXTI_IMR_IM25</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb2195d2d62eb7e647ba9cb191761dd">EXTI_IMR_IM25_Msk</a></td></tr>
<tr class="separator:gae5ba549f00cb724c50e9aa9864080cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8626f3e6d0cac4a330b81d657ca418bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8626f3e6d0cac4a330b81d657ca418bf">EXTI_IMR_IM26_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga8626f3e6d0cac4a330b81d657ca418bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f453756c486ca01b4db5787604e1fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f453756c486ca01b4db5787604e1fc0">EXTI_IMR_IM26_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8626f3e6d0cac4a330b81d657ca418bf">EXTI_IMR_IM26_Pos</a>)</td></tr>
<tr class="separator:ga1f453756c486ca01b4db5787604e1fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc7b10722c23e7e4283404d849a8bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc7b10722c23e7e4283404d849a8bb4">EXTI_IMR_IM26</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f453756c486ca01b4db5787604e1fc0">EXTI_IMR_IM26_Msk</a></td></tr>
<tr class="separator:ga6bc7b10722c23e7e4283404d849a8bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab11461ce8480a602f2eb16d7a61710b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab11461ce8480a602f2eb16d7a61710b6">EXTI_IMR_IM28_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab11461ce8480a602f2eb16d7a61710b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ceef0aaf5297ff0de6a7e1be662884d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ceef0aaf5297ff0de6a7e1be662884d">EXTI_IMR_IM28_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab11461ce8480a602f2eb16d7a61710b6">EXTI_IMR_IM28_Pos</a>)</td></tr>
<tr class="separator:ga2ceef0aaf5297ff0de6a7e1be662884d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0dc27c5554f6c5edd7c6d738dab0d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0dc27c5554f6c5edd7c6d738dab0d49">EXTI_IMR_IM28</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ceef0aaf5297ff0de6a7e1be662884d">EXTI_IMR_IM28_Msk</a></td></tr>
<tr class="separator:gaa0dc27c5554f6c5edd7c6d738dab0d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308ed304f8d04a572aaea7f4cd70e91e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga308ed304f8d04a572aaea7f4cd70e91e">EXTI_IMR_IM29_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga308ed304f8d04a572aaea7f4cd70e91e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f13ba69a8440f57404cc8437f1985ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f13ba69a8440f57404cc8437f1985ea">EXTI_IMR_IM29_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga308ed304f8d04a572aaea7f4cd70e91e">EXTI_IMR_IM29_Pos</a>)</td></tr>
<tr class="separator:ga4f13ba69a8440f57404cc8437f1985ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bed911df6b73b03f766abd3ccffaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4bed911df6b73b03f766abd3ccffaae">EXTI_IMR_IM29</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f13ba69a8440f57404cc8437f1985ea">EXTI_IMR_IM29_Msk</a></td></tr>
<tr class="separator:gad4bed911df6b73b03f766abd3ccffaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe01103a449e5f81a25c733a3c1a03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fe01103a449e5f81a25c733a3c1a03c">EXTI_IMR_IM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1fe01103a449e5f81a25c733a3c1a03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06eeb49b799d40a72140618195e6a55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d">EXTI_IMR_IM_Msk</a>&#160;&#160;&#160;(0x37FFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fe01103a449e5f81a25c733a3c1a03c">EXTI_IMR_IM_Pos</a>)</td></tr>
<tr class="separator:ga06eeb49b799d40a72140618195e6a55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f23236f2d0bb9ed886556064714c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50">EXTI_IMR_IM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d">EXTI_IMR_IM_Msk</a></td></tr>
<tr class="separator:gae4f23236f2d0bb9ed886556064714c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b85436a006b616ec848e54d8aae914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b85436a006b616ec848e54d8aae914">EXTI_EMR_EM0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf4b85436a006b616ec848e54d8aae914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1fb434d9c1ae70a7d25855d1b3a2cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1fb434d9c1ae70a7d25855d1b3a2cc">EXTI_EMR_EM0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b85436a006b616ec848e54d8aae914">EXTI_EMR_EM0_Pos</a>)</td></tr>
<tr class="separator:ga3f1fb434d9c1ae70a7d25855d1b3a2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf972d7547ed83843150667c301a9d348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf972d7547ed83843150667c301a9d348">EXTI_EMR_EM0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1fb434d9c1ae70a7d25855d1b3a2cc">EXTI_EMR_EM0_Msk</a></td></tr>
<tr class="separator:gaf972d7547ed83843150667c301a9d348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8c16f06df16f8c07e0376151099b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc8c16f06df16f8c07e0376151099b2e">EXTI_EMR_EM1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadc8c16f06df16f8c07e0376151099b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12df812ebe1ac5b57e55043b80658702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12df812ebe1ac5b57e55043b80658702">EXTI_EMR_EM1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc8c16f06df16f8c07e0376151099b2e">EXTI_EMR_EM1_Pos</a>)</td></tr>
<tr class="separator:ga12df812ebe1ac5b57e55043b80658702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07843e6ff5b4ddd02bcf6c66a08cac93">EXTI_EMR_EM1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12df812ebe1ac5b57e55043b80658702">EXTI_EMR_EM1_Msk</a></td></tr>
<tr class="separator:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5e9d5ed10dcfab028540c1bd0155b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe5e9d5ed10dcfab028540c1bd0155b5">EXTI_EMR_EM2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gabe5e9d5ed10dcfab028540c1bd0155b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3afb376ee0ec13faeaa07ea7a734ff2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3afb376ee0ec13faeaa07ea7a734ff2f">EXTI_EMR_EM2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabe5e9d5ed10dcfab028540c1bd0155b5">EXTI_EMR_EM2_Pos</a>)</td></tr>
<tr class="separator:ga3afb376ee0ec13faeaa07ea7a734ff2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c31569533b3b6d76f99da69b4d168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c31569533b3b6d76f99da69b4d168">EXTI_EMR_EM2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3afb376ee0ec13faeaa07ea7a734ff2f">EXTI_EMR_EM2_Msk</a></td></tr>
<tr class="separator:ga703c31569533b3b6d76f99da69b4d168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeaa1dc521b215483fc0e4600009aa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeaa1dc521b215483fc0e4600009aa02">EXTI_EMR_EM3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gafeaa1dc521b215483fc0e4600009aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa361b26f255ecb271395a08a371d434b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa361b26f255ecb271395a08a371d434b">EXTI_EMR_EM3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeaa1dc521b215483fc0e4600009aa02">EXTI_EMR_EM3_Pos</a>)</td></tr>
<tr class="separator:gaa361b26f255ecb271395a08a371d434b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2bd51b6a0981492a29436ef2b53344">EXTI_EMR_EM3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa361b26f255ecb271395a08a371d434b">EXTI_EMR_EM3_Msk</a></td></tr>
<tr class="separator:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1f29cd63bf3fb1bd2b7c87407c6fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec1f29cd63bf3fb1bd2b7c87407c6fa4">EXTI_EMR_EM4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaec1f29cd63bf3fb1bd2b7c87407c6fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac506edf97ec5915bf1d0e2f93e25fc35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac506edf97ec5915bf1d0e2f93e25fc35">EXTI_EMR_EM4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec1f29cd63bf3fb1bd2b7c87407c6fa4">EXTI_EMR_EM4_Pos</a>)</td></tr>
<tr class="separator:gac506edf97ec5915bf1d0e2f93e25fc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3f176db76b4eb2cc1400f76afc967a">EXTI_EMR_EM4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac506edf97ec5915bf1d0e2f93e25fc35">EXTI_EMR_EM4_Msk</a></td></tr>
<tr class="separator:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0112fc9c7b4a1c7d2ff3eb7354240a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0112fc9c7b4a1c7d2ff3eb7354240a4d">EXTI_EMR_EM5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga0112fc9c7b4a1c7d2ff3eb7354240a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad233bfaffccaf78919239856a40f5a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad233bfaffccaf78919239856a40f5a6e">EXTI_EMR_EM5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0112fc9c7b4a1c7d2ff3eb7354240a4d">EXTI_EMR_EM5_Pos</a>)</td></tr>
<tr class="separator:gad233bfaffccaf78919239856a40f5a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc0210d29dceb5682d01786b6fcf47fe">EXTI_EMR_EM5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad233bfaffccaf78919239856a40f5a6e">EXTI_EMR_EM5_Msk</a></td></tr>
<tr class="separator:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75c2a43e7b9411da830a8297427207e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75c2a43e7b9411da830a8297427207e7">EXTI_EMR_EM6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga75c2a43e7b9411da830a8297427207e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d03d1058bc07dd5d1d6727618ecd9b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d03d1058bc07dd5d1d6727618ecd9b0">EXTI_EMR_EM6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga75c2a43e7b9411da830a8297427207e7">EXTI_EMR_EM6_Pos</a>)</td></tr>
<tr class="separator:ga7d03d1058bc07dd5d1d6727618ecd9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c05702eec349cbbcce9b7bc825e2fd8">EXTI_EMR_EM6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d03d1058bc07dd5d1d6727618ecd9b0">EXTI_EMR_EM6_Msk</a></td></tr>
<tr class="separator:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0e149b97611c81c06d970be0f9b7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b0e149b97611c81c06d970be0f9b7de">EXTI_EMR_EM7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga9b0e149b97611c81c06d970be0f9b7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga450a67cd5b762232af1c6049bf3c5b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga450a67cd5b762232af1c6049bf3c5b50">EXTI_EMR_EM7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b0e149b97611c81c06d970be0f9b7de">EXTI_EMR_EM7_Pos</a>)</td></tr>
<tr class="separator:ga450a67cd5b762232af1c6049bf3c5b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04b9ef7548fb0564beae69739bdea72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04b9ef7548fb0564beae69739bdea72">EXTI_EMR_EM7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga450a67cd5b762232af1c6049bf3c5b50">EXTI_EMR_EM7_Msk</a></td></tr>
<tr class="separator:gaf04b9ef7548fb0564beae69739bdea72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd2760d28941cd85adf33499d6694bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedd2760d28941cd85adf33499d6694bc">EXTI_EMR_EM8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaedd2760d28941cd85adf33499d6694bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24e4961436f5c85e89940438484a6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab24e4961436f5c85e89940438484a6d3">EXTI_EMR_EM8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaedd2760d28941cd85adf33499d6694bc">EXTI_EMR_EM8_Pos</a>)</td></tr>
<tr class="separator:gab24e4961436f5c85e89940438484a6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af57b60f4623e5a65011519dd707991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7af57b60f4623e5a65011519dd707991">EXTI_EMR_EM8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab24e4961436f5c85e89940438484a6d3">EXTI_EMR_EM8_Msk</a></td></tr>
<tr class="separator:ga7af57b60f4623e5a65011519dd707991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17399004e6cb2c1fa38d858b51a96ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17399004e6cb2c1fa38d858b51a96ceb">EXTI_EMR_EM9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga17399004e6cb2c1fa38d858b51a96ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d3cc09ad011dce77a04c11b7cdd3fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d3cc09ad011dce77a04c11b7cdd3fe8">EXTI_EMR_EM9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17399004e6cb2c1fa38d858b51a96ceb">EXTI_EMR_EM9_Pos</a>)</td></tr>
<tr class="separator:ga2d3cc09ad011dce77a04c11b7cdd3fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3757f0da147b7bb49719cb69096b5bc7">EXTI_EMR_EM9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d3cc09ad011dce77a04c11b7cdd3fe8">EXTI_EMR_EM9_Msk</a></td></tr>
<tr class="separator:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe1ce750f11986aa03b84ff4276f898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfe1ce750f11986aa03b84ff4276f898">EXTI_EMR_EM10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gabfe1ce750f11986aa03b84ff4276f898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965293cb642bca48ac9e12e73f6e7f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga965293cb642bca48ac9e12e73f6e7f28">EXTI_EMR_EM10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabfe1ce750f11986aa03b84ff4276f898">EXTI_EMR_EM10_Pos</a>)</td></tr>
<tr class="separator:ga965293cb642bca48ac9e12e73f6e7f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad548185c3c99b69f3eaec50067999112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad548185c3c99b69f3eaec50067999112">EXTI_EMR_EM10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga965293cb642bca48ac9e12e73f6e7f28">EXTI_EMR_EM10_Msk</a></td></tr>
<tr class="separator:gad548185c3c99b69f3eaec50067999112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eebdb1420eb684a56abb3a2f1136bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eebdb1420eb684a56abb3a2f1136bf1">EXTI_EMR_EM11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5eebdb1420eb684a56abb3a2f1136bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228d6d6032cfdc8f246cc6e886377a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga228d6d6032cfdc8f246cc6e886377a27">EXTI_EMR_EM11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eebdb1420eb684a56abb3a2f1136bf1">EXTI_EMR_EM11_Pos</a>)</td></tr>
<tr class="separator:ga228d6d6032cfdc8f246cc6e886377a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d0782c45b8b0951c8bbb5e7037a52b">EXTI_EMR_EM11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga228d6d6032cfdc8f246cc6e886377a27">EXTI_EMR_EM11_Msk</a></td></tr>
<tr class="separator:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d0037b41c68b0e5269ed73f2f177fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3d0037b41c68b0e5269ed73f2f177fc">EXTI_EMR_EM12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac3d0037b41c68b0e5269ed73f2f177fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga147e2bb03bc2c1508403b62c2494749e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga147e2bb03bc2c1508403b62c2494749e">EXTI_EMR_EM12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3d0037b41c68b0e5269ed73f2f177fc">EXTI_EMR_EM12_Pos</a>)</td></tr>
<tr class="separator:ga147e2bb03bc2c1508403b62c2494749e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9eaec30663289e66b9d9b40682910f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef9eaec30663289e66b9d9b40682910f">EXTI_EMR_EM12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga147e2bb03bc2c1508403b62c2494749e">EXTI_EMR_EM12_Msk</a></td></tr>
<tr class="separator:gaef9eaec30663289e66b9d9b40682910f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa23ac5171c11fea6a4093370a59f447e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa23ac5171c11fea6a4093370a59f447e">EXTI_EMR_EM13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaa23ac5171c11fea6a4093370a59f447e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4139d9505cb122cfb08256e8a93c6aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4139d9505cb122cfb08256e8a93c6aaa">EXTI_EMR_EM13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa23ac5171c11fea6a4093370a59f447e">EXTI_EMR_EM13_Pos</a>)</td></tr>
<tr class="separator:ga4139d9505cb122cfb08256e8a93c6aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fc88afc4ba8231f4368527cc983d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2fc88afc4ba8231f4368527cc983d50">EXTI_EMR_EM13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4139d9505cb122cfb08256e8a93c6aaa">EXTI_EMR_EM13_Msk</a></td></tr>
<tr class="separator:gad2fc88afc4ba8231f4368527cc983d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4c694558e156123f87f5cb80ac475c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4c694558e156123f87f5cb80ac475c">EXTI_EMR_EM14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga7d4c694558e156123f87f5cb80ac475c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046e9ccb4f8030b5174cee5c0cee6206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga046e9ccb4f8030b5174cee5c0cee6206">EXTI_EMR_EM14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4c694558e156123f87f5cb80ac475c">EXTI_EMR_EM14_Pos</a>)</td></tr>
<tr class="separator:ga046e9ccb4f8030b5174cee5c0cee6206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf3c10c55ef88bb255f899d0d0939c98">EXTI_EMR_EM14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga046e9ccb4f8030b5174cee5c0cee6206">EXTI_EMR_EM14_Msk</a></td></tr>
<tr class="separator:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f1ce0b879c524f5d6fab9a20eaeeaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f1ce0b879c524f5d6fab9a20eaeeaf">EXTI_EMR_EM15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga54f1ce0b879c524f5d6fab9a20eaeeaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805edc438e007127c88811fbeace6de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga805edc438e007127c88811fbeace6de1">EXTI_EMR_EM15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54f1ce0b879c524f5d6fab9a20eaeeaf">EXTI_EMR_EM15_Pos</a>)</td></tr>
<tr class="separator:ga805edc438e007127c88811fbeace6de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3690bd10db8f6505368f84d1d360d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3690bd10db8f6505368f84d1d360d83">EXTI_EMR_EM15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga805edc438e007127c88811fbeace6de1">EXTI_EMR_EM15_Msk</a></td></tr>
<tr class="separator:gaa3690bd10db8f6505368f84d1d360d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2648c5718c0c134afb7337d22c488190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2648c5718c0c134afb7337d22c488190">EXTI_EMR_EM16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga2648c5718c0c134afb7337d22c488190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58ece816a7b2ce35728cdb7f74edbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf58ece816a7b2ce35728cdb7f74edbe3">EXTI_EMR_EM16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2648c5718c0c134afb7337d22c488190">EXTI_EMR_EM16_Pos</a>)</td></tr>
<tr class="separator:gaf58ece816a7b2ce35728cdb7f74edbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadea424b2e5e1e8733e5f8ba76b16c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadea424b2e5e1e8733e5f8ba76b16c6c">EXTI_EMR_EM16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf58ece816a7b2ce35728cdb7f74edbe3">EXTI_EMR_EM16_Msk</a></td></tr>
<tr class="separator:gaadea424b2e5e1e8733e5f8ba76b16c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7cde77d626a61084f866d8883cad19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7cde77d626a61084f866d8883cad19b">EXTI_EMR_EM17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gae7cde77d626a61084f866d8883cad19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f31ba14d6160659a9b21ea9e8db7518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f31ba14d6160659a9b21ea9e8db7518">EXTI_EMR_EM17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae7cde77d626a61084f866d8883cad19b">EXTI_EMR_EM17_Pos</a>)</td></tr>
<tr class="separator:ga4f31ba14d6160659a9b21ea9e8db7518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f640eaa67ff0f9e3e849fdc65f7f34e">EXTI_EMR_EM17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f31ba14d6160659a9b21ea9e8db7518">EXTI_EMR_EM17_Msk</a></td></tr>
<tr class="separator:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafab50a8232c08134eb763b001754684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafab50a8232c08134eb763b001754684">EXTI_EMR_EM18_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaafab50a8232c08134eb763b001754684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bcf71fbdec6320213ff3fcf3cbe78c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bcf71fbdec6320213ff3fcf3cbe78c3">EXTI_EMR_EM18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaafab50a8232c08134eb763b001754684">EXTI_EMR_EM18_Pos</a>)</td></tr>
<tr class="separator:ga9bcf71fbdec6320213ff3fcf3cbe78c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7162c4422ad98bec692f15dda4e011eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7162c4422ad98bec692f15dda4e011eb">EXTI_EMR_EM18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bcf71fbdec6320213ff3fcf3cbe78c3">EXTI_EMR_EM18_Msk</a></td></tr>
<tr class="separator:ga7162c4422ad98bec692f15dda4e011eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87209f9914ff7b826ac8657f32ead400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87209f9914ff7b826ac8657f32ead400">EXTI_EMR_EM19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga87209f9914ff7b826ac8657f32ead400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6cd612c23dad9b1a6b9df207c69805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e6cd612c23dad9b1a6b9df207c69805">EXTI_EMR_EM19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga87209f9914ff7b826ac8657f32ead400">EXTI_EMR_EM19_Pos</a>)</td></tr>
<tr class="separator:ga9e6cd612c23dad9b1a6b9df207c69805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96076632bf23a1dfb53cfada4008d7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96076632bf23a1dfb53cfada4008d7b3">EXTI_EMR_EM19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e6cd612c23dad9b1a6b9df207c69805">EXTI_EMR_EM19_Msk</a></td></tr>
<tr class="separator:ga96076632bf23a1dfb53cfada4008d7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga611656c6e617de4e47ef89e1b4ae2b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga611656c6e617de4e47ef89e1b4ae2b42">EXTI_EMR_EM20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga611656c6e617de4e47ef89e1b4ae2b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ca64d011a5436352360f1a881b7792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43ca64d011a5436352360f1a881b7792">EXTI_EMR_EM20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga611656c6e617de4e47ef89e1b4ae2b42">EXTI_EMR_EM20_Pos</a>)</td></tr>
<tr class="separator:ga43ca64d011a5436352360f1a881b7792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a88ab99418d93b7277f19736c14c6c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a88ab99418d93b7277f19736c14c6c2">EXTI_EMR_EM20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43ca64d011a5436352360f1a881b7792">EXTI_EMR_EM20_Msk</a></td></tr>
<tr class="separator:ga2a88ab99418d93b7277f19736c14c6c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1286e1c67b9a3ecbd16697a80c26cb47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1286e1c67b9a3ecbd16697a80c26cb47">EXTI_EMR_EM21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga1286e1c67b9a3ecbd16697a80c26cb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09e3cd46d3cac25d413923605b6eda4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09e3cd46d3cac25d413923605b6eda4">EXTI_EMR_EM21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1286e1c67b9a3ecbd16697a80c26cb47">EXTI_EMR_EM21_Pos</a>)</td></tr>
<tr class="separator:gaf09e3cd46d3cac25d413923605b6eda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17512ecb4d8572e8b73ab1a427fd500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf17512ecb4d8572e8b73ab1a427fd500">EXTI_EMR_EM21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf09e3cd46d3cac25d413923605b6eda4">EXTI_EMR_EM21_Msk</a></td></tr>
<tr class="separator:gaf17512ecb4d8572e8b73ab1a427fd500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b2d95437d965c8502f48c012bfed3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b2d95437d965c8502f48c012bfed3d">EXTI_EMR_EM22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga84b2d95437d965c8502f48c012bfed3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf598c1527c1015bab4b78a7d1dbfabeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf598c1527c1015bab4b78a7d1dbfabeb">EXTI_EMR_EM22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84b2d95437d965c8502f48c012bfed3d">EXTI_EMR_EM22_Pos</a>)</td></tr>
<tr class="separator:gaf598c1527c1015bab4b78a7d1dbfabeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b9e9ec368a547f58ab7f6359c58bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b9e9ec368a547f58ab7f6359c58bdf">EXTI_EMR_EM22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf598c1527c1015bab4b78a7d1dbfabeb">EXTI_EMR_EM22_Msk</a></td></tr>
<tr class="separator:ga31b9e9ec368a547f58ab7f6359c58bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c81ad5725e74401c0d71bac3a7fc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c81ad5725e74401c0d71bac3a7fc5e">EXTI_EMR_EM23_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaa3c81ad5725e74401c0d71bac3a7fc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556780432e2c74343dfd710b84fdbe77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga556780432e2c74343dfd710b84fdbe77">EXTI_EMR_EM23_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c81ad5725e74401c0d71bac3a7fc5e">EXTI_EMR_EM23_Pos</a>)</td></tr>
<tr class="separator:ga556780432e2c74343dfd710b84fdbe77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91695431bc9d35db5f1771358c22ddbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91695431bc9d35db5f1771358c22ddbe">EXTI_EMR_EM23</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga556780432e2c74343dfd710b84fdbe77">EXTI_EMR_EM23_Msk</a></td></tr>
<tr class="separator:ga91695431bc9d35db5f1771358c22ddbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299f04f2bf23af58907bf524a820cb68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299f04f2bf23af58907bf524a820cb68">EXTI_EMR_EM24_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga299f04f2bf23af58907bf524a820cb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfec04b9d8ccab80278b77f26245d0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfec04b9d8ccab80278b77f26245d0e2">EXTI_EMR_EM24_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga299f04f2bf23af58907bf524a820cb68">EXTI_EMR_EM24_Pos</a>)</td></tr>
<tr class="separator:gacfec04b9d8ccab80278b77f26245d0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b30173725c89d90366dc473b5e41d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3b30173725c89d90366dc473b5e41d5">EXTI_EMR_EM24</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfec04b9d8ccab80278b77f26245d0e2">EXTI_EMR_EM24_Msk</a></td></tr>
<tr class="separator:gad3b30173725c89d90366dc473b5e41d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096a3e900eb9b8172ca149c27dff29d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga096a3e900eb9b8172ca149c27dff29d5">EXTI_EMR_EM25_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga096a3e900eb9b8172ca149c27dff29d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff5ac5038209539778cb80179a3093ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff5ac5038209539778cb80179a3093ec">EXTI_EMR_EM25_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga096a3e900eb9b8172ca149c27dff29d5">EXTI_EMR_EM25_Pos</a>)</td></tr>
<tr class="separator:gaff5ac5038209539778cb80179a3093ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261313c62cb56c3f35049660a2683ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261313c62cb56c3f35049660a2683ba9">EXTI_EMR_EM25</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff5ac5038209539778cb80179a3093ec">EXTI_EMR_EM25_Msk</a></td></tr>
<tr class="separator:ga261313c62cb56c3f35049660a2683ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1dc47f8451561414a008bec697b1f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1dc47f8451561414a008bec697b1f93">EXTI_EMR_EM26_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gad1dc47f8451561414a008bec697b1f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4cef0ee39f150911a19f813fa01c478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4cef0ee39f150911a19f813fa01c478">EXTI_EMR_EM26_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad1dc47f8451561414a008bec697b1f93">EXTI_EMR_EM26_Pos</a>)</td></tr>
<tr class="separator:gaa4cef0ee39f150911a19f813fa01c478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935f84867397731b6d88a9d1fbdb71a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga935f84867397731b6d88a9d1fbdb71a8">EXTI_EMR_EM26</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4cef0ee39f150911a19f813fa01c478">EXTI_EMR_EM26_Msk</a></td></tr>
<tr class="separator:ga935f84867397731b6d88a9d1fbdb71a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c663fe4d0fe1070a7c6a55da9ae2151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c663fe4d0fe1070a7c6a55da9ae2151">EXTI_EMR_EM28_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga8c663fe4d0fe1070a7c6a55da9ae2151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa903c043117b17d19ae0574ba8974f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa903c043117b17d19ae0574ba8974f10">EXTI_EMR_EM28_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c663fe4d0fe1070a7c6a55da9ae2151">EXTI_EMR_EM28_Pos</a>)</td></tr>
<tr class="separator:gaa903c043117b17d19ae0574ba8974f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e2d5db444515174e5cc8aab36dc302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2e2d5db444515174e5cc8aab36dc302">EXTI_EMR_EM28</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa903c043117b17d19ae0574ba8974f10">EXTI_EMR_EM28_Msk</a></td></tr>
<tr class="separator:gad2e2d5db444515174e5cc8aab36dc302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2a471a9ec77554a7556432a43797e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2a471a9ec77554a7556432a43797e8">EXTI_EMR_EM29_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaaa2a471a9ec77554a7556432a43797e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee407305e45db0f4cc753cbc3fa1768b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee407305e45db0f4cc753cbc3fa1768b">EXTI_EMR_EM29_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2a471a9ec77554a7556432a43797e8">EXTI_EMR_EM29_Pos</a>)</td></tr>
<tr class="separator:gaee407305e45db0f4cc753cbc3fa1768b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f525799451b941d29ade6005357c9dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f525799451b941d29ade6005357c9dc">EXTI_EMR_EM29</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee407305e45db0f4cc753cbc3fa1768b">EXTI_EMR_EM29_Msk</a></td></tr>
<tr class="separator:ga8f525799451b941d29ade6005357c9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b7aa6e8269e748debe70d9692873e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b7aa6e8269e748debe70d9692873e0d">EXTI_RTSR_RT0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b7aa6e8269e748debe70d9692873e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ace49bae9fcdbc8748ee877227ac4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2ace49bae9fcdbc8748ee877227ac4e">EXTI_RTSR_RT0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b7aa6e8269e748debe70d9692873e0d">EXTI_RTSR_RT0_Pos</a>)</td></tr>
<tr class="separator:gaf2ace49bae9fcdbc8748ee877227ac4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade996606f4ecfb99bfbd885995dabcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade996606f4ecfb99bfbd885995dabcb2">EXTI_RTSR_RT0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2ace49bae9fcdbc8748ee877227ac4e">EXTI_RTSR_RT0_Msk</a></td></tr>
<tr class="separator:gade996606f4ecfb99bfbd885995dabcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae887f101b52d28f96bb96534c5c387f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae887f101b52d28f96bb96534c5c387f8">EXTI_RTSR_RT1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae887f101b52d28f96bb96534c5c387f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae167430fa30e7265d08c8cfe1549c6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae167430fa30e7265d08c8cfe1549c6cc">EXTI_RTSR_RT1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae887f101b52d28f96bb96534c5c387f8">EXTI_RTSR_RT1_Pos</a>)</td></tr>
<tr class="separator:gae167430fa30e7265d08c8cfe1549c6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105a193b7168b2cfafcc233f692808c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105a193b7168b2cfafcc233f692808c6">EXTI_RTSR_RT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae167430fa30e7265d08c8cfe1549c6cc">EXTI_RTSR_RT1_Msk</a></td></tr>
<tr class="separator:ga105a193b7168b2cfafcc233f692808c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7cb10c651548f04048eaa3e1e67025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b7cb10c651548f04048eaa3e1e67025">EXTI_RTSR_RT2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6b7cb10c651548f04048eaa3e1e67025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a60faa037d96698276a96ed21f19a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a60faa037d96698276a96ed21f19a2c">EXTI_RTSR_RT2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b7cb10c651548f04048eaa3e1e67025">EXTI_RTSR_RT2_Pos</a>)</td></tr>
<tr class="separator:ga0a60faa037d96698276a96ed21f19a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cd1d16738c353cfa130dcf89b0014b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cd1d16738c353cfa130dcf89b0014b">EXTI_RTSR_RT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a60faa037d96698276a96ed21f19a2c">EXTI_RTSR_RT2_Msk</a></td></tr>
<tr class="separator:gaf8cd1d16738c353cfa130dcf89b0014b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0401b2521d035375b14a98595ce6a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0401b2521d035375b14a98595ce6a9">EXTI_RTSR_RT3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaeb0401b2521d035375b14a98595ce6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233f870019a2ea3731639d6ffb419216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga233f870019a2ea3731639d6ffb419216">EXTI_RTSR_RT3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0401b2521d035375b14a98595ce6a9">EXTI_RTSR_RT3_Pos</a>)</td></tr>
<tr class="separator:ga233f870019a2ea3731639d6ffb419216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d07f42f4967fe0714b8c015a5626eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d07f42f4967fe0714b8c015a5626eae">EXTI_RTSR_RT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga233f870019a2ea3731639d6ffb419216">EXTI_RTSR_RT3_Msk</a></td></tr>
<tr class="separator:ga3d07f42f4967fe0714b8c015a5626eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga696ec42ad6198ff4208f6ca6acb7e85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga696ec42ad6198ff4208f6ca6acb7e85a">EXTI_RTSR_RT4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga696ec42ad6198ff4208f6ca6acb7e85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cd60cd7d9e95cc5e991e48c744c5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2cd60cd7d9e95cc5e991e48c744c5e5">EXTI_RTSR_RT4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga696ec42ad6198ff4208f6ca6acb7e85a">EXTI_RTSR_RT4_Pos</a>)</td></tr>
<tr class="separator:gae2cd60cd7d9e95cc5e991e48c744c5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a227db84617ef946085cb7d92af824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46a227db84617ef946085cb7d92af824">EXTI_RTSR_RT4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2cd60cd7d9e95cc5e991e48c744c5e5">EXTI_RTSR_RT4_Msk</a></td></tr>
<tr class="separator:ga46a227db84617ef946085cb7d92af824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8504b02898d1876b028c01a65b6a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8504b02898d1876b028c01a65b6a20">EXTI_RTSR_RT5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaaa8504b02898d1876b028c01a65b6a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b35fd5835a9d5fdb0da60d1b65222a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5b35fd5835a9d5fdb0da60d1b65222a">EXTI_RTSR_RT5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa8504b02898d1876b028c01a65b6a20">EXTI_RTSR_RT5_Pos</a>)</td></tr>
<tr class="separator:gac5b35fd5835a9d5fdb0da60d1b65222a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec73c264e9daefed6f6ab5d6fa5b256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec73c264e9daefed6f6ab5d6fa5b256">EXTI_RTSR_RT5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5b35fd5835a9d5fdb0da60d1b65222a">EXTI_RTSR_RT5_Msk</a></td></tr>
<tr class="separator:ga7ec73c264e9daefed6f6ab5d6fa5b256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5487584cafbb44d838f1799ceea6c41a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5487584cafbb44d838f1799ceea6c41a">EXTI_RTSR_RT6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5487584cafbb44d838f1799ceea6c41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6668a7eb863813b06387386880e2280f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6668a7eb863813b06387386880e2280f">EXTI_RTSR_RT6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5487584cafbb44d838f1799ceea6c41a">EXTI_RTSR_RT6_Pos</a>)</td></tr>
<tr class="separator:ga6668a7eb863813b06387386880e2280f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817e04dd704204e3e59624b04cd90ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga817e04dd704204e3e59624b04cd90ef9">EXTI_RTSR_RT6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6668a7eb863813b06387386880e2280f">EXTI_RTSR_RT6_Msk</a></td></tr>
<tr class="separator:ga817e04dd704204e3e59624b04cd90ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67aec9ed4511cdc63e72b459d9fd2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67aec9ed4511cdc63e72b459d9fd2a2">EXTI_RTSR_RT7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gae67aec9ed4511cdc63e72b459d9fd2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ab49cb737bc2e744e72206a931031b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42ab49cb737bc2e744e72206a931031b">EXTI_RTSR_RT7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae67aec9ed4511cdc63e72b459d9fd2a2">EXTI_RTSR_RT7_Pos</a>)</td></tr>
<tr class="separator:ga42ab49cb737bc2e744e72206a931031b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8833907ee685681c2354eef94c3b9aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8833907ee685681c2354eef94c3b9aac">EXTI_RTSR_RT7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42ab49cb737bc2e744e72206a931031b">EXTI_RTSR_RT7_Msk</a></td></tr>
<tr class="separator:ga8833907ee685681c2354eef94c3b9aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9345e6b9cd9862973d54dae01cd54ac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9345e6b9cd9862973d54dae01cd54ac2">EXTI_RTSR_RT8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9345e6b9cd9862973d54dae01cd54ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a2c173ed66e3170b82b7e2c09f2230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92a2c173ed66e3170b82b7e2c09f2230">EXTI_RTSR_RT8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9345e6b9cd9862973d54dae01cd54ac2">EXTI_RTSR_RT8_Pos</a>)</td></tr>
<tr class="separator:ga92a2c173ed66e3170b82b7e2c09f2230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6123d1c5b5ae9898e35c326e91ec8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6123d1c5b5ae9898e35c326e91ec8d3">EXTI_RTSR_RT8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92a2c173ed66e3170b82b7e2c09f2230">EXTI_RTSR_RT8_Msk</a></td></tr>
<tr class="separator:gaf6123d1c5b5ae9898e35c326e91ec8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4364a5f46d46cc4badf5355b97acec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4364a5f46d46cc4badf5355b97acec">EXTI_RTSR_RT9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga5c4364a5f46d46cc4badf5355b97acec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10bef27d234295fa950cd4de236cd15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10bef27d234295fa950cd4de236cd15a">EXTI_RTSR_RT9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4364a5f46d46cc4badf5355b97acec">EXTI_RTSR_RT9_Pos</a>)</td></tr>
<tr class="separator:ga10bef27d234295fa950cd4de236cd15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3388bbfa1fecb8968b3df4b8e4cea68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3388bbfa1fecb8968b3df4b8e4cea68">EXTI_RTSR_RT9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10bef27d234295fa950cd4de236cd15a">EXTI_RTSR_RT9_Msk</a></td></tr>
<tr class="separator:gab3388bbfa1fecb8968b3df4b8e4cea68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb9c873043ee4f8535d28a233cfb8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb9c873043ee4f8535d28a233cfb8a3">EXTI_RTSR_RT10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga6bb9c873043ee4f8535d28a233cfb8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa3faef234a23b01ebe7b1222429002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fa3faef234a23b01ebe7b1222429002">EXTI_RTSR_RT10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb9c873043ee4f8535d28a233cfb8a3">EXTI_RTSR_RT10_Pos</a>)</td></tr>
<tr class="separator:ga1fa3faef234a23b01ebe7b1222429002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f7f15156743871c0e7db2f7272dc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75f7f15156743871c0e7db2f7272dc91">EXTI_RTSR_RT10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fa3faef234a23b01ebe7b1222429002">EXTI_RTSR_RT10_Msk</a></td></tr>
<tr class="separator:ga75f7f15156743871c0e7db2f7272dc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63adbecfad2c7f181ae0117cc14ea5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63adbecfad2c7f181ae0117cc14ea5c6">EXTI_RTSR_RT11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga63adbecfad2c7f181ae0117cc14ea5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6376d2328a64e97e0b3d3f3d1199a8da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6376d2328a64e97e0b3d3f3d1199a8da">EXTI_RTSR_RT11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga63adbecfad2c7f181ae0117cc14ea5c6">EXTI_RTSR_RT11_Pos</a>)</td></tr>
<tr class="separator:ga6376d2328a64e97e0b3d3f3d1199a8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8847c64747b7b8239d59531c1500b5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8847c64747b7b8239d59531c1500b5e5">EXTI_RTSR_RT11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6376d2328a64e97e0b3d3f3d1199a8da">EXTI_RTSR_RT11_Msk</a></td></tr>
<tr class="separator:ga8847c64747b7b8239d59531c1500b5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ed0137551dae507f9d4bc2b83b2712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ed0137551dae507f9d4bc2b83b2712">EXTI_RTSR_RT12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf1ed0137551dae507f9d4bc2b83b2712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3453a7e4a62de7b985fcc4cecd0c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c3453a7e4a62de7b985fcc4cecd0c92">EXTI_RTSR_RT12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1ed0137551dae507f9d4bc2b83b2712">EXTI_RTSR_RT12_Pos</a>)</td></tr>
<tr class="separator:ga6c3453a7e4a62de7b985fcc4cecd0c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf937ad487f1b00b7aadb958de8f10ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf937ad487f1b00b7aadb958de8f10ec0">EXTI_RTSR_RT12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c3453a7e4a62de7b985fcc4cecd0c92">EXTI_RTSR_RT12_Msk</a></td></tr>
<tr class="separator:gaf937ad487f1b00b7aadb958de8f10ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9de6fa4fa65db29ff314d79df5f296b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9de6fa4fa65db29ff314d79df5f296b">EXTI_RTSR_RT13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gad9de6fa4fa65db29ff314d79df5f296b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59144ee0b1156be2e7c991d0089cbb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59144ee0b1156be2e7c991d0089cbb71">EXTI_RTSR_RT13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9de6fa4fa65db29ff314d79df5f296b">EXTI_RTSR_RT13_Pos</a>)</td></tr>
<tr class="separator:ga59144ee0b1156be2e7c991d0089cbb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192076dfb3813cde09a4d963ee264642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga192076dfb3813cde09a4d963ee264642">EXTI_RTSR_RT13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59144ee0b1156be2e7c991d0089cbb71">EXTI_RTSR_RT13_Msk</a></td></tr>
<tr class="separator:ga192076dfb3813cde09a4d963ee264642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa74e203f7a534b2244fa6e0023b86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfa74e203f7a534b2244fa6e0023b86c">EXTI_RTSR_RT14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gadfa74e203f7a534b2244fa6e0023b86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0733b8672c58e87d20b69cbc6a514743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0733b8672c58e87d20b69cbc6a514743">EXTI_RTSR_RT14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadfa74e203f7a534b2244fa6e0023b86c">EXTI_RTSR_RT14_Pos</a>)</td></tr>
<tr class="separator:ga0733b8672c58e87d20b69cbc6a514743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25400decc47ad8c5dd644837d944c75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25400decc47ad8c5dd644837d944c75f">EXTI_RTSR_RT14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0733b8672c58e87d20b69cbc6a514743">EXTI_RTSR_RT14_Msk</a></td></tr>
<tr class="separator:ga25400decc47ad8c5dd644837d944c75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092a7b6169a85559b944c7c0a2096d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga092a7b6169a85559b944c7c0a2096d7a">EXTI_RTSR_RT15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga092a7b6169a85559b944c7c0a2096d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6415a05173473b7e58bbee2871446d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6415a05173473b7e58bbee2871446d76">EXTI_RTSR_RT15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga092a7b6169a85559b944c7c0a2096d7a">EXTI_RTSR_RT15_Pos</a>)</td></tr>
<tr class="separator:ga6415a05173473b7e58bbee2871446d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e124438b8592519e189ee8a539b56cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e124438b8592519e189ee8a539b56cf">EXTI_RTSR_RT15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6415a05173473b7e58bbee2871446d76">EXTI_RTSR_RT15_Msk</a></td></tr>
<tr class="separator:ga9e124438b8592519e189ee8a539b56cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217716c5b3dd8b23538a0664048d0aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217716c5b3dd8b23538a0664048d0aa2">EXTI_RTSR_RT16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga217716c5b3dd8b23538a0664048d0aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189dbe6e3c2d8c02ff601e38c66791e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga189dbe6e3c2d8c02ff601e38c66791e2">EXTI_RTSR_RT16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga217716c5b3dd8b23538a0664048d0aa2">EXTI_RTSR_RT16_Pos</a>)</td></tr>
<tr class="separator:ga189dbe6e3c2d8c02ff601e38c66791e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c20c700b8ae5bba65ebf6a4b2023df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c20c700b8ae5bba65ebf6a4b2023df">EXTI_RTSR_RT16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga189dbe6e3c2d8c02ff601e38c66791e2">EXTI_RTSR_RT16_Msk</a></td></tr>
<tr class="separator:ga12c20c700b8ae5bba65ebf6a4b2023df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd0dc1455f548a72c7febabd4df8d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dd0dc1455f548a72c7febabd4df8d97">EXTI_RTSR_RT17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga1dd0dc1455f548a72c7febabd4df8d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e30a175fd78ed82acbeb6a7ddaa3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46e30a175fd78ed82acbeb6a7ddaa3fb">EXTI_RTSR_RT17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1dd0dc1455f548a72c7febabd4df8d97">EXTI_RTSR_RT17_Pos</a>)</td></tr>
<tr class="separator:ga46e30a175fd78ed82acbeb6a7ddaa3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9ab1c8a2f42518c48e54a95a226ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f9ab1c8a2f42518c48e54a95a226ba8">EXTI_RTSR_RT17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46e30a175fd78ed82acbeb6a7ddaa3fb">EXTI_RTSR_RT17_Msk</a></td></tr>
<tr class="separator:ga5f9ab1c8a2f42518c48e54a95a226ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9bbedf569c26ce34321208c4ca5a407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9bbedf569c26ce34321208c4ca5a407">EXTI_RTSR_RT19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gae9bbedf569c26ce34321208c4ca5a407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807cd25255f75af4aee44a0cd87dea2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807cd25255f75af4aee44a0cd87dea2f">EXTI_RTSR_RT19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9bbedf569c26ce34321208c4ca5a407">EXTI_RTSR_RT19_Pos</a>)</td></tr>
<tr class="separator:ga807cd25255f75af4aee44a0cd87dea2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2554d090075ee3f1eefdbcd3e9aa1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2554d090075ee3f1eefdbcd3e9aa1a0">EXTI_RTSR_RT19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga807cd25255f75af4aee44a0cd87dea2f">EXTI_RTSR_RT19_Msk</a></td></tr>
<tr class="separator:gae2554d090075ee3f1eefdbcd3e9aa1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaffa5307d440057ff1948329894654c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaffa5307d440057ff1948329894654c3">EXTI_RTSR_RT20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaaffa5307d440057ff1948329894654c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b47d9d8751b46fd9a0132b240d5d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64b47d9d8751b46fd9a0132b240d5d61">EXTI_RTSR_RT20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaffa5307d440057ff1948329894654c3">EXTI_RTSR_RT20_Pos</a>)</td></tr>
<tr class="separator:ga64b47d9d8751b46fd9a0132b240d5d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2256149be6091e283c2f7c16d0b01c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2256149be6091e283c2f7c16d0b01c3">EXTI_RTSR_RT20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64b47d9d8751b46fd9a0132b240d5d61">EXTI_RTSR_RT20_Msk</a></td></tr>
<tr class="separator:gac2256149be6091e283c2f7c16d0b01c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79fb0869feb9e3d3d79974acc18add13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79fb0869feb9e3d3d79974acc18add13">EXTI_RTSR_RT21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga79fb0869feb9e3d3d79974acc18add13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a75255317499f996a4f9f200035e1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a75255317499f996a4f9f200035e1ce">EXTI_RTSR_RT21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga79fb0869feb9e3d3d79974acc18add13">EXTI_RTSR_RT21_Pos</a>)</td></tr>
<tr class="separator:ga0a75255317499f996a4f9f200035e1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadacbd96717e71c8e654b80a4a151caee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadacbd96717e71c8e654b80a4a151caee">EXTI_RTSR_RT21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a75255317499f996a4f9f200035e1ce">EXTI_RTSR_RT21_Msk</a></td></tr>
<tr class="separator:gadacbd96717e71c8e654b80a4a151caee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2859e60761f621a02a8dd3eceb094fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2859e60761f621a02a8dd3eceb094fc0">EXTI_RTSR_RT22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga2859e60761f621a02a8dd3eceb094fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5a2b6f22ba65cba0f8bc71374f8d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5a2b6f22ba65cba0f8bc71374f8d0d">EXTI_RTSR_RT22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2859e60761f621a02a8dd3eceb094fc0">EXTI_RTSR_RT22_Pos</a>)</td></tr>
<tr class="separator:gaeb5a2b6f22ba65cba0f8bc71374f8d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b1bb91c2f7ae350bbbfde21bf467f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3b1bb91c2f7ae350bbbfde21bf467f6">EXTI_RTSR_RT22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5a2b6f22ba65cba0f8bc71374f8d0d">EXTI_RTSR_RT22_Msk</a></td></tr>
<tr class="separator:gaa3b1bb91c2f7ae350bbbfde21bf467f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1823a87cd797a6066681a3256cecc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade996606f4ecfb99bfbd885995dabcb2">EXTI_RTSR_RT0</a></td></tr>
<tr class="separator:gadb1823a87cd797a6066681a3256cecc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c42cc3763c52d1061b32219fc441566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga105a193b7168b2cfafcc233f692808c6">EXTI_RTSR_RT1</a></td></tr>
<tr class="separator:ga1c42cc3763c52d1061b32219fc441566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c073b519f09b130e4ab4039823e290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cd1d16738c353cfa130dcf89b0014b">EXTI_RTSR_RT2</a></td></tr>
<tr class="separator:ga1c073b519f09b130e4ab4039823e290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090f295579a774c215585a55e5066b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d07f42f4967fe0714b8c015a5626eae">EXTI_RTSR_RT3</a></td></tr>
<tr class="separator:ga090f295579a774c215585a55e5066b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46a227db84617ef946085cb7d92af824">EXTI_RTSR_RT4</a></td></tr>
<tr class="separator:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57b970ebc88f7bb015119ece9dd32de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec73c264e9daefed6f6ab5d6fa5b256">EXTI_RTSR_RT5</a></td></tr>
<tr class="separator:gac57b970ebc88f7bb015119ece9dd32de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga817e04dd704204e3e59624b04cd90ef9">EXTI_RTSR_RT6</a></td></tr>
<tr class="separator:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8833907ee685681c2354eef94c3b9aac">EXTI_RTSR_RT7</a></td></tr>
<tr class="separator:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6123d1c5b5ae9898e35c326e91ec8d3">EXTI_RTSR_RT8</a></td></tr>
<tr class="separator:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3127246b2db3571b00c6af2453941d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3388bbfa1fecb8968b3df4b8e4cea68">EXTI_RTSR_RT9</a></td></tr>
<tr class="separator:ga3127246b2db3571b00c6af2453941d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75f7f15156743871c0e7db2f7272dc91">EXTI_RTSR_RT10</a></td></tr>
<tr class="separator:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8847c64747b7b8239d59531c1500b5e5">EXTI_RTSR_RT11</a></td></tr>
<tr class="separator:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0423be12bfb13f34eec9656d6d274e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf937ad487f1b00b7aadb958de8f10ec0">EXTI_RTSR_RT12</a></td></tr>
<tr class="separator:ga0423be12bfb13f34eec9656d6d274e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga192076dfb3813cde09a4d963ee264642">EXTI_RTSR_RT13</a></td></tr>
<tr class="separator:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b0d883fa0fbc49105bda5596463cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25400decc47ad8c5dd644837d944c75f">EXTI_RTSR_RT14</a></td></tr>
<tr class="separator:ga95b0d883fa0fbc49105bda5596463cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe54b09102a18676829c0bafb0aead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e124438b8592519e189ee8a539b56cf">EXTI_RTSR_RT15</a></td></tr>
<tr class="separator:ga4fe54b09102a18676829c0bafb0aead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12c20c700b8ae5bba65ebf6a4b2023df">EXTI_RTSR_RT16</a></td></tr>
<tr class="separator:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f9ab1c8a2f42518c48e54a95a226ba8">EXTI_RTSR_RT17</a></td></tr>
<tr class="separator:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a722b0c36e832f619b2136f1510b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2554d090075ee3f1eefdbcd3e9aa1a0">EXTI_RTSR_RT19</a></td></tr>
<tr class="separator:ga40a722b0c36e832f619b2136f1510b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076319b89121213ea97b4767182b17bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd">EXTI_RTSR_TR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2256149be6091e283c2f7c16d0b01c3">EXTI_RTSR_RT20</a></td></tr>
<tr class="separator:ga076319b89121213ea97b4767182b17bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1fd6472c3739cb5d21ba25bb6f745d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d">EXTI_RTSR_TR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadacbd96717e71c8e654b80a4a151caee">EXTI_RTSR_RT21</a></td></tr>
<tr class="separator:ga5b1fd6472c3739cb5d21ba25bb6f745d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca577c5c1742e043ed5e0a2ffcc88f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82">EXTI_RTSR_TR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3b1bb91c2f7ae350bbbfde21bf467f6">EXTI_RTSR_RT22</a></td></tr>
<tr class="separator:gaca577c5c1742e043ed5e0a2ffcc88f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83dcf4d40624296f2bf1a28abd178894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83dcf4d40624296f2bf1a28abd178894">EXTI_FTSR_FT0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga83dcf4d40624296f2bf1a28abd178894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48af22d85707ef9b1f5637826f5bceb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48af22d85707ef9b1f5637826f5bceb0">EXTI_FTSR_FT0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83dcf4d40624296f2bf1a28abd178894">EXTI_FTSR_FT0_Pos</a>)</td></tr>
<tr class="separator:ga48af22d85707ef9b1f5637826f5bceb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e24d457b6263d098a448ac265ab507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4e24d457b6263d098a448ac265ab507">EXTI_FTSR_FT0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48af22d85707ef9b1f5637826f5bceb0">EXTI_FTSR_FT0_Msk</a></td></tr>
<tr class="separator:gad4e24d457b6263d098a448ac265ab507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d72b7e76fe344539df5553192a17b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d72b7e76fe344539df5553192a17b75">EXTI_FTSR_FT1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8d72b7e76fe344539df5553192a17b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e19f60a941f923338d66b120aae79b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e19f60a941f923338d66b120aae79b7">EXTI_FTSR_FT1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d72b7e76fe344539df5553192a17b75">EXTI_FTSR_FT1_Pos</a>)</td></tr>
<tr class="separator:ga7e19f60a941f923338d66b120aae79b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fa926ba0a519efa170ddf7e8d1d762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fa926ba0a519efa170ddf7e8d1d762">EXTI_FTSR_FT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e19f60a941f923338d66b120aae79b7">EXTI_FTSR_FT1_Msk</a></td></tr>
<tr class="separator:ga92fa926ba0a519efa170ddf7e8d1d762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cad91159196dae8d7ad04e757170e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cad91159196dae8d7ad04e757170e4f">EXTI_FTSR_FT2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2cad91159196dae8d7ad04e757170e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7bcf06762c7c3a25ed5b9e157e61e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7bcf06762c7c3a25ed5b9e157e61e0d">EXTI_FTSR_FT2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cad91159196dae8d7ad04e757170e4f">EXTI_FTSR_FT2_Pos</a>)</td></tr>
<tr class="separator:gaa7bcf06762c7c3a25ed5b9e157e61e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53ad14516f7ff5b143bcf7e9f25c5dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac53ad14516f7ff5b143bcf7e9f25c5dd">EXTI_FTSR_FT2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7bcf06762c7c3a25ed5b9e157e61e0d">EXTI_FTSR_FT2_Msk</a></td></tr>
<tr class="separator:gac53ad14516f7ff5b143bcf7e9f25c5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3867168e6539ba409c018e3feebcdc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3867168e6539ba409c018e3feebcdc2">EXTI_FTSR_FT3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae3867168e6539ba409c018e3feebcdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78de55df5e0f9f7b8a056b3d5b1c88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae78de55df5e0f9f7b8a056b3d5b1c88d">EXTI_FTSR_FT3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3867168e6539ba409c018e3feebcdc2">EXTI_FTSR_FT3_Pos</a>)</td></tr>
<tr class="separator:gae78de55df5e0f9f7b8a056b3d5b1c88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb46e1bc04a5b92cc3b4054799f2b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb46e1bc04a5b92cc3b4054799f2b84">EXTI_FTSR_FT3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae78de55df5e0f9f7b8a056b3d5b1c88d">EXTI_FTSR_FT3_Msk</a></td></tr>
<tr class="separator:ga5cb46e1bc04a5b92cc3b4054799f2b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b7ca959acbef034ecfa793b2cc9230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83b7ca959acbef034ecfa793b2cc9230">EXTI_FTSR_FT4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga83b7ca959acbef034ecfa793b2cc9230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189098ff0714ac82f0c49b858e6e712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9189098ff0714ac82f0c49b858e6e712">EXTI_FTSR_FT4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83b7ca959acbef034ecfa793b2cc9230">EXTI_FTSR_FT4_Pos</a>)</td></tr>
<tr class="separator:ga9189098ff0714ac82f0c49b858e6e712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb41861232228ba312dd7138d3104789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb41861232228ba312dd7138d3104789">EXTI_FTSR_FT4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9189098ff0714ac82f0c49b858e6e712">EXTI_FTSR_FT4_Msk</a></td></tr>
<tr class="separator:gaeb41861232228ba312dd7138d3104789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909ef1688c04d374efb0ff201a58ba06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga909ef1688c04d374efb0ff201a58ba06">EXTI_FTSR_FT5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga909ef1688c04d374efb0ff201a58ba06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189222818311277089842a38da4ae603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga189222818311277089842a38da4ae603">EXTI_FTSR_FT5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga909ef1688c04d374efb0ff201a58ba06">EXTI_FTSR_FT5_Pos</a>)</td></tr>
<tr class="separator:ga189222818311277089842a38da4ae603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439f9a437442982b33f1a1a4d96b93fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439f9a437442982b33f1a1a4d96b93fe">EXTI_FTSR_FT5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga189222818311277089842a38da4ae603">EXTI_FTSR_FT5_Msk</a></td></tr>
<tr class="separator:ga439f9a437442982b33f1a1a4d96b93fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7c8fee4a89f6dd1f2a93227d3e1773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd7c8fee4a89f6dd1f2a93227d3e1773">EXTI_FTSR_FT6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gabd7c8fee4a89f6dd1f2a93227d3e1773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a4265366491820132dfc59e6a7c5d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a4265366491820132dfc59e6a7c5d5">EXTI_FTSR_FT6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd7c8fee4a89f6dd1f2a93227d3e1773">EXTI_FTSR_FT6_Pos</a>)</td></tr>
<tr class="separator:gad1a4265366491820132dfc59e6a7c5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad533b3f29f33bca5abe0312f3d2fe7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad533b3f29f33bca5abe0312f3d2fe7a3">EXTI_FTSR_FT6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1a4265366491820132dfc59e6a7c5d5">EXTI_FTSR_FT6_Msk</a></td></tr>
<tr class="separator:gad533b3f29f33bca5abe0312f3d2fe7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae77ded42090053a1ae6cf64b1277d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae77ded42090053a1ae6cf64b1277d2">EXTI_FTSR_FT7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga1ae77ded42090053a1ae6cf64b1277d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9e6180f91744653f0dd8b0add044a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c9e6180f91744653f0dd8b0add044a1">EXTI_FTSR_FT7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae77ded42090053a1ae6cf64b1277d2">EXTI_FTSR_FT7_Pos</a>)</td></tr>
<tr class="separator:ga9c9e6180f91744653f0dd8b0add044a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a35ce0e6cde0f153a19b9af730c801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a35ce0e6cde0f153a19b9af730c801">EXTI_FTSR_FT7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c9e6180f91744653f0dd8b0add044a1">EXTI_FTSR_FT7_Msk</a></td></tr>
<tr class="separator:gaa5a35ce0e6cde0f153a19b9af730c801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac844037bcee647ddaff1b3e76646ea78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac844037bcee647ddaff1b3e76646ea78">EXTI_FTSR_FT8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gac844037bcee647ddaff1b3e76646ea78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9a6b1cff0f34aea46af9929182f60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef9a6b1cff0f34aea46af9929182f60e">EXTI_FTSR_FT8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac844037bcee647ddaff1b3e76646ea78">EXTI_FTSR_FT8_Pos</a>)</td></tr>
<tr class="separator:gaef9a6b1cff0f34aea46af9929182f60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82485ebde5f76e720c96c8f14506756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac82485ebde5f76e720c96c8f14506756">EXTI_FTSR_FT8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef9a6b1cff0f34aea46af9929182f60e">EXTI_FTSR_FT8_Msk</a></td></tr>
<tr class="separator:gac82485ebde5f76e720c96c8f14506756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f11e05c3b8a11f0fcbf615ef1f9943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24f11e05c3b8a11f0fcbf615ef1f9943">EXTI_FTSR_FT9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga24f11e05c3b8a11f0fcbf615ef1f9943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18313907b6e8665cb8827577946155f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18313907b6e8665cb8827577946155f1">EXTI_FTSR_FT9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f11e05c3b8a11f0fcbf615ef1f9943">EXTI_FTSR_FT9_Pos</a>)</td></tr>
<tr class="separator:ga18313907b6e8665cb8827577946155f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7de5945627e67bda047e0398bb5d0b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7de5945627e67bda047e0398bb5d0b7">EXTI_FTSR_FT9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18313907b6e8665cb8827577946155f1">EXTI_FTSR_FT9_Msk</a></td></tr>
<tr class="separator:gae7de5945627e67bda047e0398bb5d0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95cc1bf3c1b6539015ccf39d00b45d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae95cc1bf3c1b6539015ccf39d00b45d0">EXTI_FTSR_FT10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gae95cc1bf3c1b6539015ccf39d00b45d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fc3d9322c1756ab578932c9caeaf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38fc3d9322c1756ab578932c9caeaf0d">EXTI_FTSR_FT10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae95cc1bf3c1b6539015ccf39d00b45d0">EXTI_FTSR_FT10_Pos</a>)</td></tr>
<tr class="separator:ga38fc3d9322c1756ab578932c9caeaf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4969598084444af625d4eb046d21a6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4969598084444af625d4eb046d21a6b6">EXTI_FTSR_FT10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38fc3d9322c1756ab578932c9caeaf0d">EXTI_FTSR_FT10_Msk</a></td></tr>
<tr class="separator:ga4969598084444af625d4eb046d21a6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f073daa3ffbe9355ba1f275739c971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22f073daa3ffbe9355ba1f275739c971">EXTI_FTSR_FT11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga22f073daa3ffbe9355ba1f275739c971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1d2940fc52b0a3a61ae68f1bdd9c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a1d2940fc52b0a3a61ae68f1bdd9c67">EXTI_FTSR_FT11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22f073daa3ffbe9355ba1f275739c971">EXTI_FTSR_FT11_Pos</a>)</td></tr>
<tr class="separator:ga6a1d2940fc52b0a3a61ae68f1bdd9c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701fe44026dd9b17c32f94079f40f1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701fe44026dd9b17c32f94079f40f1e4">EXTI_FTSR_FT11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a1d2940fc52b0a3a61ae68f1bdd9c67">EXTI_FTSR_FT11_Msk</a></td></tr>
<tr class="separator:ga701fe44026dd9b17c32f94079f40f1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa4fc496f53431ec55937d362ef3e1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa4fc496f53431ec55937d362ef3e1e0">EXTI_FTSR_FT12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaaa4fc496f53431ec55937d362ef3e1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5923dddc7f62d9e44d010e7d08315202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5923dddc7f62d9e44d010e7d08315202">EXTI_FTSR_FT12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa4fc496f53431ec55937d362ef3e1e0">EXTI_FTSR_FT12_Pos</a>)</td></tr>
<tr class="separator:ga5923dddc7f62d9e44d010e7d08315202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69fa152c220b1e7807a611f48cd225b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69fa152c220b1e7807a611f48cd225b6">EXTI_FTSR_FT12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5923dddc7f62d9e44d010e7d08315202">EXTI_FTSR_FT12_Msk</a></td></tr>
<tr class="separator:ga69fa152c220b1e7807a611f48cd225b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5815bb002316cb95fa2519b7e2a4b094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5815bb002316cb95fa2519b7e2a4b094">EXTI_FTSR_FT13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5815bb002316cb95fa2519b7e2a4b094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423ffce4d2452cc1e70c476bba44c0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423ffce4d2452cc1e70c476bba44c0f6">EXTI_FTSR_FT13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5815bb002316cb95fa2519b7e2a4b094">EXTI_FTSR_FT13_Pos</a>)</td></tr>
<tr class="separator:ga423ffce4d2452cc1e70c476bba44c0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52d56ee98aefbe60c06a179d72853eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa52d56ee98aefbe60c06a179d72853eb">EXTI_FTSR_FT13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga423ffce4d2452cc1e70c476bba44c0f6">EXTI_FTSR_FT13_Msk</a></td></tr>
<tr class="separator:gaa52d56ee98aefbe60c06a179d72853eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273ed1cf779c1397cf9e06ba55e754e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga273ed1cf779c1397cf9e06ba55e754e0">EXTI_FTSR_FT14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga273ed1cf779c1397cf9e06ba55e754e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803a1cc18edde6eacc2268cd5b4aedb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803a1cc18edde6eacc2268cd5b4aedb2">EXTI_FTSR_FT14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga273ed1cf779c1397cf9e06ba55e754e0">EXTI_FTSR_FT14_Pos</a>)</td></tr>
<tr class="separator:ga803a1cc18edde6eacc2268cd5b4aedb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31be5e7df3597ac8bef2dbe415126b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31be5e7df3597ac8bef2dbe415126b35">EXTI_FTSR_FT14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803a1cc18edde6eacc2268cd5b4aedb2">EXTI_FTSR_FT14_Msk</a></td></tr>
<tr class="separator:ga31be5e7df3597ac8bef2dbe415126b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2745395a86f7b40b0497277ef6ffa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d2745395a86f7b40b0497277ef6ffa5">EXTI_FTSR_FT15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4d2745395a86f7b40b0497277ef6ffa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be512897232c04e51de60612ee43881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8be512897232c04e51de60612ee43881">EXTI_FTSR_FT15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d2745395a86f7b40b0497277ef6ffa5">EXTI_FTSR_FT15_Pos</a>)</td></tr>
<tr class="separator:ga8be512897232c04e51de60612ee43881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1337c43077e8704118fdda4329cb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd1337c43077e8704118fdda4329cb53">EXTI_FTSR_FT15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8be512897232c04e51de60612ee43881">EXTI_FTSR_FT15_Msk</a></td></tr>
<tr class="separator:gadd1337c43077e8704118fdda4329cb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3bdbbabae5eb6debc31ec68d56645b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bdbbabae5eb6debc31ec68d56645b3">EXTI_FTSR_FT16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa3bdbbabae5eb6debc31ec68d56645b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7de049f0163c70003f1713ce29f2804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7de049f0163c70003f1713ce29f2804">EXTI_FTSR_FT16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bdbbabae5eb6debc31ec68d56645b3">EXTI_FTSR_FT16_Pos</a>)</td></tr>
<tr class="separator:gaa7de049f0163c70003f1713ce29f2804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3933dd8f4a674072f26acc7cd9fb0613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3933dd8f4a674072f26acc7cd9fb0613">EXTI_FTSR_FT16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7de049f0163c70003f1713ce29f2804">EXTI_FTSR_FT16_Msk</a></td></tr>
<tr class="separator:ga3933dd8f4a674072f26acc7cd9fb0613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274ef8358657f6826568ab3dfeefe134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274ef8358657f6826568ab3dfeefe134">EXTI_FTSR_FT17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga274ef8358657f6826568ab3dfeefe134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a20748e751ddce92b87feb53add3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a20748e751ddce92b87feb53add3e4">EXTI_FTSR_FT17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga274ef8358657f6826568ab3dfeefe134">EXTI_FTSR_FT17_Pos</a>)</td></tr>
<tr class="separator:gab3a20748e751ddce92b87feb53add3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58099b920a04f61430f8251c387ec811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58099b920a04f61430f8251c387ec811">EXTI_FTSR_FT17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3a20748e751ddce92b87feb53add3e4">EXTI_FTSR_FT17_Msk</a></td></tr>
<tr class="separator:ga58099b920a04f61430f8251c387ec811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a835b0d426ca72412090b88770279e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49a835b0d426ca72412090b88770279e">EXTI_FTSR_FT19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga49a835b0d426ca72412090b88770279e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236e6e1d8fb131bfb4731b65c11f3b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga236e6e1d8fb131bfb4731b65c11f3b87">EXTI_FTSR_FT19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49a835b0d426ca72412090b88770279e">EXTI_FTSR_FT19_Pos</a>)</td></tr>
<tr class="separator:ga236e6e1d8fb131bfb4731b65c11f3b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d10246d9ff2e7899aa874728d7206ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d10246d9ff2e7899aa874728d7206ce">EXTI_FTSR_FT19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga236e6e1d8fb131bfb4731b65c11f3b87">EXTI_FTSR_FT19_Msk</a></td></tr>
<tr class="separator:ga9d10246d9ff2e7899aa874728d7206ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8793aa419405b2dda91f6b9802d6d2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8793aa419405b2dda91f6b9802d6d2ca">EXTI_FTSR_FT20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga8793aa419405b2dda91f6b9802d6d2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565d86c2ed4c482862faa82c7c9fbf98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga565d86c2ed4c482862faa82c7c9fbf98">EXTI_FTSR_FT20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8793aa419405b2dda91f6b9802d6d2ca">EXTI_FTSR_FT20_Pos</a>)</td></tr>
<tr class="separator:ga565d86c2ed4c482862faa82c7c9fbf98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb9b9a3c8e4b060fc8285700106f991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bb9b9a3c8e4b060fc8285700106f991">EXTI_FTSR_FT20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga565d86c2ed4c482862faa82c7c9fbf98">EXTI_FTSR_FT20_Msk</a></td></tr>
<tr class="separator:ga1bb9b9a3c8e4b060fc8285700106f991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae190ca0737a165dc6d60b29f5b8d44e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae190ca0737a165dc6d60b29f5b8d44e3">EXTI_FTSR_FT21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gae190ca0737a165dc6d60b29f5b8d44e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db2332b4a703369409634381504fe02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7db2332b4a703369409634381504fe02">EXTI_FTSR_FT21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae190ca0737a165dc6d60b29f5b8d44e3">EXTI_FTSR_FT21_Pos</a>)</td></tr>
<tr class="separator:ga7db2332b4a703369409634381504fe02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2780d11e3501560c88c6775f20539a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2780d11e3501560c88c6775f20539a75">EXTI_FTSR_FT21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7db2332b4a703369409634381504fe02">EXTI_FTSR_FT21_Msk</a></td></tr>
<tr class="separator:ga2780d11e3501560c88c6775f20539a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87324d4e38eb1410c54b2d9a8c106a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87324d4e38eb1410c54b2d9a8c106a95">EXTI_FTSR_FT22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga87324d4e38eb1410c54b2d9a8c106a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba35124dc0bc791355077af1b9e06795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba35124dc0bc791355077af1b9e06795">EXTI_FTSR_FT22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga87324d4e38eb1410c54b2d9a8c106a95">EXTI_FTSR_FT22_Pos</a>)</td></tr>
<tr class="separator:gaba35124dc0bc791355077af1b9e06795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419060aef0a502dbd55fb398ed05a12d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga419060aef0a502dbd55fb398ed05a12d">EXTI_FTSR_FT22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba35124dc0bc791355077af1b9e06795">EXTI_FTSR_FT22_Msk</a></td></tr>
<tr class="separator:ga419060aef0a502dbd55fb398ed05a12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4e24d457b6263d098a448ac265ab507">EXTI_FTSR_FT0</a></td></tr>
<tr class="separator:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92fa926ba0a519efa170ddf7e8d1d762">EXTI_FTSR_FT1</a></td></tr>
<tr class="separator:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4503803cbe1933cd35519cfc809041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac53ad14516f7ff5b143bcf7e9f25c5dd">EXTI_FTSR_FT2</a></td></tr>
<tr class="separator:ga9c4503803cbe1933cd35519cfc809041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb46e1bc04a5b92cc3b4054799f2b84">EXTI_FTSR_FT3</a></td></tr>
<tr class="separator:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb41861232228ba312dd7138d3104789">EXTI_FTSR_FT4</a></td></tr>
<tr class="separator:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga439f9a437442982b33f1a1a4d96b93fe">EXTI_FTSR_FT5</a></td></tr>
<tr class="separator:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad533b3f29f33bca5abe0312f3d2fe7a3">EXTI_FTSR_FT6</a></td></tr>
<tr class="separator:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408315e497b902922a9bf40a4c6f567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a35ce0e6cde0f153a19b9af730c801">EXTI_FTSR_FT7</a></td></tr>
<tr class="separator:gaf408315e497b902922a9bf40a4c6f567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f1bded4d121e21116627b8e80784fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac82485ebde5f76e720c96c8f14506756">EXTI_FTSR_FT8</a></td></tr>
<tr class="separator:ga00f1bded4d121e21116627b8e80784fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7de5945627e67bda047e0398bb5d0b7">EXTI_FTSR_FT9</a></td></tr>
<tr class="separator:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a2b80699a213f0d2b03658f21ad643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4969598084444af625d4eb046d21a6b6">EXTI_FTSR_FT10</a></td></tr>
<tr class="separator:gac9a2b80699a213f0d2b03658f21ad643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga701fe44026dd9b17c32f94079f40f1e4">EXTI_FTSR_FT11</a></td></tr>
<tr class="separator:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3992511ec1785bdf107873b139d74245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69fa152c220b1e7807a611f48cd225b6">EXTI_FTSR_FT12</a></td></tr>
<tr class="separator:ga3992511ec1785bdf107873b139d74245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0714519a1edcba4695f92f1bba70e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa52d56ee98aefbe60c06a179d72853eb">EXTI_FTSR_FT13</a></td></tr>
<tr class="separator:ga0714519a1edcba4695f92f1bba70e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31be5e7df3597ac8bef2dbe415126b35">EXTI_FTSR_FT14</a></td></tr>
<tr class="separator:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd1337c43077e8704118fdda4329cb53">EXTI_FTSR_FT15</a></td></tr>
<tr class="separator:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3933dd8f4a674072f26acc7cd9fb0613">EXTI_FTSR_FT16</a></td></tr>
<tr class="separator:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009e618c9563b3a8dcaec493006115c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58099b920a04f61430f8251c387ec811">EXTI_FTSR_FT17</a></td></tr>
<tr class="separator:ga009e618c9563b3a8dcaec493006115c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d10246d9ff2e7899aa874728d7206ce">EXTI_FTSR_FT19</a></td></tr>
<tr class="separator:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185289c161b407cdcd5ca185aca5477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477">EXTI_FTSR_TR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bb9b9a3c8e4b060fc8285700106f991">EXTI_FTSR_FT20</a></td></tr>
<tr class="separator:gae185289c161b407cdcd5ca185aca5477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04957f9a7aa38bc50d6ac9340697a826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826">EXTI_FTSR_TR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2780d11e3501560c88c6775f20539a75">EXTI_FTSR_FT21</a></td></tr>
<tr class="separator:ga04957f9a7aa38bc50d6ac9340697a826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7931f3a5864584bc80de7ab3455517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e">EXTI_FTSR_TR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga419060aef0a502dbd55fb398ed05a12d">EXTI_FTSR_FT22</a></td></tr>
<tr class="separator:gaa7931f3a5864584bc80de7ab3455517e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54347c2215420b5c80498171b8621157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54347c2215420b5c80498171b8621157">EXTI_SWIER_SWI0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga54347c2215420b5c80498171b8621157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63dd5c70026cccf2c5a0f2ec056faddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63dd5c70026cccf2c5a0f2ec056faddb">EXTI_SWIER_SWI0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54347c2215420b5c80498171b8621157">EXTI_SWIER_SWI0_Pos</a>)</td></tr>
<tr class="separator:ga63dd5c70026cccf2c5a0f2ec056faddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72212492fc15f4add39039221fc930e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac72212492fc15f4add39039221fc930e">EXTI_SWIER_SWI0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63dd5c70026cccf2c5a0f2ec056faddb">EXTI_SWIER_SWI0_Msk</a></td></tr>
<tr class="separator:gac72212492fc15f4add39039221fc930e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83163aa32b6bd2ca084976f14c22da92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83163aa32b6bd2ca084976f14c22da92">EXTI_SWIER_SWI1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga83163aa32b6bd2ca084976f14c22da92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738ed0cd1fb86434b03f9e035a6d63da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga738ed0cd1fb86434b03f9e035a6d63da">EXTI_SWIER_SWI1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83163aa32b6bd2ca084976f14c22da92">EXTI_SWIER_SWI1_Pos</a>)</td></tr>
<tr class="separator:ga738ed0cd1fb86434b03f9e035a6d63da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6effec044086fabbe1ee674f7d6fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb6effec044086fabbe1ee674f7d6fd8">EXTI_SWIER_SWI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga738ed0cd1fb86434b03f9e035a6d63da">EXTI_SWIER_SWI1_Msk</a></td></tr>
<tr class="separator:gabb6effec044086fabbe1ee674f7d6fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31bbdc39e91514e937a92b9c4771f2b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31bbdc39e91514e937a92b9c4771f2b6">EXTI_SWIER_SWI2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga31bbdc39e91514e937a92b9c4771f2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad15f918c465eaac90d1a29d7b4f1b9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad15f918c465eaac90d1a29d7b4f1b9ad">EXTI_SWIER_SWI2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga31bbdc39e91514e937a92b9c4771f2b6">EXTI_SWIER_SWI2_Pos</a>)</td></tr>
<tr class="separator:gad15f918c465eaac90d1a29d7b4f1b9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d713c523d05ff9bf5a42f8568c1f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3d713c523d05ff9bf5a42f8568c1f45">EXTI_SWIER_SWI2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad15f918c465eaac90d1a29d7b4f1b9ad">EXTI_SWIER_SWI2_Msk</a></td></tr>
<tr class="separator:gaa3d713c523d05ff9bf5a42f8568c1f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79e065b94191f6637c41b7b848c71f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac79e065b94191f6637c41b7b848c71f6">EXTI_SWIER_SWI3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac79e065b94191f6637c41b7b848c71f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9cde163a97cc7515be66dd8f06446a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9cde163a97cc7515be66dd8f06446a4">EXTI_SWIER_SWI3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac79e065b94191f6637c41b7b848c71f6">EXTI_SWIER_SWI3_Pos</a>)</td></tr>
<tr class="separator:gad9cde163a97cc7515be66dd8f06446a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca91c7f22a9cd37a51ed57419a0c752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ca91c7f22a9cd37a51ed57419a0c752">EXTI_SWIER_SWI3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9cde163a97cc7515be66dd8f06446a4">EXTI_SWIER_SWI3_Msk</a></td></tr>
<tr class="separator:ga4ca91c7f22a9cd37a51ed57419a0c752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46b95d3b803c7d945c48c1a04756950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b95d3b803c7d945c48c1a04756950">EXTI_SWIER_SWI4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab46b95d3b803c7d945c48c1a04756950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca637f0b6cce1e791a451c1ea3892c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca637f0b6cce1e791a451c1ea3892c50">EXTI_SWIER_SWI4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab46b95d3b803c7d945c48c1a04756950">EXTI_SWIER_SWI4_Pos</a>)</td></tr>
<tr class="separator:gaca637f0b6cce1e791a451c1ea3892c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ffd0b4a1679b8812582fdd442dca11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ffd0b4a1679b8812582fdd442dca11b">EXTI_SWIER_SWI4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca637f0b6cce1e791a451c1ea3892c50">EXTI_SWIER_SWI4_Msk</a></td></tr>
<tr class="separator:ga4ffd0b4a1679b8812582fdd442dca11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec97b49caf156cd349cb2bfb723ab59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ec97b49caf156cd349cb2bfb723ab59">EXTI_SWIER_SWI5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga0ec97b49caf156cd349cb2bfb723ab59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff9d91da24408bb6e3a27643697b19a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff9d91da24408bb6e3a27643697b19a6">EXTI_SWIER_SWI5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ec97b49caf156cd349cb2bfb723ab59">EXTI_SWIER_SWI5_Pos</a>)</td></tr>
<tr class="separator:gaff9d91da24408bb6e3a27643697b19a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b00bc50c98b5ccda290069f553c7302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b00bc50c98b5ccda290069f553c7302">EXTI_SWIER_SWI5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff9d91da24408bb6e3a27643697b19a6">EXTI_SWIER_SWI5_Msk</a></td></tr>
<tr class="separator:ga1b00bc50c98b5ccda290069f553c7302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac646d47afdcff4456057f6c5a9959337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac646d47afdcff4456057f6c5a9959337">EXTI_SWIER_SWI6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac646d47afdcff4456057f6c5a9959337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cab36a21a3ea5afd7681e4f3dbc03eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cab36a21a3ea5afd7681e4f3dbc03eb">EXTI_SWIER_SWI6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac646d47afdcff4456057f6c5a9959337">EXTI_SWIER_SWI6_Pos</a>)</td></tr>
<tr class="separator:ga8cab36a21a3ea5afd7681e4f3dbc03eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25872c89a34384821e39692c3d2ed89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae25872c89a34384821e39692c3d2ed89">EXTI_SWIER_SWI6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cab36a21a3ea5afd7681e4f3dbc03eb">EXTI_SWIER_SWI6_Msk</a></td></tr>
<tr class="separator:gae25872c89a34384821e39692c3d2ed89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c8386bf16c252f8426b8c0a411f4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52c8386bf16c252f8426b8c0a411f4c0">EXTI_SWIER_SWI7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga52c8386bf16c252f8426b8c0a411f4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b3e7c1878b1fb5de65f912a3c11946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3b3e7c1878b1fb5de65f912a3c11946">EXTI_SWIER_SWI7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga52c8386bf16c252f8426b8c0a411f4c0">EXTI_SWIER_SWI7_Pos</a>)</td></tr>
<tr class="separator:gae3b3e7c1878b1fb5de65f912a3c11946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9f4768902be3f7463677ec61f3279d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9f4768902be3f7463677ec61f3279d">EXTI_SWIER_SWI7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3b3e7c1878b1fb5de65f912a3c11946">EXTI_SWIER_SWI7_Msk</a></td></tr>
<tr class="separator:ga2a9f4768902be3f7463677ec61f3279d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537b0d62b40d668a74c31f5075f38833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga537b0d62b40d668a74c31f5075f38833">EXTI_SWIER_SWI8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga537b0d62b40d668a74c31f5075f38833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed5d2f05e102fd8eac05f2a2dee4df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafed5d2f05e102fd8eac05f2a2dee4df4">EXTI_SWIER_SWI8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga537b0d62b40d668a74c31f5075f38833">EXTI_SWIER_SWI8_Pos</a>)</td></tr>
<tr class="separator:gafed5d2f05e102fd8eac05f2a2dee4df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f62d60ec7e63c381e1edc98f14f5d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37f62d60ec7e63c381e1edc98f14f5d2">EXTI_SWIER_SWI8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafed5d2f05e102fd8eac05f2a2dee4df4">EXTI_SWIER_SWI8_Msk</a></td></tr>
<tr class="separator:ga37f62d60ec7e63c381e1edc98f14f5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddca451446f04c54196fe32dd8ee3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddca451446f04c54196fe32dd8ee3a6">EXTI_SWIER_SWI9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6ddca451446f04c54196fe32dd8ee3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff8fea187cf6fb1bd1bcec0877d66be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff8fea187cf6fb1bd1bcec0877d66be">EXTI_SWIER_SWI9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddca451446f04c54196fe32dd8ee3a6">EXTI_SWIER_SWI9_Pos</a>)</td></tr>
<tr class="separator:gacff8fea187cf6fb1bd1bcec0877d66be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedf6ed43b670c247bc507ee66576b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabedf6ed43b670c247bc507ee66576b7a">EXTI_SWIER_SWI9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff8fea187cf6fb1bd1bcec0877d66be">EXTI_SWIER_SWI9_Msk</a></td></tr>
<tr class="separator:gabedf6ed43b670c247bc507ee66576b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9002646a1897bce37aa6030d7eb85d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9002646a1897bce37aa6030d7eb85d7">EXTI_SWIER_SWI10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gab9002646a1897bce37aa6030d7eb85d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab60b3744415c7e2913c7c407dd54d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab60b3744415c7e2913c7c407dd54d43">EXTI_SWIER_SWI10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9002646a1897bce37aa6030d7eb85d7">EXTI_SWIER_SWI10_Pos</a>)</td></tr>
<tr class="separator:gaab60b3744415c7e2913c7c407dd54d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2229844b665717a3b1f2d08c1d256afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2229844b665717a3b1f2d08c1d256afd">EXTI_SWIER_SWI10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab60b3744415c7e2913c7c407dd54d43">EXTI_SWIER_SWI10_Msk</a></td></tr>
<tr class="separator:ga2229844b665717a3b1f2d08c1d256afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc97083a7590e887d886a22f025c3842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc97083a7590e887d886a22f025c3842">EXTI_SWIER_SWI11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gadc97083a7590e887d886a22f025c3842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53543009ffea489e300460b42770a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa53543009ffea489e300460b42770a3e">EXTI_SWIER_SWI11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc97083a7590e887d886a22f025c3842">EXTI_SWIER_SWI11_Pos</a>)</td></tr>
<tr class="separator:gaa53543009ffea489e300460b42770a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0eded32a34f28caf0798ba8325c4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae0eded32a34f28caf0798ba8325c4a1">EXTI_SWIER_SWI11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa53543009ffea489e300460b42770a3e">EXTI_SWIER_SWI11_Msk</a></td></tr>
<tr class="separator:gaae0eded32a34f28caf0798ba8325c4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c42f1fc06a8bf64d0e25670a801ccc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c42f1fc06a8bf64d0e25670a801ccc5">EXTI_SWIER_SWI12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga9c42f1fc06a8bf64d0e25670a801ccc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8568310e2d0ae0831d5a0b90578f724c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8568310e2d0ae0831d5a0b90578f724c">EXTI_SWIER_SWI12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c42f1fc06a8bf64d0e25670a801ccc5">EXTI_SWIER_SWI12_Pos</a>)</td></tr>
<tr class="separator:ga8568310e2d0ae0831d5a0b90578f724c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc754c5830e07924ba9ad55b858a7003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc754c5830e07924ba9ad55b858a7003">EXTI_SWIER_SWI12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8568310e2d0ae0831d5a0b90578f724c">EXTI_SWIER_SWI12_Msk</a></td></tr>
<tr class="separator:gafc754c5830e07924ba9ad55b858a7003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ddd1c43f9f59b1f83aeff9e9f1c8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ddd1c43f9f59b1f83aeff9e9f1c8f2">EXTI_SWIER_SWI13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga51ddd1c43f9f59b1f83aeff9e9f1c8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a06da8257172e73bfdc56da0293b19d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a06da8257172e73bfdc56da0293b19d">EXTI_SWIER_SWI13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga51ddd1c43f9f59b1f83aeff9e9f1c8f2">EXTI_SWIER_SWI13_Pos</a>)</td></tr>
<tr class="separator:ga1a06da8257172e73bfdc56da0293b19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17fd16d3b44f3834a0bab7ef1c57137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae17fd16d3b44f3834a0bab7ef1c57137">EXTI_SWIER_SWI13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a06da8257172e73bfdc56da0293b19d">EXTI_SWIER_SWI13_Msk</a></td></tr>
<tr class="separator:gae17fd16d3b44f3834a0bab7ef1c57137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3463acf7c439f453e4d22bc12b85c52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3463acf7c439f453e4d22bc12b85c52b">EXTI_SWIER_SWI14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga3463acf7c439f453e4d22bc12b85c52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dbf111f599895c865fd26df9d698da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbf111f599895c865fd26df9d698da3">EXTI_SWIER_SWI14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3463acf7c439f453e4d22bc12b85c52b">EXTI_SWIER_SWI14_Pos</a>)</td></tr>
<tr class="separator:ga3dbf111f599895c865fd26df9d698da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbdd7f20aa1c168b27e66c542b5ccac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbdd7f20aa1c168b27e66c542b5ccac">EXTI_SWIER_SWI14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3dbf111f599895c865fd26df9d698da3">EXTI_SWIER_SWI14_Msk</a></td></tr>
<tr class="separator:ga4cbdd7f20aa1c168b27e66c542b5ccac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6faa08719b7e3f9fa20dbd369d18e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f6faa08719b7e3f9fa20dbd369d18e1">EXTI_SWIER_SWI15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga1f6faa08719b7e3f9fa20dbd369d18e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab295036379ecb9c611ece436277c8a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab295036379ecb9c611ece436277c8a82">EXTI_SWIER_SWI15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f6faa08719b7e3f9fa20dbd369d18e1">EXTI_SWIER_SWI15_Pos</a>)</td></tr>
<tr class="separator:gab295036379ecb9c611ece436277c8a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302e4d08f65cf593c642e27c7423ac00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga302e4d08f65cf593c642e27c7423ac00">EXTI_SWIER_SWI15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab295036379ecb9c611ece436277c8a82">EXTI_SWIER_SWI15_Msk</a></td></tr>
<tr class="separator:ga302e4d08f65cf593c642e27c7423ac00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1f5c6a6e821d78250e7121db0c4bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1f5c6a6e821d78250e7121db0c4bd4">EXTI_SWIER_SWI16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0a1f5c6a6e821d78250e7121db0c4bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63dae0515ce629640bbf0a002e0c886e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63dae0515ce629640bbf0a002e0c886e">EXTI_SWIER_SWI16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1f5c6a6e821d78250e7121db0c4bd4">EXTI_SWIER_SWI16_Pos</a>)</td></tr>
<tr class="separator:ga63dae0515ce629640bbf0a002e0c886e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c48aed3090f01b7adde780e34a8036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82c48aed3090f01b7adde780e34a8036">EXTI_SWIER_SWI16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63dae0515ce629640bbf0a002e0c886e">EXTI_SWIER_SWI16_Msk</a></td></tr>
<tr class="separator:ga82c48aed3090f01b7adde780e34a8036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30def313f3f4198eef3badcbab78b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae30def313f3f4198eef3badcbab78b80">EXTI_SWIER_SWI17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gae30def313f3f4198eef3badcbab78b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d35b3dc2d30f184d7ce324a2ddf52b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d35b3dc2d30f184d7ce324a2ddf52b">EXTI_SWIER_SWI17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae30def313f3f4198eef3badcbab78b80">EXTI_SWIER_SWI17_Pos</a>)</td></tr>
<tr class="separator:gaf4d35b3dc2d30f184d7ce324a2ddf52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cee3ef75832cc0a62c46e8c98d536e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cee3ef75832cc0a62c46e8c98d536e1">EXTI_SWIER_SWI17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d35b3dc2d30f184d7ce324a2ddf52b">EXTI_SWIER_SWI17_Msk</a></td></tr>
<tr class="separator:ga5cee3ef75832cc0a62c46e8c98d536e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64abce127eec0685ad9c79dd64d70e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64abce127eec0685ad9c79dd64d70e29">EXTI_SWIER_SWI19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga64abce127eec0685ad9c79dd64d70e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44bbba8e0e7046cb39270f9a718e64f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf44bbba8e0e7046cb39270f9a718e64f">EXTI_SWIER_SWI19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga64abce127eec0685ad9c79dd64d70e29">EXTI_SWIER_SWI19_Pos</a>)</td></tr>
<tr class="separator:gaf44bbba8e0e7046cb39270f9a718e64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1b04be5270a79348e26be05f3dae82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1b04be5270a79348e26be05f3dae82">EXTI_SWIER_SWI19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf44bbba8e0e7046cb39270f9a718e64f">EXTI_SWIER_SWI19_Msk</a></td></tr>
<tr class="separator:ga9a1b04be5270a79348e26be05f3dae82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ecd58423501be2c88ddbc5ff2e5204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13ecd58423501be2c88ddbc5ff2e5204">EXTI_SWIER_SWI20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga13ecd58423501be2c88ddbc5ff2e5204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc035c662dcfe44e1e15d2b912d4e531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc035c662dcfe44e1e15d2b912d4e531">EXTI_SWIER_SWI20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga13ecd58423501be2c88ddbc5ff2e5204">EXTI_SWIER_SWI20_Pos</a>)</td></tr>
<tr class="separator:gacc035c662dcfe44e1e15d2b912d4e531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f46a75c83085eae7177c69f373125a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1f46a75c83085eae7177c69f373125a">EXTI_SWIER_SWI20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc035c662dcfe44e1e15d2b912d4e531">EXTI_SWIER_SWI20_Msk</a></td></tr>
<tr class="separator:gab1f46a75c83085eae7177c69f373125a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad351e2f5cd9f15082096be1a802141d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad351e2f5cd9f15082096be1a802141d8">EXTI_SWIER_SWI21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gad351e2f5cd9f15082096be1a802141d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968d012c66389bcaf70d6ff8f5b81fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga968d012c66389bcaf70d6ff8f5b81fec">EXTI_SWIER_SWI21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad351e2f5cd9f15082096be1a802141d8">EXTI_SWIER_SWI21_Pos</a>)</td></tr>
<tr class="separator:ga968d012c66389bcaf70d6ff8f5b81fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f619c626ecf4db5ffa4d525c920112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40f619c626ecf4db5ffa4d525c920112">EXTI_SWIER_SWI21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga968d012c66389bcaf70d6ff8f5b81fec">EXTI_SWIER_SWI21_Msk</a></td></tr>
<tr class="separator:ga40f619c626ecf4db5ffa4d525c920112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590d1d91482022c439290b0772eef9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga590d1d91482022c439290b0772eef9d2">EXTI_SWIER_SWI22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga590d1d91482022c439290b0772eef9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1ef14fe51a0dadaf5545f0e761e91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba1ef14fe51a0dadaf5545f0e761e91c">EXTI_SWIER_SWI22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga590d1d91482022c439290b0772eef9d2">EXTI_SWIER_SWI22_Pos</a>)</td></tr>
<tr class="separator:gaba1ef14fe51a0dadaf5545f0e761e91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5251fa6cb94ce704ea455973075c2d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5251fa6cb94ce704ea455973075c2d47">EXTI_SWIER_SWI22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba1ef14fe51a0dadaf5545f0e761e91c">EXTI_SWIER_SWI22_Msk</a></td></tr>
<tr class="separator:ga5251fa6cb94ce704ea455973075c2d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac72212492fc15f4add39039221fc930e">EXTI_SWIER_SWI0</a></td></tr>
<tr class="separator:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb6effec044086fabbe1ee674f7d6fd8">EXTI_SWIER_SWI1</a></td></tr>
<tr class="separator:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bea1dbaf71e830dd357135524166f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3d713c523d05ff9bf5a42f8568c1f45">EXTI_SWIER_SWI2</a></td></tr>
<tr class="separator:ga6bea1dbaf71e830dd357135524166f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ca91c7f22a9cd37a51ed57419a0c752">EXTI_SWIER_SWI3</a></td></tr>
<tr class="separator:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ffd0b4a1679b8812582fdd442dca11b">EXTI_SWIER_SWI4</a></td></tr>
<tr class="separator:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b4ace22acacac13ce106b2063a3977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b00bc50c98b5ccda290069f553c7302">EXTI_SWIER_SWI5</a></td></tr>
<tr class="separator:gaa5b4ace22acacac13ce106b2063a3977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ad0142288597993852e4cf350f61ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae25872c89a34384821e39692c3d2ed89">EXTI_SWIER_SWI6</a></td></tr>
<tr class="separator:gad8ad0142288597993852e4cf350f61ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9f4768902be3f7463677ec61f3279d">EXTI_SWIER_SWI7</a></td></tr>
<tr class="separator:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e83a373926804449d500b115e9090ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37f62d60ec7e63c381e1edc98f14f5d2">EXTI_SWIER_SWI8</a></td></tr>
<tr class="separator:ga5e83a373926804449d500b115e9090ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab102aa929ffe463ffe9f2db651704a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabedf6ed43b670c247bc507ee66576b7a">EXTI_SWIER_SWI9</a></td></tr>
<tr class="separator:gab102aa929ffe463ffe9f2db651704a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2229844b665717a3b1f2d08c1d256afd">EXTI_SWIER_SWI10</a></td></tr>
<tr class="separator:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae0eded32a34f28caf0798ba8325c4a1">EXTI_SWIER_SWI11</a></td></tr>
<tr class="separator:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d67869db50c848f57633ebf00566539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc754c5830e07924ba9ad55b858a7003">EXTI_SWIER_SWI12</a></td></tr>
<tr class="separator:ga5d67869db50c848f57633ebf00566539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930a1d03fe3c32bd65a336ccee418826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae17fd16d3b44f3834a0bab7ef1c57137">EXTI_SWIER_SWI13</a></td></tr>
<tr class="separator:ga930a1d03fe3c32bd65a336ccee418826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d645db667cd63d1a9b91963c543a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbdd7f20aa1c168b27e66c542b5ccac">EXTI_SWIER_SWI14</a></td></tr>
<tr class="separator:gad5d645db667cd63d1a9b91963c543a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga302e4d08f65cf593c642e27c7423ac00">EXTI_SWIER_SWI15</a></td></tr>
<tr class="separator:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82c48aed3090f01b7adde780e34a8036">EXTI_SWIER_SWI16</a></td></tr>
<tr class="separator:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da944251419887af3a87c86080fb455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cee3ef75832cc0a62c46e8c98d536e1">EXTI_SWIER_SWI17</a></td></tr>
<tr class="separator:ga0da944251419887af3a87c86080fb455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7c48ac5522385cdb1d7882985f909b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1b04be5270a79348e26be05f3dae82">EXTI_SWIER_SWI19</a></td></tr>
<tr class="separator:gaab7c48ac5522385cdb1d7882985f909b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac71bf967ecd31eaa57ba4064877a75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b">EXTI_SWIER_SWIER20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1f46a75c83085eae7177c69f373125a">EXTI_SWIER_SWI20</a></td></tr>
<tr class="separator:gaac71bf967ecd31eaa57ba4064877a75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b409de4bca55f1f16cd309e58e88e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6">EXTI_SWIER_SWIER21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40f619c626ecf4db5ffa4d525c920112">EXTI_SWIER_SWI21</a></td></tr>
<tr class="separator:ga23b409de4bca55f1f16cd309e58e88e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6bd7759b8d48c722f05ea3d2e64fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02">EXTI_SWIER_SWIER22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5251fa6cb94ce704ea455973075c2d47">EXTI_SWIER_SWI22</a></td></tr>
<tr class="separator:gad6bd7759b8d48c722f05ea3d2e64fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fcc9a8ee42c68657efde2fea78663ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fcc9a8ee42c68657efde2fea78663ef">EXTI_PR_PIF0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0fcc9a8ee42c68657efde2fea78663ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee3fc8a61411fc357747b2528ad15af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee3fc8a61411fc357747b2528ad15af">EXTI_PR_PIF0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fcc9a8ee42c68657efde2fea78663ef">EXTI_PR_PIF0_Pos</a>)</td></tr>
<tr class="separator:ga3ee3fc8a61411fc357747b2528ad15af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e61172594497bc98d7618afda5d1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94e61172594497bc98d7618afda5d1a5">EXTI_PR_PIF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee3fc8a61411fc357747b2528ad15af">EXTI_PR_PIF0_Msk</a></td></tr>
<tr class="separator:ga94e61172594497bc98d7618afda5d1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c6f893e5eb4918b0811fa12814836a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c6f893e5eb4918b0811fa12814836a">EXTI_PR_PIF1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae9c6f893e5eb4918b0811fa12814836a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41575ab19b1dba9689b01df4f4dcf322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41575ab19b1dba9689b01df4f4dcf322">EXTI_PR_PIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c6f893e5eb4918b0811fa12814836a">EXTI_PR_PIF1_Pos</a>)</td></tr>
<tr class="separator:ga41575ab19b1dba9689b01df4f4dcf322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1fa1e26581323fb92a102129fea6cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1fa1e26581323fb92a102129fea6cc1">EXTI_PR_PIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41575ab19b1dba9689b01df4f4dcf322">EXTI_PR_PIF1_Msk</a></td></tr>
<tr class="separator:gab1fa1e26581323fb92a102129fea6cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b90463b29b8dde03ee73db74f6ca37e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b90463b29b8dde03ee73db74f6ca37e">EXTI_PR_PIF2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7b90463b29b8dde03ee73db74f6ca37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dcfe53212fcd253dc1ee02867cb4c8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dcfe53212fcd253dc1ee02867cb4c8f">EXTI_PR_PIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b90463b29b8dde03ee73db74f6ca37e">EXTI_PR_PIF2_Pos</a>)</td></tr>
<tr class="separator:ga7dcfe53212fcd253dc1ee02867cb4c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c614636ea1ba38b2c5fa6d727de719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62c614636ea1ba38b2c5fa6d727de719">EXTI_PR_PIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dcfe53212fcd253dc1ee02867cb4c8f">EXTI_PR_PIF2_Msk</a></td></tr>
<tr class="separator:ga62c614636ea1ba38b2c5fa6d727de719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36577d3467f5fd3dc5f860eb1fe2c8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36577d3467f5fd3dc5f860eb1fe2c8fb">EXTI_PR_PIF3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga36577d3467f5fd3dc5f860eb1fe2c8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999f5059bd2c023b85499b3692acdd39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga999f5059bd2c023b85499b3692acdd39">EXTI_PR_PIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga36577d3467f5fd3dc5f860eb1fe2c8fb">EXTI_PR_PIF3_Pos</a>)</td></tr>
<tr class="separator:ga999f5059bd2c023b85499b3692acdd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf21c846e3ed8d01562a48f379e94cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf21c846e3ed8d01562a48f379e94cf5">EXTI_PR_PIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga999f5059bd2c023b85499b3692acdd39">EXTI_PR_PIF3_Msk</a></td></tr>
<tr class="separator:gadf21c846e3ed8d01562a48f379e94cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f881e8105f126833738a6489a4fa06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f881e8105f126833738a6489a4fa06">EXTI_PR_PIF4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga16f881e8105f126833738a6489a4fa06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac8af2b3a97fe4985e4c98f03153a311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac8af2b3a97fe4985e4c98f03153a311">EXTI_PR_PIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16f881e8105f126833738a6489a4fa06">EXTI_PR_PIF4_Pos</a>)</td></tr>
<tr class="separator:gaac8af2b3a97fe4985e4c98f03153a311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb25dc53dd6e1ebcb9ff3eb122bafaa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb25dc53dd6e1ebcb9ff3eb122bafaa1">EXTI_PR_PIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac8af2b3a97fe4985e4c98f03153a311">EXTI_PR_PIF4_Msk</a></td></tr>
<tr class="separator:gacb25dc53dd6e1ebcb9ff3eb122bafaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31abe3e799d3149b3148c576257568e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31abe3e799d3149b3148c576257568e2">EXTI_PR_PIF5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga31abe3e799d3149b3148c576257568e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09d8c8a2580885d11a80ec531c8a171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09d8c8a2580885d11a80ec531c8a171">EXTI_PR_PIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga31abe3e799d3149b3148c576257568e2">EXTI_PR_PIF5_Pos</a>)</td></tr>
<tr class="separator:gaf09d8c8a2580885d11a80ec531c8a171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5681c77b17cfd664ac859e8dcdaf853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5681c77b17cfd664ac859e8dcdaf853">EXTI_PR_PIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf09d8c8a2580885d11a80ec531c8a171">EXTI_PR_PIF5_Msk</a></td></tr>
<tr class="separator:gab5681c77b17cfd664ac859e8dcdaf853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab30f6b22e02924533f2f729c6e306649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab30f6b22e02924533f2f729c6e306649">EXTI_PR_PIF6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab30f6b22e02924533f2f729c6e306649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02df8c12dc290501544b64fecf438fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02df8c12dc290501544b64fecf438fcd">EXTI_PR_PIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab30f6b22e02924533f2f729c6e306649">EXTI_PR_PIF6_Pos</a>)</td></tr>
<tr class="separator:ga02df8c12dc290501544b64fecf438fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926d0d098708c4604d50724479f53722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga926d0d098708c4604d50724479f53722">EXTI_PR_PIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02df8c12dc290501544b64fecf438fcd">EXTI_PR_PIF6_Msk</a></td></tr>
<tr class="separator:ga926d0d098708c4604d50724479f53722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6f4cbe154a0b7433dc3af65360701d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa6f4cbe154a0b7433dc3af65360701d">EXTI_PR_PIF7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gafa6f4cbe154a0b7433dc3af65360701d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858ee699c84441a1cdb1fd4135a23794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858ee699c84441a1cdb1fd4135a23794">EXTI_PR_PIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa6f4cbe154a0b7433dc3af65360701d">EXTI_PR_PIF7_Pos</a>)</td></tr>
<tr class="separator:ga858ee699c84441a1cdb1fd4135a23794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396a95873380107e44ea8ebf3917101b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga396a95873380107e44ea8ebf3917101b">EXTI_PR_PIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga858ee699c84441a1cdb1fd4135a23794">EXTI_PR_PIF7_Msk</a></td></tr>
<tr class="separator:ga396a95873380107e44ea8ebf3917101b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf149e3768633548f78d92d20eb99acbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf149e3768633548f78d92d20eb99acbd">EXTI_PR_PIF8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf149e3768633548f78d92d20eb99acbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae019d8a2759ee268073250831f18955e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae019d8a2759ee268073250831f18955e">EXTI_PR_PIF8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf149e3768633548f78d92d20eb99acbd">EXTI_PR_PIF8_Pos</a>)</td></tr>
<tr class="separator:gae019d8a2759ee268073250831f18955e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768906e566332933fbafc3be7a0ec316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga768906e566332933fbafc3be7a0ec316">EXTI_PR_PIF8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae019d8a2759ee268073250831f18955e">EXTI_PR_PIF8_Msk</a></td></tr>
<tr class="separator:ga768906e566332933fbafc3be7a0ec316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac931e3c10c719155a7aeb08abd2d755c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac931e3c10c719155a7aeb08abd2d755c">EXTI_PR_PIF9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gac931e3c10c719155a7aeb08abd2d755c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd368219b442a5d6803422bad2a2e982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd368219b442a5d6803422bad2a2e982">EXTI_PR_PIF9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac931e3c10c719155a7aeb08abd2d755c">EXTI_PR_PIF9_Pos</a>)</td></tr>
<tr class="separator:gabd368219b442a5d6803422bad2a2e982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d00763abbc7e4aa5fde5cf870c561e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d00763abbc7e4aa5fde5cf870c561e0">EXTI_PR_PIF9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd368219b442a5d6803422bad2a2e982">EXTI_PR_PIF9_Msk</a></td></tr>
<tr class="separator:ga4d00763abbc7e4aa5fde5cf870c561e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff32af2168ef375384dc53cc2cb1a984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff32af2168ef375384dc53cc2cb1a984">EXTI_PR_PIF10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaff32af2168ef375384dc53cc2cb1a984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885e8003bec24f30636db1d5a2a5ae48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga885e8003bec24f30636db1d5a2a5ae48">EXTI_PR_PIF10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff32af2168ef375384dc53cc2cb1a984">EXTI_PR_PIF10_Pos</a>)</td></tr>
<tr class="separator:ga885e8003bec24f30636db1d5a2a5ae48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad274c8176debfe13d12966bebd962150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad274c8176debfe13d12966bebd962150">EXTI_PR_PIF10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga885e8003bec24f30636db1d5a2a5ae48">EXTI_PR_PIF10_Msk</a></td></tr>
<tr class="separator:gad274c8176debfe13d12966bebd962150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1136b56cb26118a47692f060f41ece3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1136b56cb26118a47692f060f41ece3">EXTI_PR_PIF11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gab1136b56cb26118a47692f060f41ece3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe8e00d3f3ef4f8ca269efce28dbf08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfe8e00d3f3ef4f8ca269efce28dbf08">EXTI_PR_PIF11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1136b56cb26118a47692f060f41ece3">EXTI_PR_PIF11_Pos</a>)</td></tr>
<tr class="separator:gadfe8e00d3f3ef4f8ca269efce28dbf08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4dbd010478228eee7a8d9ddb24f392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc4dbd010478228eee7a8d9ddb24f392">EXTI_PR_PIF11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfe8e00d3f3ef4f8ca269efce28dbf08">EXTI_PR_PIF11_Msk</a></td></tr>
<tr class="separator:gabc4dbd010478228eee7a8d9ddb24f392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ceaf7e2c2ab0e57174016e07ea9805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19ceaf7e2c2ab0e57174016e07ea9805">EXTI_PR_PIF12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga19ceaf7e2c2ab0e57174016e07ea9805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbaf6cfbe542f4c6c1f630afe1029d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbaf6cfbe542f4c6c1f630afe1029d14">EXTI_PR_PIF12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ceaf7e2c2ab0e57174016e07ea9805">EXTI_PR_PIF12_Pos</a>)</td></tr>
<tr class="separator:gadbaf6cfbe542f4c6c1f630afe1029d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ffb168354d0bccb1cd18ad9e4067cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29ffb168354d0bccb1cd18ad9e4067cc">EXTI_PR_PIF12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbaf6cfbe542f4c6c1f630afe1029d14">EXTI_PR_PIF12_Msk</a></td></tr>
<tr class="separator:ga29ffb168354d0bccb1cd18ad9e4067cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a8be5b825267e90b6c76c14cb20022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a8be5b825267e90b6c76c14cb20022">EXTI_PR_PIF13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga66a8be5b825267e90b6c76c14cb20022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150386d49cf1e7354bbf644486db0ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga150386d49cf1e7354bbf644486db0ab6">EXTI_PR_PIF13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga66a8be5b825267e90b6c76c14cb20022">EXTI_PR_PIF13_Pos</a>)</td></tr>
<tr class="separator:ga150386d49cf1e7354bbf644486db0ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22f9bfde0a01c8bc453dc6e18625a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab22f9bfde0a01c8bc453dc6e18625a50">EXTI_PR_PIF13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga150386d49cf1e7354bbf644486db0ab6">EXTI_PR_PIF13_Msk</a></td></tr>
<tr class="separator:gab22f9bfde0a01c8bc453dc6e18625a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a63479e23dba19cf8b563f9e6cf68a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a63479e23dba19cf8b563f9e6cf68a5">EXTI_PR_PIF14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga1a63479e23dba19cf8b563f9e6cf68a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17511643ba1064eb406f073aa23a1fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac17511643ba1064eb406f073aa23a1fd">EXTI_PR_PIF14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a63479e23dba19cf8b563f9e6cf68a5">EXTI_PR_PIF14_Pos</a>)</td></tr>
<tr class="separator:gac17511643ba1064eb406f073aa23a1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc8ed2cb4b1c30b77931d9303954e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cc8ed2cb4b1c30b77931d9303954e04">EXTI_PR_PIF14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac17511643ba1064eb406f073aa23a1fd">EXTI_PR_PIF14_Msk</a></td></tr>
<tr class="separator:ga7cc8ed2cb4b1c30b77931d9303954e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2c6359b7b126ce9820bd961893cf38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc2c6359b7b126ce9820bd961893cf38">EXTI_PR_PIF15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gadc2c6359b7b126ce9820bd961893cf38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e9cb90b36d7d77fdc1406a1b63f4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91e9cb90b36d7d77fdc1406a1b63f4c9">EXTI_PR_PIF15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc2c6359b7b126ce9820bd961893cf38">EXTI_PR_PIF15_Pos</a>)</td></tr>
<tr class="separator:ga91e9cb90b36d7d77fdc1406a1b63f4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7333aceaf98ecd5d07b612fb06b602bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7333aceaf98ecd5d07b612fb06b602bb">EXTI_PR_PIF15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91e9cb90b36d7d77fdc1406a1b63f4c9">EXTI_PR_PIF15_Msk</a></td></tr>
<tr class="separator:ga7333aceaf98ecd5d07b612fb06b602bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd3c1d31387e98e0f86c5c596694951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefd3c1d31387e98e0f86c5c596694951">EXTI_PR_PIF16_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaefd3c1d31387e98e0f86c5c596694951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551ba90c8d908c523548b9fbda1ed3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga551ba90c8d908c523548b9fbda1ed3d7">EXTI_PR_PIF16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaefd3c1d31387e98e0f86c5c596694951">EXTI_PR_PIF16_Pos</a>)</td></tr>
<tr class="separator:ga551ba90c8d908c523548b9fbda1ed3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad809b47b726068ccbb2ea7c1ed72c193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad809b47b726068ccbb2ea7c1ed72c193">EXTI_PR_PIF16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga551ba90c8d908c523548b9fbda1ed3d7">EXTI_PR_PIF16_Msk</a></td></tr>
<tr class="separator:gad809b47b726068ccbb2ea7c1ed72c193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4cd53668f67fef8d59022594c8113b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd53668f67fef8d59022594c8113b6">EXTI_PR_PIF17_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gac4cd53668f67fef8d59022594c8113b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfa08c8888d3362597f92339149e883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcfa08c8888d3362597f92339149e883">EXTI_PR_PIF17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd53668f67fef8d59022594c8113b6">EXTI_PR_PIF17_Pos</a>)</td></tr>
<tr class="separator:gadcfa08c8888d3362597f92339149e883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00422cb319a203bb176a9b0f81ca1580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00422cb319a203bb176a9b0f81ca1580">EXTI_PR_PIF17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcfa08c8888d3362597f92339149e883">EXTI_PR_PIF17_Msk</a></td></tr>
<tr class="separator:ga00422cb319a203bb176a9b0f81ca1580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613f13348794d0551409cc8bb2dbb81d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga613f13348794d0551409cc8bb2dbb81d">EXTI_PR_PIF19_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga613f13348794d0551409cc8bb2dbb81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada21f50e1ec4db2b7ba17282741eed9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada21f50e1ec4db2b7ba17282741eed9f">EXTI_PR_PIF19_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga613f13348794d0551409cc8bb2dbb81d">EXTI_PR_PIF19_Pos</a>)</td></tr>
<tr class="separator:gada21f50e1ec4db2b7ba17282741eed9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59388b8ab2753a145947de5853d4f7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59388b8ab2753a145947de5853d4f7de">EXTI_PR_PIF19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada21f50e1ec4db2b7ba17282741eed9f">EXTI_PR_PIF19_Msk</a></td></tr>
<tr class="separator:ga59388b8ab2753a145947de5853d4f7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94136d6fc5c60996c4455c24965b94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa94136d6fc5c60996c4455c24965b94c">EXTI_PR_PIF20_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaa94136d6fc5c60996c4455c24965b94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf39692d337b0c49536b4f967718343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf39692d337b0c49536b4f967718343">EXTI_PR_PIF20_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa94136d6fc5c60996c4455c24965b94c">EXTI_PR_PIF20_Pos</a>)</td></tr>
<tr class="separator:ga4bf39692d337b0c49536b4f967718343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303cf7e71a097a377cff10a9902e0364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga303cf7e71a097a377cff10a9902e0364">EXTI_PR_PIF20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf39692d337b0c49536b4f967718343">EXTI_PR_PIF20_Msk</a></td></tr>
<tr class="separator:ga303cf7e71a097a377cff10a9902e0364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2a53e780c91a21e5453838a1fde7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2a53e780c91a21e5453838a1fde7af">EXTI_PR_PIF21_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga6f2a53e780c91a21e5453838a1fde7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28089e17a47abeb5b1ac70c990f618b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28089e17a47abeb5b1ac70c990f618b7">EXTI_PR_PIF21_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f2a53e780c91a21e5453838a1fde7af">EXTI_PR_PIF21_Pos</a>)</td></tr>
<tr class="separator:ga28089e17a47abeb5b1ac70c990f618b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe7e64e24902a3ab8ebe15fdaed6790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe7e64e24902a3ab8ebe15fdaed6790">EXTI_PR_PIF21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28089e17a47abeb5b1ac70c990f618b7">EXTI_PR_PIF21_Msk</a></td></tr>
<tr class="separator:gaffe7e64e24902a3ab8ebe15fdaed6790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c52530246f98fd8ccb5b661e5862ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00c52530246f98fd8ccb5b661e5862ae">EXTI_PR_PIF22_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga00c52530246f98fd8ccb5b661e5862ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6cb5d903ea1c121ca9cb54fb4570df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace6cb5d903ea1c121ca9cb54fb4570df">EXTI_PR_PIF22_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga00c52530246f98fd8ccb5b661e5862ae">EXTI_PR_PIF22_Pos</a>)</td></tr>
<tr class="separator:gace6cb5d903ea1c121ca9cb54fb4570df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e98f2e8d973dad79b3c6cbab4d539d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f2e8d973dad79b3c6cbab4d539d3">EXTI_PR_PIF22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace6cb5d903ea1c121ca9cb54fb4570df">EXTI_PR_PIF22_Msk</a></td></tr>
<tr class="separator:ga6e98f2e8d973dad79b3c6cbab4d539d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94e61172594497bc98d7618afda5d1a5">EXTI_PR_PIF0</a></td></tr>
<tr class="separator:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1fa1e26581323fb92a102129fea6cc1">EXTI_PR_PIF1</a></td></tr>
<tr class="separator:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085d2105381752a0aadc9be5a93ea665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62c614636ea1ba38b2c5fa6d727de719">EXTI_PR_PIF2</a></td></tr>
<tr class="separator:ga085d2105381752a0aadc9be5a93ea665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064dab3e0d5689b92125713100555ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf21c846e3ed8d01562a48f379e94cf5">EXTI_PR_PIF3</a></td></tr>
<tr class="separator:ga064dab3e0d5689b92125713100555ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb25dc53dd6e1ebcb9ff3eb122bafaa1">EXTI_PR_PIF4</a></td></tr>
<tr class="separator:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319e167fa6e112061997d9a8d79f02f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5681c77b17cfd664ac859e8dcdaf853">EXTI_PR_PIF5</a></td></tr>
<tr class="separator:ga319e167fa6e112061997d9a8d79f02f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f47cd1f602692258985784ed5e8e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga926d0d098708c4604d50724479f53722">EXTI_PR_PIF6</a></td></tr>
<tr class="separator:gaf6f47cd1f602692258985784ed5e8e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga396a95873380107e44ea8ebf3917101b">EXTI_PR_PIF7</a></td></tr>
<tr class="separator:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga768906e566332933fbafc3be7a0ec316">EXTI_PR_PIF8</a></td></tr>
<tr class="separator:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcc64f03d79af531febc077f45c48eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d00763abbc7e4aa5fde5cf870c561e0">EXTI_PR_PIF9</a></td></tr>
<tr class="separator:ga2fcc64f03d79af531febc077f45c48eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef8e9c691b95763007ed228e98fa108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad274c8176debfe13d12966bebd962150">EXTI_PR_PIF10</a></td></tr>
<tr class="separator:ga1ef8e9c691b95763007ed228e98fa108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc4dbd010478228eee7a8d9ddb24f392">EXTI_PR_PIF11</a></td></tr>
<tr class="separator:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a68025056b8c84bb13635af5e2a07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29ffb168354d0bccb1cd18ad9e4067cc">EXTI_PR_PIF12</a></td></tr>
<tr class="separator:gae1a68025056b8c84bb13635af5e2a07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3471c79d5b19813785387504a1a5f0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab22f9bfde0a01c8bc453dc6e18625a50">EXTI_PR_PIF13</a></td></tr>
<tr class="separator:ga3471c79d5b19813785387504a1a5f0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5396ec2dbbee9d7585224fa12273598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cc8ed2cb4b1c30b77931d9303954e04">EXTI_PR_PIF14</a></td></tr>
<tr class="separator:gae5396ec2dbbee9d7585224fa12273598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149f9d9d6c1aab867734b59db1117c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7333aceaf98ecd5d07b612fb06b602bb">EXTI_PR_PIF15</a></td></tr>
<tr class="separator:ga149f9d9d6c1aab867734b59db1117c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47e5b07d5a407198e09f05262f18bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad809b47b726068ccbb2ea7c1ed72c193">EXTI_PR_PIF16</a></td></tr>
<tr class="separator:gaa47e5b07d5a407198e09f05262f18bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00422cb319a203bb176a9b0f81ca1580">EXTI_PR_PIF17</a></td></tr>
<tr class="separator:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59388b8ab2753a145947de5853d4f7de">EXTI_PR_PIF19</a></td></tr>
<tr class="separator:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39358e6261a245eba447dfc1a1842e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32">EXTI_PR_PR20</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga303cf7e71a097a377cff10a9902e0364">EXTI_PR_PIF20</a></td></tr>
<tr class="separator:ga39358e6261a245eba447dfc1a1842e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14b609a68b5c4cb4a20fb24e34954df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df">EXTI_PR_PR21</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe7e64e24902a3ab8ebe15fdaed6790">EXTI_PR_PIF21</a></td></tr>
<tr class="separator:gac14b609a68b5c4cb4a20fb24e34954df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8199f21c468deeb2685865c26770ac07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07">EXTI_PR_PR22</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e98f2e8d973dad79b3c6cbab4d539d3">EXTI_PR_PIF22</a></td></tr>
<tr class="separator:ga8199f21c468deeb2685865c26770ac07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27f57311268ed1ad0ddb1a207ce9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4">FLASH_ACR_LATENCY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacd27f57311268ed1ad0ddb1a207ce9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdcd07c55bf5197e31d5ad9ab61747a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd27f57311268ed1ad0ddb1a207ce9a4">FLASH_ACR_LATENCY_Pos</a>)</td></tr>
<tr class="separator:gabdcd07c55bf5197e31d5ad9ab61747a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5e44cbb084160a6004ca9951ec7318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a></td></tr>
<tr class="separator:gaef5e44cbb084160a6004ca9951ec7318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b922e6400999bfabcde78d1c6f59b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1b922e6400999bfabcde78d1c6f59b">FLASH_ACR_PRFTEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaaf1b922e6400999bfabcde78d1c6f59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga727504c465ce30a499631159bc419179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179">FLASH_ACR_PRFTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1b922e6400999bfabcde78d1c6f59b">FLASH_ACR_PRFTEN_Pos</a>)</td></tr>
<tr class="separator:ga727504c465ce30a499631159bc419179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082e7e91fffee86db39676396d01a8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179">FLASH_ACR_PRFTEN_Msk</a></td></tr>
<tr class="separator:ga082e7e91fffee86db39676396d01a8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193a03524bd8f2673a99c7847af55f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga193a03524bd8f2673a99c7847af55f90">FLASH_ACR_SLEEP_PD_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga193a03524bd8f2673a99c7847af55f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab550ccebb2fcea69b39f4de976666bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab550ccebb2fcea69b39f4de976666bb8">FLASH_ACR_SLEEP_PD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga193a03524bd8f2673a99c7847af55f90">FLASH_ACR_SLEEP_PD_Pos</a>)</td></tr>
<tr class="separator:gab550ccebb2fcea69b39f4de976666bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe351b40c2a8d34733c07234d3bcba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabe351b40c2a8d34733c07234d3bcba4">FLASH_ACR_SLEEP_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab550ccebb2fcea69b39f4de976666bb8">FLASH_ACR_SLEEP_PD_Msk</a></td></tr>
<tr class="separator:gaabe351b40c2a8d34733c07234d3bcba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae52f201d06af41d5bf0e70981fd40891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae52f201d06af41d5bf0e70981fd40891">FLASH_ACR_RUN_PD_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae52f201d06af41d5bf0e70981fd40891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdefe9f6d86431c2b254aa5cd02616d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdefe9f6d86431c2b254aa5cd02616d1">FLASH_ACR_RUN_PD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae52f201d06af41d5bf0e70981fd40891">FLASH_ACR_RUN_PD_Pos</a>)</td></tr>
<tr class="separator:gacdefe9f6d86431c2b254aa5cd02616d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e344e1a7d1c78c8c9b22e83cb96cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28e344e1a7d1c78c8c9b22e83cb96cda">FLASH_ACR_RUN_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdefe9f6d86431c2b254aa5cd02616d1">FLASH_ACR_RUN_PD_Msk</a></td></tr>
<tr class="separator:ga28e344e1a7d1c78c8c9b22e83cb96cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4f5652bbc4f2e7e3a9d2d7fae0f1d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada4f5652bbc4f2e7e3a9d2d7fae0f1d4">FLASH_ACR_DISAB_BUF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gada4f5652bbc4f2e7e3a9d2d7fae0f1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d028b6592be0472f3d62f4c48df4063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d028b6592be0472f3d62f4c48df4063">FLASH_ACR_DISAB_BUF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4f5652bbc4f2e7e3a9d2d7fae0f1d4">FLASH_ACR_DISAB_BUF_Pos</a>)</td></tr>
<tr class="separator:ga8d028b6592be0472f3d62f4c48df4063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43891031589cb77273ba72e0b589aa69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43891031589cb77273ba72e0b589aa69">FLASH_ACR_DISAB_BUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d028b6592be0472f3d62f4c48df4063">FLASH_ACR_DISAB_BUF_Msk</a></td></tr>
<tr class="separator:ga43891031589cb77273ba72e0b589aa69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87dad1a069cc6373cbd3c383af2b4d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87dad1a069cc6373cbd3c383af2b4d70">FLASH_ACR_PRE_READ_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga87dad1a069cc6373cbd3c383af2b4d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bcea8091d24d63186cdefe33cc1c91a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcea8091d24d63186cdefe33cc1c91a">FLASH_ACR_PRE_READ_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga87dad1a069cc6373cbd3c383af2b4d70">FLASH_ACR_PRE_READ_Pos</a>)</td></tr>
<tr class="separator:ga1bcea8091d24d63186cdefe33cc1c91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0571102ad659511fe6741de852ade420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0571102ad659511fe6741de852ade420">FLASH_ACR_PRE_READ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bcea8091d24d63186cdefe33cc1c91a">FLASH_ACR_PRE_READ_Msk</a></td></tr>
<tr class="separator:ga0571102ad659511fe6741de852ade420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a08adb2f03654d45bbb4d68fed9986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a08adb2f03654d45bbb4d68fed9986">FLASH_PECR_PELOCK_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf5a08adb2f03654d45bbb4d68fed9986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e883cf61d8a7adef6fca7893299c582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e883cf61d8a7adef6fca7893299c582">FLASH_PECR_PELOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5a08adb2f03654d45bbb4d68fed9986">FLASH_PECR_PELOCK_Pos</a>)</td></tr>
<tr class="separator:ga4e883cf61d8a7adef6fca7893299c582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9734b1bb6d826db68d77faa16e128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9734b1bb6d826db68d77faa16e128">FLASH_PECR_PELOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e883cf61d8a7adef6fca7893299c582">FLASH_PECR_PELOCK_Msk</a></td></tr>
<tr class="separator:ga57b9734b1bb6d826db68d77faa16e128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13675cc770214d5e80181fd9c36a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa13675cc770214d5e80181fd9c36a379">FLASH_PECR_PRGLOCK_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa13675cc770214d5e80181fd9c36a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d44c90cf34ebe36e4ba4ff8ed94b836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d44c90cf34ebe36e4ba4ff8ed94b836">FLASH_PECR_PRGLOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa13675cc770214d5e80181fd9c36a379">FLASH_PECR_PRGLOCK_Pos</a>)</td></tr>
<tr class="separator:ga4d44c90cf34ebe36e4ba4ff8ed94b836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01a7e37d1e2933eb0afbd6cf7e60c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae01a7e37d1e2933eb0afbd6cf7e60c0a">FLASH_PECR_PRGLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d44c90cf34ebe36e4ba4ff8ed94b836">FLASH_PECR_PRGLOCK_Msk</a></td></tr>
<tr class="separator:gae01a7e37d1e2933eb0afbd6cf7e60c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef5dc418c8f39bb67090f67bf62a3c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ef5dc418c8f39bb67090f67bf62a3c6">FLASH_PECR_OPTLOCK_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8ef5dc418c8f39bb67090f67bf62a3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90baabea8343242410a822594f96c210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90baabea8343242410a822594f96c210">FLASH_PECR_OPTLOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ef5dc418c8f39bb67090f67bf62a3c6">FLASH_PECR_OPTLOCK_Pos</a>)</td></tr>
<tr class="separator:ga90baabea8343242410a822594f96c210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3783636399a047352ef5a6d2512fef0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3783636399a047352ef5a6d2512fef0b">FLASH_PECR_OPTLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90baabea8343242410a822594f96c210">FLASH_PECR_OPTLOCK_Msk</a></td></tr>
<tr class="separator:ga3783636399a047352ef5a6d2512fef0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed73c344864ad61acae37af26507d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed73c344864ad61acae37af26507d60">FLASH_PECR_PROG_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8ed73c344864ad61acae37af26507d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc69012233fe685c9b7b17778e53249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc69012233fe685c9b7b17778e53249">FLASH_PECR_PROG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed73c344864ad61acae37af26507d60">FLASH_PECR_PROG_Pos</a>)</td></tr>
<tr class="separator:ga5fc69012233fe685c9b7b17778e53249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7851ae5665e63fb1bdf453a6b537037b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7851ae5665e63fb1bdf453a6b537037b">FLASH_PECR_PROG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc69012233fe685c9b7b17778e53249">FLASH_PECR_PROG_Msk</a></td></tr>
<tr class="separator:ga7851ae5665e63fb1bdf453a6b537037b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace44ce66e74342ca777fda04f72ddcac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace44ce66e74342ca777fda04f72ddcac">FLASH_PECR_DATA_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gace44ce66e74342ca777fda04f72ddcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9fefe44e569ac5a1fbbb69c71ff379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d9fefe44e569ac5a1fbbb69c71ff379">FLASH_PECR_DATA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace44ce66e74342ca777fda04f72ddcac">FLASH_PECR_DATA_Pos</a>)</td></tr>
<tr class="separator:ga3d9fefe44e569ac5a1fbbb69c71ff379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5a8350de3e2f0406e7a579eb3c2130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5a8350de3e2f0406e7a579eb3c2130">FLASH_PECR_DATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d9fefe44e569ac5a1fbbb69c71ff379">FLASH_PECR_DATA_Msk</a></td></tr>
<tr class="separator:ga4f5a8350de3e2f0406e7a579eb3c2130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70238958397c64fe56fccfadedad35f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70238958397c64fe56fccfadedad35f4">FLASH_PECR_FIX_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga70238958397c64fe56fccfadedad35f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80fabaaf0874223f434883a5541bcb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80fabaaf0874223f434883a5541bcb86">FLASH_PECR_FIX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga70238958397c64fe56fccfadedad35f4">FLASH_PECR_FIX_Pos</a>)</td></tr>
<tr class="separator:ga80fabaaf0874223f434883a5541bcb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87abdd41a01a4b2ad28728fd1ba10d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87abdd41a01a4b2ad28728fd1ba10d10">FLASH_PECR_FIX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80fabaaf0874223f434883a5541bcb86">FLASH_PECR_FIX_Msk</a></td></tr>
<tr class="separator:ga87abdd41a01a4b2ad28728fd1ba10d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a10c9268223e7dba34e8af0f06155db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a10c9268223e7dba34e8af0f06155db">FLASH_PECR_ERASE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7a10c9268223e7dba34e8af0f06155db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105a6158c93414d38a9b3d502e258638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105a6158c93414d38a9b3d502e258638">FLASH_PECR_ERASE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a10c9268223e7dba34e8af0f06155db">FLASH_PECR_ERASE_Pos</a>)</td></tr>
<tr class="separator:ga105a6158c93414d38a9b3d502e258638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128efc0f20664bb224c7615c38df0b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga128efc0f20664bb224c7615c38df0b1e">FLASH_PECR_ERASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga105a6158c93414d38a9b3d502e258638">FLASH_PECR_ERASE_Msk</a></td></tr>
<tr class="separator:ga128efc0f20664bb224c7615c38df0b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1cb2205308e50e3fc06673cfa81910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1cb2205308e50e3fc06673cfa81910">FLASH_PECR_FPRG_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaaa1cb2205308e50e3fc06673cfa81910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766254e861e0f8cd5d5c2af1070d1ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766254e861e0f8cd5d5c2af1070d1ddd">FLASH_PECR_FPRG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1cb2205308e50e3fc06673cfa81910">FLASH_PECR_FPRG_Pos</a>)</td></tr>
<tr class="separator:ga766254e861e0f8cd5d5c2af1070d1ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9370b44d7ee96fe73762748a969c383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9370b44d7ee96fe73762748a969c383">FLASH_PECR_FPRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga766254e861e0f8cd5d5c2af1070d1ddd">FLASH_PECR_FPRG_Msk</a></td></tr>
<tr class="separator:gab9370b44d7ee96fe73762748a969c383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a175040655ba130ea996d9609faa7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34a175040655ba130ea996d9609faa7f">FLASH_PECR_PARALLBANK_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga34a175040655ba130ea996d9609faa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad08e1a327012051a8dfa3e38d6c1c680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad08e1a327012051a8dfa3e38d6c1c680">FLASH_PECR_PARALLBANK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34a175040655ba130ea996d9609faa7f">FLASH_PECR_PARALLBANK_Pos</a>)</td></tr>
<tr class="separator:gad08e1a327012051a8dfa3e38d6c1c680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5102bfaac2fb827781436acee8638257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5102bfaac2fb827781436acee8638257">FLASH_PECR_PARALLBANK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad08e1a327012051a8dfa3e38d6c1c680">FLASH_PECR_PARALLBANK_Msk</a></td></tr>
<tr class="separator:ga5102bfaac2fb827781436acee8638257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe34733590712433cdc4457c430e71c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe34733590712433cdc4457c430e71c6">FLASH_PECR_EOPIE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gabe34733590712433cdc4457c430e71c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c93e2a77c0ce33b14033ae1d145dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c93e2a77c0ce33b14033ae1d145dfb">FLASH_PECR_EOPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabe34733590712433cdc4457c430e71c6">FLASH_PECR_EOPIE_Pos</a>)</td></tr>
<tr class="separator:gaf2c93e2a77c0ce33b14033ae1d145dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2cb29eb967e20a8a7fc479f79f79b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2cb29eb967e20a8a7fc479f79f79b2">FLASH_PECR_EOPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c93e2a77c0ce33b14033ae1d145dfb">FLASH_PECR_EOPIE_Msk</a></td></tr>
<tr class="separator:ga3c2cb29eb967e20a8a7fc479f79f79b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f27d377b721151abd3403096630857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7f27d377b721151abd3403096630857">FLASH_PECR_ERRIE_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa7f27d377b721151abd3403096630857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6064a81a519d589f31f9de3850e63020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6064a81a519d589f31f9de3850e63020">FLASH_PECR_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7f27d377b721151abd3403096630857">FLASH_PECR_ERRIE_Pos</a>)</td></tr>
<tr class="separator:ga6064a81a519d589f31f9de3850e63020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0d22c92f0036684b38aa94bdcf62a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b0d22c92f0036684b38aa94bdcf62a1">FLASH_PECR_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6064a81a519d589f31f9de3850e63020">FLASH_PECR_ERRIE_Msk</a></td></tr>
<tr class="separator:ga3b0d22c92f0036684b38aa94bdcf62a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af00a47ebf1f2a5c99e8fcfc8941c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8af00a47ebf1f2a5c99e8fcfc8941c9e">FLASH_PECR_OBL_LAUNCH_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8af00a47ebf1f2a5c99e8fcfc8941c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c79a0282a531352cf16649dc404a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94c79a0282a531352cf16649dc404a06">FLASH_PECR_OBL_LAUNCH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8af00a47ebf1f2a5c99e8fcfc8941c9e">FLASH_PECR_OBL_LAUNCH_Pos</a>)</td></tr>
<tr class="separator:ga94c79a0282a531352cf16649dc404a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8c586fac8b614a4d175ff5a8b9c99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf8c586fac8b614a4d175ff5a8b9c99b">FLASH_PECR_OBL_LAUNCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94c79a0282a531352cf16649dc404a06">FLASH_PECR_OBL_LAUNCH_Msk</a></td></tr>
<tr class="separator:gabf8c586fac8b614a4d175ff5a8b9c99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ba526481b386f11d1299016f697f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ba526481b386f11d1299016f697f3e">FLASH_PECR_HALF_ARRAY_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga45ba526481b386f11d1299016f697f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d3651dcb3fcfd74953a44f8b44152b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d3651dcb3fcfd74953a44f8b44152b">FLASH_PECR_HALF_ARRAY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45ba526481b386f11d1299016f697f3e">FLASH_PECR_HALF_ARRAY_Pos</a>)</td></tr>
<tr class="separator:gaf9d3651dcb3fcfd74953a44f8b44152b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589cb6fab2f06cc9a5c55fa6dfbebe5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga589cb6fab2f06cc9a5c55fa6dfbebe5a">FLASH_PECR_HALF_ARRAY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d3651dcb3fcfd74953a44f8b44152b">FLASH_PECR_HALF_ARRAY_Msk</a></td></tr>
<tr class="separator:ga589cb6fab2f06cc9a5c55fa6dfbebe5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31c242ff52e52813dcf0df453f80b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31c242ff52e52813dcf0df453f80b8d">FLASH_PECR_NZDISABLE_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gae31c242ff52e52813dcf0df453f80b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c3b5c4569291258f0a32789f7428d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07c3b5c4569291258f0a32789f7428d3">FLASH_PECR_NZDISABLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31c242ff52e52813dcf0df453f80b8d">FLASH_PECR_NZDISABLE_Pos</a>)</td></tr>
<tr class="separator:ga07c3b5c4569291258f0a32789f7428d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364de6d3006558e44a4bb29e6f65d30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364de6d3006558e44a4bb29e6f65d30e">FLASH_PECR_NZDISABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07c3b5c4569291258f0a32789f7428d3">FLASH_PECR_NZDISABLE_Msk</a></td></tr>
<tr class="separator:ga364de6d3006558e44a4bb29e6f65d30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95583566d8627df9f26f2712bca7712a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95583566d8627df9f26f2712bca7712a">FLASH_PDKEYR_PDKEYR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga95583566d8627df9f26f2712bca7712a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68156600fa66386be31a107ef9452de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa68156600fa66386be31a107ef9452de">FLASH_PDKEYR_PDKEYR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga95583566d8627df9f26f2712bca7712a">FLASH_PDKEYR_PDKEYR_Pos</a>)</td></tr>
<tr class="separator:gaa68156600fa66386be31a107ef9452de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21bd32bce722ad27d2a62672a0b87ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab21bd32bce722ad27d2a62672a0b87ff">FLASH_PDKEYR_PDKEYR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa68156600fa66386be31a107ef9452de">FLASH_PDKEYR_PDKEYR_Msk</a></td></tr>
<tr class="separator:gab21bd32bce722ad27d2a62672a0b87ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c294e4d9e99248715ab3feb7d0ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga663c294e4d9e99248715ab3feb7d0ae6">FLASH_PEKEYR_PEKEYR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga663c294e4d9e99248715ab3feb7d0ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a42f3b6975fe88447488d9fc096079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a42f3b6975fe88447488d9fc096079">FLASH_PEKEYR_PEKEYR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga663c294e4d9e99248715ab3feb7d0ae6">FLASH_PEKEYR_PEKEYR_Pos</a>)</td></tr>
<tr class="separator:ga25a42f3b6975fe88447488d9fc096079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486dbdfa8f561a533aad1fb0abaa06cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486dbdfa8f561a533aad1fb0abaa06cd">FLASH_PEKEYR_PEKEYR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25a42f3b6975fe88447488d9fc096079">FLASH_PEKEYR_PEKEYR_Msk</a></td></tr>
<tr class="separator:ga486dbdfa8f561a533aad1fb0abaa06cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36269c3ff5e93f29b9ab0fed371858a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36269c3ff5e93f29b9ab0fed371858a5">FLASH_PRGKEYR_PRGKEYR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga36269c3ff5e93f29b9ab0fed371858a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33e4432fd1860ac0905d4ed24eca112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf33e4432fd1860ac0905d4ed24eca112">FLASH_PRGKEYR_PRGKEYR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga36269c3ff5e93f29b9ab0fed371858a5">FLASH_PRGKEYR_PRGKEYR_Pos</a>)</td></tr>
<tr class="separator:gaf33e4432fd1860ac0905d4ed24eca112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad941ae0a8c092d4ca8e359acf85ea24e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad941ae0a8c092d4ca8e359acf85ea24e">FLASH_PRGKEYR_PRGKEYR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf33e4432fd1860ac0905d4ed24eca112">FLASH_PRGKEYR_PRGKEYR_Msk</a></td></tr>
<tr class="separator:gad941ae0a8c092d4ca8e359acf85ea24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64748d2e0929700cbc6bf0ae619e72c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64748d2e0929700cbc6bf0ae619e72c4">FLASH_OPTKEYR_OPTKEYR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga64748d2e0929700cbc6bf0ae619e72c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c988b5f6c428e1e58e99a0a45172ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff">FLASH_OPTKEYR_OPTKEYR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga64748d2e0929700cbc6bf0ae619e72c4">FLASH_OPTKEYR_OPTKEYR_Pos</a>)</td></tr>
<tr class="separator:gad7c988b5f6c428e1e58e99a0a45172ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">FLASH_OPTKEYR_OPTKEYR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff">FLASH_OPTKEYR_OPTKEYR_Msk</a></td></tr>
<tr class="separator:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fff488dcd0ba14694a05d8c061441e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fff488dcd0ba14694a05d8c061441e0">FLASH_SR_BSY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1fff488dcd0ba14694a05d8c061441e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3564806c8fbd6e0b6ddde539c3e37045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fff488dcd0ba14694a05d8c061441e0">FLASH_SR_BSY_Pos</a>)</td></tr>
<tr class="separator:ga3564806c8fbd6e0b6ddde539c3e37045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</a></td></tr>
<tr class="separator:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2013e875c4c210b820e502feea6c9fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2013e875c4c210b820e502feea6c9fb1">FLASH_SR_EOP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2013e875c4c210b820e502feea6c9fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386f68b5d2c3622b29811577932360ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2013e875c4c210b820e502feea6c9fb1">FLASH_SR_EOP_Pos</a>)</td></tr>
<tr class="separator:ga386f68b5d2c3622b29811577932360ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1301c6b487cfefa247c54a576a0c12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a></td></tr>
<tr class="separator:gae1301c6b487cfefa247c54a576a0c12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab205d87e0f1f4578584e82c1bb503103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab205d87e0f1f4578584e82c1bb503103">FLASH_SR_HVOFF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab205d87e0f1f4578584e82c1bb503103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac68fd1fb3a417b2e65939c50f1aecde3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac68fd1fb3a417b2e65939c50f1aecde3">FLASH_SR_HVOFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab205d87e0f1f4578584e82c1bb503103">FLASH_SR_HVOFF_Pos</a>)</td></tr>
<tr class="separator:gac68fd1fb3a417b2e65939c50f1aecde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1b9800a45b1587eb27e3be8292c6ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f1b9800a45b1587eb27e3be8292c6ae">FLASH_SR_HVOFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac68fd1fb3a417b2e65939c50f1aecde3">FLASH_SR_HVOFF_Msk</a></td></tr>
<tr class="separator:ga9f1b9800a45b1587eb27e3be8292c6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbebf995148905ca009fc9512ae35551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbebf995148905ca009fc9512ae35551">FLASH_SR_READY_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gadbebf995148905ca009fc9512ae35551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105baf3a5532764b6709f723fa11e3b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105baf3a5532764b6709f723fa11e3b5">FLASH_SR_READY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbebf995148905ca009fc9512ae35551">FLASH_SR_READY_Pos</a>)</td></tr>
<tr class="separator:ga105baf3a5532764b6709f723fa11e3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9a57932b1be3b873c7629d3c2fef4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9a57932b1be3b873c7629d3c2fef4f">FLASH_SR_READY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga105baf3a5532764b6709f723fa11e3b5">FLASH_SR_READY_Msk</a></td></tr>
<tr class="separator:ga3a9a57932b1be3b873c7629d3c2fef4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace591108151f52fd0f18273c00403b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace591108151f52fd0f18273c00403b80">FLASH_SR_WRPERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gace591108151f52fd0f18273c00403b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a2ec1cfe4fece014bacf2c1332e659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659">FLASH_SR_WRPERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace591108151f52fd0f18273c00403b80">FLASH_SR_WRPERR_Pos</a>)</td></tr>
<tr class="separator:ga65a2ec1cfe4fece014bacf2c1332e659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6f52f59b01530928d747cf32bd4d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01">FLASH_SR_WRPERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659">FLASH_SR_WRPERR_Msk</a></td></tr>
<tr class="separator:gabf6f52f59b01530928d747cf32bd4d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e91ef00a66f31c28b41f990b0a5b57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f">FLASH_SR_PGAERR_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1e91ef00a66f31c28b41f990b0a5b57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433ad5d791f6ffcb202165a0131d00de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de">FLASH_SR_PGAERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e91ef00a66f31c28b41f990b0a5b57f">FLASH_SR_PGAERR_Pos</a>)</td></tr>
<tr class="separator:ga433ad5d791f6ffcb202165a0131d00de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98c2458e114e7f419f3222673878ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98c2458e114e7f419f3222673878ce0">FLASH_SR_PGAERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de">FLASH_SR_PGAERR_Msk</a></td></tr>
<tr class="separator:gac98c2458e114e7f419f3222673878ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7a92c0d6e0133bf9225a7c57464ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc7a92c0d6e0133bf9225a7c57464ff5">FLASH_SR_SIZERR_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gacc7a92c0d6e0133bf9225a7c57464ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db57d912111108537a3eaf9eb758ae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db57d912111108537a3eaf9eb758ae7">FLASH_SR_SIZERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc7a92c0d6e0133bf9225a7c57464ff5">FLASH_SR_SIZERR_Pos</a>)</td></tr>
<tr class="separator:ga3db57d912111108537a3eaf9eb758ae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d3e511fc0a438812ae9bb44e93e387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16d3e511fc0a438812ae9bb44e93e387">FLASH_SR_SIZERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3db57d912111108537a3eaf9eb758ae7">FLASH_SR_SIZERR_Msk</a></td></tr>
<tr class="separator:ga16d3e511fc0a438812ae9bb44e93e387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6021a832133d2e3a66409e463eeed484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6021a832133d2e3a66409e463eeed484">FLASH_SR_OPTVERR_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga6021a832133d2e3a66409e463eeed484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae279970931fdbe11b18608b0a58c83e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae279970931fdbe11b18608b0a58c83e7">FLASH_SR_OPTVERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6021a832133d2e3a66409e463eeed484">FLASH_SR_OPTVERR_Pos</a>)</td></tr>
<tr class="separator:gae279970931fdbe11b18608b0a58c83e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4f055b363ae642d291d73a68eb787d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4f055b363ae642d291d73a68eb787d">FLASH_SR_OPTVERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae279970931fdbe11b18608b0a58c83e7">FLASH_SR_OPTVERR_Msk</a></td></tr>
<tr class="separator:ga9c4f055b363ae642d291d73a68eb787d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f9df04f2a8711d3a14d2ce54c732a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f9df04f2a8711d3a14d2ce54c732a7">FLASH_SR_RDERR_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga13f9df04f2a8711d3a14d2ce54c732a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d0e0debbd78e7ce2553cea4f904fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8">FLASH_SR_RDERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga13f9df04f2a8711d3a14d2ce54c732a7">FLASH_SR_RDERR_Pos</a>)</td></tr>
<tr class="separator:gae6d0e0debbd78e7ce2553cea4f904fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaee278396daaec501ff5a98bb68bd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaee278396daaec501ff5a98bb68bd01">FLASH_SR_RDERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8">FLASH_SR_RDERR_Msk</a></td></tr>
<tr class="separator:gacaee278396daaec501ff5a98bb68bd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773f46a980a873e4acae70a02891b4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga773f46a980a873e4acae70a02891b4a3">FLASH_SR_NOTZEROERR_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga773f46a980a873e4acae70a02891b4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015bb93ae24a448cf20d2fac6292cc78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015bb93ae24a448cf20d2fac6292cc78">FLASH_SR_NOTZEROERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga773f46a980a873e4acae70a02891b4a3">FLASH_SR_NOTZEROERR_Pos</a>)</td></tr>
<tr class="separator:ga015bb93ae24a448cf20d2fac6292cc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb33b088a5143b8fdedcc4ecd53cbce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb33b088a5143b8fdedcc4ecd53cbce">FLASH_SR_NOTZEROERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga015bb93ae24a448cf20d2fac6292cc78">FLASH_SR_NOTZEROERR_Msk</a></td></tr>
<tr class="separator:ga0cb33b088a5143b8fdedcc4ecd53cbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9a0afd684dd14967a8e335c5ae696e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c9a0afd684dd14967a8e335c5ae696e">FLASH_SR_FWWERR_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga9c9a0afd684dd14967a8e335c5ae696e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede8aefdca32d657c61322ba885ebb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede8aefdca32d657c61322ba885ebb59">FLASH_SR_FWWERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c9a0afd684dd14967a8e335c5ae696e">FLASH_SR_FWWERR_Pos</a>)</td></tr>
<tr class="separator:gaede8aefdca32d657c61322ba885ebb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94d78cb4f0a0b5a3d8c2349f161dc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf94d78cb4f0a0b5a3d8c2349f161dc23">FLASH_SR_FWWERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaede8aefdca32d657c61322ba885ebb59">FLASH_SR_FWWERR_Msk</a></td></tr>
<tr class="separator:gaf94d78cb4f0a0b5a3d8c2349f161dc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f5d1d612b9f17b59ffa2ef9a0f95b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f5d1d612b9f17b59ffa2ef9a0f95b1b">FLASH_SR_FWWER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf94d78cb4f0a0b5a3d8c2349f161dc23">FLASH_SR_FWWERR</a></td></tr>
<tr class="separator:ga9f5d1d612b9f17b59ffa2ef9a0f95b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0141a93ef59ccddaf5b7af9bd9003a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd0141a93ef59ccddaf5b7af9bd9003a">FLASH_SR_ENHV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f1b9800a45b1587eb27e3be8292c6ae">FLASH_SR_HVOFF</a></td></tr>
<tr class="separator:gacd0141a93ef59ccddaf5b7af9bd9003a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade09361da52e9b32f204c29b9127ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade09361da52e9b32f204c29b9127ccef">FLASH_SR_ENDHV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f1b9800a45b1587eb27e3be8292c6ae">FLASH_SR_HVOFF</a></td></tr>
<tr class="separator:gade09361da52e9b32f204c29b9127ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4d55fa4f26d12a94de022559ccfb0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4d55fa4f26d12a94de022559ccfb0b">FLASH_OPTR_RDPROT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9d4d55fa4f26d12a94de022559ccfb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c54dadb4f3054a1b910287ca3fb1e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c54dadb4f3054a1b910287ca3fb1e1c">FLASH_OPTR_RDPROT_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4d55fa4f26d12a94de022559ccfb0b">FLASH_OPTR_RDPROT_Pos</a>)</td></tr>
<tr class="separator:ga6c54dadb4f3054a1b910287ca3fb1e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b5d3caa368d3ae3b1c949d8911347c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03b5d3caa368d3ae3b1c949d8911347c">FLASH_OPTR_RDPROT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c54dadb4f3054a1b910287ca3fb1e1c">FLASH_OPTR_RDPROT_Msk</a></td></tr>
<tr class="separator:ga03b5d3caa368d3ae3b1c949d8911347c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27782689ab6b93a18b79cb3e9713b0b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27782689ab6b93a18b79cb3e9713b0b9">FLASH_OPTR_WPRMOD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga27782689ab6b93a18b79cb3e9713b0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dba78371dead04e8a6e71f316e53b55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dba78371dead04e8a6e71f316e53b55">FLASH_OPTR_WPRMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27782689ab6b93a18b79cb3e9713b0b9">FLASH_OPTR_WPRMOD_Pos</a>)</td></tr>
<tr class="separator:ga5dba78371dead04e8a6e71f316e53b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f1295d0835aa25d5d1f5cfc1761508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75f1295d0835aa25d5d1f5cfc1761508">FLASH_OPTR_WPRMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5dba78371dead04e8a6e71f316e53b55">FLASH_OPTR_WPRMOD_Msk</a></td></tr>
<tr class="separator:ga75f1295d0835aa25d5d1f5cfc1761508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bdd84a314467e93f9127d8011ff7109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bdd84a314467e93f9127d8011ff7109">FLASH_OPTR_BOR_LEV_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga9bdd84a314467e93f9127d8011ff7109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1bf0815f5a0ac875792a80d00d6b728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1bf0815f5a0ac875792a80d00d6b728">FLASH_OPTR_BOR_LEV_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bdd84a314467e93f9127d8011ff7109">FLASH_OPTR_BOR_LEV_Pos</a>)</td></tr>
<tr class="separator:gad1bf0815f5a0ac875792a80d00d6b728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a47af57fca3d6e4ec02ce1501c51860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a47af57fca3d6e4ec02ce1501c51860">FLASH_OPTR_BOR_LEV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1bf0815f5a0ac875792a80d00d6b728">FLASH_OPTR_BOR_LEV_Msk</a></td></tr>
<tr class="separator:ga3a47af57fca3d6e4ec02ce1501c51860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a82d7e1eaeb73157f1ee5803a866d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a82d7e1eaeb73157f1ee5803a866d1">FLASH_OPTR_IWDG_SW_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga83a82d7e1eaeb73157f1ee5803a866d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e00145c01a860a10b533c5509807696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e00145c01a860a10b533c5509807696">FLASH_OPTR_IWDG_SW_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83a82d7e1eaeb73157f1ee5803a866d1">FLASH_OPTR_IWDG_SW_Pos</a>)</td></tr>
<tr class="separator:ga2e00145c01a860a10b533c5509807696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c393c989958d4839a5085f93e9611dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c393c989958d4839a5085f93e9611dd">FLASH_OPTR_IWDG_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e00145c01a860a10b533c5509807696">FLASH_OPTR_IWDG_SW_Msk</a></td></tr>
<tr class="separator:ga6c393c989958d4839a5085f93e9611dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ee79551163b624fef36ade9d54a3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ee79551163b624fef36ade9d54a3ca">FLASH_OPTR_nRST_STOP_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga89ee79551163b624fef36ade9d54a3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a661846fb85a87a54375078047f2330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a661846fb85a87a54375078047f2330">FLASH_OPTR_nRST_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga89ee79551163b624fef36ade9d54a3ca">FLASH_OPTR_nRST_STOP_Pos</a>)</td></tr>
<tr class="separator:ga8a661846fb85a87a54375078047f2330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe1d7d6e7eff66678a365e41d8bfa0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe1d7d6e7eff66678a365e41d8bfa0a">FLASH_OPTR_nRST_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a661846fb85a87a54375078047f2330">FLASH_OPTR_nRST_STOP_Msk</a></td></tr>
<tr class="separator:ga3fe1d7d6e7eff66678a365e41d8bfa0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb42e1f235b48117e0097d794a810fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb42e1f235b48117e0097d794a810fa9">FLASH_OPTR_nRST_STDBY_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gafb42e1f235b48117e0097d794a810fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35c9de7bd3fdf80e8d19962b2636e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab35c9de7bd3fdf80e8d19962b2636e87">FLASH_OPTR_nRST_STDBY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb42e1f235b48117e0097d794a810fa9">FLASH_OPTR_nRST_STDBY_Pos</a>)</td></tr>
<tr class="separator:gab35c9de7bd3fdf80e8d19962b2636e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcdd563c7e71e0783c4ebd4a1d55187f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcdd563c7e71e0783c4ebd4a1d55187f">FLASH_OPTR_nRST_STDBY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab35c9de7bd3fdf80e8d19962b2636e87">FLASH_OPTR_nRST_STDBY_Msk</a></td></tr>
<tr class="separator:gadcdd563c7e71e0783c4ebd4a1d55187f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa81fc9f4f6037b27be91ce52ece9f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa81fc9f4f6037b27be91ce52ece9f00">FLASH_OPTR_BFB2_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gafa81fc9f4f6037b27be91ce52ece9f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3cf5c49bb2fac95de4638b92cdeb1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff3cf5c49bb2fac95de4638b92cdeb1a">FLASH_OPTR_BFB2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa81fc9f4f6037b27be91ce52ece9f00">FLASH_OPTR_BFB2_Pos</a>)</td></tr>
<tr class="separator:gaff3cf5c49bb2fac95de4638b92cdeb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87813ee000af262a343915927fbb422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad87813ee000af262a343915927fbb422">FLASH_OPTR_BFB2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff3cf5c49bb2fac95de4638b92cdeb1a">FLASH_OPTR_BFB2_Msk</a></td></tr>
<tr class="separator:gad87813ee000af262a343915927fbb422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab166de6192c4129991a1a36f0667c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ab166de6192c4129991a1a36f0667c8">FLASH_OPTR_USER_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga2ab166de6192c4129991a1a36f0667c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed0663e223d0cb395e5933f4edf69adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed0663e223d0cb395e5933f4edf69adc">FLASH_OPTR_USER_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ab166de6192c4129991a1a36f0667c8">FLASH_OPTR_USER_Pos</a>)</td></tr>
<tr class="separator:gaed0663e223d0cb395e5933f4edf69adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fad7200d32b6c0836816cc19e0b4561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fad7200d32b6c0836816cc19e0b4561">FLASH_OPTR_USER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed0663e223d0cb395e5933f4edf69adc">FLASH_OPTR_USER_Msk</a></td></tr>
<tr class="separator:ga3fad7200d32b6c0836816cc19e0b4561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8255eea429763fc20e3d3f836b5536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8255eea429763fc20e3d3f836b5536">FLASH_OPTR_BOOT1_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga4b8255eea429763fc20e3d3f836b5536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4617251d75c563232fa437a3080d599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4617251d75c563232fa437a3080d599">FLASH_OPTR_BOOT1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8255eea429763fc20e3d3f836b5536">FLASH_OPTR_BOOT1_Pos</a>)</td></tr>
<tr class="separator:gad4617251d75c563232fa437a3080d599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb47551810f75cfbfadc4c63d0441893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb47551810f75cfbfadc4c63d0441893">FLASH_OPTR_BOOT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4617251d75c563232fa437a3080d599">FLASH_OPTR_BOOT1_Msk</a></td></tr>
<tr class="separator:gabb47551810f75cfbfadc4c63d0441893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2cba593e56feed77b6c08f544fd327b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2cba593e56feed77b6c08f544fd327b">FLASH_WRPR_WRP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa2cba593e56feed77b6c08f544fd327b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ccbeafd9e71de3e99373fef601eacd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ccbeafd9e71de3e99373fef601eacd2">FLASH_WRPR_WRP_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2cba593e56feed77b6c08f544fd327b">FLASH_WRPR_WRP_Pos</a>)</td></tr>
<tr class="separator:ga9ccbeafd9e71de3e99373fef601eacd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">FLASH_WRPR_WRP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ccbeafd9e71de3e99373fef601eacd2">FLASH_WRPR_WRP_Msk</a></td></tr>
<tr class="separator:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3903d8ae31585af4d8e0a4a980a53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f">GPIO_MODER_MODE0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6f3903d8ae31585af4d8e0a4a980a53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cff105dfdd73e5a1705a3a52bfe4953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953">GPIO_MODER_MODE0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f">GPIO_MODER_MODE0_Pos</a>)</td></tr>
<tr class="separator:ga9cff105dfdd73e5a1705a3a52bfe4953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad45500839e6f801c64ee9474e4da33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabad45500839e6f801c64ee9474e4da33">GPIO_MODER_MODE0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cff105dfdd73e5a1705a3a52bfe4953">GPIO_MODER_MODE0_Msk</a></td></tr>
<tr class="separator:gabad45500839e6f801c64ee9474e4da33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21859652224406f970f4c99d5198d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac21859652224406f970f4c99d5198d16">GPIO_MODER_MODE0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f">GPIO_MODER_MODE0_Pos</a>)</td></tr>
<tr class="separator:gac21859652224406f970f4c99d5198d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a47a04b8e25a1de3250bd4921eeddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7a47a04b8e25a1de3250bd4921eeddc">GPIO_MODER_MODE0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f3903d8ae31585af4d8e0a4a980a53f">GPIO_MODER_MODE0_Pos</a>)</td></tr>
<tr class="separator:gae7a47a04b8e25a1de3250bd4921eeddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd114563c35dd9bc117884af80acda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8">GPIO_MODER_MODE1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadcd114563c35dd9bc117884af80acda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d7601c96266dc29ab8d67804154b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f">GPIO_MODER_MODE1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8">GPIO_MODER_MODE1_Pos</a>)</td></tr>
<tr class="separator:ga30d7601c96266dc29ab8d67804154b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d7c80c5afbf9bf5aada55d91d59ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d7c80c5afbf9bf5aada55d91d59ecb">GPIO_MODER_MODE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30d7601c96266dc29ab8d67804154b3f">GPIO_MODER_MODE1_Msk</a></td></tr>
<tr class="separator:ga76d7c80c5afbf9bf5aada55d91d59ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd2690fbea56b2d7dd8af222370cc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdd2690fbea56b2d7dd8af222370cc95">GPIO_MODER_MODE1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8">GPIO_MODER_MODE1_Pos</a>)</td></tr>
<tr class="separator:gabdd2690fbea56b2d7dd8af222370cc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a240f6f0b335fe9595019531b4607b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a240f6f0b335fe9595019531b4607b9">GPIO_MODER_MODE1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadcd114563c35dd9bc117884af80acda8">GPIO_MODER_MODE1_Pos</a>)</td></tr>
<tr class="separator:ga1a240f6f0b335fe9595019531b4607b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6405d97990f322ac711f5d50d69c41f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f">GPIO_MODER_MODE2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf6405d97990f322ac711f5d50d69c41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a188e7809bffb5a963302debcc602bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf">GPIO_MODER_MODE2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f">GPIO_MODER_MODE2_Pos</a>)</td></tr>
<tr class="separator:ga7a188e7809bffb5a963302debcc602bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90970df916fe323664322ecbe516993d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90970df916fe323664322ecbe516993d">GPIO_MODER_MODE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a188e7809bffb5a963302debcc602bf">GPIO_MODER_MODE2_Msk</a></td></tr>
<tr class="separator:ga90970df916fe323664322ecbe516993d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a90c798fa54047f30b83f3eec1821b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a90c798fa54047f30b83f3eec1821b">GPIO_MODER_MODE2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f">GPIO_MODER_MODE2_Pos</a>)</td></tr>
<tr class="separator:ga66a90c798fa54047f30b83f3eec1821b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae88847b33d3c78142f99e5d1753451e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae88847b33d3c78142f99e5d1753451e">GPIO_MODER_MODE2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6405d97990f322ac711f5d50d69c41f">GPIO_MODER_MODE2_Pos</a>)</td></tr>
<tr class="separator:gaae88847b33d3c78142f99e5d1753451e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d6572d265c72f92e2005c141202422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422">GPIO_MODER_MODE3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf3d6572d265c72f92e2005c141202422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4eaea23a16c4fb39e27d295ce0e5b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94">GPIO_MODER_MODE3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422">GPIO_MODER_MODE3_Pos</a>)</td></tr>
<tr class="separator:gad4eaea23a16c4fb39e27d295ce0e5b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9062e2f2d10271c05e5f963be522db96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9062e2f2d10271c05e5f963be522db96">GPIO_MODER_MODE3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4eaea23a16c4fb39e27d295ce0e5b94">GPIO_MODER_MODE3_Msk</a></td></tr>
<tr class="separator:ga9062e2f2d10271c05e5f963be522db96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908f28256ab03cf88ed6e2fce3a2a70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908f28256ab03cf88ed6e2fce3a2a70d">GPIO_MODER_MODE3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422">GPIO_MODER_MODE3_Pos</a>)</td></tr>
<tr class="separator:ga908f28256ab03cf88ed6e2fce3a2a70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99db34fd563915c2fc4eb16ef2505c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99db34fd563915c2fc4eb16ef2505c98">GPIO_MODER_MODE3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d6572d265c72f92e2005c141202422">GPIO_MODER_MODE3_Pos</a>)</td></tr>
<tr class="separator:ga99db34fd563915c2fc4eb16ef2505c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14bbd003834724332b11c3a33eba1a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6">GPIO_MODER_MODE4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab14bbd003834724332b11c3a33eba1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b416b464e6bcd73aa11bf0ef734b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47">GPIO_MODER_MODE4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6">GPIO_MODER_MODE4_Pos</a>)</td></tr>
<tr class="separator:gac9b416b464e6bcd73aa11bf0ef734b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11faa17747d422f5d88ced879e09bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae11faa17747d422f5d88ced879e09bb6">GPIO_MODER_MODE4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b416b464e6bcd73aa11bf0ef734b47">GPIO_MODER_MODE4_Msk</a></td></tr>
<tr class="separator:gae11faa17747d422f5d88ced879e09bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2336f60fe03642339cbfd4e994812875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2336f60fe03642339cbfd4e994812875">GPIO_MODER_MODE4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6">GPIO_MODER_MODE4_Pos</a>)</td></tr>
<tr class="separator:ga2336f60fe03642339cbfd4e994812875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae946375c36dfb3b3669864ee62002e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae946375c36dfb3b3669864ee62002e62">GPIO_MODER_MODE4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab14bbd003834724332b11c3a33eba1a6">GPIO_MODER_MODE4_Pos</a>)</td></tr>
<tr class="separator:gae946375c36dfb3b3669864ee62002e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db08d5515fb6203ea8c2cf83d5ccd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9">GPIO_MODER_MODE5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf3db08d5515fb6203ea8c2cf83d5ccd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ecdacbc580acb1d0045366bab0605a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3">GPIO_MODER_MODE5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9">GPIO_MODER_MODE5_Pos</a>)</td></tr>
<tr class="separator:ga5ecdacbc580acb1d0045366bab0605a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b40ba8ed0964516f512bb55a7783425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40ba8ed0964516f512bb55a7783425">GPIO_MODER_MODE5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ecdacbc580acb1d0045366bab0605a3">GPIO_MODER_MODE5_Msk</a></td></tr>
<tr class="separator:ga1b40ba8ed0964516f512bb55a7783425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fbe729f8b1780ef0a6a24ce46a5dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9fbe729f8b1780ef0a6a24ce46a5dc9">GPIO_MODER_MODE5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9">GPIO_MODER_MODE5_Pos</a>)</td></tr>
<tr class="separator:gae9fbe729f8b1780ef0a6a24ce46a5dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fd33570c7059e94708cb99a1d88e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85fd33570c7059e94708cb99a1d88e55">GPIO_MODER_MODE5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3db08d5515fb6203ea8c2cf83d5ccd9">GPIO_MODER_MODE5_Pos</a>)</td></tr>
<tr class="separator:ga85fd33570c7059e94708cb99a1d88e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1605f3cdb581e59663fd9fb0bab17d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74">GPIO_MODER_MODE6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1605f3cdb581e59663fd9fb0bab17d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923f7562b497aa9e864872e6314aec8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b">GPIO_MODER_MODE6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74">GPIO_MODER_MODE6_Pos</a>)</td></tr>
<tr class="separator:ga923f7562b497aa9e864872e6314aec8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09b263a1b49cc5db86e5e6fe5d0d59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09b263a1b49cc5db86e5e6fe5d0d59c">GPIO_MODER_MODE6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga923f7562b497aa9e864872e6314aec8b">GPIO_MODER_MODE6_Msk</a></td></tr>
<tr class="separator:gad09b263a1b49cc5db86e5e6fe5d0d59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fe86e9e52f1ba692d5ea66c2e43678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9fe86e9e52f1ba692d5ea66c2e43678">GPIO_MODER_MODE6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74">GPIO_MODER_MODE6_Pos</a>)</td></tr>
<tr class="separator:gac9fe86e9e52f1ba692d5ea66c2e43678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef7f24d9e982418baef863fbe1ffe5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef7f24d9e982418baef863fbe1ffe5f">GPIO_MODER_MODE6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1605f3cdb581e59663fd9fb0bab17d74">GPIO_MODER_MODE6_Pos</a>)</td></tr>
<tr class="separator:ga7ef7f24d9e982418baef863fbe1ffe5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7bb459725ad9a92adb58341f64c5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db">GPIO_MODER_MODE7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gabd7bb459725ad9a92adb58341f64c5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395417bce21078a26c0930132c9853ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee">GPIO_MODER_MODE7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db">GPIO_MODER_MODE7_Pos</a>)</td></tr>
<tr class="separator:ga395417bce21078a26c0930132c9853ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff70c209574ca7023aa0a853a341e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafff70c209574ca7023aa0a853a341e2b">GPIO_MODER_MODE7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga395417bce21078a26c0930132c9853ee">GPIO_MODER_MODE7_Msk</a></td></tr>
<tr class="separator:gafff70c209574ca7023aa0a853a341e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac77ebcfb844a2b8893641ee9de058178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac77ebcfb844a2b8893641ee9de058178">GPIO_MODER_MODE7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db">GPIO_MODER_MODE7_Pos</a>)</td></tr>
<tr class="separator:gac77ebcfb844a2b8893641ee9de058178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f64e364157865520082d72aa98ab0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f64e364157865520082d72aa98ab0ee">GPIO_MODER_MODE7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd7bb459725ad9a92adb58341f64c5db">GPIO_MODER_MODE7_Pos</a>)</td></tr>
<tr class="separator:ga1f64e364157865520082d72aa98ab0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962ec8cd96b449ed7cc142b491db4e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c">GPIO_MODER_MODE8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga962ec8cd96b449ed7cc142b491db4e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7b281c031a88069e827a6ac710e0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5">GPIO_MODER_MODE8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c">GPIO_MODER_MODE8_Pos</a>)</td></tr>
<tr class="separator:gabe7b281c031a88069e827a6ac710e0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7027e90da284883872b827f78fbc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d7027e90da284883872b827f78fbc26">GPIO_MODER_MODE8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe7b281c031a88069e827a6ac710e0c5">GPIO_MODER_MODE8_Msk</a></td></tr>
<tr class="separator:ga1d7027e90da284883872b827f78fbc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1715680209944bc7593cedf31f491b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac1715680209944bc7593cedf31f491b">GPIO_MODER_MODE8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c">GPIO_MODER_MODE8_Pos</a>)</td></tr>
<tr class="separator:gaac1715680209944bc7593cedf31f491b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3197ca6a90d936e5a564d377bd4126fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3197ca6a90d936e5a564d377bd4126fd">GPIO_MODER_MODE8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga962ec8cd96b449ed7cc142b491db4e0c">GPIO_MODER_MODE8_Pos</a>)</td></tr>
<tr class="separator:ga3197ca6a90d936e5a564d377bd4126fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1093b1b58d8a8b51f204fc78239cbbb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0">GPIO_MODER_MODE9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga1093b1b58d8a8b51f204fc78239cbbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0acba3f02fb730df350c2d938792fd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74">GPIO_MODER_MODE9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0">GPIO_MODER_MODE9_Pos</a>)</td></tr>
<tr class="separator:ga0acba3f02fb730df350c2d938792fd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf81e4a6121d0fe0ee5bc3fbe0f245572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf81e4a6121d0fe0ee5bc3fbe0f245572">GPIO_MODER_MODE9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0acba3f02fb730df350c2d938792fd74">GPIO_MODER_MODE9_Msk</a></td></tr>
<tr class="separator:gaf81e4a6121d0fe0ee5bc3fbe0f245572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659899030e816750c2e4ecbf4250cc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga659899030e816750c2e4ecbf4250cc91">GPIO_MODER_MODE9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0">GPIO_MODER_MODE9_Pos</a>)</td></tr>
<tr class="separator:ga659899030e816750c2e4ecbf4250cc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a408c473d172282468a1fccad482bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a408c473d172282468a1fccad482bb">GPIO_MODER_MODE9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1093b1b58d8a8b51f204fc78239cbbb0">GPIO_MODER_MODE9_Pos</a>)</td></tr>
<tr class="separator:ga15a408c473d172282468a1fccad482bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034f78f504f81a1ed9a3d457792f4197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197">GPIO_MODER_MODE10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga034f78f504f81a1ed9a3d457792f4197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc0dafc52e2eb8562733153c8658e8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4">GPIO_MODER_MODE10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197">GPIO_MODER_MODE10_Pos</a>)</td></tr>
<tr class="separator:gadc0dafc52e2eb8562733153c8658e8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10461308203bd8e510c3205e6a499c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10461308203bd8e510c3205e6a499c20">GPIO_MODER_MODE10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc0dafc52e2eb8562733153c8658e8f4">GPIO_MODER_MODE10_Msk</a></td></tr>
<tr class="separator:ga10461308203bd8e510c3205e6a499c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa2a41e913180598b59b20ffafc4a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aa2a41e913180598b59b20ffafc4a47">GPIO_MODER_MODE10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197">GPIO_MODER_MODE10_Pos</a>)</td></tr>
<tr class="separator:ga7aa2a41e913180598b59b20ffafc4a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59d8ec1da352c55b9cb65b751f193e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad59d8ec1da352c55b9cb65b751f193e1">GPIO_MODER_MODE10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga034f78f504f81a1ed9a3d457792f4197">GPIO_MODER_MODE10_Pos</a>)</td></tr>
<tr class="separator:gad59d8ec1da352c55b9cb65b751f193e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c361d8935e5c043775a1dbf77b4530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530">GPIO_MODER_MODE11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaf3c361d8935e5c043775a1dbf77b4530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313382ddc024a2cde3a1a3bb6ff1fc4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d">GPIO_MODER_MODE11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530">GPIO_MODER_MODE11_Pos</a>)</td></tr>
<tr class="separator:ga313382ddc024a2cde3a1a3bb6ff1fc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d968b108aa28b20cd40a7746004d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d968b108aa28b20cd40a7746004d2c">GPIO_MODER_MODE11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga313382ddc024a2cde3a1a3bb6ff1fc4d">GPIO_MODER_MODE11_Msk</a></td></tr>
<tr class="separator:gad4d968b108aa28b20cd40a7746004d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb4ecb54a0dc7f304007367e112725d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeb4ecb54a0dc7f304007367e112725d">GPIO_MODER_MODE11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530">GPIO_MODER_MODE11_Pos</a>)</td></tr>
<tr class="separator:gadeb4ecb54a0dc7f304007367e112725d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7b954225f0a664d602cba0ed1e03d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7b954225f0a664d602cba0ed1e03d4">GPIO_MODER_MODE11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3c361d8935e5c043775a1dbf77b4530">GPIO_MODER_MODE11_Pos</a>)</td></tr>
<tr class="separator:ga7a7b954225f0a664d602cba0ed1e03d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8967fa759f57e187e4b87b9723a12e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05">GPIO_MODER_MODE12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga8967fa759f57e187e4b87b9723a12e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bab0d5ff031fcff49dedb0c36073008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008">GPIO_MODER_MODE12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05">GPIO_MODER_MODE12_Pos</a>)</td></tr>
<tr class="separator:ga2bab0d5ff031fcff49dedb0c36073008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09cecc889ead7bc7a079d4889da0578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac09cecc889ead7bc7a079d4889da0578">GPIO_MODER_MODE12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bab0d5ff031fcff49dedb0c36073008">GPIO_MODER_MODE12_Msk</a></td></tr>
<tr class="separator:gac09cecc889ead7bc7a079d4889da0578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc7e3ea6e86a627d7697dafbb7feab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc7e3ea6e86a627d7697dafbb7feab6">GPIO_MODER_MODE12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05">GPIO_MODER_MODE12_Pos</a>)</td></tr>
<tr class="separator:ga4dc7e3ea6e86a627d7697dafbb7feab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2313be3f7d3fb0f2203456beaa4efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2313be3f7d3fb0f2203456beaa4efe">GPIO_MODER_MODE12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8967fa759f57e187e4b87b9723a12e05">GPIO_MODER_MODE12_Pos</a>)</td></tr>
<tr class="separator:ga9a2313be3f7d3fb0f2203456beaa4efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4895814d5aa1829b1abfbd2d4df8b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66">GPIO_MODER_MODE13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gac4895814d5aa1829b1abfbd2d4df8b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c48c21d983bab6115b056239d84217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217">GPIO_MODER_MODE13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66">GPIO_MODER_MODE13_Pos</a>)</td></tr>
<tr class="separator:ga02c48c21d983bab6115b056239d84217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38e8e70d58b97d462d45e6e116115be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf38e8e70d58b97d462d45e6e116115be">GPIO_MODER_MODE13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02c48c21d983bab6115b056239d84217">GPIO_MODER_MODE13_Msk</a></td></tr>
<tr class="separator:gaf38e8e70d58b97d462d45e6e116115be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga575519f151a9dda7c8e24d7c9e625b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga575519f151a9dda7c8e24d7c9e625b0f">GPIO_MODER_MODE13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66">GPIO_MODER_MODE13_Pos</a>)</td></tr>
<tr class="separator:ga575519f151a9dda7c8e24d7c9e625b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad93a355f773bc67b68b0a665c5a15136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad93a355f773bc67b68b0a665c5a15136">GPIO_MODER_MODE13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4895814d5aa1829b1abfbd2d4df8b66">GPIO_MODER_MODE13_Pos</a>)</td></tr>
<tr class="separator:gad93a355f773bc67b68b0a665c5a15136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab23c1a3d555305265fe00c4a2f25d705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705">GPIO_MODER_MODE14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab23c1a3d555305265fe00c4a2f25d705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee9ecd8c12612d429efa6b2694b8a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25">GPIO_MODER_MODE14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705">GPIO_MODER_MODE14_Pos</a>)</td></tr>
<tr class="separator:ga8ee9ecd8c12612d429efa6b2694b8a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e67512a90147ccad6991e5b16821811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e67512a90147ccad6991e5b16821811">GPIO_MODER_MODE14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee9ecd8c12612d429efa6b2694b8a25">GPIO_MODER_MODE14_Msk</a></td></tr>
<tr class="separator:ga1e67512a90147ccad6991e5b16821811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa664199b48953065ec3b16e7de90d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa664199b48953065ec3b16e7de90d9b">GPIO_MODER_MODE14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705">GPIO_MODER_MODE14_Pos</a>)</td></tr>
<tr class="separator:gaaa664199b48953065ec3b16e7de90d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8638837bc4e6d69cd7635296a51730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e8638837bc4e6d69cd7635296a51730">GPIO_MODER_MODE14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab23c1a3d555305265fe00c4a2f25d705">GPIO_MODER_MODE14_Pos</a>)</td></tr>
<tr class="separator:ga1e8638837bc4e6d69cd7635296a51730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040b83bff88d237d447bfe658913f2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7">GPIO_MODER_MODE15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga040b83bff88d237d447bfe658913f2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdbb728d5db2fb68bbedd6e4374827b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b">GPIO_MODER_MODE15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7">GPIO_MODER_MODE15_Pos</a>)</td></tr>
<tr class="separator:gacbdbb728d5db2fb68bbedd6e4374827b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8027405e42e74b5065861c067e0b9f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8027405e42e74b5065861c067e0b9f77">GPIO_MODER_MODE15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbdbb728d5db2fb68bbedd6e4374827b">GPIO_MODER_MODE15_Msk</a></td></tr>
<tr class="separator:ga8027405e42e74b5065861c067e0b9f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9ec013afbf2e01286ca61726e92332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace9ec013afbf2e01286ca61726e92332">GPIO_MODER_MODE15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7">GPIO_MODER_MODE15_Pos</a>)</td></tr>
<tr class="separator:gace9ec013afbf2e01286ca61726e92332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7055ea8ec31fe604f1b5f04e2b194c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7055ea8ec31fe604f1b5f04e2b194c4">GPIO_MODER_MODE15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga040b83bff88d237d447bfe658913f2e7">GPIO_MODER_MODE15_Pos</a>)</td></tr>
<tr class="separator:gaf7055ea8ec31fe604f1b5f04e2b194c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f02eab04f88423789f532370680305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305">GPIO_OTYPER_OT_0</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gaf2f02eab04f88423789f532370680305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a842ad8f83c21f019f2e1e08f104a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f">GPIO_OTYPER_OT_1</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga8a842ad8f83c21f019f2e1e08f104a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3a246b6320fc51b39123249e1e6817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817">GPIO_OTYPER_OT_2</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga3d3a246b6320fc51b39123249e1e6817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef881bb4fa6b2dd9cecd4ee1385b6361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361">GPIO_OTYPER_OT_3</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gaef881bb4fa6b2dd9cecd4ee1385b6361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3cc7a0b2c9b99212879cc8d7455258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258">GPIO_OTYPER_OT_4</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga8c3cc7a0b2c9b99212879cc8d7455258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0dd76857b25ae35a785cee97c8403d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d">GPIO_OTYPER_OT_5</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gaaa0dd76857b25ae35a785cee97c8403d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbea639fd4ffe59a706a11fb1ee104b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b">GPIO_OTYPER_OT_6</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga1dbea639fd4ffe59a706a11fb1ee104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacead96dc3377342af4aa18adf6453e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e">GPIO_OTYPER_OT_7</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:gaaacead96dc3377342af4aa18adf6453e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1f64fdf2ab84c634c0fa8cb060a65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f">GPIO_OTYPER_OT_8</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga5a1f64fdf2ab84c634c0fa8cb060a65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c7deea3d764bb3999578030e3158aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa">GPIO_OTYPER_OT_9</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gaa5c7deea3d764bb3999578030e3158aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1ef9cbe4226f9616c64bb641b44b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b">GPIO_OTYPER_OT_10</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gadc1ef9cbe4226f9616c64bb641b44b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4fc33a12439fdf4ada19c04227dea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7">GPIO_OTYPER_OT_11</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:gafd4fc33a12439fdf4ada19c04227dea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e978fcc3d4e87bed919511e1226f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c">GPIO_OTYPER_OT_12</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga24e978fcc3d4e87bed919511e1226f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d7751cfdfaf58782f01692d8c88e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8">GPIO_OTYPER_OT_13</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga7c5d7751cfdfaf58782f01692d8c88e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c26938a0e8c03d90a966fc33f186e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50">GPIO_OTYPER_OT_14</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga6c26938a0e8c03d90a966fc33f186e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f153263d58a45fc2ef0734fc3f73eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb">GPIO_OTYPER_OT_15</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga51f153263d58a45fc2ef0734fc3f73eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bef372bd65a1453be393daa7e99de41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bef372bd65a1453be393daa7e99de41">GPIO_OSPEEDER_OSPEED0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7bef372bd65a1453be393daa7e99de41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17cbaccbf7a5c014b2005d02e33f603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad17cbaccbf7a5c014b2005d02e33f603">GPIO_OSPEEDER_OSPEED0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7bef372bd65a1453be393daa7e99de41">GPIO_OSPEEDER_OSPEED0_Pos</a>)</td></tr>
<tr class="separator:gad17cbaccbf7a5c014b2005d02e33f603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299d40bf9fd9060addf7aba55722e635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299d40bf9fd9060addf7aba55722e635">GPIO_OSPEEDER_OSPEED0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad17cbaccbf7a5c014b2005d02e33f603">GPIO_OSPEEDER_OSPEED0_Msk</a></td></tr>
<tr class="separator:ga299d40bf9fd9060addf7aba55722e635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93dffeba98de86ea18fe7c9e6570b6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93dffeba98de86ea18fe7c9e6570b6f7">GPIO_OSPEEDER_OSPEED0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7bef372bd65a1453be393daa7e99de41">GPIO_OSPEEDER_OSPEED0_Pos</a>)</td></tr>
<tr class="separator:ga93dffeba98de86ea18fe7c9e6570b6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd30bc31355333492626df0a8e059c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd30bc31355333492626df0a8e059c6d">GPIO_OSPEEDER_OSPEED0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7bef372bd65a1453be393daa7e99de41">GPIO_OSPEEDER_OSPEED0_Pos</a>)</td></tr>
<tr class="separator:gabd30bc31355333492626df0a8e059c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1eebd42a1798a75248dfc91d2c2ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec1eebd42a1798a75248dfc91d2c2ca7">GPIO_OSPEEDER_OSPEED1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaec1eebd42a1798a75248dfc91d2c2ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ccaad48273b2aecce795c3c6c97f6f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ccaad48273b2aecce795c3c6c97f6f9">GPIO_OSPEEDER_OSPEED1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec1eebd42a1798a75248dfc91d2c2ca7">GPIO_OSPEEDER_OSPEED1_Pos</a>)</td></tr>
<tr class="separator:ga0ccaad48273b2aecce795c3c6c97f6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275400985c66b822656adbf6bda7371a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga275400985c66b822656adbf6bda7371a">GPIO_OSPEEDER_OSPEED1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ccaad48273b2aecce795c3c6c97f6f9">GPIO_OSPEEDER_OSPEED1_Msk</a></td></tr>
<tr class="separator:ga275400985c66b822656adbf6bda7371a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga824b16a99110dff74d2ba881cf91df65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga824b16a99110dff74d2ba881cf91df65">GPIO_OSPEEDER_OSPEED1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec1eebd42a1798a75248dfc91d2c2ca7">GPIO_OSPEEDER_OSPEED1_Pos</a>)</td></tr>
<tr class="separator:ga824b16a99110dff74d2ba881cf91df65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29a92e022b721cb7df75e00ec11a24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab29a92e022b721cb7df75e00ec11a24b">GPIO_OSPEEDER_OSPEED1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec1eebd42a1798a75248dfc91d2c2ca7">GPIO_OSPEEDER_OSPEED1_Pos</a>)</td></tr>
<tr class="separator:gab29a92e022b721cb7df75e00ec11a24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c1ab2b85fb1c9ab3e0380b9c36443c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c1ab2b85fb1c9ab3e0380b9c36443c">GPIO_OSPEEDER_OSPEED2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga56c1ab2b85fb1c9ab3e0380b9c36443c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05994ec0f94ccf3a9c2c3021fc525cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae05994ec0f94ccf3a9c2c3021fc525cb">GPIO_OSPEEDER_OSPEED2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56c1ab2b85fb1c9ab3e0380b9c36443c">GPIO_OSPEEDER_OSPEED2_Pos</a>)</td></tr>
<tr class="separator:gae05994ec0f94ccf3a9c2c3021fc525cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a25d744b8317d6a10880328aa77b1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a25d744b8317d6a10880328aa77b1ad">GPIO_OSPEEDER_OSPEED2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae05994ec0f94ccf3a9c2c3021fc525cb">GPIO_OSPEEDER_OSPEED2_Msk</a></td></tr>
<tr class="separator:ga6a25d744b8317d6a10880328aa77b1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02293c14ff0f444187d41cc26f4ef85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02293c14ff0f444187d41cc26f4ef85c">GPIO_OSPEEDER_OSPEED2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56c1ab2b85fb1c9ab3e0380b9c36443c">GPIO_OSPEEDER_OSPEED2_Pos</a>)</td></tr>
<tr class="separator:ga02293c14ff0f444187d41cc26f4ef85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ed5ea98d2d98f9ad1ae2ef6defd359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61ed5ea98d2d98f9ad1ae2ef6defd359">GPIO_OSPEEDER_OSPEED2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56c1ab2b85fb1c9ab3e0380b9c36443c">GPIO_OSPEEDER_OSPEED2_Pos</a>)</td></tr>
<tr class="separator:ga61ed5ea98d2d98f9ad1ae2ef6defd359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3506edae3773ce20d59afe8dc99952e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3506edae3773ce20d59afe8dc99952e">GPIO_OSPEEDER_OSPEED3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaa3506edae3773ce20d59afe8dc99952e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac296d74cdbf144914791a59256125a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac296d74cdbf144914791a59256125a9e">GPIO_OSPEEDER_OSPEED3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3506edae3773ce20d59afe8dc99952e">GPIO_OSPEEDER_OSPEED3_Pos</a>)</td></tr>
<tr class="separator:gac296d74cdbf144914791a59256125a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f64c5527564f235ecac18cc7167989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57f64c5527564f235ecac18cc7167989">GPIO_OSPEEDER_OSPEED3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac296d74cdbf144914791a59256125a9e">GPIO_OSPEEDER_OSPEED3_Msk</a></td></tr>
<tr class="separator:ga57f64c5527564f235ecac18cc7167989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada962913e3eea19ecc7ff60e9865cb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada962913e3eea19ecc7ff60e9865cb86">GPIO_OSPEEDER_OSPEED3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3506edae3773ce20d59afe8dc99952e">GPIO_OSPEEDER_OSPEED3_Pos</a>)</td></tr>
<tr class="separator:gada962913e3eea19ecc7ff60e9865cb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd806c6311d17486d17c70a5f993f8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd806c6311d17486d17c70a5f993f8e1">GPIO_OSPEEDER_OSPEED3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3506edae3773ce20d59afe8dc99952e">GPIO_OSPEEDER_OSPEED3_Pos</a>)</td></tr>
<tr class="separator:gadd806c6311d17486d17c70a5f993f8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4917fde457c27e8e99793e022d835951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4917fde457c27e8e99793e022d835951">GPIO_OSPEEDER_OSPEED4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4917fde457c27e8e99793e022d835951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64d9e729271ee9e179cc150ce68c5a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64d9e729271ee9e179cc150ce68c5a8">GPIO_OSPEEDER_OSPEED4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4917fde457c27e8e99793e022d835951">GPIO_OSPEEDER_OSPEED4_Pos</a>)</td></tr>
<tr class="separator:gae64d9e729271ee9e179cc150ce68c5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb19926021c4f717af9ff5f71d357ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb19926021c4f717af9ff5f71d357ec">GPIO_OSPEEDER_OSPEED4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae64d9e729271ee9e179cc150ce68c5a8">GPIO_OSPEEDER_OSPEED4_Msk</a></td></tr>
<tr class="separator:ga1fb19926021c4f717af9ff5f71d357ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921b415b3e5f170fc627dc253ca1ca65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga921b415b3e5f170fc627dc253ca1ca65">GPIO_OSPEEDER_OSPEED4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4917fde457c27e8e99793e022d835951">GPIO_OSPEEDER_OSPEED4_Pos</a>)</td></tr>
<tr class="separator:ga921b415b3e5f170fc627dc253ca1ca65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca630a42912d1921d43d48737ea35f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca630a42912d1921d43d48737ea35f49">GPIO_OSPEEDER_OSPEED4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4917fde457c27e8e99793e022d835951">GPIO_OSPEEDER_OSPEED4_Pos</a>)</td></tr>
<tr class="separator:gaca630a42912d1921d43d48737ea35f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4520ff8845f2313dc293dadf2cf38a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e4520ff8845f2313dc293dadf2cf38a">GPIO_OSPEEDER_OSPEED5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga3e4520ff8845f2313dc293dadf2cf38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c56790fceb5f689ddc4c2df87568d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c56790fceb5f689ddc4c2df87568d15">GPIO_OSPEEDER_OSPEED5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e4520ff8845f2313dc293dadf2cf38a">GPIO_OSPEEDER_OSPEED5_Pos</a>)</td></tr>
<tr class="separator:ga5c56790fceb5f689ddc4c2df87568d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc7694a366b71d79e89d0ff0e962834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc7694a366b71d79e89d0ff0e962834">GPIO_OSPEEDER_OSPEED5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c56790fceb5f689ddc4c2df87568d15">GPIO_OSPEEDER_OSPEED5_Msk</a></td></tr>
<tr class="separator:ga3fc7694a366b71d79e89d0ff0e962834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3cb0e208176d26fe46102ee9390b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f3cb0e208176d26fe46102ee9390b43">GPIO_OSPEEDER_OSPEED5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e4520ff8845f2313dc293dadf2cf38a">GPIO_OSPEEDER_OSPEED5_Pos</a>)</td></tr>
<tr class="separator:ga5f3cb0e208176d26fe46102ee9390b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c6f67a84c536f04c11160d09c4b99a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18c6f67a84c536f04c11160d09c4b99a">GPIO_OSPEEDER_OSPEED5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e4520ff8845f2313dc293dadf2cf38a">GPIO_OSPEEDER_OSPEED5_Pos</a>)</td></tr>
<tr class="separator:ga18c6f67a84c536f04c11160d09c4b99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d14def1b45e83aa562ac48c55fb8f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d14def1b45e83aa562ac48c55fb8f7d">GPIO_OSPEEDER_OSPEED6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4d14def1b45e83aa562ac48c55fb8f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e412cb3b3992bd0bea9dd682a64902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e412cb3b3992bd0bea9dd682a64902">GPIO_OSPEEDER_OSPEED6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d14def1b45e83aa562ac48c55fb8f7d">GPIO_OSPEEDER_OSPEED6_Pos</a>)</td></tr>
<tr class="separator:ga88e412cb3b3992bd0bea9dd682a64902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81adb78e4de6e567c05bda2d41686a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81adb78e4de6e567c05bda2d41686a7e">GPIO_OSPEEDER_OSPEED6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88e412cb3b3992bd0bea9dd682a64902">GPIO_OSPEEDER_OSPEED6_Msk</a></td></tr>
<tr class="separator:ga81adb78e4de6e567c05bda2d41686a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba02a88eaaff6de7cf6d9b9d0472ea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ba02a88eaaff6de7cf6d9b9d0472ea2">GPIO_OSPEEDER_OSPEED6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d14def1b45e83aa562ac48c55fb8f7d">GPIO_OSPEEDER_OSPEED6_Pos</a>)</td></tr>
<tr class="separator:ga9ba02a88eaaff6de7cf6d9b9d0472ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b36bebef76357b6c3d244b2d15a285d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b36bebef76357b6c3d244b2d15a285d">GPIO_OSPEEDER_OSPEED6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d14def1b45e83aa562ac48c55fb8f7d">GPIO_OSPEEDER_OSPEED6_Pos</a>)</td></tr>
<tr class="separator:ga1b36bebef76357b6c3d244b2d15a285d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga535fbd4550142511fba2604e418e6c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga535fbd4550142511fba2604e418e6c9f">GPIO_OSPEEDER_OSPEED7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga535fbd4550142511fba2604e418e6c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90645361ff4e65a773a525ddf0ec98f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90645361ff4e65a773a525ddf0ec98f4">GPIO_OSPEEDER_OSPEED7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga535fbd4550142511fba2604e418e6c9f">GPIO_OSPEEDER_OSPEED7_Pos</a>)</td></tr>
<tr class="separator:ga90645361ff4e65a773a525ddf0ec98f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d91962326a9f59d2a851a3b6381da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d91962326a9f59d2a851a3b6381da1">GPIO_OSPEEDER_OSPEED7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90645361ff4e65a773a525ddf0ec98f4">GPIO_OSPEEDER_OSPEED7_Msk</a></td></tr>
<tr class="separator:ga83d91962326a9f59d2a851a3b6381da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edd1018edb2a461c66cd4a6129cf17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3edd1018edb2a461c66cd4a6129cf17b">GPIO_OSPEEDER_OSPEED7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga535fbd4550142511fba2604e418e6c9f">GPIO_OSPEEDER_OSPEED7_Pos</a>)</td></tr>
<tr class="separator:ga3edd1018edb2a461c66cd4a6129cf17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe98195d170b0a7a6139e48a734af86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe98195d170b0a7a6139e48a734af86c">GPIO_OSPEEDER_OSPEED7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga535fbd4550142511fba2604e418e6c9f">GPIO_OSPEEDER_OSPEED7_Pos</a>)</td></tr>
<tr class="separator:gabe98195d170b0a7a6139e48a734af86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b57212643af62bcdb843e014727d919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b57212643af62bcdb843e014727d919">GPIO_OSPEEDER_OSPEED8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6b57212643af62bcdb843e014727d919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2299d08a6854068b87479c466ad1143d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2299d08a6854068b87479c466ad1143d">GPIO_OSPEEDER_OSPEED8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b57212643af62bcdb843e014727d919">GPIO_OSPEEDER_OSPEED8_Pos</a>)</td></tr>
<tr class="separator:ga2299d08a6854068b87479c466ad1143d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae54ac3c18c330705d0f8d0c3f53ec42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae54ac3c18c330705d0f8d0c3f53ec42">GPIO_OSPEEDER_OSPEED8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2299d08a6854068b87479c466ad1143d">GPIO_OSPEEDER_OSPEED8_Msk</a></td></tr>
<tr class="separator:gaae54ac3c18c330705d0f8d0c3f53ec42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f633b922a7d129e1dfd2f025990e50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f633b922a7d129e1dfd2f025990e50f">GPIO_OSPEEDER_OSPEED8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b57212643af62bcdb843e014727d919">GPIO_OSPEEDER_OSPEED8_Pos</a>)</td></tr>
<tr class="separator:ga5f633b922a7d129e1dfd2f025990e50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d128ddba651a98c2a6d1023a32bd81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47d128ddba651a98c2a6d1023a32bd81">GPIO_OSPEEDER_OSPEED8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b57212643af62bcdb843e014727d919">GPIO_OSPEEDER_OSPEED8_Pos</a>)</td></tr>
<tr class="separator:ga47d128ddba651a98c2a6d1023a32bd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ec8fa336839182f6b53659ca5582b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32ec8fa336839182f6b53659ca5582b6">GPIO_OSPEEDER_OSPEED9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga32ec8fa336839182f6b53659ca5582b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ba5c336c1ac84464532c442deb8208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3ba5c336c1ac84464532c442deb8208">GPIO_OSPEEDER_OSPEED9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga32ec8fa336839182f6b53659ca5582b6">GPIO_OSPEEDER_OSPEED9_Pos</a>)</td></tr>
<tr class="separator:gad3ba5c336c1ac84464532c442deb8208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96985843e7236fb60b9adac1ac35acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac96985843e7236fb60b9adac1ac35acc">GPIO_OSPEEDER_OSPEED9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3ba5c336c1ac84464532c442deb8208">GPIO_OSPEEDER_OSPEED9_Msk</a></td></tr>
<tr class="separator:gac96985843e7236fb60b9adac1ac35acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91690a5dbd0b830a86989854bfc6acd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91690a5dbd0b830a86989854bfc6acd9">GPIO_OSPEEDER_OSPEED9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga32ec8fa336839182f6b53659ca5582b6">GPIO_OSPEEDER_OSPEED9_Pos</a>)</td></tr>
<tr class="separator:ga91690a5dbd0b830a86989854bfc6acd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd50ff60f7f09c4b6dd782825fc90aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd50ff60f7f09c4b6dd782825fc90aa">GPIO_OSPEEDER_OSPEED9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga32ec8fa336839182f6b53659ca5582b6">GPIO_OSPEEDER_OSPEED9_Pos</a>)</td></tr>
<tr class="separator:ga5dd50ff60f7f09c4b6dd782825fc90aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f15a7785cedce36146f48f5560c4cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f15a7785cedce36146f48f5560c4cc">GPIO_OSPEEDER_OSPEED10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga76f15a7785cedce36146f48f5560c4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90fbd4e1a73a2c5cded5ba320aa47882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90fbd4e1a73a2c5cded5ba320aa47882">GPIO_OSPEEDER_OSPEED10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga76f15a7785cedce36146f48f5560c4cc">GPIO_OSPEEDER_OSPEED10_Pos</a>)</td></tr>
<tr class="separator:ga90fbd4e1a73a2c5cded5ba320aa47882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a393c78d8b0fd53d11f1595d4bc6457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a393c78d8b0fd53d11f1595d4bc6457">GPIO_OSPEEDER_OSPEED10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90fbd4e1a73a2c5cded5ba320aa47882">GPIO_OSPEEDER_OSPEED10_Msk</a></td></tr>
<tr class="separator:ga5a393c78d8b0fd53d11f1595d4bc6457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72e4d68102cad342649edbebd991111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72e4d68102cad342649edbebd991111">GPIO_OSPEEDER_OSPEED10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga76f15a7785cedce36146f48f5560c4cc">GPIO_OSPEEDER_OSPEED10_Pos</a>)</td></tr>
<tr class="separator:gae72e4d68102cad342649edbebd991111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4220389846a67df435cd079d536b82e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4220389846a67df435cd079d536b82e7">GPIO_OSPEEDER_OSPEED10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga76f15a7785cedce36146f48f5560c4cc">GPIO_OSPEEDER_OSPEED10_Pos</a>)</td></tr>
<tr class="separator:ga4220389846a67df435cd079d536b82e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8e8cd079ae4fac06f4d93301e80356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8e8cd079ae4fac06f4d93301e80356">GPIO_OSPEEDER_OSPEED11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga1d8e8cd079ae4fac06f4d93301e80356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f919d40e306f4abecf02d8c81c5b504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f919d40e306f4abecf02d8c81c5b504">GPIO_OSPEEDER_OSPEED11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8e8cd079ae4fac06f4d93301e80356">GPIO_OSPEEDER_OSPEED11_Pos</a>)</td></tr>
<tr class="separator:ga9f919d40e306f4abecf02d8c81c5b504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce14be013e0e6dc698fac20a05daf21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce14be013e0e6dc698fac20a05daf21">GPIO_OSPEEDER_OSPEED11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f919d40e306f4abecf02d8c81c5b504">GPIO_OSPEEDER_OSPEED11_Msk</a></td></tr>
<tr class="separator:ga4ce14be013e0e6dc698fac20a05daf21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2eaddf3d2f84ed0e60470d5a96e9ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d2eaddf3d2f84ed0e60470d5a96e9ee">GPIO_OSPEEDER_OSPEED11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8e8cd079ae4fac06f4d93301e80356">GPIO_OSPEEDER_OSPEED11_Pos</a>)</td></tr>
<tr class="separator:ga4d2eaddf3d2f84ed0e60470d5a96e9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497c99d27681aa46bca4b89f469bcbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga497c99d27681aa46bca4b89f469bcbef">GPIO_OSPEEDER_OSPEED11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8e8cd079ae4fac06f4d93301e80356">GPIO_OSPEEDER_OSPEED11_Pos</a>)</td></tr>
<tr class="separator:ga497c99d27681aa46bca4b89f469bcbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1eb18d43ef607fe5606489ee8a4f6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1eb18d43ef607fe5606489ee8a4f6e8">GPIO_OSPEEDER_OSPEED12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae1eb18d43ef607fe5606489ee8a4f6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3538f1a9ba370fc895088fc45d925b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3538f1a9ba370fc895088fc45d925b4d">GPIO_OSPEEDER_OSPEED12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1eb18d43ef607fe5606489ee8a4f6e8">GPIO_OSPEEDER_OSPEED12_Pos</a>)</td></tr>
<tr class="separator:ga3538f1a9ba370fc895088fc45d925b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6424d763a1c826146d824c9d5a642eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6424d763a1c826146d824c9d5a642eef">GPIO_OSPEEDER_OSPEED12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3538f1a9ba370fc895088fc45d925b4d">GPIO_OSPEEDER_OSPEED12_Msk</a></td></tr>
<tr class="separator:ga6424d763a1c826146d824c9d5a642eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga712b2a3b94fbfb8d0469caca766c937e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga712b2a3b94fbfb8d0469caca766c937e">GPIO_OSPEEDER_OSPEED12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1eb18d43ef607fe5606489ee8a4f6e8">GPIO_OSPEEDER_OSPEED12_Pos</a>)</td></tr>
<tr class="separator:ga712b2a3b94fbfb8d0469caca766c937e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d797f7e4c674229d03c02167828e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15d797f7e4c674229d03c02167828e5a">GPIO_OSPEEDER_OSPEED12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae1eb18d43ef607fe5606489ee8a4f6e8">GPIO_OSPEEDER_OSPEED12_Pos</a>)</td></tr>
<tr class="separator:ga15d797f7e4c674229d03c02167828e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b1fd96ccb8465689606e7f621080ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88b1fd96ccb8465689606e7f621080ce">GPIO_OSPEEDER_OSPEED13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga88b1fd96ccb8465689606e7f621080ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1edbd7818924b3e0b62e8b5ab7be6ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1edbd7818924b3e0b62e8b5ab7be6ab1">GPIO_OSPEEDER_OSPEED13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga88b1fd96ccb8465689606e7f621080ce">GPIO_OSPEEDER_OSPEED13_Pos</a>)</td></tr>
<tr class="separator:ga1edbd7818924b3e0b62e8b5ab7be6ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10326128394d19899f7b6ccca5cfbc2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10326128394d19899f7b6ccca5cfbc2b">GPIO_OSPEEDER_OSPEED13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1edbd7818924b3e0b62e8b5ab7be6ab1">GPIO_OSPEEDER_OSPEED13_Msk</a></td></tr>
<tr class="separator:ga10326128394d19899f7b6ccca5cfbc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cedbca251c0d967ba6b45377472ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2cedbca251c0d967ba6b45377472ee0">GPIO_OSPEEDER_OSPEED13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga88b1fd96ccb8465689606e7f621080ce">GPIO_OSPEEDER_OSPEED13_Pos</a>)</td></tr>
<tr class="separator:gaf2cedbca251c0d967ba6b45377472ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4f7f3d945d3205658fc5f5b4dfd7b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4f7f3d945d3205658fc5f5b4dfd7b8">GPIO_OSPEEDER_OSPEED13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga88b1fd96ccb8465689606e7f621080ce">GPIO_OSPEEDER_OSPEED13_Pos</a>)</td></tr>
<tr class="separator:gadc4f7f3d945d3205658fc5f5b4dfd7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8560e048867c3acf602bab22731927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa8560e048867c3acf602bab22731927">GPIO_OSPEEDER_OSPEED14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gafa8560e048867c3acf602bab22731927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6ec62b0ce5a7e911cdd94e1a237235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ec62b0ce5a7e911cdd94e1a237235">GPIO_OSPEEDER_OSPEED14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa8560e048867c3acf602bab22731927">GPIO_OSPEEDER_OSPEED14_Pos</a>)</td></tr>
<tr class="separator:gadf6ec62b0ce5a7e911cdd94e1a237235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc4c36bf028a9f2e3706b7144aaec72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dc4c36bf028a9f2e3706b7144aaec72">GPIO_OSPEEDER_OSPEED14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ec62b0ce5a7e911cdd94e1a237235">GPIO_OSPEEDER_OSPEED14_Msk</a></td></tr>
<tr class="separator:ga9dc4c36bf028a9f2e3706b7144aaec72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e97ed68863f54cb3202472faee6f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96e97ed68863f54cb3202472faee6f42">GPIO_OSPEEDER_OSPEED14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa8560e048867c3acf602bab22731927">GPIO_OSPEEDER_OSPEED14_Pos</a>)</td></tr>
<tr class="separator:ga96e97ed68863f54cb3202472faee6f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d48d3fee575daf5571ae5f5e05ae65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89d48d3fee575daf5571ae5f5e05ae65">GPIO_OSPEEDER_OSPEED14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa8560e048867c3acf602bab22731927">GPIO_OSPEEDER_OSPEED14_Pos</a>)</td></tr>
<tr class="separator:ga89d48d3fee575daf5571ae5f5e05ae65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c5e23c9f0e63ec6f3482155bfffa070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c5e23c9f0e63ec6f3482155bfffa070">GPIO_OSPEEDER_OSPEED15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga9c5e23c9f0e63ec6f3482155bfffa070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9c9a9dbd42c47a20e87ec2f8f4b91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf9c9a9dbd42c47a20e87ec2f8f4b91d">GPIO_OSPEEDER_OSPEED15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c5e23c9f0e63ec6f3482155bfffa070">GPIO_OSPEEDER_OSPEED15_Pos</a>)</td></tr>
<tr class="separator:gadf9c9a9dbd42c47a20e87ec2f8f4b91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8822e4c81627767f2908a401f6eb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc8822e4c81627767f2908a401f6eb8c">GPIO_OSPEEDER_OSPEED15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf9c9a9dbd42c47a20e87ec2f8f4b91d">GPIO_OSPEEDER_OSPEED15_Msk</a></td></tr>
<tr class="separator:gadc8822e4c81627767f2908a401f6eb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea3673bf8952c0481244bc6113686fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea3673bf8952c0481244bc6113686fb3">GPIO_OSPEEDER_OSPEED15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c5e23c9f0e63ec6f3482155bfffa070">GPIO_OSPEEDER_OSPEED15_Pos</a>)</td></tr>
<tr class="separator:gaea3673bf8952c0481244bc6113686fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c3dc402c8db673d5db6d3172c1f81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c3dc402c8db673d5db6d3172c1f81a">GPIO_OSPEEDER_OSPEED15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c5e23c9f0e63ec6f3482155bfffa070">GPIO_OSPEEDER_OSPEED15_Pos</a>)</td></tr>
<tr class="separator:gae1c3dc402c8db673d5db6d3172c1f81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada27513a02562dc3e44c361eb96d8d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gada27513a02562dc3e44c361eb96d8d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0be0e927e30b38360486e4d57854c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20">GPIO_PUPDR_PUPD0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>)</td></tr>
<tr class="separator:gaa0be0e927e30b38360486e4d57854c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757af1d9f0ba5f4ed76320b6932e3741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757af1d9f0ba5f4ed76320b6932e3741">GPIO_PUPDR_PUPD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20">GPIO_PUPDR_PUPD0_Msk</a></td></tr>
<tr class="separator:ga757af1d9f0ba5f4ed76320b6932e3741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecb6eae6b933d78446834bf320cc235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235">GPIO_PUPDR_PUPD0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>)</td></tr>
<tr class="separator:ga7ecb6eae6b933d78446834bf320cc235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8177954b7806374d1cbba3bbbfe034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034">GPIO_PUPDR_PUPD0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada27513a02562dc3e44c361eb96d8d60">GPIO_PUPDR_PUPD0_Pos</a>)</td></tr>
<tr class="separator:ga9d8177954b7806374d1cbba3bbbfe034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc73dd62120c9617e25ccbf4b038991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2dc73dd62120c9617e25ccbf4b038991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac529eb9b34ed26a9fb436c230cbad882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882">GPIO_PUPDR_PUPD1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>)</td></tr>
<tr class="separator:gac529eb9b34ed26a9fb436c230cbad882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8da0bf95f1973c18a4a4b7c0aa3d1404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8da0bf95f1973c18a4a4b7c0aa3d1404">GPIO_PUPDR_PUPD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882">GPIO_PUPDR_PUPD1_Msk</a></td></tr>
<tr class="separator:ga8da0bf95f1973c18a4a4b7c0aa3d1404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6512d7fee2b400279ebd0843a5e481c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c">GPIO_PUPDR_PUPD1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>)</td></tr>
<tr class="separator:gaf6512d7fee2b400279ebd0843a5e481c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb010cc75a60effd883969c35611f5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8">GPIO_PUPDR_PUPD1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2dc73dd62120c9617e25ccbf4b038991">GPIO_PUPDR_PUPD1_Pos</a>)</td></tr>
<tr class="separator:gadb010cc75a60effd883969c35611f5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586d58e70155a838a7607fa1d209e367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga586d58e70155a838a7607fa1d209e367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71a5ea0b0b124a1af187ef2160b412a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a">GPIO_PUPDR_PUPD2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>)</td></tr>
<tr class="separator:gaa71a5ea0b0b124a1af187ef2160b412a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8cc32256e605234ec8bfba9ebbe2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8cc32256e605234ec8bfba9ebbe2d2">GPIO_PUPDR_PUPD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a">GPIO_PUPDR_PUPD2_Msk</a></td></tr>
<tr class="separator:ga0e8cc32256e605234ec8bfba9ebbe2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044bf572e114a7746127135a3f38caef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef">GPIO_PUPDR_PUPD2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>)</td></tr>
<tr class="separator:ga044bf572e114a7746127135a3f38caef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06efd822240e0026cb83e661b88a9e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c">GPIO_PUPDR_PUPD2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga586d58e70155a838a7607fa1d209e367">GPIO_PUPDR_PUPD2_Pos</a>)</td></tr>
<tr class="separator:ga06efd822240e0026cb83e661b88a9e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16874909048265725250c4d8b3d1fe16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga16874909048265725250c4d8b3d1fe16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbaf3b066dac1e0986a5b68ce30b0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3">GPIO_PUPDR_PUPD3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>)</td></tr>
<tr class="separator:ga4fbaf3b066dac1e0986a5b68ce30b0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6217b6d33bf54771323d7f55e6fa9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c6217b6d33bf54771323d7f55e6fa9c">GPIO_PUPDR_PUPD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3">GPIO_PUPDR_PUPD3_Msk</a></td></tr>
<tr class="separator:ga0c6217b6d33bf54771323d7f55e6fa9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f885f83700f6710d75e8a23135e4449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449">GPIO_PUPDR_PUPD3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>)</td></tr>
<tr class="separator:ga1f885f83700f6710d75e8a23135e4449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga713dc2ffd7e76239f05399299043538a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a">GPIO_PUPDR_PUPD3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16874909048265725250c4d8b3d1fe16">GPIO_PUPDR_PUPD3_Pos</a>)</td></tr>
<tr class="separator:ga713dc2ffd7e76239f05399299043538a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa6624f76681ba96183f8ea998da581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaffa6624f76681ba96183f8ea998da581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0de7c586465d6dfb0e50d1194271cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf">GPIO_PUPDR_PUPD4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>)</td></tr>
<tr class="separator:ga1f0de7c586465d6dfb0e50d1194271cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02aa5885737e111d98770d67b858d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02aa5885737e111d98770d67b858d8e">GPIO_PUPDR_PUPD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf">GPIO_PUPDR_PUPD4_Msk</a></td></tr>
<tr class="separator:gaf02aa5885737e111d98770d67b858d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25af0133be08cc46bd64d19913f090c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c">GPIO_PUPDR_PUPD4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>)</td></tr>
<tr class="separator:gaa25af0133be08cc46bd64d19913f090c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac699c89b1b15ad635a1a1109cbe2963e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e">GPIO_PUPDR_PUPD4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaffa6624f76681ba96183f8ea998da581">GPIO_PUPDR_PUPD4_Pos</a>)</td></tr>
<tr class="separator:gac699c89b1b15ad635a1a1109cbe2963e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c1aea5321b3308171bc9b813fccf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga17c1aea5321b3308171bc9b813fccf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca8d52990a63a4185d8185d3100222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222">GPIO_PUPDR_PUPD5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>)</td></tr>
<tr class="separator:ga2dca8d52990a63a4185d8185d3100222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe54b8696e32251e874a821819d7c94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe54b8696e32251e874a821819d7c94d">GPIO_PUPDR_PUPD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222">GPIO_PUPDR_PUPD5_Msk</a></td></tr>
<tr class="separator:gabe54b8696e32251e874a821819d7c94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e7a8da20fb184d4bca472726c98058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058">GPIO_PUPDR_PUPD5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>)</td></tr>
<tr class="separator:ga31e7a8da20fb184d4bca472726c98058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3f4ba96ad50d3d5230fa8fb89f637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d">GPIO_PUPDR_PUPD5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17c1aea5321b3308171bc9b813fccf02">GPIO_PUPDR_PUPD5_Pos</a>)</td></tr>
<tr class="separator:ga0c3f4ba96ad50d3d5230fa8fb89f637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5cfdcc6b1779a517c19516429c6666b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac5cfdcc6b1779a517c19516429c6666b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841c8e128f84ac7451f431d24a222072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072">GPIO_PUPDR_PUPD6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>)</td></tr>
<tr class="separator:ga841c8e128f84ac7451f431d24a222072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52d8b944af9bb59f52c2fd46559abdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa52d8b944af9bb59f52c2fd46559abdb">GPIO_PUPDR_PUPD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072">GPIO_PUPDR_PUPD6_Msk</a></td></tr>
<tr class="separator:gaa52d8b944af9bb59f52c2fd46559abdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa2ea03e1632d3dfe812911bfd97f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b">GPIO_PUPDR_PUPD6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>)</td></tr>
<tr class="separator:ga6aa2ea03e1632d3dfe812911bfd97f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5d490177e16ae30cd5264012feaa87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87">GPIO_PUPDR_PUPD6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac5cfdcc6b1779a517c19516429c6666b">GPIO_PUPDR_PUPD6_Pos</a>)</td></tr>
<tr class="separator:ga3b5d490177e16ae30cd5264012feaa87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de6729553a81ba44a7d1b93378d9536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga3de6729553a81ba44a7d1b93378d9536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268436f429d673b3b39ea443656997ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad">GPIO_PUPDR_PUPD7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>)</td></tr>
<tr class="separator:ga268436f429d673b3b39ea443656997ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18557333a95ca1a26bcd1d7f9fe207be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18557333a95ca1a26bcd1d7f9fe207be">GPIO_PUPDR_PUPD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad">GPIO_PUPDR_PUPD7_Msk</a></td></tr>
<tr class="separator:ga18557333a95ca1a26bcd1d7f9fe207be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2954be6ab54a7d922b2d0f9e5d173f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4">GPIO_PUPDR_PUPD7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>)</td></tr>
<tr class="separator:gae2954be6ab54a7d922b2d0f9e5d173f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb959dd401c4890303c5c7fd962bcc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08">GPIO_PUPDR_PUPD7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3de6729553a81ba44a7d1b93378d9536">GPIO_PUPDR_PUPD7_Pos</a>)</td></tr>
<tr class="separator:gabb959dd401c4890303c5c7fd962bcc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b1f4d9f5e3bedd3c6af387409e5eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga55b1f4d9f5e3bedd3c6af387409e5eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750db53344fb2cc3fb432ff0d7faa85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c">GPIO_PUPDR_PUPD8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>)</td></tr>
<tr class="separator:ga750db53344fb2cc3fb432ff0d7faa85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e71b61abf42a76033e458460793f940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e71b61abf42a76033e458460793f940">GPIO_PUPDR_PUPD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c">GPIO_PUPDR_PUPD8_Msk</a></td></tr>
<tr class="separator:ga0e71b61abf42a76033e458460793f940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430de706497b304d9821b50b3a51ac49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49">GPIO_PUPDR_PUPD8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>)</td></tr>
<tr class="separator:ga430de706497b304d9821b50b3a51ac49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a687c70a3cd5ef5ccef3a13e431b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89">GPIO_PUPDR_PUPD8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga55b1f4d9f5e3bedd3c6af387409e5eba">GPIO_PUPDR_PUPD8_Pos</a>)</td></tr>
<tr class="separator:gae9a687c70a3cd5ef5ccef3a13e431b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e83ee550967747ec5a38f064031b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gab0e83ee550967747ec5a38f064031b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60c0e898107eed9a832cc445d00e8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8">GPIO_PUPDR_PUPD9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>)</td></tr>
<tr class="separator:gae60c0e898107eed9a832cc445d00e8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7ece6fe1df8b61fd7f11f6751693a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c7ece6fe1df8b61fd7f11f6751693a9">GPIO_PUPDR_PUPD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8">GPIO_PUPDR_PUPD9_Msk</a></td></tr>
<tr class="separator:ga5c7ece6fe1df8b61fd7f11f6751693a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6a86ea34af6c236caa23893d34e6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2">GPIO_PUPDR_PUPD9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>)</td></tr>
<tr class="separator:ga5b6a86ea34af6c236caa23893d34e6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fb1faf433996b633d49c8307ce9bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2">GPIO_PUPDR_PUPD9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0e83ee550967747ec5a38f064031b3e">GPIO_PUPDR_PUPD9_Pos</a>)</td></tr>
<tr class="separator:ga07fb1faf433996b633d49c8307ce9bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ff590a0540fab5751f0f0b36ea3ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga19ff590a0540fab5751f0f0b36ea3ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f8b1bfa375b95aa586d4e657d810c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1">GPIO_PUPDR_PUPD10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>)</td></tr>
<tr class="separator:ga94f8b1bfa375b95aa586d4e657d810c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f1c72b27ac3f18d6e8c7b366416ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f1c72b27ac3f18d6e8c7b366416ba6">GPIO_PUPDR_PUPD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1">GPIO_PUPDR_PUPD10_Msk</a></td></tr>
<tr class="separator:ga53f1c72b27ac3f18d6e8c7b366416ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71dc18b0db03b06216a30e15bb08c81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f">GPIO_PUPDR_PUPD10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>)</td></tr>
<tr class="separator:ga71dc18b0db03b06216a30e15bb08c81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955fdb4da04d3702e3566d5068d9fd0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a">GPIO_PUPDR_PUPD10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19ff590a0540fab5751f0f0b36ea3ac8">GPIO_PUPDR_PUPD10_Pos</a>)</td></tr>
<tr class="separator:ga955fdb4da04d3702e3566d5068d9fd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55094695264b5c3342f623dec206815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gab55094695264b5c3342f623dec206815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0f388b7d8039e4b3d8dd573bc8f429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429">GPIO_PUPDR_PUPD11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>)</td></tr>
<tr class="separator:gabd0f388b7d8039e4b3d8dd573bc8f429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85596aa60b034d0de6ecb98f94a8d036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85596aa60b034d0de6ecb98f94a8d036">GPIO_PUPDR_PUPD11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429">GPIO_PUPDR_PUPD11_Msk</a></td></tr>
<tr class="separator:ga85596aa60b034d0de6ecb98f94a8d036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5acc6eda43958a03426815a0db4a494b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b">GPIO_PUPDR_PUPD11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>)</td></tr>
<tr class="separator:ga5acc6eda43958a03426815a0db4a494b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2666e7ba5f50abf8502ba8e0f0f57430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430">GPIO_PUPDR_PUPD11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab55094695264b5c3342f623dec206815">GPIO_PUPDR_PUPD11_Pos</a>)</td></tr>
<tr class="separator:ga2666e7ba5f50abf8502ba8e0f0f57430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f7ab8ad7a8ac91e877e24f8119a783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaa2f7ab8ad7a8ac91e877e24f8119a783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a14d0a21b413ff9c5ff1efdec903bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc">GPIO_PUPDR_PUPD12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>)</td></tr>
<tr class="separator:ga30a14d0a21b413ff9c5ff1efdec903bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834911368392a16ff6b7e051a7e7ae9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga834911368392a16ff6b7e051a7e7ae9c">GPIO_PUPDR_PUPD12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc">GPIO_PUPDR_PUPD12_Msk</a></td></tr>
<tr class="separator:ga834911368392a16ff6b7e051a7e7ae9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac3dea5943de3917f93772936539e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74">GPIO_PUPDR_PUPD12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>)</td></tr>
<tr class="separator:gabac3dea5943de3917f93772936539e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f8b6c555a779ed1bef06e7ab1a0600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600">GPIO_PUPDR_PUPD12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f7ab8ad7a8ac91e877e24f8119a783">GPIO_PUPDR_PUPD12_Pos</a>)</td></tr>
<tr class="separator:ga90f8b6c555a779ed1bef06e7ab1a0600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb87a27f5193bc33e7b553faa006086b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gadb87a27f5193bc33e7b553faa006086b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebe9101a2f2de81d563e9e982c186cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd">GPIO_PUPDR_PUPD13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>)</td></tr>
<tr class="separator:gadebe9101a2f2de81d563e9e982c186cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746478979825dcad6323b002906581b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga746478979825dcad6323b002906581b9">GPIO_PUPDR_PUPD13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd">GPIO_PUPDR_PUPD13_Msk</a></td></tr>
<tr class="separator:ga746478979825dcad6323b002906581b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f37903148418084e6059041ac2d3c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8">GPIO_PUPDR_PUPD13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>)</td></tr>
<tr class="separator:gab4f37903148418084e6059041ac2d3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4dd950825a4c5bb9e89e44f4398f050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050">GPIO_PUPDR_PUPD13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb87a27f5193bc33e7b553faa006086b">GPIO_PUPDR_PUPD13_Pos</a>)</td></tr>
<tr class="separator:gaf4dd950825a4c5bb9e89e44f4398f050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4405ac26d78b02793fc695d410bd7b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga4405ac26d78b02793fc695d410bd7b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e0dc8ebc4e7c81e65265cae3b23aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4">GPIO_PUPDR_PUPD14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>)</td></tr>
<tr class="separator:gaf7e0dc8ebc4e7c81e65265cae3b23aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398c010d45105e8e37b1995430a52a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga398c010d45105e8e37b1995430a52a94">GPIO_PUPDR_PUPD14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4">GPIO_PUPDR_PUPD14_Msk</a></td></tr>
<tr class="separator:ga398c010d45105e8e37b1995430a52a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2312d606bfcd3b62e9885d7d7b316b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39">GPIO_PUPDR_PUPD14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>)</td></tr>
<tr class="separator:ga2312d606bfcd3b62e9885d7d7b316b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f904affe99bf7a5045c1c3704d1146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146">GPIO_PUPDR_PUPD14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4405ac26d78b02793fc695d410bd7b88">GPIO_PUPDR_PUPD14_Pos</a>)</td></tr>
<tr class="separator:ga88f904affe99bf7a5045c1c3704d1146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9596e5ba318ea6eb9d0de839e5125f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga9596e5ba318ea6eb9d0de839e5125f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae63e9b1d8c9e5f92cbb3f8ad67304f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67">GPIO_PUPDR_PUPD15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>)</td></tr>
<tr class="separator:gae63e9b1d8c9e5f92cbb3f8ad67304f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5cdc50a6f6ee671aa1ac39c9048241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd5cdc50a6f6ee671aa1ac39c9048241">GPIO_PUPDR_PUPD15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67">GPIO_PUPDR_PUPD15_Msk</a></td></tr>
<tr class="separator:gacd5cdc50a6f6ee671aa1ac39c9048241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39538a30aef08d4bbf9ce88ee22d1b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46">GPIO_PUPDR_PUPD15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>)</td></tr>
<tr class="separator:ga39538a30aef08d4bbf9ce88ee22d1b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24352127803f5fbe718ff22e7a1062b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4">GPIO_PUPDR_PUPD15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9596e5ba318ea6eb9d0de839e5125f7e">GPIO_PUPDR_PUPD15_Pos</a>)</td></tr>
<tr class="separator:ga24352127803f5fbe718ff22e7a1062b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1069cfa20fb4680057c8f9b91826ebe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1069cfa20fb4680057c8f9b91826ebe1">GPIO_IDR_ID0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1069cfa20fb4680057c8f9b91826ebe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe6424f42570902856737fb45f7d321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321">GPIO_IDR_ID0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1069cfa20fb4680057c8f9b91826ebe1">GPIO_IDR_ID0_Pos</a>)</td></tr>
<tr class="separator:ga8fe6424f42570902856737fb45f7d321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64aa379a4bcfe84ae33383d689373096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64aa379a4bcfe84ae33383d689373096">GPIO_IDR_ID0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321">GPIO_IDR_ID0_Msk</a></td></tr>
<tr class="separator:ga64aa379a4bcfe84ae33383d689373096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38320698cffb50138c8438a860030cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38320698cffb50138c8438a860030cb9">GPIO_IDR_ID1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga38320698cffb50138c8438a860030cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00dbb77370754ad461600ed3cf418dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba">GPIO_IDR_ID1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga38320698cffb50138c8438a860030cb9">GPIO_IDR_ID1_Pos</a>)</td></tr>
<tr class="separator:ga00dbb77370754ad461600ed3cf418dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e44bbc1d39579b027765f259dc897ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e44bbc1d39579b027765f259dc897ea">GPIO_IDR_ID1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba">GPIO_IDR_ID1_Msk</a></td></tr>
<tr class="separator:ga2e44bbc1d39579b027765f259dc897ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1720532896734b3e5ffaccd76834fdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1720532896734b3e5ffaccd76834fdef">GPIO_IDR_ID2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga1720532896734b3e5ffaccd76834fdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b48dad5247c404dda274ab5e5fde340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340">GPIO_IDR_ID2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1720532896734b3e5ffaccd76834fdef">GPIO_IDR_ID2_Pos</a>)</td></tr>
<tr class="separator:ga1b48dad5247c404dda274ab5e5fde340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b06b287f35a0b048d8f5fbe4a06a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2b06b287f35a0b048d8f5fbe4a06a9c">GPIO_IDR_ID2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340">GPIO_IDR_ID2_Msk</a></td></tr>
<tr class="separator:gaf2b06b287f35a0b048d8f5fbe4a06a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ea4291861a56bb8901653b2c148ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9ea4291861a56bb8901653b2c148ccd">GPIO_IDR_ID3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac9ea4291861a56bb8901653b2c148ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca640e7db8f27244ae9515a58910ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3">GPIO_IDR_ID3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9ea4291861a56bb8901653b2c148ccd">GPIO_IDR_ID3_Pos</a>)</td></tr>
<tr class="separator:ga2ca640e7db8f27244ae9515a58910ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c3adefa4cafaf0455139b4e80b70eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0c3adefa4cafaf0455139b4e80b70eb">GPIO_IDR_ID3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3">GPIO_IDR_ID3_Msk</a></td></tr>
<tr class="separator:gac0c3adefa4cafaf0455139b4e80b70eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3acb4b4ccaae63ec98c19fbe056c74ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae">GPIO_IDR_ID4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3acb4b4ccaae63ec98c19fbe056c74ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d6c2b8346744bc456ea65d4365c207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207">GPIO_IDR_ID4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3acb4b4ccaae63ec98c19fbe056c74ae">GPIO_IDR_ID4_Pos</a>)</td></tr>
<tr class="separator:gaa1d6c2b8346744bc456ea65d4365c207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7454dab87916ca6076b287a21c2e4cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7454dab87916ca6076b287a21c2e4cd7">GPIO_IDR_ID4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207">GPIO_IDR_ID4_Msk</a></td></tr>
<tr class="separator:ga7454dab87916ca6076b287a21c2e4cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f45f4603706510827aa92d39fd4bb45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45f4603706510827aa92d39fd4bb45">GPIO_IDR_ID5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga4f45f4603706510827aa92d39fd4bb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b44907427286bcb72189dbef6fc0148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148">GPIO_IDR_ID5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45f4603706510827aa92d39fd4bb45">GPIO_IDR_ID5_Pos</a>)</td></tr>
<tr class="separator:ga8b44907427286bcb72189dbef6fc0148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbfa2ff564030d912ce8f327850a3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cbfa2ff564030d912ce8f327850a3bf">GPIO_IDR_ID5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148">GPIO_IDR_ID5_Msk</a></td></tr>
<tr class="separator:ga2cbfa2ff564030d912ce8f327850a3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd6ccece5d47d40c929af5cf9973203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6ccece5d47d40c929af5cf9973203">GPIO_IDR_ID6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gafbd6ccece5d47d40c929af5cf9973203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb18ccf8bb22161f83ad929a18d4c4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa">GPIO_IDR_ID6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbd6ccece5d47d40c929af5cf9973203">GPIO_IDR_ID6_Pos</a>)</td></tr>
<tr class="separator:gafb18ccf8bb22161f83ad929a18d4c4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac933b9235cae5f9fccbd2fc41f9a2dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac933b9235cae5f9fccbd2fc41f9a2dc4">GPIO_IDR_ID6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa">GPIO_IDR_ID6_Msk</a></td></tr>
<tr class="separator:gac933b9235cae5f9fccbd2fc41f9a2dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23669c60b1baa1d95dac788cff2a0eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23669c60b1baa1d95dac788cff2a0eb8">GPIO_IDR_ID7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga23669c60b1baa1d95dac788cff2a0eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c9835db5c12b661eae0c5a0a69af5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a">GPIO_IDR_ID7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga23669c60b1baa1d95dac788cff2a0eb8">GPIO_IDR_ID7_Pos</a>)</td></tr>
<tr class="separator:ga45c9835db5c12b661eae0c5a0a69af5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ce75fcb48ac0db30f99ba312e8538a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ce75fcb48ac0db30f99ba312e8538a">GPIO_IDR_ID7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a">GPIO_IDR_ID7_Msk</a></td></tr>
<tr class="separator:ga09ce75fcb48ac0db30f99ba312e8538a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba7afe6abb55e6a80fb0ace5d46c883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883">GPIO_IDR_ID8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaba7afe6abb55e6a80fb0ace5d46c883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a268c98dea54059f48bbda7edd8e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74">GPIO_IDR_ID8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaba7afe6abb55e6a80fb0ace5d46c883">GPIO_IDR_ID8_Pos</a>)</td></tr>
<tr class="separator:ga08a268c98dea54059f48bbda7edd8e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa193633720d142ceca6c6b27c4e87f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa193633720d142ceca6c6b27c4e87f02">GPIO_IDR_ID8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74">GPIO_IDR_ID8_Msk</a></td></tr>
<tr class="separator:gaa193633720d142ceca6c6b27c4e87f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46ff99f2017c2a5eeab2fdeebfb1012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012">GPIO_IDR_ID9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gad46ff99f2017c2a5eeab2fdeebfb1012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dad9a902a8200c53d60ba02de858315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315">GPIO_IDR_ID9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad46ff99f2017c2a5eeab2fdeebfb1012">GPIO_IDR_ID9_Pos</a>)</td></tr>
<tr class="separator:ga4dad9a902a8200c53d60ba02de858315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888325b6581f9ae181f3e4fe904b0c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga888325b6581f9ae181f3e4fe904b0c44">GPIO_IDR_ID9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315">GPIO_IDR_ID9_Msk</a></td></tr>
<tr class="separator:ga888325b6581f9ae181f3e4fe904b0c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6842601dbe73734e8058a6858fa7078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6842601dbe73734e8058a6858fa7078">GPIO_IDR_ID10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf6842601dbe73734e8058a6858fa7078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33d3d411ebb4a1009e148df02d2ac54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54">GPIO_IDR_ID10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6842601dbe73734e8058a6858fa7078">GPIO_IDR_ID10_Pos</a>)</td></tr>
<tr class="separator:gaa33d3d411ebb4a1009e148df02d2ac54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd53d2742d0ace30b835bd0f44f5ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cd53d2742d0ace30b835bd0f44f5ebf">GPIO_IDR_ID10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54">GPIO_IDR_ID10_Msk</a></td></tr>
<tr class="separator:ga6cd53d2742d0ace30b835bd0f44f5ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117cc21fe4de69983c2444c7f8587687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117cc21fe4de69983c2444c7f8587687">GPIO_IDR_ID11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga117cc21fe4de69983c2444c7f8587687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad068577edb9af03083fcd0f4de0f8758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758">GPIO_IDR_ID11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga117cc21fe4de69983c2444c7f8587687">GPIO_IDR_ID11_Pos</a>)</td></tr>
<tr class="separator:gad068577edb9af03083fcd0f4de0f8758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5e087b267f95733cc4328522b7890d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade5e087b267f95733cc4328522b7890d">GPIO_IDR_ID11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758">GPIO_IDR_ID11_Msk</a></td></tr>
<tr class="separator:gade5e087b267f95733cc4328522b7890d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc8d6bc8dd7654ccb18d936a3efe79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f">GPIO_IDR_ID12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1bc8d6bc8dd7654ccb18d936a3efe79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a2965de2040e7c131ca5ab24a6724c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c">GPIO_IDR_ID12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8d6bc8dd7654ccb18d936a3efe79f">GPIO_IDR_ID12_Pos</a>)</td></tr>
<tr class="separator:ga04a2965de2040e7c131ca5ab24a6724c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33564d1679db8201389f806595d000d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33564d1679db8201389f806595d000d9">GPIO_IDR_ID12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c">GPIO_IDR_ID12_Msk</a></td></tr>
<tr class="separator:ga33564d1679db8201389f806595d000d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada649f077b81777a8ba7ae97160e9fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada649f077b81777a8ba7ae97160e9fe4">GPIO_IDR_ID13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gada649f077b81777a8ba7ae97160e9fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38255de273b95c94e29c1bdaa637579e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e">GPIO_IDR_ID13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada649f077b81777a8ba7ae97160e9fe4">GPIO_IDR_ID13_Pos</a>)</td></tr>
<tr class="separator:ga38255de273b95c94e29c1bdaa637579e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e0ce0fca46443e3cbaf887a3a35713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82e0ce0fca46443e3cbaf887a3a35713">GPIO_IDR_ID13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e">GPIO_IDR_ID13_Msk</a></td></tr>
<tr class="separator:ga82e0ce0fca46443e3cbaf887a3a35713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0921a37817bff3c30f5e4c019b6a4084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0921a37817bff3c30f5e4c019b6a4084">GPIO_IDR_ID14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga0921a37817bff3c30f5e4c019b6a4084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba67a5c308fb3b335dcd8979625b1b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3">GPIO_IDR_ID14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0921a37817bff3c30f5e4c019b6a4084">GPIO_IDR_ID14_Pos</a>)</td></tr>
<tr class="separator:gacba67a5c308fb3b335dcd8979625b1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac716fc8a3853431b69697ea5ee0aa8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac716fc8a3853431b69697ea5ee0aa8d2">GPIO_IDR_ID14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3">GPIO_IDR_ID14_Msk</a></td></tr>
<tr class="separator:gac716fc8a3853431b69697ea5ee0aa8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631021cf3bab4864fdc505ceee8a6c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631021cf3bab4864fdc505ceee8a6c4f">GPIO_IDR_ID15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga631021cf3bab4864fdc505ceee8a6c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c156b5eb9356ecd1ba66c96864d5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5">GPIO_IDR_ID15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga631021cf3bab4864fdc505ceee8a6c4f">GPIO_IDR_ID15_Pos</a>)</td></tr>
<tr class="separator:ga18c156b5eb9356ecd1ba66c96864d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72c80e97c41b8143cf299c078459ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72c80e97c41b8143cf299c078459ea4">GPIO_IDR_ID15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5">GPIO_IDR_ID15_Msk</a></td></tr>
<tr class="separator:gae72c80e97c41b8143cf299c078459ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6bff88e55b2428269c90ebde121d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6bff88e55b2428269c90ebde121d31">GPIO_ODR_OD0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gade6bff88e55b2428269c90ebde121d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c08637123e42a30fbf4e9e49feb650f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f">GPIO_ODR_OD0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6bff88e55b2428269c90ebde121d31">GPIO_ODR_OD0_Pos</a>)</td></tr>
<tr class="separator:ga5c08637123e42a30fbf4e9e49feb650f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7937b0a505e771361804a211c7656f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7937b0a505e771361804a211c7656f">GPIO_ODR_OD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f">GPIO_ODR_OD0_Msk</a></td></tr>
<tr class="separator:ga7e7937b0a505e771361804a211c7656f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dfdab58aa53c6790eb545f50f92722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60dfdab58aa53c6790eb545f50f92722">GPIO_ODR_OD1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga60dfdab58aa53c6790eb545f50f92722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284902fc92059f740dc599945071d767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767">GPIO_ODR_OD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga60dfdab58aa53c6790eb545f50f92722">GPIO_ODR_OD1_Pos</a>)</td></tr>
<tr class="separator:ga284902fc92059f740dc599945071d767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104dff849ee2c6a0b58777a336912583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga104dff849ee2c6a0b58777a336912583">GPIO_ODR_OD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767">GPIO_ODR_OD1_Msk</a></td></tr>
<tr class="separator:ga104dff849ee2c6a0b58777a336912583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea388b190f9040a9657d9b395471596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea388b190f9040a9657d9b395471596">GPIO_ODR_OD2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9ea388b190f9040a9657d9b395471596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7c3794b7948875eea27a4b09bac063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063">GPIO_ODR_OD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea388b190f9040a9657d9b395471596">GPIO_ODR_OD2_Pos</a>)</td></tr>
<tr class="separator:ga7b7c3794b7948875eea27a4b09bac063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3ff4b6fa52aac52991053b26d8dd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff3ff4b6fa52aac52991053b26d8dd80">GPIO_ODR_OD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063">GPIO_ODR_OD2_Msk</a></td></tr>
<tr class="separator:gaff3ff4b6fa52aac52991053b26d8dd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4ae35ae856330bc937251fd9ccf01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a4ae35ae856330bc937251fd9ccf01c">GPIO_ODR_OD3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3a4ae35ae856330bc937251fd9ccf01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3312000af1016c233b04590b8c054c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c">GPIO_ODR_OD3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a4ae35ae856330bc937251fd9ccf01c">GPIO_ODR_OD3_Pos</a>)</td></tr>
<tr class="separator:ga6b3312000af1016c233b04590b8c054c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5790d50582befba7f91037df94b159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba5790d50582befba7f91037df94b159">GPIO_ODR_OD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c">GPIO_ODR_OD3_Msk</a></td></tr>
<tr class="separator:gaba5790d50582befba7f91037df94b159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e0a70767add938306339ea3f3c8df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91e0a70767add938306339ea3f3c8df5">GPIO_ODR_OD4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga91e0a70767add938306339ea3f3c8df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab27b415dc46e3832b021eb0d697f1b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13">GPIO_ODR_OD4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91e0a70767add938306339ea3f3c8df5">GPIO_ODR_OD4_Pos</a>)</td></tr>
<tr class="separator:gab27b415dc46e3832b021eb0d697f1b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd275e221a79cf7a3ac0c98ee15af3c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd275e221a79cf7a3ac0c98ee15af3c5">GPIO_ODR_OD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13">GPIO_ODR_OD4_Msk</a></td></tr>
<tr class="separator:gacd275e221a79cf7a3ac0c98ee15af3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada7f2c3690272b52bde0c22223d39dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada7f2c3690272b52bde0c22223d39dff">GPIO_ODR_OD5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gada7f2c3690272b52bde0c22223d39dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530c4cdcbeb559b2f990a237b4765631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631">GPIO_ODR_OD5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada7f2c3690272b52bde0c22223d39dff">GPIO_ODR_OD5_Pos</a>)</td></tr>
<tr class="separator:ga530c4cdcbeb559b2f990a237b4765631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4046ad484b858f3c49eb0449f45e3af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4046ad484b858f3c49eb0449f45e3af5">GPIO_ODR_OD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631">GPIO_ODR_OD5_Msk</a></td></tr>
<tr class="separator:ga4046ad484b858f3c49eb0449f45e3af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaffa5b5eec9c90b552ebef5fc13828a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a">GPIO_ODR_OD6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaeaffa5b5eec9c90b552ebef5fc13828a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965661d93777219b16fee1d210831622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622">GPIO_ODR_OD6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaffa5b5eec9c90b552ebef5fc13828a">GPIO_ODR_OD6_Pos</a>)</td></tr>
<tr class="separator:ga965661d93777219b16fee1d210831622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34550e0c5098cf24a2ab86e2ecc67c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34550e0c5098cf24a2ab86e2ecc67c14">GPIO_ODR_OD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622">GPIO_ODR_OD6_Msk</a></td></tr>
<tr class="separator:ga34550e0c5098cf24a2ab86e2ecc67c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34bf70d7723a8e809a7ec2baba5583b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34bf70d7723a8e809a7ec2baba5583b1">GPIO_ODR_OD7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga34bf70d7723a8e809a7ec2baba5583b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad697f4e743a67aad8ad37560a176ed25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25">GPIO_ODR_OD7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34bf70d7723a8e809a7ec2baba5583b1">GPIO_ODR_OD7_Pos</a>)</td></tr>
<tr class="separator:gad697f4e743a67aad8ad37560a176ed25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7559603648f95b76d128f0a637675c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7559603648f95b76d128f0a637675c">GPIO_ODR_OD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25">GPIO_ODR_OD7_Msk</a></td></tr>
<tr class="separator:gaba7559603648f95b76d128f0a637675c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52cedd015ac8e511f7f2cdda0e6c4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca">GPIO_ODR_OD8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad52cedd015ac8e511f7f2cdda0e6c4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad5442c3f20d25fdb0b24d78d1eab5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b">GPIO_ODR_OD8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad52cedd015ac8e511f7f2cdda0e6c4ca">GPIO_ODR_OD8_Pos</a>)</td></tr>
<tr class="separator:gacad5442c3f20d25fdb0b24d78d1eab5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a61ea7de95ccdcb674e8b972969a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60a61ea7de95ccdcb674e8b972969a1f">GPIO_ODR_OD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b">GPIO_ODR_OD8_Msk</a></td></tr>
<tr class="separator:ga60a61ea7de95ccdcb674e8b972969a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b713787d20ffacdc2c2b4f6fe05e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e">GPIO_ODR_OD9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga41b713787d20ffacdc2c2b4f6fe05e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871215a04902f7abbc8e4753aa523d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87">GPIO_ODR_OD9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga41b713787d20ffacdc2c2b4f6fe05e4e">GPIO_ODR_OD9_Pos</a>)</td></tr>
<tr class="separator:ga871215a04902f7abbc8e4753aa523d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3bfdb1e3526890736b0c1238adda99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bfdb1e3526890736b0c1238adda99c">GPIO_ODR_OD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87">GPIO_ODR_OD9_Msk</a></td></tr>
<tr class="separator:gaa3bfdb1e3526890736b0c1238adda99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47f67a9087ba57c2144a8a19d597bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f67a9087ba57c2144a8a19d597bf5">GPIO_ODR_OD10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa47f67a9087ba57c2144a8a19d597bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e3aca353a76254fd8d02debede2fae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae">GPIO_ODR_OD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f67a9087ba57c2144a8a19d597bf5">GPIO_ODR_OD10_Pos</a>)</td></tr>
<tr class="separator:gad5e3aca353a76254fd8d02debede2fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c6ba137db2753434a1253e111ff6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5c6ba137db2753434a1253e111ff6a2">GPIO_ODR_OD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae">GPIO_ODR_OD10_Msk</a></td></tr>
<tr class="separator:gac5c6ba137db2753434a1253e111ff6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f6824376eb5f7f0185580a780d5ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6824376eb5f7f0185580a780d5ecf">GPIO_ODR_OD11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf4f6824376eb5f7f0185580a780d5ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5432eff2238e4c6adf1f5c5cda9a797d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d">GPIO_ODR_OD11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f6824376eb5f7f0185580a780d5ecf">GPIO_ODR_OD11_Pos</a>)</td></tr>
<tr class="separator:ga5432eff2238e4c6adf1f5c5cda9a797d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7e487eb914e276c92534eab7b1efdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7e487eb914e276c92534eab7b1efdc">GPIO_ODR_OD11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d">GPIO_ODR_OD11_Msk</a></td></tr>
<tr class="separator:ga5e7e487eb914e276c92534eab7b1efdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3eca32e4b8eca5b984c371fc118c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3eca32e4b8eca5b984c371fc118c44">GPIO_ODR_OD12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0a3eca32e4b8eca5b984c371fc118c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85ad24a6fcfac506e330e0f896b1e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23">GPIO_ODR_OD12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3eca32e4b8eca5b984c371fc118c44">GPIO_ODR_OD12_Pos</a>)</td></tr>
<tr class="separator:gae85ad24a6fcfac506e330e0f896b1e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42a77f0ced79d51a5952d929a7e0528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42a77f0ced79d51a5952d929a7e0528">GPIO_ODR_OD12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23">GPIO_ODR_OD12_Msk</a></td></tr>
<tr class="separator:gac42a77f0ced79d51a5952d929a7e0528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29598cda6568737ee82992f76d07c45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29598cda6568737ee82992f76d07c45c">GPIO_ODR_OD13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga29598cda6568737ee82992f76d07c45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93481785eb62b6669b8aceb1907b8e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13">GPIO_ODR_OD13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29598cda6568737ee82992f76d07c45c">GPIO_ODR_OD13_Pos</a>)</td></tr>
<tr class="separator:ga93481785eb62b6669b8aceb1907b8e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582584ba2995b3b9993728b02a98f2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga582584ba2995b3b9993728b02a98f2c1">GPIO_ODR_OD13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13">GPIO_ODR_OD13_Msk</a></td></tr>
<tr class="separator:ga582584ba2995b3b9993728b02a98f2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd02d3bb351676e31027d8bad0c8eb70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd02d3bb351676e31027d8bad0c8eb70">GPIO_ODR_OD14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gafd02d3bb351676e31027d8bad0c8eb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf028b3836cb425dab56d38dd1df17062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062">GPIO_ODR_OD14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd02d3bb351676e31027d8bad0c8eb70">GPIO_ODR_OD14_Pos</a>)</td></tr>
<tr class="separator:gaf028b3836cb425dab56d38dd1df17062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c2ec83ded91512630244d2d1e1c300b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c2ec83ded91512630244d2d1e1c300b">GPIO_ODR_OD14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062">GPIO_ODR_OD14_Msk</a></td></tr>
<tr class="separator:ga6c2ec83ded91512630244d2d1e1c300b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3bac5a39dda0f70c8fb9de38450eb21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21">GPIO_ODR_OD15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa3bac5a39dda0f70c8fb9de38450eb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a07f39cf1e55d17f56df37cd875288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288">GPIO_ODR_OD15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3bac5a39dda0f70c8fb9de38450eb21">GPIO_ODR_OD15_Pos</a>)</td></tr>
<tr class="separator:ga26a07f39cf1e55d17f56df37cd875288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e411f3d6f91e5218dc9ca1b6739f053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e411f3d6f91e5218dc9ca1b6739f053">GPIO_ODR_OD15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288">GPIO_ODR_OD15_Msk</a></td></tr>
<tr class="separator:ga7e411f3d6f91e5218dc9ca1b6739f053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b69748fd2f5e2890e784bc0970b31d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5">GPIO_BSRR_BS_0</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga4b69748fd2f5e2890e784bc0970b31d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa887cd170c757a2954ae8384908d030a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a">GPIO_BSRR_BS_1</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaa887cd170c757a2954ae8384908d030a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59c6fcfc63587ebe3cbf640cc74776a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a">GPIO_BSRR_BS_2</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gaa59c6fcfc63587ebe3cbf640cc74776a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41aaeaf32b8837f8f6e29e09ed92152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152">GPIO_BSRR_BS_3</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gac41aaeaf32b8837f8f6e29e09ed92152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002773af2697ddca1bac26831cfbf231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231">GPIO_BSRR_BS_4</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga002773af2697ddca1bac26831cfbf231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f2671eae81f28d0054b62ca5e2f763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763">GPIO_BSRR_BS_5</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gaf9f2671eae81f28d0054b62ca5e2f763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dab92d27518649b3807aa4c8ef376b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6">GPIO_BSRR_BS_6</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga5dab92d27518649b3807aa4c8ef376b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4945b022950bdb9570e744279a0dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6">GPIO_BSRR_BS_7</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:gaac4945b022950bdb9570e744279a0dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648026b2f11d992bb0e3383644be4eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9">GPIO_BSRR_BS_8</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga648026b2f11d992bb0e3383644be4eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db2ccea6361f65c6bf156aa57cd4b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88">GPIO_BSRR_BS_9</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga9db2ccea6361f65c6bf156aa57cd4b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58e335b962fc81af70d19dbd09d9137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137">GPIO_BSRR_BS_10</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gaa58e335b962fc81af70d19dbd09d9137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5744153a68c73330e2ebe9a9a0ef8036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036">GPIO_BSRR_BS_11</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga5744153a68c73330e2ebe9a9a0ef8036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78652a72a05249db1d343735d1764208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208">GPIO_BSRR_BS_12</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga78652a72a05249db1d343735d1764208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6367e64393bc954efa6fdce80e94f1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be">GPIO_BSRR_BS_13</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga6367e64393bc954efa6fdce80e94f1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c5c56ab4bc16dd7341203c73899e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41">GPIO_BSRR_BS_14</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:gaa8c5c56ab4bc16dd7341203c73899e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c0c77c304415bdccf47a0f08b58e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d">GPIO_BSRR_BS_15</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:ga66c0c77c304415bdccf47a0f08b58e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831554de814ae2941c7f527ed6b0a742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742">GPIO_BSRR_BR_0</a>&#160;&#160;&#160;(0x00010000U)</td></tr>
<tr class="separator:ga831554de814ae2941c7f527ed6b0a742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf488fcb38fc660f7e3d1820a12ae07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07">GPIO_BSRR_BR_1</a>&#160;&#160;&#160;(0x00020000U)</td></tr>
<tr class="separator:ga6cf488fcb38fc660f7e3d1820a12ae07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe0f9386b50b899fdf1f9008c54f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893">GPIO_BSRR_BR_2</a>&#160;&#160;&#160;(0x00040000U)</td></tr>
<tr class="separator:ga7fe0f9386b50b899fdf1f9008c54f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b377f0c5f564fb39480afe43ee8796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796">GPIO_BSRR_BR_3</a>&#160;&#160;&#160;(0x00080000U)</td></tr>
<tr class="separator:ga42b377f0c5f564fb39480afe43ee8796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab723c0327da5fb41fe366416b7d61d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88">GPIO_BSRR_BR_4</a>&#160;&#160;&#160;(0x00100000U)</td></tr>
<tr class="separator:gab723c0327da5fb41fe366416b7d61d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6d8644953029e183eda4404fe9bd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27">GPIO_BSRR_BR_5</a>&#160;&#160;&#160;(0x00200000U)</td></tr>
<tr class="separator:ga0d6d8644953029e183eda4404fe9bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e4a03667e8a750fd2e775edc44ecbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe">GPIO_BSRR_BR_6</a>&#160;&#160;&#160;(0x00400000U)</td></tr>
<tr class="separator:ga59e4a03667e8a750fd2e775edc44ecbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca85d377fe820e5099d870342d634a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8">GPIO_BSRR_BR_7</a>&#160;&#160;&#160;(0x00800000U)</td></tr>
<tr class="separator:gafca85d377fe820e5099d870342d634a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02c6e6e879085fd8912facf86d822cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd">GPIO_BSRR_BR_8</a>&#160;&#160;&#160;(0x01000000U)</td></tr>
<tr class="separator:gab02c6e6e879085fd8912facf86d822cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ff03b3d52a7f40ae15cc167b34cc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58">GPIO_BSRR_BR_9</a>&#160;&#160;&#160;(0x02000000U)</td></tr>
<tr class="separator:ga47ff03b3d52a7f40ae15cc167b34cc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c14a1c84cc91ff1d21b6802cda7d7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef">GPIO_BSRR_BR_10</a>&#160;&#160;&#160;(0x04000000U)</td></tr>
<tr class="separator:ga7c14a1c84cc91ff1d21b6802cda7d7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498185a76dcc2305113c5d168c2844d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9">GPIO_BSRR_BR_11</a>&#160;&#160;&#160;(0x08000000U)</td></tr>
<tr class="separator:ga498185a76dcc2305113c5d168c2844d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222460b26eaba7d333bb4d4ae9426aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff">GPIO_BSRR_BR_12</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga222460b26eaba7d333bb4d4ae9426aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2dc3bd09745f8de6c6788fb1d106af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af">GPIO_BSRR_BR_13</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaca2dc3bd09745f8de6c6788fb1d106af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c96f72bdd15516e22097a3a3dad5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1">GPIO_BSRR_BR_14</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga67c96f72bdd15516e22097a3a3dad5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eaa59f6afa3fcebaf2a27c31ae38544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544">GPIO_BSRR_BR_15</a>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga6eaa59f6afa3fcebaf2a27c31ae38544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc">GPIO_LCKR_LCK0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b01ced29f1324ec2711a784f35504dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a97048a23afc262b30fc9d0a4cb65bc">GPIO_LCKR_LCK0_Pos</a>)</td></tr>
<tr class="separator:ga8b01ced29f1324ec2711a784f35504dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a></td></tr>
<tr class="separator:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94100a3d7d43a5b8718aea76e31279a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7">GPIO_LCKR_LCK1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga94100a3d7d43a5b8718aea76e31279a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4780ec15743062227ad0808efb16d633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94100a3d7d43a5b8718aea76e31279a7">GPIO_LCKR_LCK1_Pos</a>)</td></tr>
<tr class="separator:ga4780ec15743062227ad0808efb16d633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627d088ded79e6da761eaa880582372a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a></td></tr>
<tr class="separator:ga627d088ded79e6da761eaa880582372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d48b0834c3898e74309980020f88a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3">GPIO_LCKR_LCK2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga96d48b0834c3898e74309980020f88a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga96d48b0834c3898e74309980020f88a3">GPIO_LCKR_LCK2_Pos</a>)</td></tr>
<tr class="separator:gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a></td></tr>
<tr class="separator:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf">GPIO_LCKR_LCK3_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga348f1d0358ea70f6a7dc2a00a1c519bf">GPIO_LCKR_LCK3_Pos</a>)</td></tr>
<tr class="separator:ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597c1b50d32ed0229c38811656ba402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a></td></tr>
<tr class="separator:ga1597c1b50d32ed0229c38811656ba402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df">GPIO_LCKR_LCK4_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd29e0757ed2bc8e3935d17960b68df">GPIO_LCKR_LCK4_Pos</a>)</td></tr>
<tr class="separator:gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723577475747d2405d86b1ab28767cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a></td></tr>
<tr class="separator:ga723577475747d2405d86b1ab28767cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f73a37145ff6709a20081d329900c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2">GPIO_LCKR_LCK5_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga07f73a37145ff6709a20081d329900c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6ac7aca22480f300049102d2b1c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07f73a37145ff6709a20081d329900c2">GPIO_LCKR_LCK5_Pos</a>)</td></tr>
<tr class="separator:gacc6ac7aca22480f300049102d2b1c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a></td></tr>
<tr class="separator:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456193c04a296b05ad87aa0f8e51c144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144">GPIO_LCKR_LCK6_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga456193c04a296b05ad87aa0f8e51c144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083a590c26723e38ae5d7fd77e23809c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga456193c04a296b05ad87aa0f8e51c144">GPIO_LCKR_LCK6_Pos</a>)</td></tr>
<tr class="separator:ga083a590c26723e38ae5d7fd77e23809c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a></td></tr>
<tr class="separator:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c741b163a1b1e23b05432f866544f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4">GPIO_LCKR_LCK7_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf9c741b163a1b1e23b05432f866544f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b322ee1833e0c7d369127406b5ea90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c741b163a1b1e23b05432f866544f4">GPIO_LCKR_LCK7_Pos</a>)</td></tr>
<tr class="separator:ga5b322ee1833e0c7d369127406b5ea90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf998da536594af780718084cee0d22a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a></td></tr>
<tr class="separator:gaf998da536594af780718084cee0d22a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a02f2ef3023a1c82f04391fcb79859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859">GPIO_LCKR_LCK8_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae9a02f2ef3023a1c82f04391fcb79859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9a02f2ef3023a1c82f04391fcb79859">GPIO_LCKR_LCK8_Pos</a>)</td></tr>
<tr class="separator:gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00a81afcf4d92f6f5644724803b7404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a></td></tr>
<tr class="separator:gab00a81afcf4d92f6f5644724803b7404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821f9dc79420f84e79fe2697addf1d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42">GPIO_LCKR_LCK9_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga821f9dc79420f84e79fe2697addf1d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c1ad8749c8ddb6785c06c1461338f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga821f9dc79420f84e79fe2697addf1d42">GPIO_LCKR_LCK9_Pos</a>)</td></tr>
<tr class="separator:ga551c1ad8749c8ddb6785c06c1461338f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a></td></tr>
<tr class="separator:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eeb57953118508685e74055da9d6348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348">GPIO_LCKR_LCK10_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8eeb57953118508685e74055da9d6348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1373c9d71b76f466fd817823e64e7aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8eeb57953118508685e74055da9d6348">GPIO_LCKR_LCK10_Pos</a>)</td></tr>
<tr class="separator:ga1373c9d71b76f466fd817823e64e7aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae055f5848967c7929f47e848b2ed812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a></td></tr>
<tr class="separator:gaae055f5848967c7929f47e848b2ed812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a19305a39f7bd02815a39c998c34216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216">GPIO_LCKR_LCK11_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga4a19305a39f7bd02815a39c998c34216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a19305a39f7bd02815a39c998c34216">GPIO_LCKR_LCK11_Pos</a>)</td></tr>
<tr class="separator:ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de971426a1248621733a9b78ef552ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a></td></tr>
<tr class="separator:ga4de971426a1248621733a9b78ef552ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e">GPIO_LCKR_LCK12_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21271b45020769396b2980a02a4c309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81e8901ea395cd0a1b56c4118670fa0e">GPIO_LCKR_LCK12_Pos</a>)</td></tr>
<tr class="separator:gaf21271b45020769396b2980a02a4c309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e8685790aea3fb09194683d1f58508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a></td></tr>
<tr class="separator:ga38e8685790aea3fb09194683d1f58508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd0ccab863e23880863f0d431fdee11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11">GPIO_LCKR_LCK13_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5dd0ccab863e23880863f0d431fdee11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64171a6f566fed1f9ea7418d6a00871c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd0ccab863e23880863f0d431fdee11">GPIO_LCKR_LCK13_Pos</a>)</td></tr>
<tr class="separator:ga64171a6f566fed1f9ea7418d6a00871c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0279fa554731160a9115c21d95312a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a></td></tr>
<tr class="separator:gae0279fa554731160a9115c21d95312a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9">GPIO_LCKR_LCK14_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42b591ea761bd0ee23287ff8d508714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5686e00f4e40771a31eb18d88e1ca1e9">GPIO_LCKR_LCK14_Pos</a>)</td></tr>
<tr class="separator:gac42b591ea761bd0ee23287ff8d508714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a></td></tr>
<tr class="separator:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3">GPIO_LCKR_LCK15_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3841ea86b5a8200485ab90c2c6511cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba6d99e256f344ea2d8a4ba9278a0e3">GPIO_LCKR_LCK15_Pos</a>)</td></tr>
<tr class="separator:ga3841ea86b5a8200485ab90c2c6511cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a></td></tr>
<tr class="separator:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40eb2db1c2df544774f41995d029565d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d">GPIO_LCKR_LCKK_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga40eb2db1c2df544774f41995d029565d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40eb2db1c2df544774f41995d029565d">GPIO_LCKR_LCKK_Pos</a>)</td></tr>
<tr class="separator:ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a></td></tr>
<tr class="separator:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac06dd36e2c8c90fe9502bad271b2ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac06dd36e2c8c90fe9502bad271b2ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214860438ba3256833543e2f5018922f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">GPIO_AFRL_AFSEL0_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac06dd36e2c8c90fe9502bad271b2ee60">GPIO_AFRL_AFSEL0_Pos</a>)</td></tr>
<tr class="separator:ga214860438ba3256833543e2f5018922f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec251e186471ae09aeb3cb0aa788594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec251e186471ae09aeb3cb0aa788594">GPIO_AFRL_AFSEL0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f">GPIO_AFRL_AFSEL0_Msk</a></td></tr>
<tr class="separator:ga7ec251e186471ae09aeb3cb0aa788594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313ba8093d5a511430908d9adc90dc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga313ba8093d5a511430908d9adc90dc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aac45598b88539da585e098fc93d68b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">GPIO_AFRL_AFSEL1_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga313ba8093d5a511430908d9adc90dc6a">GPIO_AFRL_AFSEL1_Pos</a>)</td></tr>
<tr class="separator:ga5aac45598b88539da585e098fc93d68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbd174222a013c9a0e222fdd0888de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd174222a013c9a0e222fdd0888de2">GPIO_AFRL_AFSEL1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b">GPIO_AFRL_AFSEL1_Msk</a></td></tr>
<tr class="separator:ga9fbd174222a013c9a0e222fdd0888de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae132b28ab4f67a9e90e7d15302aad49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae132b28ab4f67a9e90e7d15302aad49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729f1e6b663a55ce7f5cfbe1c71489a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">GPIO_AFRL_AFSEL2_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae132b28ab4f67a9e90e7d15302aad49b">GPIO_AFRL_AFSEL2_Pos</a>)</td></tr>
<tr class="separator:ga729f1e6b663a55ce7f5cfbe1c71489a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bc63205b8a09bd2ae7fb066058f3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bc63205b8a09bd2ae7fb066058f3da">GPIO_AFRL_AFSEL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4">GPIO_AFRL_AFSEL2_Msk</a></td></tr>
<tr class="separator:gaa9bc63205b8a09bd2ae7fb066058f3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9325a035cc3d6962d660d3f54a8df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0d9325a035cc3d6962d660d3f54a8df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34ee7b30defbcad60d167a279a8c17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">GPIO_AFRL_AFSEL3_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9325a035cc3d6962d660d3f54a8df4">GPIO_AFRL_AFSEL3_Pos</a>)</td></tr>
<tr class="separator:gaf34ee7b30defbcad60d167a279a8c17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fb36c07eac3809b6a5baaee74ee426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0fb36c07eac3809b6a5baaee74ee426">GPIO_AFRL_AFSEL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d">GPIO_AFRL_AFSEL3_Msk</a></td></tr>
<tr class="separator:gae0fb36c07eac3809b6a5baaee74ee426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723fbe4b28093f1837001110d8d44d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga723fbe4b28093f1837001110d8d44d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cfab1b5c3a37414bc4a6ac2cbd746a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">GPIO_AFRL_AFSEL4_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga723fbe4b28093f1837001110d8d44d36">GPIO_AFRL_AFSEL4_Pos</a>)</td></tr>
<tr class="separator:ga47cfab1b5c3a37414bc4a6ac2cbd746a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728e20cadadaa3c5aa1c42c25356a9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga728e20cadadaa3c5aa1c42c25356a9f4">GPIO_AFRL_AFSEL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a">GPIO_AFRL_AFSEL4_Msk</a></td></tr>
<tr class="separator:ga728e20cadadaa3c5aa1c42c25356a9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35270d71f53047d2a14d1047478c0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaf35270d71f53047d2a14d1047478c0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf514d5f0c3456e2f7fc6d82f2b392051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">GPIO_AFRL_AFSEL5_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf35270d71f53047d2a14d1047478c0ba">GPIO_AFRL_AFSEL5_Pos</a>)</td></tr>
<tr class="separator:gaf514d5f0c3456e2f7fc6d82f2b392051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad158052aa17b4bf12f9ad20b6e0c6d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad158052aa17b4bf12f9ad20b6e0c6d0c">GPIO_AFRL_AFSEL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051">GPIO_AFRL_AFSEL5_Msk</a></td></tr>
<tr class="separator:gad158052aa17b4bf12f9ad20b6e0c6d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9943c5aeeb649ab6bf33fde0d844803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gad9943c5aeeb649ab6bf33fde0d844803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4e272e9b14944740fbe643542f0ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">GPIO_AFRL_AFSEL6_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9943c5aeeb649ab6bf33fde0d844803">GPIO_AFRL_AFSEL6_Pos</a>)</td></tr>
<tr class="separator:gafb4e272e9b14944740fbe643542f0ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893c83ab521d1bf15e71b20309d71503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga893c83ab521d1bf15e71b20309d71503">GPIO_AFRL_AFSEL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade">GPIO_AFRL_AFSEL6_Msk</a></td></tr>
<tr class="separator:ga893c83ab521d1bf15e71b20309d71503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2836c1149e06b2497f1f53518f1151f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga2836c1149e06b2497f1f53518f1151f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3248acbb1bea59926db7edb98a245b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">GPIO_AFRL_AFSEL7_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2836c1149e06b2497f1f53518f1151f2">GPIO_AFRL_AFSEL7_Pos</a>)</td></tr>
<tr class="separator:gab3248acbb1bea59926db7edb98a245b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0128026ab2c8ed18da456aaf82827e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0128026ab2c8ed18da456aaf82827e11">GPIO_AFRL_AFSEL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0">GPIO_AFRL_AFSEL7_Msk</a></td></tr>
<tr class="separator:ga0128026ab2c8ed18da456aaf82827e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdfdbcb5332d98e0202f4f86480736f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2cdfdbcb5332d98e0202f4f86480736f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be819e7ca1f69e2d5f6d63aaee056c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">GPIO_AFRH_AFSEL8_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdfdbcb5332d98e0202f4f86480736f">GPIO_AFRH_AFSEL8_Pos</a>)</td></tr>
<tr class="separator:ga5be819e7ca1f69e2d5f6d63aaee056c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ed3881740613378329271150088f1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ed3881740613378329271150088f1b2">GPIO_AFRH_AFSEL8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2">GPIO_AFRH_AFSEL8_Msk</a></td></tr>
<tr class="separator:ga6ed3881740613378329271150088f1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9aeed0c87696c3a98e7e4fc3dc6dc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae9aeed0c87696c3a98e7e4fc3dc6dc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb779906c49372a9c0d7c8eaf7face71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">GPIO_AFRH_AFSEL9_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9aeed0c87696c3a98e7e4fc3dc6dc80">GPIO_AFRH_AFSEL9_Pos</a>)</td></tr>
<tr class="separator:gafb779906c49372a9c0d7c8eaf7face71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff5a20b7c9f10be43364ff422bb40ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff5a20b7c9f10be43364ff422bb40ef">GPIO_AFRH_AFSEL9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71">GPIO_AFRH_AFSEL9_Msk</a></td></tr>
<tr class="separator:gacff5a20b7c9f10be43364ff422bb40ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334f2ca0e5684d230cb7788969997f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga334f2ca0e5684d230cb7788969997f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b875b9713ed4640e400fcf126cf105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">GPIO_AFRH_AFSEL10_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga334f2ca0e5684d230cb7788969997f07">GPIO_AFRH_AFSEL10_Pos</a>)</td></tr>
<tr class="separator:ga33b875b9713ed4640e400fcf126cf105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c41926ac3fc6ec0fb8def28275bbe30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c41926ac3fc6ec0fb8def28275bbe30">GPIO_AFRH_AFSEL10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105">GPIO_AFRH_AFSEL10_Msk</a></td></tr>
<tr class="separator:ga9c41926ac3fc6ec0fb8def28275bbe30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f655e646b26d49e38053d9ee9cc064b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga9f655e646b26d49e38053d9ee9cc064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76888c8d8080e47339e0fd2e69ab42d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">GPIO_AFRH_AFSEL11_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f655e646b26d49e38053d9ee9cc064b">GPIO_AFRH_AFSEL11_Pos</a>)</td></tr>
<tr class="separator:ga76888c8d8080e47339e0fd2e69ab42d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a97a35b9f12ef795aa1ebb3d85c3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a97a35b9f12ef795aa1ebb3d85c3aa">GPIO_AFRH_AFSEL11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8">GPIO_AFRH_AFSEL11_Msk</a></td></tr>
<tr class="separator:ga47a97a35b9f12ef795aa1ebb3d85c3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dce1ce501e0b3b5e5e4b4961f7afda3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0dce1ce501e0b3b5e5e4b4961f7afda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae162137694aa110fb89b9afeea1c648f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">GPIO_AFRH_AFSEL12_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0dce1ce501e0b3b5e5e4b4961f7afda3">GPIO_AFRH_AFSEL12_Pos</a>)</td></tr>
<tr class="separator:gae162137694aa110fb89b9afeea1c648f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c12c0939e7fcc354e37d55b74afb351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c12c0939e7fcc354e37d55b74afb351">GPIO_AFRH_AFSEL12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f">GPIO_AFRH_AFSEL12_Msk</a></td></tr>
<tr class="separator:ga0c12c0939e7fcc354e37d55b74afb351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b195db19c1ca62ef95eed10c649180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga65b195db19c1ca62ef95eed10c649180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc533ac377beb113777896f0deb0ef91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">GPIO_AFRH_AFSEL13_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga65b195db19c1ca62ef95eed10c649180">GPIO_AFRH_AFSEL13_Pos</a>)</td></tr>
<tr class="separator:gacc533ac377beb113777896f0deb0ef91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e9a3a49cdad6cd65d377fb675185da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60e9a3a49cdad6cd65d377fb675185da">GPIO_AFRH_AFSEL13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91">GPIO_AFRH_AFSEL13_Msk</a></td></tr>
<tr class="separator:ga60e9a3a49cdad6cd65d377fb675185da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fcd5b907f7ca9538dffe1aeb00d7942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7fcd5b907f7ca9538dffe1aeb00d7942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae997df2b0bb50f310e7fd17df043e8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">GPIO_AFRH_AFSEL14_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fcd5b907f7ca9538dffe1aeb00d7942">GPIO_AFRH_AFSEL14_Pos</a>)</td></tr>
<tr class="separator:gae997df2b0bb50f310e7fd17df043e8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d930c6c5ffa92e461a0190be4bff78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d930c6c5ffa92e461a0190be4bff78">GPIO_AFRH_AFSEL14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8">GPIO_AFRH_AFSEL14_Msk</a></td></tr>
<tr class="separator:gae3d930c6c5ffa92e461a0190be4bff78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0ed32e0f197da7ea8856a58cebdb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga0a0ed32e0f197da7ea8856a58cebdb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94ca202e9ee8d766a5ee7794dba95b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">GPIO_AFRH_AFSEL15_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0ed32e0f197da7ea8856a58cebdb46">GPIO_AFRH_AFSEL15_Pos</a>)</td></tr>
<tr class="separator:gaf94ca202e9ee8d766a5ee7794dba95b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46417b0da710ef512ac4ceb95b3ab44a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46417b0da710ef512ac4ceb95b3ab44a">GPIO_AFRH_AFSEL15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6">GPIO_AFRH_AFSEL15_Msk</a></td></tr>
<tr class="separator:ga46417b0da710ef512ac4ceb95b3ab44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6c5dead6e63e465d3dd35721588d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6c5dead6e63e465d3dd35721588d5c">GPIO_BRR_BR_0</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gadf6c5dead6e63e465d3dd35721588d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda9d92d0f57d43516c85e944bd64400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabda9d92d0f57d43516c85e944bd64400">GPIO_BRR_BR_1</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gabda9d92d0f57d43516c85e944bd64400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81e99700a2e21bf21b375470cd317e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81e99700a2e21bf21b375470cd317e2">GPIO_BRR_BR_2</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gad81e99700a2e21bf21b375470cd317e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bb778b6bb5ddd310b528e3b82bbe76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7bb778b6bb5ddd310b528e3b82bbe76">GPIO_BRR_BR_3</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gae7bb778b6bb5ddd310b528e3b82bbe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b80c9791422f4ea4bf02c42eda764ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b80c9791422f4ea4bf02c42eda764ae">GPIO_BRR_BR_4</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga5b80c9791422f4ea4bf02c42eda764ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454cc680ddcb8ea12839d8f9d757ef9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga454cc680ddcb8ea12839d8f9d757ef9a">GPIO_BRR_BR_5</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga454cc680ddcb8ea12839d8f9d757ef9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cf8d8b42975cad19b9a975a4e86b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63cf8d8b42975cad19b9a975a4e86b54">GPIO_BRR_BR_6</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga63cf8d8b42975cad19b9a975a4e86b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ccbb7d590751a21eb4d7b633b3f8f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ccbb7d590751a21eb4d7b633b3f8f7b">GPIO_BRR_BR_7</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:ga7ccbb7d590751a21eb4d7b633b3f8f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f1f288af99dec35cd3f8902ea00d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11f1f288af99dec35cd3f8902ea00d1f">GPIO_BRR_BR_8</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga11f1f288af99dec35cd3f8902ea00d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41c94420455e4a4612cc79e65896cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41c94420455e4a4612cc79e65896cd8">GPIO_BRR_BR_9</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:gab41c94420455e4a4612cc79e65896cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540c72734acc4b83b8c74e00d6b38e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga540c72734acc4b83b8c74e00d6b38e23">GPIO_BRR_BR_10</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga540c72734acc4b83b8c74e00d6b38e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4deb4f0a721626fede80600832271abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4deb4f0a721626fede80600832271abf">GPIO_BRR_BR_11</a>&#160;&#160;&#160;(0x00000800U)</td></tr>
<tr class="separator:ga4deb4f0a721626fede80600832271abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6556a5dac11aa5e026f4c986da24fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace6556a5dac11aa5e026f4c986da24fa">GPIO_BRR_BR_12</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gace6556a5dac11aa5e026f4c986da24fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107d0ec4a73f450f5b74025a83816e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107d0ec4a73f450f5b74025a83816e45">GPIO_BRR_BR_13</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga107d0ec4a73f450f5b74025a83816e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79648c08656ee2cf44e3b810d80a923b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79648c08656ee2cf44e3b810d80a923b">GPIO_BRR_BR_14</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga79648c08656ee2cf44e3b810d80a923b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde10d4faed8879e517d31af8689f6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafde10d4faed8879e517d31af8689f6c7">GPIO_BRR_BR_15</a>&#160;&#160;&#160;(0x00008000U)</td></tr>
<tr class="separator:gafde10d4faed8879e517d31af8689f6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7954738eae12426137b23733f12c7c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7954738eae12426137b23733f12c7c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>)</td></tr>
<tr class="separator:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a></td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5709c819485012d8a25da27532ca5682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5709c819485012d8a25da27532ca5682">I2C_CR1_TXIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5709c819485012d8a25da27532ca5682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4f19017be50f03d539b01840544e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74">I2C_CR1_TXIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5709c819485012d8a25da27532ca5682">I2C_CR1_TXIE_Pos</a>)</td></tr>
<tr class="separator:gacd4f19017be50f03d539b01840544e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd36da8f72bc91040e63af07dd6b5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4">I2C_CR1_TXIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74">I2C_CR1_TXIE_Msk</a></td></tr>
<tr class="separator:ga8bd36da8f72bc91040e63af07dd6b5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c11e015740a9c541983171469cf858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22c11e015740a9c541983171469cf858">I2C_CR1_RXIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga22c11e015740a9c541983171469cf858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29839b4ea437d36c7d928c676c6d8c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32">I2C_CR1_RXIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22c11e015740a9c541983171469cf858">I2C_CR1_RXIE_Pos</a>)</td></tr>
<tr class="separator:ga29839b4ea437d36c7d928c676c6d8c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1fc89bf142bfc08ee78763e6e27cd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80">I2C_CR1_RXIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32">I2C_CR1_RXIE_Msk</a></td></tr>
<tr class="separator:gaf1fc89bf142bfc08ee78763e6e27cd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a96e487d4a9ece218e3ebbb805a0491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a96e487d4a9ece218e3ebbb805a0491">I2C_CR1_ADDRIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7a96e487d4a9ece218e3ebbb805a0491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d2a3ad8001084b45c7726712ac4c04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f">I2C_CR1_ADDRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a96e487d4a9ece218e3ebbb805a0491">I2C_CR1_ADDRIE_Pos</a>)</td></tr>
<tr class="separator:ga2d2a3ad8001084b45c7726712ac4c04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275e85befdb3d7ea7b5eb402cec574ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec">I2C_CR1_ADDRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f">I2C_CR1_ADDRIE_Msk</a></td></tr>
<tr class="separator:ga275e85befdb3d7ea7b5eb402cec574ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga658618a45a681d786f458a90e292d3e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga658618a45a681d786f458a90e292d3e9">I2C_CR1_NACKIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga658618a45a681d786f458a90e292d3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c87dc49b7dcec3e54113291c39591f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4">I2C_CR1_NACKIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga658618a45a681d786f458a90e292d3e9">I2C_CR1_NACKIE_Pos</a>)</td></tr>
<tr class="separator:ga7c87dc49b7dcec3e54113291c39591f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f71f7a55e13a467b2a5ed639e0fe18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18">I2C_CR1_NACKIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4">I2C_CR1_NACKIE_Msk</a></td></tr>
<tr class="separator:gae3f71f7a55e13a467b2a5ed639e0fe18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78d523fe80ade14583f592b7c210ba77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78d523fe80ade14583f592b7c210ba77">I2C_CR1_STOPIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga78d523fe80ade14583f592b7c210ba77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20f8d61a4a63bce76bc4519d6550cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3">I2C_CR1_STOPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78d523fe80ade14583f592b7c210ba77">I2C_CR1_STOPIE_Pos</a>)</td></tr>
<tr class="separator:gae20f8d61a4a63bce76bc4519d6550cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1576cb1a2cd847f55fe2a0820bb166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166">I2C_CR1_STOPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3">I2C_CR1_STOPIE_Msk</a></td></tr>
<tr class="separator:ga1f1576cb1a2cd847f55fe2a0820bb166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0630dea37366c87269b46e58b7a32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c0630dea37366c87269b46e58b7a32b">I2C_CR1_TCIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga4c0630dea37366c87269b46e58b7a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf6fa01b4238634c18595d6dbf6177b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b">I2C_CR1_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c0630dea37366c87269b46e58b7a32b">I2C_CR1_TCIE_Pos</a>)</td></tr>
<tr class="separator:gafcf6fa01b4238634c18595d6dbf6177b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b37e64bdf6399ef12c3df77bcb1634f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f">I2C_CR1_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b">I2C_CR1_TCIE_Msk</a></td></tr>
<tr class="separator:ga6b37e64bdf6399ef12c3df77bcb1634f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d50d5bde73807289d1e0995cf78fd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d50d5bde73807289d1e0995cf78fd5d">I2C_CR1_ERRIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga3d50d5bde73807289d1e0995cf78fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5277a34e4795e0fd26a6f4dbbc82fd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41">I2C_CR1_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d50d5bde73807289d1e0995cf78fd5d">I2C_CR1_ERRIE_Pos</a>)</td></tr>
<tr class="separator:ga5277a34e4795e0fd26a6f4dbbc82fd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e971012a02f9dad47a1629c6f5d956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956">I2C_CR1_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41">I2C_CR1_ERRIE_Msk</a></td></tr>
<tr class="separator:ga75e971012a02f9dad47a1629c6f5d956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e1d618bee79c5c11437517409ce1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6e1d618bee79c5c11437517409ce1ab">I2C_CR1_DNF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad6e1d618bee79c5c11437517409ce1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ad5fe07f4d728e9cdaec0a1fa83933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933">I2C_CR1_DNF_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6e1d618bee79c5c11437517409ce1ab">I2C_CR1_DNF_Pos</a>)</td></tr>
<tr class="separator:gae9ad5fe07f4d728e9cdaec0a1fa83933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ee714428013b4a48aba608f6922bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6">I2C_CR1_DNF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933">I2C_CR1_DNF_Msk</a></td></tr>
<tr class="separator:gae2ee714428013b4a48aba608f6922bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ac4fd3b4e54f94b3060b72df13b168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ac4fd3b4e54f94b3060b72df13b168">I2C_CR1_ANFOFF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga05ac4fd3b4e54f94b3060b72df13b168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3920a53ac328fa582e56a3a77dda7ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9">I2C_CR1_ANFOFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05ac4fd3b4e54f94b3060b72df13b168">I2C_CR1_ANFOFF_Pos</a>)</td></tr>
<tr class="separator:ga3920a53ac328fa582e56a3a77dda7ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b33b8e33fa18fd49d6d1d8a69777289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289">I2C_CR1_ANFOFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9">I2C_CR1_ANFOFF_Msk</a></td></tr>
<tr class="separator:ga4b33b8e33fa18fd49d6d1d8a69777289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98f66350195b4d9e12028a92418d0bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae98f66350195b4d9e12028a92418d0bf">I2C_CR1_TXDMAEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae98f66350195b4d9e12028a92418d0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5685668ebdd7ef4999ce1bf57f71ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef">I2C_CR1_TXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae98f66350195b4d9e12028a92418d0bf">I2C_CR1_TXDMAEN_Pos</a>)</td></tr>
<tr class="separator:ga0a5685668ebdd7ef4999ce1bf57f71ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da363db8ccde4108cf707cf86170650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650">I2C_CR1_TXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef">I2C_CR1_TXDMAEN_Msk</a></td></tr>
<tr class="separator:ga1da363db8ccde4108cf707cf86170650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104ff6658fd793e162a156b2517c2181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga104ff6658fd793e162a156b2517c2181">I2C_CR1_RXDMAEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga104ff6658fd793e162a156b2517c2181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c8825e168710277ef0edfc6714e6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4">I2C_CR1_RXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga104ff6658fd793e162a156b2517c2181">I2C_CR1_RXDMAEN_Pos</a>)</td></tr>
<tr class="separator:ga51c8825e168710277ef0edfc6714e6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a60efaeebfb879bec280f46beb30ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea">I2C_CR1_RXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4">I2C_CR1_RXDMAEN_Msk</a></td></tr>
<tr class="separator:ga85a60efaeebfb879bec280f46beb30ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d1ada16ff415341e018fcb28ae3a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d1ada16ff415341e018fcb28ae3a5f">I2C_CR1_SBC_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf5d1ada16ff415341e018fcb28ae3a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723f40fbd78cf1a30f21a5fe6ec09ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8">I2C_CR1_SBC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d1ada16ff415341e018fcb28ae3a5f">I2C_CR1_SBC_Pos</a>)</td></tr>
<tr class="separator:ga723f40fbd78cf1a30f21a5fe6ec09ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga973b09b232a3f758409353fd6ed765a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2">I2C_CR1_SBC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8">I2C_CR1_SBC_Msk</a></td></tr>
<tr class="separator:ga973b09b232a3f758409353fd6ed765a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>)</td></tr>
<tr class="separator:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a></td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7266529618030580952f062b4996649d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7266529618030580952f062b4996649d">I2C_CR1_WUPEN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga7266529618030580952f062b4996649d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc1af1b6997e4eb4b14edbb3299f9a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62">I2C_CR1_WUPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7266529618030580952f062b4996649d">I2C_CR1_WUPEN_Pos</a>)</td></tr>
<tr class="separator:gacc1af1b6997e4eb4b14edbb3299f9a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a226d059143573fab07f866853ce75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75">I2C_CR1_WUPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62">I2C_CR1_WUPEN_Msk</a></td></tr>
<tr class="separator:ga75a226d059143573fab07f866853ce75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab724dbc59e49c500bf7ae1d5aae10e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab724dbc59e49c500bf7ae1d5aae10e2a">I2C_CR1_GCEN_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gab724dbc59e49c500bf7ae1d5aae10e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722b2ce13c7159d6786a7bd62dc80162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162">I2C_CR1_GCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab724dbc59e49c500bf7ae1d5aae10e2a">I2C_CR1_GCEN_Pos</a>)</td></tr>
<tr class="separator:ga722b2ce13c7159d6786a7bd62dc80162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28d4f433e501e727c91097dccc4616c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c">I2C_CR1_GCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162">I2C_CR1_GCEN_Msk</a></td></tr>
<tr class="separator:gac28d4f433e501e727c91097dccc4616c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c36c967ddfe1c5e9b0adfa943703eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c36c967ddfe1c5e9b0adfa943703eab">I2C_CR1_SMBHEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga6c36c967ddfe1c5e9b0adfa943703eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfb79fbb8e0020837f662dda4b4af9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c">I2C_CR1_SMBHEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c36c967ddfe1c5e9b0adfa943703eab">I2C_CR1_SMBHEN_Pos</a>)</td></tr>
<tr class="separator:gafdfb79fbb8e0020837f662dda4b4af9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca44767df3368d7f0a9a17c20c55d27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b">I2C_CR1_SMBHEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c">I2C_CR1_SMBHEN_Msk</a></td></tr>
<tr class="separator:gaca44767df3368d7f0a9a17c20c55d27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5a423076644a3c84a2850d3e1c8bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a423076644a3c84a2850d3e1c8bb9">I2C_CR1_SMBDEN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaed5a423076644a3c84a2850d3e1c8bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2231d597fb92b16cfe08f4b3d3b4abbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb">I2C_CR1_SMBDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a423076644a3c84a2850d3e1c8bb9">I2C_CR1_SMBDEN_Pos</a>)</td></tr>
<tr class="separator:ga2231d597fb92b16cfe08f4b3d3b4abbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656e66b079528ed6d5c282010e51a263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263">I2C_CR1_SMBDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb">I2C_CR1_SMBDEN_Msk</a></td></tr>
<tr class="separator:ga656e66b079528ed6d5c282010e51a263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ac4b2a3abdba26286c5a097d25055d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ac4b2a3abdba26286c5a097d25055d">I2C_CR1_ALERTEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaf9ac4b2a3abdba26286c5a097d25055d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1eef9b3f7abfe45a6bce7c952710b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99">I2C_CR1_ALERTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ac4b2a3abdba26286c5a097d25055d">I2C_CR1_ALERTEN_Pos</a>)</td></tr>
<tr class="separator:gab1eef9b3f7abfe45a6bce7c952710b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2062e827a9d1d14c8c1b58ad6dbbf762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762">I2C_CR1_ALERTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99">I2C_CR1_ALERTEN_Msk</a></td></tr>
<tr class="separator:ga2062e827a9d1d14c8c1b58ad6dbbf762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51dc1b71239d8c29a557adcbe01e9d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51dc1b71239d8c29a557adcbe01e9d8a">I2C_CR1_PECEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga51dc1b71239d8c29a557adcbe01e9d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc632e3f7c22f90dcea5882d164c6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4">I2C_CR1_PECEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga51dc1b71239d8c29a557adcbe01e9d8a">I2C_CR1_PECEN_Pos</a>)</td></tr>
<tr class="separator:gaecc632e3f7c22f90dcea5882d164c6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393649f17391feae45fa0db955b3fdf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5">I2C_CR1_PECEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4">I2C_CR1_PECEN_Msk</a></td></tr>
<tr class="separator:ga393649f17391feae45fa0db955b3fdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345042d0c459945eeb995572d09d7eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345042d0c459945eeb995572d09d7eb8">I2C_CR2_SADD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga345042d0c459945eeb995572d09d7eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac570a7f74b23dcac9760701dd2c6c186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186">I2C_CR2_SADD_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga345042d0c459945eeb995572d09d7eb8">I2C_CR2_SADD_Pos</a>)</td></tr>
<tr class="separator:gac570a7f74b23dcac9760701dd2c6c186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0478d3d85fc6aba608390ee2ea2d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c">I2C_CR2_SADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186">I2C_CR2_SADD_Msk</a></td></tr>
<tr class="separator:ga1a0478d3d85fc6aba608390ee2ea2d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163b3a97f88712d6315c82a9bf90bb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga163b3a97f88712d6315c82a9bf90bb9a">I2C_CR2_RD_WRN_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga163b3a97f88712d6315c82a9bf90bb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888e78b43e53510c2fc404f752a64a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61">I2C_CR2_RD_WRN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga163b3a97f88712d6315c82a9bf90bb9a">I2C_CR2_RD_WRN_Pos</a>)</td></tr>
<tr class="separator:ga888e78b43e53510c2fc404f752a64a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268ec714bbe4a75ea098c0e230a87697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697">I2C_CR2_RD_WRN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61">I2C_CR2_RD_WRN_Msk</a></td></tr>
<tr class="separator:ga268ec714bbe4a75ea098c0e230a87697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6727029dc8d7d75240f89ad9b6f20efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6727029dc8d7d75240f89ad9b6f20efa">I2C_CR2_ADD10_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga6727029dc8d7d75240f89ad9b6f20efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a2dc032b0850b2f5d874d39101af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57">I2C_CR2_ADD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6727029dc8d7d75240f89ad9b6f20efa">I2C_CR2_ADD10_Pos</a>)</td></tr>
<tr class="separator:ga91a2dc032b0850b2f5d874d39101af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5454de5709c0e68a0068f9f5d39e5674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674">I2C_CR2_ADD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57">I2C_CR2_ADD10_Msk</a></td></tr>
<tr class="separator:ga5454de5709c0e68a0068f9f5d39e5674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62fa6bb2f4f0e8abdec315854b82fadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62fa6bb2f4f0e8abdec315854b82fadf">I2C_CR2_HEAD10R_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga62fa6bb2f4f0e8abdec315854b82fadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804de50ff64b0bcc02f40424acfbc7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db">I2C_CR2_HEAD10R_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62fa6bb2f4f0e8abdec315854b82fadf">I2C_CR2_HEAD10R_Pos</a>)</td></tr>
<tr class="separator:ga804de50ff64b0bcc02f40424acfbc7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de0f12e6fb297c2c29bee5504e54377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377">I2C_CR2_HEAD10R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db">I2C_CR2_HEAD10R_Msk</a></td></tr>
<tr class="separator:ga2de0f12e6fb297c2c29bee5504e54377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2275a40bdbf9fb2d79479145dac82b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2275a40bdbf9fb2d79479145dac82b40">I2C_CR2_START_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga2275a40bdbf9fb2d79479145dac82b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb5a879e6d2e8db18a279790a9fbeb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3">I2C_CR2_START_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2275a40bdbf9fb2d79479145dac82b40">I2C_CR2_START_Pos</a>)</td></tr>
<tr class="separator:ga2bb5a879e6d2e8db18a279790a9fbeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac78b87a12a9eaf564f5a3f99928478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478">I2C_CR2_START</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3">I2C_CR2_START_Msk</a></td></tr>
<tr class="separator:ga5ac78b87a12a9eaf564f5a3f99928478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga281936f6a82953273129d4b49c3fa18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga281936f6a82953273129d4b49c3fa18b">I2C_CR2_STOP_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga281936f6a82953273129d4b49c3fa18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae72d8a7ce76085731146d329fe42be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be">I2C_CR2_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga281936f6a82953273129d4b49c3fa18b">I2C_CR2_STOP_Pos</a>)</td></tr>
<tr class="separator:gaeae72d8a7ce76085731146d329fe42be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37007be453dd8a637be2d793d3b5f2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2">I2C_CR2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be">I2C_CR2_STOP_Msk</a></td></tr>
<tr class="separator:ga37007be453dd8a637be2d793d3b5f2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa111bdbf7119c6016d079f11e056e2b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa111bdbf7119c6016d079f11e056e2b3">I2C_CR2_NACK_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa111bdbf7119c6016d079f11e056e2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1c42b5631b8c6f79d7c8ae849867f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1">I2C_CR2_NACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa111bdbf7119c6016d079f11e056e2b3">I2C_CR2_NACK_Pos</a>)</td></tr>
<tr class="separator:gace1c42b5631b8c6f79d7c8ae849867f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bcbbaf564cb68e3afed79c3cd34aa1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f">I2C_CR2_NACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1">I2C_CR2_NACK_Msk</a></td></tr>
<tr class="separator:ga8bcbbaf564cb68e3afed79c3cd34aa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543bf3506a45a9d3bd2f07a7381a27d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga543bf3506a45a9d3bd2f07a7381a27d0">I2C_CR2_NBYTES_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga543bf3506a45a9d3bd2f07a7381a27d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0444674df6d55acb07278798e4eafafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc">I2C_CR2_NBYTES_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga543bf3506a45a9d3bd2f07a7381a27d0">I2C_CR2_NBYTES_Pos</a>)</td></tr>
<tr class="separator:ga0444674df6d55acb07278798e4eafafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a58895a897ccc34a8cbbe36b412b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69">I2C_CR2_NBYTES</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc">I2C_CR2_NBYTES_Msk</a></td></tr>
<tr class="separator:ga23a58895a897ccc34a8cbbe36b412b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d609383e8211f61b5156c96fc893fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d609383e8211f61b5156c96fc893fde">I2C_CR2_RELOAD_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga4d609383e8211f61b5156c96fc893fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5a2344e989bacd2dad6f54ff85d3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2">I2C_CR2_RELOAD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d609383e8211f61b5156c96fc893fde">I2C_CR2_RELOAD_Pos</a>)</td></tr>
<tr class="separator:ga6d5a2344e989bacd2dad6f54ff85d3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a796045451013c964ef8b12ca6c9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb">I2C_CR2_RELOAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2">I2C_CR2_RELOAD_Msk</a></td></tr>
<tr class="separator:ga21a796045451013c964ef8b12ca6c9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a52e70fef6b2511cf4abf851f3de35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a52e70fef6b2511cf4abf851f3de35">I2C_CR2_AUTOEND_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga40a52e70fef6b2511cf4abf851f3de35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79097be4d77200f9e41e345a03e88c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57">I2C_CR2_AUTOEND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40a52e70fef6b2511cf4abf851f3de35">I2C_CR2_AUTOEND_Pos</a>)</td></tr>
<tr class="separator:ga79097be4d77200f9e41e345a03e88c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf789c74e217ec8967bcabc156a6c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54">I2C_CR2_AUTOEND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57">I2C_CR2_AUTOEND_Msk</a></td></tr>
<tr class="separator:gabcf789c74e217ec8967bcabc156a6c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64def9753ec76fce7f32c36cff0fc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64def9753ec76fce7f32c36cff0fc8a">I2C_CR2_PECBYTE_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gae64def9753ec76fce7f32c36cff0fc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67940fdd66f6396cf117e6e907835fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3">I2C_CR2_PECBYTE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae64def9753ec76fce7f32c36cff0fc8a">I2C_CR2_PECBYTE_Pos</a>)</td></tr>
<tr class="separator:ga67940fdd66f6396cf117e6e907835fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6989be2db6f3df41bf5cdb856b1a64c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7">I2C_CR2_PECBYTE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3">I2C_CR2_PECBYTE_Msk</a></td></tr>
<tr class="separator:ga6989be2db6f3df41bf5cdb856b1a64c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f23a5d38cdfb657316843f2eb593779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f23a5d38cdfb657316843f2eb593779">I2C_OAR1_OA1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3f23a5d38cdfb657316843f2eb593779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433069f5a49655c045eb78c962907731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731">I2C_OAR1_OA1_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f23a5d38cdfb657316843f2eb593779">I2C_OAR1_OA1_Pos</a>)</td></tr>
<tr class="separator:ga433069f5a49655c045eb78c962907731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb954a9a0e3e3898574643b6d725a70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f">I2C_OAR1_OA1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731">I2C_OAR1_OA1_Msk</a></td></tr>
<tr class="separator:gabb954a9a0e3e3898574643b6d725a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131fb64dd60dc481c8f08653bbb1cf0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131fb64dd60dc481c8f08653bbb1cf0a">I2C_OAR1_OA1MODE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga131fb64dd60dc481c8f08653bbb1cf0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad6aca1744a212f78d75a300be6eb90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90">I2C_OAR1_OA1MODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga131fb64dd60dc481c8f08653bbb1cf0a">I2C_OAR1_OA1MODE_Pos</a>)</td></tr>
<tr class="separator:ga0ad6aca1744a212f78d75a300be6eb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd56eaa7593073d586caef6f90ef09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09">I2C_OAR1_OA1MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90">I2C_OAR1_OA1MODE_Msk</a></td></tr>
<tr class="separator:ga5edd56eaa7593073d586caef6f90ef09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8494e091aa7d42612bd6405080b591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8494e091aa7d42612bd6405080b591">I2C_OAR1_OA1EN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga1d8494e091aa7d42612bd6405080b591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32070b13a17e891ffc59632be181b1a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2">I2C_OAR1_OA1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8494e091aa7d42612bd6405080b591">I2C_OAR1_OA1EN_Pos</a>)</td></tr>
<tr class="separator:ga32070b13a17e891ffc59632be181b1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3bb2ec380e9f35b474eaf148cefc552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552">I2C_OAR1_OA1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2">I2C_OAR1_OA1EN_Msk</a></td></tr>
<tr class="separator:gab3bb2ec380e9f35b474eaf148cefc552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e2cc2537de174ba963e10465839429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e2cc2537de174ba963e10465839429">I2C_OAR2_OA2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga42e2cc2537de174ba963e10465839429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad9a246092670c1ae96bbefc963f01d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d">I2C_OAR2_OA2_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga42e2cc2537de174ba963e10465839429">I2C_OAR2_OA2_Pos</a>)</td></tr>
<tr class="separator:gadad9a246092670c1ae96bbefc963f01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4627c5a89a3cbe9546321418f8cb9da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2">I2C_OAR2_OA2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d">I2C_OAR2_OA2_Msk</a></td></tr>
<tr class="separator:ga4627c5a89a3cbe9546321418f8cb9da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174c52a1a52ea230c1df9deaaeb225a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga174c52a1a52ea230c1df9deaaeb225a6">I2C_OAR2_OA2MSK_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga174c52a1a52ea230c1df9deaaeb225a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888d2971aecdd48acf9b556b16ce1ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb">I2C_OAR2_OA2MSK_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga174c52a1a52ea230c1df9deaaeb225a6">I2C_OAR2_OA2MSK_Pos</a>)</td></tr>
<tr class="separator:ga888d2971aecdd48acf9b556b16ce1ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5">I2C_OAR2_OA2MSK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb">I2C_OAR2_OA2MSK_Msk</a></td></tr>
<tr class="separator:ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6832f5f6ae3cba12e77bfbb98226f0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6">I2C_OAR2_OA2NOMASK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga6832f5f6ae3cba12e77bfbb98226f0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d97d3acf2bd80942e357f3f475b014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57d97d3acf2bd80942e357f3f475b014">I2C_OAR2_OA2MASK01_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga57d97d3acf2bd80942e357f3f475b014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c20c37e5ff6658a6067545b343b72c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7">I2C_OAR2_OA2MASK01_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57d97d3acf2bd80942e357f3f475b014">I2C_OAR2_OA2MASK01_Pos</a>)</td></tr>
<tr class="separator:ga1c20c37e5ff6658a6067545b343b72c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2c7eaa20dab6b866f91b87ddd7f900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900">I2C_OAR2_OA2MASK01</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7">I2C_OAR2_OA2MASK01_Msk</a></td></tr>
<tr class="separator:ga2e2c7eaa20dab6b866f91b87ddd7f900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b324eb77eca7f482335a4c487baea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12b324eb77eca7f482335a4c487baea2">I2C_OAR2_OA2MASK02_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga12b324eb77eca7f482335a4c487baea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e81da3ec7ddc68acc12e20f2fa1da02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02">I2C_OAR2_OA2MASK02_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12b324eb77eca7f482335a4c487baea2">I2C_OAR2_OA2MASK02_Pos</a>)</td></tr>
<tr class="separator:ga5e81da3ec7ddc68acc12e20f2fa1da02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748987767694ba4841a91d4c20384b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c">I2C_OAR2_OA2MASK02</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02">I2C_OAR2_OA2MASK02_Msk</a></td></tr>
<tr class="separator:ga748987767694ba4841a91d4c20384b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf376675c38ba759a190b4622f07f28ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf376675c38ba759a190b4622f07f28ca">I2C_OAR2_OA2MASK03_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf376675c38ba759a190b4622f07f28ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8889c8b265557307da276456ed6a4c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a">I2C_OAR2_OA2MASK03_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf376675c38ba759a190b4622f07f28ca">I2C_OAR2_OA2MASK03_Pos</a>)</td></tr>
<tr class="separator:ga8889c8b265557307da276456ed6a4c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad175519e75a05674e5b8c7f8ef939473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473">I2C_OAR2_OA2MASK03</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a">I2C_OAR2_OA2MASK03_Msk</a></td></tr>
<tr class="separator:gad175519e75a05674e5b8c7f8ef939473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710efe1da20e12551125232f7bec0692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga710efe1da20e12551125232f7bec0692">I2C_OAR2_OA2MASK04_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga710efe1da20e12551125232f7bec0692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e239413de938965dc36e8ee3492692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692">I2C_OAR2_OA2MASK04_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga710efe1da20e12551125232f7bec0692">I2C_OAR2_OA2MASK04_Pos</a>)</td></tr>
<tr class="separator:gab8e239413de938965dc36e8ee3492692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b947d86f78489dacc5d04d3cfe0cbbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc">I2C_OAR2_OA2MASK04</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692">I2C_OAR2_OA2MASK04_Msk</a></td></tr>
<tr class="separator:ga8b947d86f78489dacc5d04d3cfe0cbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7f6ac5e62c1d502500e70539bdac9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e7f6ac5e62c1d502500e70539bdac9e">I2C_OAR2_OA2MASK05_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga6e7f6ac5e62c1d502500e70539bdac9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a72fdac43da48d36343a253fbe11280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280">I2C_OAR2_OA2MASK05_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6e7f6ac5e62c1d502500e70539bdac9e">I2C_OAR2_OA2MASK05_Pos</a>)</td></tr>
<tr class="separator:ga3a72fdac43da48d36343a253fbe11280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964d46311d97ccf1ff4a8120184eed81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81">I2C_OAR2_OA2MASK05</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280">I2C_OAR2_OA2MASK05_Msk</a></td></tr>
<tr class="separator:ga964d46311d97ccf1ff4a8120184eed81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5">I2C_OAR2_OA2MASK06_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afb0acf5d17256de2f8255e0ec0b552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552">I2C_OAR2_OA2MASK06_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5">I2C_OAR2_OA2MASK06_Pos</a>)</td></tr>
<tr class="separator:ga6afb0acf5d17256de2f8255e0ec0b552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b6da94c37b8b6358fda4170e49d7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe">I2C_OAR2_OA2MASK06</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552">I2C_OAR2_OA2MASK06_Msk</a></td></tr>
<tr class="separator:gaa0b6da94c37b8b6358fda4170e49d7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec5df2a98928a3a49e21b16e2ab38a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec5df2a98928a3a49e21b16e2ab38a0">I2C_OAR2_OA2MASK07_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga6ec5df2a98928a3a49e21b16e2ab38a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325b288eed3681b816ec41bc7ee81b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20">I2C_OAR2_OA2MASK07_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec5df2a98928a3a49e21b16e2ab38a0">I2C_OAR2_OA2MASK07_Pos</a>)</td></tr>
<tr class="separator:ga325b288eed3681b816ec41bc7ee81b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8555f5c7312e5f17f74a7f1371ade84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c">I2C_OAR2_OA2MASK07</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20">I2C_OAR2_OA2MASK07_Msk</a></td></tr>
<tr class="separator:ga8555f5c7312e5f17f74a7f1371ade84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ad64522f818be53e2296d7935b3aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4ad64522f818be53e2296d7935b3aa4">I2C_OAR2_OA2EN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa4ad64522f818be53e2296d7935b3aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7ff1c8d990bc5d77a0c17f02a9bbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa">I2C_OAR2_OA2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4ad64522f818be53e2296d7935b3aa4">I2C_OAR2_OA2EN_Pos</a>)</td></tr>
<tr class="separator:gaae7ff1c8d990bc5d77a0c17f02a9bbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ec62ffdf8a682e5e0983add8fdfa26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26">I2C_OAR2_OA2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa">I2C_OAR2_OA2EN_Msk</a></td></tr>
<tr class="separator:gaa6ec62ffdf8a682e5e0983add8fdfa26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e63a7bc531a8a74283dd0db04d82f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30e63a7bc531a8a74283dd0db04d82f8">I2C_TIMINGR_SCLL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga30e63a7bc531a8a74283dd0db04d82f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337cb482f7c07894d03db35697d43781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781">I2C_TIMINGR_SCLL_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30e63a7bc531a8a74283dd0db04d82f8">I2C_TIMINGR_SCLL_Pos</a>)</td></tr>
<tr class="separator:ga337cb482f7c07894d03db35697d43781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d52eba6adbdaa16094d8241aeb2b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20">I2C_TIMINGR_SCLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781">I2C_TIMINGR_SCLL_Msk</a></td></tr>
<tr class="separator:gad2d52eba6adbdaa16094d8241aeb2b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76876f2b0ee371ae51c7edaf49b7908e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76876f2b0ee371ae51c7edaf49b7908e">I2C_TIMINGR_SCLH_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga76876f2b0ee371ae51c7edaf49b7908e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440dd2f3104fa7cfa533735907eb6142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142">I2C_TIMINGR_SCLH_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga76876f2b0ee371ae51c7edaf49b7908e">I2C_TIMINGR_SCLH_Pos</a>)</td></tr>
<tr class="separator:ga440dd2f3104fa7cfa533735907eb6142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb185e660b02392b3faac65bae0c8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df">I2C_TIMINGR_SCLH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142">I2C_TIMINGR_SCLH_Msk</a></td></tr>
<tr class="separator:ga1eb185e660b02392b3faac65bae0c8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb99d8fff5aaa5694f8f73dd80ca911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb99d8fff5aaa5694f8f73dd80ca911">I2C_TIMINGR_SDADEL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6bb99d8fff5aaa5694f8f73dd80ca911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab69e78bf8f76e34def168e4c1b71def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def">I2C_TIMINGR_SDADEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb99d8fff5aaa5694f8f73dd80ca911">I2C_TIMINGR_SDADEL_Pos</a>)</td></tr>
<tr class="separator:gaab69e78bf8f76e34def168e4c1b71def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f8fd2508d3b30a732c759443b306e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6">I2C_TIMINGR_SDADEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def">I2C_TIMINGR_SDADEL_Msk</a></td></tr>
<tr class="separator:ga40f8fd2508d3b30a732c759443b306e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161f0eb0b81cabc49a410634c104269e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga161f0eb0b81cabc49a410634c104269e">I2C_TIMINGR_SCLDEL_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga161f0eb0b81cabc49a410634c104269e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334b13015d3ebe937fb3ce2653822cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7">I2C_TIMINGR_SCLDEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga161f0eb0b81cabc49a410634c104269e">I2C_TIMINGR_SCLDEL_Pos</a>)</td></tr>
<tr class="separator:ga334b13015d3ebe937fb3ce2653822cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952e8751cb0c5f6be6c14cf97d9530d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0">I2C_TIMINGR_SCLDEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7">I2C_TIMINGR_SCLDEL_Msk</a></td></tr>
<tr class="separator:ga952e8751cb0c5f6be6c14cf97d9530d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1331841a70ef826b762e9d96df38703b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1331841a70ef826b762e9d96df38703b">I2C_TIMINGR_PRESC_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga1331841a70ef826b762e9d96df38703b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9498f600a8b201946de0d623a82889ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad">I2C_TIMINGR_PRESC_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1331841a70ef826b762e9d96df38703b">I2C_TIMINGR_PRESC_Pos</a>)</td></tr>
<tr class="separator:ga9498f600a8b201946de0d623a82889ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cfdc434959893555b392e7f07bfff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7">I2C_TIMINGR_PRESC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad">I2C_TIMINGR_PRESC_Msk</a></td></tr>
<tr class="separator:gae5cfdc434959893555b392e7f07bfff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8106d20526ae7331a81e6f55befd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8106d20526ae7331a81e6f55befd4b">I2C_TIMEOUTR_TIMEOUTA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8b8106d20526ae7331a81e6f55befd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf1112407680a49bc19e6affce30075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075">I2C_TIMEOUTR_TIMEOUTA_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8106d20526ae7331a81e6f55befd4b">I2C_TIMEOUTR_TIMEOUTA_Pos</a>)</td></tr>
<tr class="separator:gaabf1112407680a49bc19e6affce30075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a924e7fc2b71c82158224870f9d453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453">I2C_TIMEOUTR_TIMEOUTA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075">I2C_TIMEOUTR_TIMEOUTA_Msk</a></td></tr>
<tr class="separator:gac5a924e7fc2b71c82158224870f9d453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ce8be1057bbab05b36f95f9f1f3e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4ce8be1057bbab05b36f95f9f1f3e93">I2C_TIMEOUTR_TIDLE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa4ce8be1057bbab05b36f95f9f1f3e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5441e50a4709ed78105f9b92f14dc8b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7">I2C_TIMEOUTR_TIDLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4ce8be1057bbab05b36f95f9f1f3e93">I2C_TIMEOUTR_TIDLE_Pos</a>)</td></tr>
<tr class="separator:ga5441e50a4709ed78105f9b92f14dc8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f7b6650f592e9ddc482648a1ea91f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2">I2C_TIMEOUTR_TIDLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7">I2C_TIMEOUTR_TIDLE_Msk</a></td></tr>
<tr class="separator:gab0f7b6650f592e9ddc482648a1ea91f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff5f73dc497548fc6d1f007a092e2a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ff5f73dc497548fc6d1f007a092e2a7">I2C_TIMEOUTR_TIMOUTEN_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2ff5f73dc497548fc6d1f007a092e2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad818dcc77fb5558c7fb19394a60f4cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda">I2C_TIMEOUTR_TIMOUTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ff5f73dc497548fc6d1f007a092e2a7">I2C_TIMEOUTR_TIMOUTEN_Pos</a>)</td></tr>
<tr class="separator:gad818dcc77fb5558c7fb19394a60f4cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d81bce8d2faf7acbef9a38510a8542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542">I2C_TIMEOUTR_TIMOUTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda">I2C_TIMEOUTR_TIMOUTEN_Msk</a></td></tr>
<tr class="separator:ga48d81bce8d2faf7acbef9a38510a8542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7f58db7b232337697e4eb77a6c3506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7f58db7b232337697e4eb77a6c3506">I2C_TIMEOUTR_TIMEOUTB_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga2b7f58db7b232337697e4eb77a6c3506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3926da5e1d7036d1ccfe74fc6c0deda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6">I2C_TIMEOUTR_TIMEOUTB_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7f58db7b232337697e4eb77a6c3506">I2C_TIMEOUTR_TIMEOUTB_Pos</a>)</td></tr>
<tr class="separator:ga3926da5e1d7036d1ccfe74fc6c0deda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5defcd355ce513e94e5f040b2dad75a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6">I2C_TIMEOUTR_TIMEOUTB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6">I2C_TIMEOUTR_TIMEOUTB_Msk</a></td></tr>
<tr class="separator:ga5defcd355ce513e94e5f040b2dad75a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcfb74e08645d90f4cd0a9794443ab6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcfb74e08645d90f4cd0a9794443ab6d">I2C_TIMEOUTR_TEXTEN_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gafcfb74e08645d90f4cd0a9794443ab6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63981e2bce46e074377f1e6dc1c3ed11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11">I2C_TIMEOUTR_TEXTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcfb74e08645d90f4cd0a9794443ab6d">I2C_TIMEOUTR_TEXTEN_Pos</a>)</td></tr>
<tr class="separator:ga63981e2bce46e074377f1e6dc1c3ed11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95aa3d29b8e59de06a45d15d03f721af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af">I2C_TIMEOUTR_TEXTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11">I2C_TIMEOUTR_TEXTEN_Msk</a></td></tr>
<tr class="separator:ga95aa3d29b8e59de06a45d15d03f721af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0009385c4ff0c3e9959b870b9e7ace8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0009385c4ff0c3e9959b870b9e7ace8">I2C_ISR_TXE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae0009385c4ff0c3e9959b870b9e7ace8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200f703a0cb3222638e0fb26e2231437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437">I2C_ISR_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0009385c4ff0c3e9959b870b9e7ace8">I2C_ISR_TXE_Pos</a>)</td></tr>
<tr class="separator:ga200f703a0cb3222638e0fb26e2231437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfec198395c0f88454a86bacff60351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351">I2C_ISR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437">I2C_ISR_TXE_Msk</a></td></tr>
<tr class="separator:ga1dfec198395c0f88454a86bacff60351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d68fcf5699e9efac110d08866c1c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69d68fcf5699e9efac110d08866c1c05">I2C_ISR_TXIS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga69d68fcf5699e9efac110d08866c1c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b22ba845eabc2297b102913c3d3464b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b">I2C_ISR_TXIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69d68fcf5699e9efac110d08866c1c05">I2C_ISR_TXIS_Pos</a>)</td></tr>
<tr class="separator:ga1b22ba845eabc2297b102913c3d3464b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa848ab3d120a27401203329941c9dcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5">I2C_ISR_TXIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b">I2C_ISR_TXIS_Msk</a></td></tr>
<tr class="separator:gaa848ab3d120a27401203329941c9dcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea0670926d93f117848dd6d0ba0305b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea0670926d93f117848dd6d0ba0305b3">I2C_ISR_RXNE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaea0670926d93f117848dd6d0ba0305b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7580ea50d005aad1d3e45885c95b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63">I2C_ISR_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaea0670926d93f117848dd6d0ba0305b3">I2C_ISR_RXNE_Pos</a>)</td></tr>
<tr class="separator:ga2a7580ea50d005aad1d3e45885c95b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0afd4e99e26dcec57a0f3be4dae2c022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022">I2C_ISR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63">I2C_ISR_RXNE_Msk</a></td></tr>
<tr class="separator:ga0afd4e99e26dcec57a0f3be4dae2c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70d48ac9eb5511d487beea822c90ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70d48ac9eb5511d487beea822c90ff0">I2C_ISR_ADDR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa70d48ac9eb5511d487beea822c90ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639aa794461805d956aecf4b0c27cb6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e">I2C_ISR_ADDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa70d48ac9eb5511d487beea822c90ff0">I2C_ISR_ADDR_Pos</a>)</td></tr>
<tr class="separator:ga639aa794461805d956aecf4b0c27cb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1a844fb3e55ca9db318d0bc2db4a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07">I2C_ISR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e">I2C_ISR_ADDR_Msk</a></td></tr>
<tr class="separator:ga0c1a844fb3e55ca9db318d0bc2db4a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2cb2a1182484457c4f36df7689fa2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca2cb2a1182484457c4f36df7689fa2d">I2C_ISR_NACKF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaca2cb2a1182484457c4f36df7689fa2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc140d2c72cc4fb51213b7978a92ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3">I2C_ISR_NACKF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaca2cb2a1182484457c4f36df7689fa2d">I2C_ISR_NACKF_Pos</a>)</td></tr>
<tr class="separator:gaffc140d2c72cc4fb51213b7978a92ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fb99c13292fc510cfe85bf45ac6b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77">I2C_ISR_NACKF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3">I2C_ISR_NACKF_Msk</a></td></tr>
<tr class="separator:gad2fb99c13292fc510cfe85bf45ac6b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7fecaffd6b9412766724e78b6f5636f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7fecaffd6b9412766724e78b6f5636f">I2C_ISR_STOPF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gac7fecaffd6b9412766724e78b6f5636f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae056a2c873f7a37de5cf3cf5b3511008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008">I2C_ISR_STOPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7fecaffd6b9412766724e78b6f5636f">I2C_ISR_STOPF_Pos</a>)</td></tr>
<tr class="separator:gae056a2c873f7a37de5cf3cf5b3511008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24dee623aba3059485449f8ce7d061b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7">I2C_ISR_STOPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008">I2C_ISR_STOPF_Msk</a></td></tr>
<tr class="separator:ga24dee623aba3059485449f8ce7d061b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbc14227b3e6166444fb20b688ca88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dbc14227b3e6166444fb20b688ca88d">I2C_ISR_TC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5dbc14227b3e6166444fb20b688ca88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33477482cff1fa98dad6c661defabfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb">I2C_ISR_TC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5dbc14227b3e6166444fb20b688ca88d">I2C_ISR_TC_Pos</a>)</td></tr>
<tr class="separator:gac33477482cff1fa98dad6c661defabfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47bed557caa744aa763e1a8d0eba04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d">I2C_ISR_TC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb">I2C_ISR_TC_Msk</a></td></tr>
<tr class="separator:gac47bed557caa744aa763e1a8d0eba04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449c7f963e50ef2197ba6b4368d1ce5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449c7f963e50ef2197ba6b4368d1ce5f">I2C_ISR_TCR_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga449c7f963e50ef2197ba6b4368d1ce5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab60e5624b0054143bb7a5ee15b2af74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74">I2C_ISR_TCR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga449c7f963e50ef2197ba6b4368d1ce5f">I2C_ISR_TCR_Pos</a>)</td></tr>
<tr class="separator:gaab60e5624b0054143bb7a5ee15b2af74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76008be670a9a4829aaf3753c79b3bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd">I2C_ISR_TCR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74">I2C_ISR_TCR_Msk</a></td></tr>
<tr class="separator:ga76008be670a9a4829aaf3753c79b3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a6bc21622903130514a30c1d379491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0a6bc21622903130514a30c1d379491">I2C_ISR_BERR_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae0a6bc21622903130514a30c1d379491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf830061f7f1df62bfbc9fb335a12e431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431">I2C_ISR_BERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0a6bc21622903130514a30c1d379491">I2C_ISR_BERR_Pos</a>)</td></tr>
<tr class="separator:gaf830061f7f1df62bfbc9fb335a12e431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd0d8fdc41303a1c31fc7466301be07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07">I2C_ISR_BERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431">I2C_ISR_BERR_Msk</a></td></tr>
<tr class="separator:ga0dd0d8fdc41303a1c31fc7466301be07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265ab05a2e4da2a90a67c45951d5bcf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265ab05a2e4da2a90a67c45951d5bcf5">I2C_ISR_ARLO_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga265ab05a2e4da2a90a67c45951d5bcf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23cc08e323b46817fb4a7a0ef69df228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228">I2C_ISR_ARLO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga265ab05a2e4da2a90a67c45951d5bcf5">I2C_ISR_ARLO_Pos</a>)</td></tr>
<tr class="separator:ga23cc08e323b46817fb4a7a0ef69df228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ae33fec99aa351621ba6b483fbead3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3">I2C_ISR_ARLO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228">I2C_ISR_ARLO_Msk</a></td></tr>
<tr class="separator:ga54ae33fec99aa351621ba6b483fbead3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee97d76c661455b9abbe4e722d9659e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadee97d76c661455b9abbe4e722d9659e">I2C_ISR_OVR_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gadee97d76c661455b9abbe4e722d9659e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3474223f53eb71f3972d4b31f2d09c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30">I2C_ISR_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadee97d76c661455b9abbe4e722d9659e">I2C_ISR_OVR_Pos</a>)</td></tr>
<tr class="separator:ga3474223f53eb71f3972d4b31f2d09c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5976110d93d2f36f50c4c6467510914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914">I2C_ISR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30">I2C_ISR_OVR_Msk</a></td></tr>
<tr class="separator:gaf5976110d93d2f36f50c4c6467510914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf07263f18f4aa830949c0c08ec8d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf07263f18f4aa830949c0c08ec8d79">I2C_ISR_PECERR_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gafcf07263f18f4aa830949c0c08ec8d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100908b460fd51993e0f32508956f8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab">I2C_ISR_PECERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcf07263f18f4aa830949c0c08ec8d79">I2C_ISR_PECERR_Pos</a>)</td></tr>
<tr class="separator:ga100908b460fd51993e0f32508956f8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1d42968194fb42f9cc9bb2c2806281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281">I2C_ISR_PECERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab">I2C_ISR_PECERR_Msk</a></td></tr>
<tr class="separator:ga8b1d42968194fb42f9cc9bb2c2806281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d9983842806eee20110d73be4c9671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52d9983842806eee20110d73be4c9671">I2C_ISR_TIMEOUT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga52d9983842806eee20110d73be4c9671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f50e2e0e37bc9b0f66dae74af8d156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156">I2C_ISR_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga52d9983842806eee20110d73be4c9671">I2C_ISR_TIMEOUT_Pos</a>)</td></tr>
<tr class="separator:ga39f50e2e0e37bc9b0f66dae74af8d156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fc8ce165c42d0d719c45e58a82f574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574">I2C_ISR_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156">I2C_ISR_TIMEOUT_Msk</a></td></tr>
<tr class="separator:ga63fc8ce165c42d0d719c45e58a82f574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2a6c5a1a734ffd4721225862ce4216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a2a6c5a1a734ffd4721225862ce4216">I2C_ISR_ALERT_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5a2a6c5a1a734ffd4721225862ce4216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c82b2d49a3def61e4d803e7f843c983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983">I2C_ISR_ALERT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a2a6c5a1a734ffd4721225862ce4216">I2C_ISR_ALERT_Pos</a>)</td></tr>
<tr class="separator:ga8c82b2d49a3def61e4d803e7f843c983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c6c779bca999450c595fc797a1fdeec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec">I2C_ISR_ALERT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983">I2C_ISR_ALERT_Msk</a></td></tr>
<tr class="separator:ga4c6c779bca999450c595fc797a1fdeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985490b4fc13a6741e2a56f4cb0a8dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985490b4fc13a6741e2a56f4cb0a8dc6">I2C_ISR_BUSY_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga985490b4fc13a6741e2a56f4cb0a8dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae605cd91e7fd4031ad5d278a25640faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf">I2C_ISR_BUSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga985490b4fc13a6741e2a56f4cb0a8dc6">I2C_ISR_BUSY_Pos</a>)</td></tr>
<tr class="separator:gae605cd91e7fd4031ad5d278a25640faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ba21dc10ca08a2063a1c4672ffb886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886">I2C_ISR_BUSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf">I2C_ISR_BUSY_Msk</a></td></tr>
<tr class="separator:ga12ba21dc10ca08a2063a1c4672ffb886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993072971fbd0407698aca55c6d22ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga993072971fbd0407698aca55c6d22ad7">I2C_ISR_DIR_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga993072971fbd0407698aca55c6d22ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8c49318377d92649db2e6ad7533f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f">I2C_ISR_DIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga993072971fbd0407698aca55c6d22ad7">I2C_ISR_DIR_Pos</a>)</td></tr>
<tr class="separator:gaab8c49318377d92649db2e6ad7533f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4890d7deb94106f946b28a7309e22aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa">I2C_ISR_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f">I2C_ISR_DIR_Msk</a></td></tr>
<tr class="separator:gaa4890d7deb94106f946b28a7309e22aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276e6692440e4c8afeafc013e56fa2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276e6692440e4c8afeafc013e56fa2bb">I2C_ISR_ADDCODE_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga276e6692440e4c8afeafc013e56fa2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d5d5222eadb800dee912f148218ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4">I2C_ISR_ADDCODE_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga276e6692440e4c8afeafc013e56fa2bb">I2C_ISR_ADDCODE_Pos</a>)</td></tr>
<tr class="separator:ga25d5d5222eadb800dee912f148218ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9050a7e2c1d8777251352f51197e4c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80">I2C_ISR_ADDCODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4">I2C_ISR_ADDCODE_Msk</a></td></tr>
<tr class="separator:ga9050a7e2c1d8777251352f51197e4c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab129239058f702e7f5d09e908818fce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab129239058f702e7f5d09e908818fce2">I2C_ICR_ADDRCF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab129239058f702e7f5d09e908818fce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2228bb1e8125c1d6736b2f38869fa70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c">I2C_ICR_ADDRCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab129239058f702e7f5d09e908818fce2">I2C_ICR_ADDRCF_Pos</a>)</td></tr>
<tr class="separator:ga2228bb1e8125c1d6736b2f38869fa70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46e27edee02106eec30ede46a143e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92">I2C_ICR_ADDRCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c">I2C_ICR_ADDRCF_Msk</a></td></tr>
<tr class="separator:gac46e27edee02106eec30ede46a143e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee92451db537602ee8e474003979350c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee92451db537602ee8e474003979350c">I2C_ICR_NACKCF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaee92451db537602ee8e474003979350c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c315466a15d1b66f3441a3ea9fe495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495">I2C_ICR_NACKCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee92451db537602ee8e474003979350c">I2C_ICR_NACKCF_Pos</a>)</td></tr>
<tr class="separator:ga18c315466a15d1b66f3441a3ea9fe495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68515e7c5c0796da616c92943a17472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472">I2C_ICR_NACKCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495">I2C_ICR_NACKCF_Msk</a></td></tr>
<tr class="separator:gab68515e7c5c0796da616c92943a17472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga843a4a9e565f4cfdfd2e493f2077b4e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga843a4a9e565f4cfdfd2e493f2077b4e1">I2C_ICR_STOPCF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga843a4a9e565f4cfdfd2e493f2077b4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4b6846e49f463291cfcf9ac155cd38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38">I2C_ICR_STOPCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga843a4a9e565f4cfdfd2e493f2077b4e1">I2C_ICR_STOPCF_Pos</a>)</td></tr>
<tr class="separator:ga5c4b6846e49f463291cfcf9ac155cd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe59e51ed40569ab397e2cf9da3a347f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f">I2C_ICR_STOPCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38">I2C_ICR_STOPCF_Msk</a></td></tr>
<tr class="separator:gabe59e51ed40569ab397e2cf9da3a347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0852a41941609bf61e426d49e0918e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0852a41941609bf61e426d49e0918e5b">I2C_ICR_BERRCF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0852a41941609bf61e426d49e0918e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5dac5bc1f009630f97d82ad1c560be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be">I2C_ICR_BERRCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0852a41941609bf61e426d49e0918e5b">I2C_ICR_BERRCF_Pos</a>)</td></tr>
<tr class="separator:ga7f5dac5bc1f009630f97d82ad1c560be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a64f0841ce0f5d234a72b968705c416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416">I2C_ICR_BERRCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be">I2C_ICR_BERRCF_Msk</a></td></tr>
<tr class="separator:ga9a64f0841ce0f5d234a72b968705c416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118063279b7e54a6842bf411c15019a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga118063279b7e54a6842bf411c15019a4">I2C_ICR_ARLOCF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga118063279b7e54a6842bf411c15019a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea0d3266ec25c49575c9c7d9fd73a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89">I2C_ICR_ARLOCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga118063279b7e54a6842bf411c15019a4">I2C_ICR_ARLOCF_Pos</a>)</td></tr>
<tr class="separator:gacea0d3266ec25c49575c9c7d9fd73a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc8765152bfd75d343a06e3b696805d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d">I2C_ICR_ARLOCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89">I2C_ICR_ARLOCF_Msk</a></td></tr>
<tr class="separator:ga1bc8765152bfd75d343a06e3b696805d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1cfbc8eb9a81dd42f0df9a3fa5292c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1cfbc8eb9a81dd42f0df9a3fa5292c8">I2C_ICR_OVRCF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf1cfbc8eb9a81dd42f0df9a3fa5292c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490809ffa8771896ad7d0c9e21adcafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc">I2C_ICR_OVRCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1cfbc8eb9a81dd42f0df9a3fa5292c8">I2C_ICR_OVRCF_Pos</a>)</td></tr>
<tr class="separator:ga490809ffa8771896ad7d0c9e21adcafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d46a31811a8b9489ca63f1c8e4c1021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021">I2C_ICR_OVRCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc">I2C_ICR_OVRCF_Msk</a></td></tr>
<tr class="separator:ga5d46a31811a8b9489ca63f1c8e4c1021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa003c1a5e54eb65f3e95c8337657f8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa003c1a5e54eb65f3e95c8337657f8fb">I2C_ICR_PECCF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa003c1a5e54eb65f3e95c8337657f8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c24f10cbf7d0019917000a7b0d5f734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734">I2C_ICR_PECCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa003c1a5e54eb65f3e95c8337657f8fb">I2C_ICR_PECCF_Pos</a>)</td></tr>
<tr class="separator:ga4c24f10cbf7d0019917000a7b0d5f734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8f2f138f5a1dea3c54801a2750ef9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d">I2C_ICR_PECCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734">I2C_ICR_PECCF_Msk</a></td></tr>
<tr class="separator:ga7b8f2f138f5a1dea3c54801a2750ef9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6838048cdfcde822e12ab95b17396c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6838048cdfcde822e12ab95b17396c3">I2C_ICR_TIMOUTCF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf6838048cdfcde822e12ab95b17396c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e5f2779e858742cc33f1207db53b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69">I2C_ICR_TIMOUTCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6838048cdfcde822e12ab95b17396c3">I2C_ICR_TIMOUTCF_Pos</a>)</td></tr>
<tr class="separator:ga66e5f2779e858742cc33f1207db53b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a76993c176007a7353a33b53e7d3136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136">I2C_ICR_TIMOUTCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69">I2C_ICR_TIMOUTCF_Msk</a></td></tr>
<tr class="separator:ga9a76993c176007a7353a33b53e7d3136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fc03c41ac87ab9194dcbc24a9a0cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8fc03c41ac87ab9194dcbc24a9a0cc6">I2C_ICR_ALERTCF_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gae8fc03c41ac87ab9194dcbc24a9a0cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ba190037b7c242e6926aa8e83089b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3">I2C_ICR_ALERTCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8fc03c41ac87ab9194dcbc24a9a0cc6">I2C_ICR_ALERTCF_Pos</a>)</td></tr>
<tr class="separator:ga06ba190037b7c242e6926aa8e83089b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed440bb0bdb9b1134d7a21ebdf7d3ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3">I2C_ICR_ALERTCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3">I2C_ICR_ALERTCF_Msk</a></td></tr>
<tr class="separator:gaed440bb0bdb9b1134d7a21ebdf7d3ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5158d6e1bd0cd0436d01bacda80c52eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5158d6e1bd0cd0436d01bacda80c52eb">I2C_PECR_PEC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5158d6e1bd0cd0436d01bacda80c52eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32ce2bbae8ceb809ade48d0ef4ce65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b">I2C_PECR_PEC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5158d6e1bd0cd0436d01bacda80c52eb">I2C_PECR_PEC_Pos</a>)</td></tr>
<tr class="separator:gad32ce2bbae8ceb809ade48d0ef4ce65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac30a300f7bcd680b82263f4059f67a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89">I2C_PECR_PEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b">I2C_PECR_PEC_Msk</a></td></tr>
<tr class="separator:gac30a300f7bcd680b82263f4059f67a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fea8788580dee5f72df6ced4f43314a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fea8788580dee5f72df6ced4f43314a">I2C_RXDR_RXDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2fea8788580dee5f72df6ced4f43314a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57fdfd02860115ec16fa83d1ab67d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27">I2C_RXDR_RXDATA_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fea8788580dee5f72df6ced4f43314a">I2C_RXDR_RXDATA_Pos</a>)</td></tr>
<tr class="separator:gac57fdfd02860115ec16fa83d1ab67d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a8527f0da080debfb9cb25c02deaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff">I2C_RXDR_RXDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27">I2C_RXDR_RXDATA_Msk</a></td></tr>
<tr class="separator:ga54a8527f0da080debfb9cb25c02deaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab77ec5257c4f0f54f2836ca6bcfd0943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab77ec5257c4f0f54f2836ca6bcfd0943">I2C_TXDR_TXDATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab77ec5257c4f0f54f2836ca6bcfd0943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73ca69eb7a9949d8f458b6dc13a87ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae">I2C_TXDR_TXDATA_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab77ec5257c4f0f54f2836ca6bcfd0943">I2C_TXDR_TXDATA_Pos</a>)</td></tr>
<tr class="separator:gab73ca69eb7a9949d8f458b6dc13a87ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6081e174c22df812fca8f244c0671787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787">I2C_TXDR_TXDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae">I2C_TXDR_TXDATA_Msk</a></td></tr>
<tr class="separator:ga6081e174c22df812fca8f244c0671787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5d1982414442435695ce911fc91b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c">IWDG_KR_KEY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6a5d1982414442435695ce911fc91b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccb19a688f8e5b1c41626d3718db07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a5d1982414442435695ce911fc91b3c">IWDG_KR_KEY_Pos</a>)</td></tr>
<tr class="separator:ga4ccb19a688f8e5b1c41626d3718db07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a></td></tr>
<tr class="separator:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d9c482d27bbc46b08d321c79d058e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga25d9c482d27bbc46b08d321c79d058e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75390b0bbc7eb3073a88536fe7f1c5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="separator:ga75390b0bbc7eb3073a88536fe7f1c5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de39c5672f17d326fceb5adc9adc090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a></td></tr>
<tr class="separator:ga4de39c5672f17d326fceb5adc9adc090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b727e7882603df1684cbf230520ca76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="separator:ga9b727e7882603df1684cbf230520ca76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba2551b90c68d95c736a116224b473e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="separator:gafba2551b90c68d95c736a116224b473e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25d9c482d27bbc46b08d321c79d058e7">IWDG_PR_PR_Pos</a>)</td></tr>
<tr class="separator:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57519650f213ae6a72cf9983d64b8618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618">IWDG_RLR_RL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga57519650f213ae6a72cf9983d64b8618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797562ce090da2d4b6576ba3ec62ad12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57519650f213ae6a72cf9983d64b8618">IWDG_RLR_RL_Pos</a>)</td></tr>
<tr class="separator:ga797562ce090da2d4b6576ba3ec62ad12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87024bbb19f26def4c4c1510b22d3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a></td></tr>
<tr class="separator:ga87024bbb19f26def4c4c1510b22d3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8174d249dcd092b42f36a09e5e04def1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1">IWDG_SR_PVU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8174d249dcd092b42f36a09e5e04def1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e966837f97df9cde2383682f0234a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8174d249dcd092b42f36a09e5e04def1">IWDG_SR_PVU_Pos</a>)</td></tr>
<tr class="separator:ga7e966837f97df9cde2383682f0234a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269bd5618ba773d32275b93be004c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a></td></tr>
<tr class="separator:ga269bd5618ba773d32275b93be004c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeb9bcef7e84f6760608f5fcd052fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec">IWDG_SR_RVU_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4aeb9bcef7e84f6760608f5fcd052fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab984dca55296c6bc7aef24d356909c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb9bcef7e84f6760608f5fcd052fec">IWDG_SR_RVU_Pos</a>)</td></tr>
<tr class="separator:gab984dca55296c6bc7aef24d356909c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb8339e556a3b10120b15f0dacc232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a></td></tr>
<tr class="separator:gadffb8339e556a3b10120b15f0dacc232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeaa2fb81a2cb62943ad2ef07503f40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeaa2fb81a2cb62943ad2ef07503f40e">IWDG_SR_WVU_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadeaa2fb81a2cb62943ad2ef07503f40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360bccee5c3d7f5538ab71ec17ac2cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe">IWDG_SR_WVU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeaa2fb81a2cb62943ad2ef07503f40e">IWDG_SR_WVU_Pos</a>)</td></tr>
<tr class="separator:ga360bccee5c3d7f5538ab71ec17ac2cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba26878a5ce95ea1889629b73f4c7ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5">IWDG_SR_WVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe">IWDG_SR_WVU_Msk</a></td></tr>
<tr class="separator:gaba26878a5ce95ea1889629b73f4c7ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501905060a7f7c4c8a7735b679eecee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga501905060a7f7c4c8a7735b679eecee8">IWDG_WINR_WIN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga501905060a7f7c4c8a7735b679eecee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9f5079599aefad1da9555297ae1f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34">IWDG_WINR_WIN_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga501905060a7f7c4c8a7735b679eecee8">IWDG_WINR_WIN_Pos</a>)</td></tr>
<tr class="separator:ga3e9f5079599aefad1da9555297ae1f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a609548fc74e1d2214de4413081e03d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d">IWDG_WINR_WIN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34">IWDG_WINR_WIN_Msk</a></td></tr>
<tr class="separator:ga9a609548fc74e1d2214de4413081e03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac863cf1793d11a47addffad9920c86cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac863cf1793d11a47addffad9920c86cd">LCD_CR_LCDEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac863cf1793d11a47addffad9920c86cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af2ae391a32e6106f7a73d24e83dd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5af2ae391a32e6106f7a73d24e83dd52">LCD_CR_LCDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac863cf1793d11a47addffad9920c86cd">LCD_CR_LCDEN_Pos</a>)</td></tr>
<tr class="separator:ga5af2ae391a32e6106f7a73d24e83dd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61abf5d141101dd94334064b4f2d78ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61abf5d141101dd94334064b4f2d78ed">LCD_CR_LCDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5af2ae391a32e6106f7a73d24e83dd52">LCD_CR_LCDEN_Msk</a></td></tr>
<tr class="separator:ga61abf5d141101dd94334064b4f2d78ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1fc34df7e7661a72623295818aa276c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fc34df7e7661a72623295818aa276c">LCD_CR_VSEL_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf1fc34df7e7661a72623295818aa276c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f07b7c0ec40b9869908612871824725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f07b7c0ec40b9869908612871824725">LCD_CR_VSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fc34df7e7661a72623295818aa276c">LCD_CR_VSEL_Pos</a>)</td></tr>
<tr class="separator:ga3f07b7c0ec40b9869908612871824725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92ad348089092948b8730a2cc08eee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac92ad348089092948b8730a2cc08eee1">LCD_CR_VSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f07b7c0ec40b9869908612871824725">LCD_CR_VSEL_Msk</a></td></tr>
<tr class="separator:gac92ad348089092948b8730a2cc08eee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53fc6e1a630764aac07ba8ef3acf8c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53fc6e1a630764aac07ba8ef3acf8c58">LCD_CR_DUTY_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga53fc6e1a630764aac07ba8ef3acf8c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ed1b16780d0f80ba8510be8ad41f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69ed1b16780d0f80ba8510be8ad41f35">LCD_CR_DUTY_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53fc6e1a630764aac07ba8ef3acf8c58">LCD_CR_DUTY_Pos</a>)</td></tr>
<tr class="separator:ga69ed1b16780d0f80ba8510be8ad41f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5175fd82ae61247dbd79db4397a794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc5175fd82ae61247dbd79db4397a794">LCD_CR_DUTY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69ed1b16780d0f80ba8510be8ad41f35">LCD_CR_DUTY_Msk</a></td></tr>
<tr class="separator:gacc5175fd82ae61247dbd79db4397a794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d4d20862251ad5031f83abeff1822d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11d4d20862251ad5031f83abeff1822d">LCD_CR_DUTY_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53fc6e1a630764aac07ba8ef3acf8c58">LCD_CR_DUTY_Pos</a>)</td></tr>
<tr class="separator:ga11d4d20862251ad5031f83abeff1822d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464f4f54856bd3d4127e75c1074a91ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga464f4f54856bd3d4127e75c1074a91ba">LCD_CR_DUTY_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53fc6e1a630764aac07ba8ef3acf8c58">LCD_CR_DUTY_Pos</a>)</td></tr>
<tr class="separator:ga464f4f54856bd3d4127e75c1074a91ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf838a811aba1e1d7c85beef3ca1075da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf838a811aba1e1d7c85beef3ca1075da">LCD_CR_DUTY_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53fc6e1a630764aac07ba8ef3acf8c58">LCD_CR_DUTY_Pos</a>)</td></tr>
<tr class="separator:gaf838a811aba1e1d7c85beef3ca1075da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719b32c4f7119337e5f3c48c68f294db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga719b32c4f7119337e5f3c48c68f294db">LCD_CR_BIAS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga719b32c4f7119337e5f3c48c68f294db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d0aadb3b0b74e6dac13148b634e42d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d0aadb3b0b74e6dac13148b634e42d">LCD_CR_BIAS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga719b32c4f7119337e5f3c48c68f294db">LCD_CR_BIAS_Pos</a>)</td></tr>
<tr class="separator:gac1d0aadb3b0b74e6dac13148b634e42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4397609bc1c4864c0700e598c75896c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4397609bc1c4864c0700e598c75896c5">LCD_CR_BIAS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1d0aadb3b0b74e6dac13148b634e42d">LCD_CR_BIAS_Msk</a></td></tr>
<tr class="separator:ga4397609bc1c4864c0700e598c75896c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321ef6b637dc7d77bd7a50eadf5f7f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321ef6b637dc7d77bd7a50eadf5f7f4c">LCD_CR_BIAS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga719b32c4f7119337e5f3c48c68f294db">LCD_CR_BIAS_Pos</a>)</td></tr>
<tr class="separator:ga321ef6b637dc7d77bd7a50eadf5f7f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2acc23783afb145f10a09c0c805d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef2acc23783afb145f10a09c0c805d75">LCD_CR_BIAS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga719b32c4f7119337e5f3c48c68f294db">LCD_CR_BIAS_Pos</a>)</td></tr>
<tr class="separator:gaef2acc23783afb145f10a09c0c805d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f77c35af87286d48e9b26380b5d799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f77c35af87286d48e9b26380b5d799">LCD_CR_MUX_SEG_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gac3f77c35af87286d48e9b26380b5d799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00aac8c1e10e42e322c38aeb0d58f11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00aac8c1e10e42e322c38aeb0d58f11e">LCD_CR_MUX_SEG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3f77c35af87286d48e9b26380b5d799">LCD_CR_MUX_SEG_Pos</a>)</td></tr>
<tr class="separator:ga00aac8c1e10e42e322c38aeb0d58f11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa000a53825d3b8de33bf5c1175df17d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa000a53825d3b8de33bf5c1175df17d0">LCD_CR_MUX_SEG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00aac8c1e10e42e322c38aeb0d58f11e">LCD_CR_MUX_SEG_Msk</a></td></tr>
<tr class="separator:gaa000a53825d3b8de33bf5c1175df17d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0a78492fc98cc9d947f43b84b1ae91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a0a78492fc98cc9d947f43b84b1ae91">LCD_CR_BUFEN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga3a0a78492fc98cc9d947f43b84b1ae91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fb73bc882d8e8436dddc060c8797cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68fb73bc882d8e8436dddc060c8797cf">LCD_CR_BUFEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a0a78492fc98cc9d947f43b84b1ae91">LCD_CR_BUFEN_Pos</a>)</td></tr>
<tr class="separator:ga68fb73bc882d8e8436dddc060c8797cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaeff7f8027fada7917c43baf2ca9b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaeff7f8027fada7917c43baf2ca9b9b">LCD_CR_BUFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68fb73bc882d8e8436dddc060c8797cf">LCD_CR_BUFEN_Msk</a></td></tr>
<tr class="separator:gaaaeff7f8027fada7917c43baf2ca9b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57232f7f4eb17d68de37daeefea6fc7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57232f7f4eb17d68de37daeefea6fc7a">LCD_FCR_HD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga57232f7f4eb17d68de37daeefea6fc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa60caae4d2486c7c541386db6c4fd664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa60caae4d2486c7c541386db6c4fd664">LCD_FCR_HD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57232f7f4eb17d68de37daeefea6fc7a">LCD_FCR_HD_Pos</a>)</td></tr>
<tr class="separator:gaa60caae4d2486c7c541386db6c4fd664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb56fb376147906eb7721ce5485fd9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb56fb376147906eb7721ce5485fd9bd">LCD_FCR_HD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa60caae4d2486c7c541386db6c4fd664">LCD_FCR_HD_Msk</a></td></tr>
<tr class="separator:gabb56fb376147906eb7721ce5485fd9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b8bacdac4a32233bf2cda0b817a6dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b8bacdac4a32233bf2cda0b817a6dd">LCD_FCR_SOFIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga78b8bacdac4a32233bf2cda0b817a6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8998f460920b85637d62c4fd1b5d33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8998f460920b85637d62c4fd1b5d33e">LCD_FCR_SOFIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78b8bacdac4a32233bf2cda0b817a6dd">LCD_FCR_SOFIE_Pos</a>)</td></tr>
<tr class="separator:gab8998f460920b85637d62c4fd1b5d33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b0c2155e8a5433ac5a8f939ddc5daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93b0c2155e8a5433ac5a8f939ddc5daf">LCD_FCR_SOFIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8998f460920b85637d62c4fd1b5d33e">LCD_FCR_SOFIE_Msk</a></td></tr>
<tr class="separator:ga93b0c2155e8a5433ac5a8f939ddc5daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e6e15572ff59ca0c1c016985fa83693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e6e15572ff59ca0c1c016985fa83693">LCD_FCR_UDDIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga0e6e15572ff59ca0c1c016985fa83693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f0d83b37471d845c62e5dc105a0890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06f0d83b37471d845c62e5dc105a0890">LCD_FCR_UDDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e6e15572ff59ca0c1c016985fa83693">LCD_FCR_UDDIE_Pos</a>)</td></tr>
<tr class="separator:ga06f0d83b37471d845c62e5dc105a0890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad248b9bb8b5c851269efa899c871213d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad248b9bb8b5c851269efa899c871213d">LCD_FCR_UDDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06f0d83b37471d845c62e5dc105a0890">LCD_FCR_UDDIE_Msk</a></td></tr>
<tr class="separator:gad248b9bb8b5c851269efa899c871213d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf843353a5026c238565c80caa455e857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf843353a5026c238565c80caa455e857">LCD_FCR_PON_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf843353a5026c238565c80caa455e857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac94043398f059f197d619cc5ff3e0220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac94043398f059f197d619cc5ff3e0220">LCD_FCR_PON_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf843353a5026c238565c80caa455e857">LCD_FCR_PON_Pos</a>)</td></tr>
<tr class="separator:gac94043398f059f197d619cc5ff3e0220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88601874331aec2df88db92c766cef7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88601874331aec2df88db92c766cef7e">LCD_FCR_PON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac94043398f059f197d619cc5ff3e0220">LCD_FCR_PON_Msk</a></td></tr>
<tr class="separator:ga88601874331aec2df88db92c766cef7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6000d35c986e02ad994377ddff7f0116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6000d35c986e02ad994377ddff7f0116">LCD_FCR_PON_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf843353a5026c238565c80caa455e857">LCD_FCR_PON_Pos</a>)</td></tr>
<tr class="separator:ga6000d35c986e02ad994377ddff7f0116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4b9748e9b5d5fbed815703263cea68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e4b9748e9b5d5fbed815703263cea68">LCD_FCR_PON_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf843353a5026c238565c80caa455e857">LCD_FCR_PON_Pos</a>)</td></tr>
<tr class="separator:ga6e4b9748e9b5d5fbed815703263cea68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77924f460c41623e94426355bcf8c1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77924f460c41623e94426355bcf8c1c5">LCD_FCR_PON_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf843353a5026c238565c80caa455e857">LCD_FCR_PON_Pos</a>)</td></tr>
<tr class="separator:ga77924f460c41623e94426355bcf8c1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449251ed94f60e3c9f874b7dd7be08aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449251ed94f60e3c9f874b7dd7be08aa">LCD_FCR_DEAD_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga449251ed94f60e3c9f874b7dd7be08aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd04501758526002cc2fad44ddf9a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd04501758526002cc2fad44ddf9a85">LCD_FCR_DEAD_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga449251ed94f60e3c9f874b7dd7be08aa">LCD_FCR_DEAD_Pos</a>)</td></tr>
<tr class="separator:ga9dd04501758526002cc2fad44ddf9a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffc36386c01f57b590e112a9d033a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffc36386c01f57b590e112a9d033a61">LCD_FCR_DEAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd04501758526002cc2fad44ddf9a85">LCD_FCR_DEAD_Msk</a></td></tr>
<tr class="separator:ga3ffc36386c01f57b590e112a9d033a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eb94c7ac631988791d732096abe0e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eb94c7ac631988791d732096abe0e38">LCD_FCR_DEAD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga449251ed94f60e3c9f874b7dd7be08aa">LCD_FCR_DEAD_Pos</a>)</td></tr>
<tr class="separator:ga6eb94c7ac631988791d732096abe0e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4843bf446f93b7b61f57d21dfa0f9ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4843bf446f93b7b61f57d21dfa0f9ed6">LCD_FCR_DEAD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga449251ed94f60e3c9f874b7dd7be08aa">LCD_FCR_DEAD_Pos</a>)</td></tr>
<tr class="separator:ga4843bf446f93b7b61f57d21dfa0f9ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89db21c68833f67d7ac005f0dcaabea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89db21c68833f67d7ac005f0dcaabea8">LCD_FCR_DEAD_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga449251ed94f60e3c9f874b7dd7be08aa">LCD_FCR_DEAD_Pos</a>)</td></tr>
<tr class="separator:ga89db21c68833f67d7ac005f0dcaabea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6483fe7a1d14a8146c966e4b3b9da18c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6483fe7a1d14a8146c966e4b3b9da18c">LCD_FCR_CC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga6483fe7a1d14a8146c966e4b3b9da18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148d8e2502cec7ddd7fef261c61584ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga148d8e2502cec7ddd7fef261c61584ae">LCD_FCR_CC_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6483fe7a1d14a8146c966e4b3b9da18c">LCD_FCR_CC_Pos</a>)</td></tr>
<tr class="separator:ga148d8e2502cec7ddd7fef261c61584ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983bbe7a0d28e2ec90613ae091c49109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983bbe7a0d28e2ec90613ae091c49109">LCD_FCR_CC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga148d8e2502cec7ddd7fef261c61584ae">LCD_FCR_CC_Msk</a></td></tr>
<tr class="separator:ga983bbe7a0d28e2ec90613ae091c49109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6e4f982be62b336908e5de428f410e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f6e4f982be62b336908e5de428f410e">LCD_FCR_CC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6483fe7a1d14a8146c966e4b3b9da18c">LCD_FCR_CC_Pos</a>)</td></tr>
<tr class="separator:ga5f6e4f982be62b336908e5de428f410e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287da2fa10a3d67624d6ded92093bf01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga287da2fa10a3d67624d6ded92093bf01">LCD_FCR_CC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6483fe7a1d14a8146c966e4b3b9da18c">LCD_FCR_CC_Pos</a>)</td></tr>
<tr class="separator:ga287da2fa10a3d67624d6ded92093bf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4746b780884c6e8f466e5a1dde2f2837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4746b780884c6e8f466e5a1dde2f2837">LCD_FCR_CC_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6483fe7a1d14a8146c966e4b3b9da18c">LCD_FCR_CC_Pos</a>)</td></tr>
<tr class="separator:ga4746b780884c6e8f466e5a1dde2f2837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd241ff344e4069e70e02ef02424e259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd241ff344e4069e70e02ef02424e259">LCD_FCR_BLINKF_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gacd241ff344e4069e70e02ef02424e259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20116fcfe0a15724c25e76ca0eaa4aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20116fcfe0a15724c25e76ca0eaa4aa2">LCD_FCR_BLINKF_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd241ff344e4069e70e02ef02424e259">LCD_FCR_BLINKF_Pos</a>)</td></tr>
<tr class="separator:ga20116fcfe0a15724c25e76ca0eaa4aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4bce5d67305640a8d581483ff68502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c4bce5d67305640a8d581483ff68502">LCD_FCR_BLINKF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20116fcfe0a15724c25e76ca0eaa4aa2">LCD_FCR_BLINKF_Msk</a></td></tr>
<tr class="separator:ga0c4bce5d67305640a8d581483ff68502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd10a6e9b9a0124317a03f4da8d42f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd10a6e9b9a0124317a03f4da8d42f0e">LCD_FCR_BLINKF_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd241ff344e4069e70e02ef02424e259">LCD_FCR_BLINKF_Pos</a>)</td></tr>
<tr class="separator:gafd10a6e9b9a0124317a03f4da8d42f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9930d11bb778d0c1cb4c2c97e1d77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9930d11bb778d0c1cb4c2c97e1d77e">LCD_FCR_BLINKF_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd241ff344e4069e70e02ef02424e259">LCD_FCR_BLINKF_Pos</a>)</td></tr>
<tr class="separator:ga3a9930d11bb778d0c1cb4c2c97e1d77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff7dc633b07c2df975ae030cf074391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff7dc633b07c2df975ae030cf074391">LCD_FCR_BLINKF_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd241ff344e4069e70e02ef02424e259">LCD_FCR_BLINKF_Pos</a>)</td></tr>
<tr class="separator:gaaff7dc633b07c2df975ae030cf074391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d51f442e956aab7e848752770eab9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d51f442e956aab7e848752770eab9a">LCD_FCR_BLINK_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf2d51f442e956aab7e848752770eab9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11bfff7448a7d577afe1d05203dccfaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11bfff7448a7d577afe1d05203dccfaf">LCD_FCR_BLINK_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d51f442e956aab7e848752770eab9a">LCD_FCR_BLINK_Pos</a>)</td></tr>
<tr class="separator:ga11bfff7448a7d577afe1d05203dccfaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64173ee59436883ede2d4b7b9d5b7fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64173ee59436883ede2d4b7b9d5b7fe9">LCD_FCR_BLINK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11bfff7448a7d577afe1d05203dccfaf">LCD_FCR_BLINK_Msk</a></td></tr>
<tr class="separator:ga64173ee59436883ede2d4b7b9d5b7fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab05cab944d6911f3ea12c683c4da9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab05cab944d6911f3ea12c683c4da9f">LCD_FCR_BLINK_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d51f442e956aab7e848752770eab9a">LCD_FCR_BLINK_Pos</a>)</td></tr>
<tr class="separator:ga1ab05cab944d6911f3ea12c683c4da9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989d4e0b019f1ad923e903152d9391de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989d4e0b019f1ad923e903152d9391de">LCD_FCR_BLINK_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d51f442e956aab7e848752770eab9a">LCD_FCR_BLINK_Pos</a>)</td></tr>
<tr class="separator:ga989d4e0b019f1ad923e903152d9391de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cb7704565ff7c8dea4646c5b2d19d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb7704565ff7c8dea4646c5b2d19d6a">LCD_FCR_DIV_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga2cb7704565ff7c8dea4646c5b2d19d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e922a8476dd1f8729006da4607e8c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e922a8476dd1f8729006da4607e8c1c">LCD_FCR_DIV_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb7704565ff7c8dea4646c5b2d19d6a">LCD_FCR_DIV_Pos</a>)</td></tr>
<tr class="separator:ga0e922a8476dd1f8729006da4607e8c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2530d4faede144d475c7ffecac76a064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2530d4faede144d475c7ffecac76a064">LCD_FCR_DIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e922a8476dd1f8729006da4607e8c1c">LCD_FCR_DIV_Msk</a></td></tr>
<tr class="separator:ga2530d4faede144d475c7ffecac76a064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cff5d5cf510fdbade75bfa9f51eff67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cff5d5cf510fdbade75bfa9f51eff67">LCD_FCR_PS_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga9cff5d5cf510fdbade75bfa9f51eff67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2899710c3e07f288959b5777212561a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2899710c3e07f288959b5777212561a5">LCD_FCR_PS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cff5d5cf510fdbade75bfa9f51eff67">LCD_FCR_PS_Pos</a>)</td></tr>
<tr class="separator:ga2899710c3e07f288959b5777212561a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea016a68295da006c27124544d10413f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea016a68295da006c27124544d10413f">LCD_FCR_PS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2899710c3e07f288959b5777212561a5">LCD_FCR_PS_Msk</a></td></tr>
<tr class="separator:gaea016a68295da006c27124544d10413f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8863e4ab97254f5f1c762e71fe80583f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8863e4ab97254f5f1c762e71fe80583f">LCD_SR_ENS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8863e4ab97254f5f1c762e71fe80583f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f6537173c9ab9f3af17160c687cd49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1f6537173c9ab9f3af17160c687cd49">LCD_SR_ENS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8863e4ab97254f5f1c762e71fe80583f">LCD_SR_ENS_Pos</a>)</td></tr>
<tr class="separator:gad1f6537173c9ab9f3af17160c687cd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4ee676b44117516e00a1b26dd236c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4ee676b44117516e00a1b26dd236c7">LCD_SR_ENS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1f6537173c9ab9f3af17160c687cd49">LCD_SR_ENS_Msk</a></td></tr>
<tr class="separator:ga3c4ee676b44117516e00a1b26dd236c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab49990ad0eee3c2a7cd3e12d24f15a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab49990ad0eee3c2a7cd3e12d24f15a4d">LCD_SR_SOF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab49990ad0eee3c2a7cd3e12d24f15a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e683a36d941c0b089dc011992aecde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e683a36d941c0b089dc011992aecde">LCD_SR_SOF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab49990ad0eee3c2a7cd3e12d24f15a4d">LCD_SR_SOF_Pos</a>)</td></tr>
<tr class="separator:ga09e683a36d941c0b089dc011992aecde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394cb9312119b288d21c60701706488e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394cb9312119b288d21c60701706488e">LCD_SR_SOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09e683a36d941c0b089dc011992aecde">LCD_SR_SOF_Msk</a></td></tr>
<tr class="separator:ga394cb9312119b288d21c60701706488e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa9733d229899208ed41a17de0c49602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa9733d229899208ed41a17de0c49602">LCD_SR_UDR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaaa9733d229899208ed41a17de0c49602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ef495a94f446c3b96d950fb722816a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71ef495a94f446c3b96d950fb722816a">LCD_SR_UDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa9733d229899208ed41a17de0c49602">LCD_SR_UDR_Pos</a>)</td></tr>
<tr class="separator:ga71ef495a94f446c3b96d950fb722816a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf114a777bdeb33d47941c1497df317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf114a777bdeb33d47941c1497df317">LCD_SR_UDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71ef495a94f446c3b96d950fb722816a">LCD_SR_UDR_Msk</a></td></tr>
<tr class="separator:ga4bf114a777bdeb33d47941c1497df317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8dc7135ba35cdb11cb0b144a1b57ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8dc7135ba35cdb11cb0b144a1b57ef4">LCD_SR_UDD_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf8dc7135ba35cdb11cb0b144a1b57ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661fb7bee4e9a51cd4e67c23b3a0a623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661fb7bee4e9a51cd4e67c23b3a0a623">LCD_SR_UDD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8dc7135ba35cdb11cb0b144a1b57ef4">LCD_SR_UDD_Pos</a>)</td></tr>
<tr class="separator:ga661fb7bee4e9a51cd4e67c23b3a0a623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee96fbee4ff2e98bf625b80b6ab010c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabee96fbee4ff2e98bf625b80b6ab010c">LCD_SR_UDD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga661fb7bee4e9a51cd4e67c23b3a0a623">LCD_SR_UDD_Msk</a></td></tr>
<tr class="separator:gabee96fbee4ff2e98bf625b80b6ab010c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dcfc00df6c718f5e1ed56d196316c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dcfc00df6c718f5e1ed56d196316c02">LCD_SR_RDY_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4dcfc00df6c718f5e1ed56d196316c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ca39e5e459804916e9d854616a7972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9ca39e5e459804916e9d854616a7972">LCD_SR_RDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dcfc00df6c718f5e1ed56d196316c02">LCD_SR_RDY_Pos</a>)</td></tr>
<tr class="separator:gae9ca39e5e459804916e9d854616a7972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d84dae053fd48fa2e262836732d3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d84dae053fd48fa2e262836732d3d9">LCD_SR_RDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9ca39e5e459804916e9d854616a7972">LCD_SR_RDY_Msk</a></td></tr>
<tr class="separator:gae3d84dae053fd48fa2e262836732d3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4a416361ec6b0fbe91cd07f775746e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4a416361ec6b0fbe91cd07f775746e">LCD_SR_FCRSR_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga7d4a416361ec6b0fbe91cd07f775746e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e716cb7d8b8cbe9b0f908cc1419f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62e716cb7d8b8cbe9b0f908cc1419f3d">LCD_SR_FCRSR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4a416361ec6b0fbe91cd07f775746e">LCD_SR_FCRSR_Pos</a>)</td></tr>
<tr class="separator:ga62e716cb7d8b8cbe9b0f908cc1419f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1318e3c0ca61e23fabd6768d3f118b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1318e3c0ca61e23fabd6768d3f118b90">LCD_SR_FCRSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62e716cb7d8b8cbe9b0f908cc1419f3d">LCD_SR_FCRSR_Msk</a></td></tr>
<tr class="separator:ga1318e3c0ca61e23fabd6768d3f118b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2c46167a32e78790cf48b1beedce1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac2c46167a32e78790cf48b1beedce1a">LCD_CLR_SOFC_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaac2c46167a32e78790cf48b1beedce1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b1d95f030caac584aefb221303e2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5b1d95f030caac584aefb221303e2b4">LCD_CLR_SOFC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaac2c46167a32e78790cf48b1beedce1a">LCD_CLR_SOFC_Pos</a>)</td></tr>
<tr class="separator:gae5b1d95f030caac584aefb221303e2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867e710879aff8343966538f96fa9c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga867e710879aff8343966538f96fa9c90">LCD_CLR_SOFC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5b1d95f030caac584aefb221303e2b4">LCD_CLR_SOFC_Msk</a></td></tr>
<tr class="separator:ga867e710879aff8343966538f96fa9c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace60bfa025c8419885643e886a53621b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace60bfa025c8419885643e886a53621b">LCD_CLR_UDDC_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gace60bfa025c8419885643e886a53621b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d414792d400eb27fd4c30b4fb9f394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4d414792d400eb27fd4c30b4fb9f394">LCD_CLR_UDDC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace60bfa025c8419885643e886a53621b">LCD_CLR_UDDC_Pos</a>)</td></tr>
<tr class="separator:gae4d414792d400eb27fd4c30b4fb9f394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8ca2fa7b8e712cad529fe1e1ea1f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f8ca2fa7b8e712cad529fe1e1ea1f7f">LCD_CLR_UDDC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4d414792d400eb27fd4c30b4fb9f394">LCD_CLR_UDDC_Msk</a></td></tr>
<tr class="separator:ga4f8ca2fa7b8e712cad529fe1e1ea1f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077ae9c7f92b097bfe1a1d77a0856233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga077ae9c7f92b097bfe1a1d77a0856233">LCD_RAM_SEGMENT_DATA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga077ae9c7f92b097bfe1a1d77a0856233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34511e69a9a097a868533514e988e073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34511e69a9a097a868533514e988e073">LCD_RAM_SEGMENT_DATA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga077ae9c7f92b097bfe1a1d77a0856233">LCD_RAM_SEGMENT_DATA_Pos</a>)</td></tr>
<tr class="separator:ga34511e69a9a097a868533514e988e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b1f11891e4cb10b1a0898731b1f1ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9b1f11891e4cb10b1a0898731b1f1ca">LCD_RAM_SEGMENT_DATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34511e69a9a097a868533514e988e073">LCD_RAM_SEGMENT_DATA_Msk</a></td></tr>
<tr class="separator:gaa9b1f11891e4cb10b1a0898731b1f1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2a253575aa4bcd2c8097f2e9f5c528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2a253575aa4bcd2c8097f2e9f5c528">LPTIM_ISR_CMPM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3c2a253575aa4bcd2c8097f2e9f5c528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd7e374f2dc01057c4b2b4a073de293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd7e374f2dc01057c4b2b4a073de293">LPTIM_ISR_CMPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2a253575aa4bcd2c8097f2e9f5c528">LPTIM_ISR_CMPM_Pos</a>)</td></tr>
<tr class="separator:ga4dd7e374f2dc01057c4b2b4a073de293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad268979549e2ab5d4e0227e37964e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad268979549e2ab5d4e0227e37964e29">LPTIM_ISR_CMPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd7e374f2dc01057c4b2b4a073de293">LPTIM_ISR_CMPM_Msk</a></td></tr>
<tr class="separator:gaad268979549e2ab5d4e0227e37964e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d60b2a5aa3042e705fac690ddd82ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d60b2a5aa3042e705fac690ddd82ad9">LPTIM_ISR_ARRM_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga1d60b2a5aa3042e705fac690ddd82ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738f282188e8958763a12993436b396b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga738f282188e8958763a12993436b396b">LPTIM_ISR_ARRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d60b2a5aa3042e705fac690ddd82ad9">LPTIM_ISR_ARRM_Pos</a>)</td></tr>
<tr class="separator:ga738f282188e8958763a12993436b396b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dca1da3466dc935eebf232c120a42f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dca1da3466dc935eebf232c120a42f7">LPTIM_ISR_ARRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga738f282188e8958763a12993436b396b">LPTIM_ISR_ARRM_Msk</a></td></tr>
<tr class="separator:ga8dca1da3466dc935eebf232c120a42f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5744b7eeec364753bad9ec53583ddc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5744b7eeec364753bad9ec53583ddc83">LPTIM_ISR_EXTTRIG_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5744b7eeec364753bad9ec53583ddc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7231122f4aa937f6e5496f9a375032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe7231122f4aa937f6e5496f9a375032">LPTIM_ISR_EXTTRIG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5744b7eeec364753bad9ec53583ddc83">LPTIM_ISR_EXTTRIG_Pos</a>)</td></tr>
<tr class="separator:gabe7231122f4aa937f6e5496f9a375032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6fe3ef932a42040b0f9530eae1d014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d6fe3ef932a42040b0f9530eae1d014">LPTIM_ISR_EXTTRIG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe7231122f4aa937f6e5496f9a375032">LPTIM_ISR_EXTTRIG_Msk</a></td></tr>
<tr class="separator:ga5d6fe3ef932a42040b0f9530eae1d014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58bb3764cb71aa8b10e3dd579d81d566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58bb3764cb71aa8b10e3dd579d81d566">LPTIM_ISR_CMPOK_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga58bb3764cb71aa8b10e3dd579d81d566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa25d178519d9d1e07d0a8dd33d5d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fa25d178519d9d1e07d0a8dd33d5d81">LPTIM_ISR_CMPOK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga58bb3764cb71aa8b10e3dd579d81d566">LPTIM_ISR_CMPOK_Pos</a>)</td></tr>
<tr class="separator:ga3fa25d178519d9d1e07d0a8dd33d5d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cad30aa68cb71dd75c78c01ee3ae870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cad30aa68cb71dd75c78c01ee3ae870">LPTIM_ISR_CMPOK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fa25d178519d9d1e07d0a8dd33d5d81">LPTIM_ISR_CMPOK_Msk</a></td></tr>
<tr class="separator:ga3cad30aa68cb71dd75c78c01ee3ae870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225e79481e3488e2018b7066cc36c15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga225e79481e3488e2018b7066cc36c15d">LPTIM_ISR_ARROK_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga225e79481e3488e2018b7066cc36c15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaa9e9c0a0295592da0aa99997aa10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa9e9c0a0295592da0aa99997aa10a">LPTIM_ISR_ARROK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga225e79481e3488e2018b7066cc36c15d">LPTIM_ISR_ARROK_Pos</a>)</td></tr>
<tr class="separator:gacaaa9e9c0a0295592da0aa99997aa10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab444687af1f8f9863455191ad061a1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab444687af1f8f9863455191ad061a1d1">LPTIM_ISR_ARROK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaaa9e9c0a0295592da0aa99997aa10a">LPTIM_ISR_ARROK_Msk</a></td></tr>
<tr class="separator:gab444687af1f8f9863455191ad061a1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f3149d0ec6718d910a43f12b69df19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06f3149d0ec6718d910a43f12b69df19">LPTIM_ISR_UP_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga06f3149d0ec6718d910a43f12b69df19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517db9f5fee8e5be22e9ed9de34338d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga517db9f5fee8e5be22e9ed9de34338d7">LPTIM_ISR_UP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06f3149d0ec6718d910a43f12b69df19">LPTIM_ISR_UP_Pos</a>)</td></tr>
<tr class="separator:ga517db9f5fee8e5be22e9ed9de34338d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c22c593384daf21fbf0648c7157609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c22c593384daf21fbf0648c7157609">LPTIM_ISR_UP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga517db9f5fee8e5be22e9ed9de34338d7">LPTIM_ISR_UP_Msk</a></td></tr>
<tr class="separator:gaa5c22c593384daf21fbf0648c7157609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78026fe91462066bf46f3d20cfb59dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78026fe91462066bf46f3d20cfb59dde">LPTIM_ISR_DOWN_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga78026fe91462066bf46f3d20cfb59dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6924a3b6ec9a7541387f1d40e0726abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6924a3b6ec9a7541387f1d40e0726abd">LPTIM_ISR_DOWN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78026fe91462066bf46f3d20cfb59dde">LPTIM_ISR_DOWN_Pos</a>)</td></tr>
<tr class="separator:ga6924a3b6ec9a7541387f1d40e0726abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae419eeabea5979ae2658ab6597cb8223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae419eeabea5979ae2658ab6597cb8223">LPTIM_ISR_DOWN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6924a3b6ec9a7541387f1d40e0726abd">LPTIM_ISR_DOWN_Msk</a></td></tr>
<tr class="separator:gae419eeabea5979ae2658ab6597cb8223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b506dcf4acdd6741977de00402c73b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18b506dcf4acdd6741977de00402c73b">LPTIM_ICR_CMPMCF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga18b506dcf4acdd6741977de00402c73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0e27b84a9db60669043f14f3d89ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0e27b84a9db60669043f14f3d89ec8">LPTIM_ICR_CMPMCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18b506dcf4acdd6741977de00402c73b">LPTIM_ICR_CMPMCF_Pos</a>)</td></tr>
<tr class="separator:ga5d0e27b84a9db60669043f14f3d89ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a73f097347bc05382105a527ee7f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1a73f097347bc05382105a527ee7f2e">LPTIM_ICR_CMPMCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0e27b84a9db60669043f14f3d89ec8">LPTIM_ICR_CMPMCF_Msk</a></td></tr>
<tr class="separator:gac1a73f097347bc05382105a527ee7f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8838d365e13b4c9de7d954989e7e3892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8838d365e13b4c9de7d954989e7e3892">LPTIM_ICR_ARRMCF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8838d365e13b4c9de7d954989e7e3892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a9b52575f7bb462d282dab0754c0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7a9b52575f7bb462d282dab0754c0fc">LPTIM_ICR_ARRMCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8838d365e13b4c9de7d954989e7e3892">LPTIM_ICR_ARRMCF_Pos</a>)</td></tr>
<tr class="separator:gae7a9b52575f7bb462d282dab0754c0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf43a4be174c9303faef371ec31ab44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf43a4be174c9303faef371ec31ab44c">LPTIM_ICR_ARRMCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7a9b52575f7bb462d282dab0754c0fc">LPTIM_ICR_ARRMCF_Msk</a></td></tr>
<tr class="separator:gaaf43a4be174c9303faef371ec31ab44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee44edb9f638e0b13a269a13c013f0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee44edb9f638e0b13a269a13c013f0b8">LPTIM_ICR_EXTTRIGCF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaee44edb9f638e0b13a269a13c013f0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe35b22bd38a6b942b777a1ee9fb0c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe35b22bd38a6b942b777a1ee9fb0c63">LPTIM_ICR_EXTTRIGCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee44edb9f638e0b13a269a13c013f0b8">LPTIM_ICR_EXTTRIGCF_Pos</a>)</td></tr>
<tr class="separator:gafe35b22bd38a6b942b777a1ee9fb0c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bdc0939c831c305f180c9d1518b852f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bdc0939c831c305f180c9d1518b852f">LPTIM_ICR_EXTTRIGCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe35b22bd38a6b942b777a1ee9fb0c63">LPTIM_ICR_EXTTRIGCF_Msk</a></td></tr>
<tr class="separator:ga0bdc0939c831c305f180c9d1518b852f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bcc238eda370f1999eb9e4c622a0d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcc238eda370f1999eb9e4c622a0d01">LPTIM_ICR_CMPOKCF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3bcc238eda370f1999eb9e4c622a0d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3023d4f15c022e8a57d9d499423efbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3023d4f15c022e8a57d9d499423efbd6">LPTIM_ICR_CMPOKCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcc238eda370f1999eb9e4c622a0d01">LPTIM_ICR_CMPOKCF_Pos</a>)</td></tr>
<tr class="separator:ga3023d4f15c022e8a57d9d499423efbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407e8ab4f0c1dfdca950ca20c5f2527d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407e8ab4f0c1dfdca950ca20c5f2527d">LPTIM_ICR_CMPOKCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3023d4f15c022e8a57d9d499423efbd6">LPTIM_ICR_CMPOKCF_Msk</a></td></tr>
<tr class="separator:ga407e8ab4f0c1dfdca950ca20c5f2527d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf56de4c8d0c89755297f0b062983b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf56de4c8d0c89755297f0b062983b5b">LPTIM_ICR_ARROKCF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gacf56de4c8d0c89755297f0b062983b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46450f790d87d73e5159faeecd99d226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46450f790d87d73e5159faeecd99d226">LPTIM_ICR_ARROKCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf56de4c8d0c89755297f0b062983b5b">LPTIM_ICR_ARROKCF_Pos</a>)</td></tr>
<tr class="separator:ga46450f790d87d73e5159faeecd99d226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0e5526e60b99a2a4958145207bff7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e0e5526e60b99a2a4958145207bff7d">LPTIM_ICR_ARROKCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46450f790d87d73e5159faeecd99d226">LPTIM_ICR_ARROKCF_Msk</a></td></tr>
<tr class="separator:ga3e0e5526e60b99a2a4958145207bff7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a94627a5c2f998f5ea8d7a57f035d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34a94627a5c2f998f5ea8d7a57f035d1">LPTIM_ICR_UPCF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga34a94627a5c2f998f5ea8d7a57f035d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5829e2bd6ea624ccbcb9724f03e9a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5829e2bd6ea624ccbcb9724f03e9a1d">LPTIM_ICR_UPCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga34a94627a5c2f998f5ea8d7a57f035d1">LPTIM_ICR_UPCF_Pos</a>)</td></tr>
<tr class="separator:gae5829e2bd6ea624ccbcb9724f03e9a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94cea7a7a350f428dc1255dd6d143969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94cea7a7a350f428dc1255dd6d143969">LPTIM_ICR_UPCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5829e2bd6ea624ccbcb9724f03e9a1d">LPTIM_ICR_UPCF_Msk</a></td></tr>
<tr class="separator:ga94cea7a7a350f428dc1255dd6d143969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19850a5ffe670eb179503fa1be9e3622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19850a5ffe670eb179503fa1be9e3622">LPTIM_ICR_DOWNCF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga19850a5ffe670eb179503fa1be9e3622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28120f6c8dc80f5014fb7fe6fedc6d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28120f6c8dc80f5014fb7fe6fedc6d73">LPTIM_ICR_DOWNCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19850a5ffe670eb179503fa1be9e3622">LPTIM_ICR_DOWNCF_Pos</a>)</td></tr>
<tr class="separator:ga28120f6c8dc80f5014fb7fe6fedc6d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d337943cd5849f0b67df2bae113ffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d337943cd5849f0b67df2bae113ffe">LPTIM_ICR_DOWNCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28120f6c8dc80f5014fb7fe6fedc6d73">LPTIM_ICR_DOWNCF_Msk</a></td></tr>
<tr class="separator:gad7d337943cd5849f0b67df2bae113ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5420b7e7fdb5dafc0287743411ffb6b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5420b7e7fdb5dafc0287743411ffb6b0">LPTIM_IER_CMPMIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5420b7e7fdb5dafc0287743411ffb6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ab547325c45d174b52dab47fb10ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4ab547325c45d174b52dab47fb10ae3">LPTIM_IER_CMPMIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5420b7e7fdb5dafc0287743411ffb6b0">LPTIM_IER_CMPMIE_Pos</a>)</td></tr>
<tr class="separator:gae4ab547325c45d174b52dab47fb10ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f1c6ec830c564596756452fac0f057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84f1c6ec830c564596756452fac0f057">LPTIM_IER_CMPMIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4ab547325c45d174b52dab47fb10ae3">LPTIM_IER_CMPMIE_Msk</a></td></tr>
<tr class="separator:ga84f1c6ec830c564596756452fac0f057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30bc158ab0a4ed0cb11b74a2f260fb3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30bc158ab0a4ed0cb11b74a2f260fb3d">LPTIM_IER_ARRMIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga30bc158ab0a4ed0cb11b74a2f260fb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6521147a135322a518bbf0bf60c394d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6521147a135322a518bbf0bf60c394d">LPTIM_IER_ARRMIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30bc158ab0a4ed0cb11b74a2f260fb3d">LPTIM_IER_ARRMIE_Pos</a>)</td></tr>
<tr class="separator:gab6521147a135322a518bbf0bf60c394d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddf28358beda70d5cabb8bbd2f7acd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddf28358beda70d5cabb8bbd2f7acd7">LPTIM_IER_ARRMIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6521147a135322a518bbf0bf60c394d">LPTIM_IER_ARRMIE_Msk</a></td></tr>
<tr class="separator:gabddf28358beda70d5cabb8bbd2f7acd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad517b45bbd7fd664a9ffb734949ca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad517b45bbd7fd664a9ffb734949ca2">LPTIM_IER_EXTTRIGIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6ad517b45bbd7fd664a9ffb734949ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a5799cd746b83f50ce3cc0e5e432f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a5799cd746b83f50ce3cc0e5e432f56">LPTIM_IER_EXTTRIGIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad517b45bbd7fd664a9ffb734949ca2">LPTIM_IER_EXTTRIGIE_Pos</a>)</td></tr>
<tr class="separator:ga8a5799cd746b83f50ce3cc0e5e432f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2214a5cacaee65aa8487788edac8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2214a5cacaee65aa8487788edac8d1">LPTIM_IER_EXTTRIGIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a5799cd746b83f50ce3cc0e5e432f56">LPTIM_IER_EXTTRIGIE_Msk</a></td></tr>
<tr class="separator:ga8e2214a5cacaee65aa8487788edac8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f9215cbbefa3f09ee58766418af015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5f9215cbbefa3f09ee58766418af015">LPTIM_IER_CMPOKIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae5f9215cbbefa3f09ee58766418af015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50650b47231f11edf550ffcbc0c510a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50650b47231f11edf550ffcbc0c510a7">LPTIM_IER_CMPOKIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5f9215cbbefa3f09ee58766418af015">LPTIM_IER_CMPOKIE_Pos</a>)</td></tr>
<tr class="separator:ga50650b47231f11edf550ffcbc0c510a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac117a13cff0f470f7e9645e479301684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac117a13cff0f470f7e9645e479301684">LPTIM_IER_CMPOKIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50650b47231f11edf550ffcbc0c510a7">LPTIM_IER_CMPOKIE_Msk</a></td></tr>
<tr class="separator:gac117a13cff0f470f7e9645e479301684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d1f4b63657f81d98c810fb981be8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d1f4b63657f81d98c810fb981be8b2">LPTIM_IER_ARROKIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac1d1f4b63657f81d98c810fb981be8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac72d70b2dafa3445301ce2907ba39b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac72d70b2dafa3445301ce2907ba39b3">LPTIM_IER_ARROKIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1d1f4b63657f81d98c810fb981be8b2">LPTIM_IER_ARROKIE_Pos</a>)</td></tr>
<tr class="separator:gaac72d70b2dafa3445301ce2907ba39b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e16757ed47e0ee03238f7ac41f54119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e16757ed47e0ee03238f7ac41f54119">LPTIM_IER_ARROKIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac72d70b2dafa3445301ce2907ba39b3">LPTIM_IER_ARROKIE_Msk</a></td></tr>
<tr class="separator:ga8e16757ed47e0ee03238f7ac41f54119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e48c6d4270508030ddd5d92996452b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20e48c6d4270508030ddd5d92996452b">LPTIM_IER_UPIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga20e48c6d4270508030ddd5d92996452b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647df93a691567bdda645f15e5dbf0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647df93a691567bdda645f15e5dbf0b3">LPTIM_IER_UPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga20e48c6d4270508030ddd5d92996452b">LPTIM_IER_UPIE_Pos</a>)</td></tr>
<tr class="separator:ga647df93a691567bdda645f15e5dbf0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4fea67fb509ddc013229335c241211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4fea67fb509ddc013229335c241211">LPTIM_IER_UPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga647df93a691567bdda645f15e5dbf0b3">LPTIM_IER_UPIE_Msk</a></td></tr>
<tr class="separator:ga6f4fea67fb509ddc013229335c241211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943de8e961e0ec350de2fc45b9ca1eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943de8e961e0ec350de2fc45b9ca1eb5">LPTIM_IER_DOWNIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga943de8e961e0ec350de2fc45b9ca1eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf0d38445df80d079702aae01174e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf0d38445df80d079702aae01174e30">LPTIM_IER_DOWNIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga943de8e961e0ec350de2fc45b9ca1eb5">LPTIM_IER_DOWNIE_Pos</a>)</td></tr>
<tr class="separator:gafcf0d38445df80d079702aae01174e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e63fa15734a5d03c1879752ac4ea3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e63fa15734a5d03c1879752ac4ea3e4">LPTIM_IER_DOWNIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcf0d38445df80d079702aae01174e30">LPTIM_IER_DOWNIE_Msk</a></td></tr>
<tr class="separator:ga2e63fa15734a5d03c1879752ac4ea3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e4c4cf0fd7105b535892c7a10e1aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e4c4cf0fd7105b535892c7a10e1aa4">LPTIM_CFGR_CKSEL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf1e4c4cf0fd7105b535892c7a10e1aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f72372ea98b1648628c895894c613a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f72372ea98b1648628c895894c613a2">LPTIM_CFGR_CKSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e4c4cf0fd7105b535892c7a10e1aa4">LPTIM_CFGR_CKSEL_Pos</a>)</td></tr>
<tr class="separator:ga3f72372ea98b1648628c895894c613a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51756ab9cdc0e908f6f272ccc3e221a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae51756ab9cdc0e908f6f272ccc3e221a">LPTIM_CFGR_CKSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f72372ea98b1648628c895894c613a2">LPTIM_CFGR_CKSEL_Msk</a></td></tr>
<tr class="separator:gae51756ab9cdc0e908f6f272ccc3e221a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93565f8804d86eb6b10c699241d543b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93565f8804d86eb6b10c699241d543b1">LPTIM_CFGR_CKPOL_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga93565f8804d86eb6b10c699241d543b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbd26a12c5443fd0955647b4d39a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47dbd26a12c5443fd0955647b4d39a93">LPTIM_CFGR_CKPOL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93565f8804d86eb6b10c699241d543b1">LPTIM_CFGR_CKPOL_Pos</a>)</td></tr>
<tr class="separator:ga47dbd26a12c5443fd0955647b4d39a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b93ee347b6a137a97020e71fe2a44ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b93ee347b6a137a97020e71fe2a44ff">LPTIM_CFGR_CKPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47dbd26a12c5443fd0955647b4d39a93">LPTIM_CFGR_CKPOL_Msk</a></td></tr>
<tr class="separator:ga0b93ee347b6a137a97020e71fe2a44ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6779ec640b23cf833dd2105b8a220af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6779ec640b23cf833dd2105b8a220af5">LPTIM_CFGR_CKPOL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93565f8804d86eb6b10c699241d543b1">LPTIM_CFGR_CKPOL_Pos</a>)</td></tr>
<tr class="separator:ga6779ec640b23cf833dd2105b8a220af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad084d831c97bad9c75bc5fb870f4c605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad084d831c97bad9c75bc5fb870f4c605">LPTIM_CFGR_CKPOL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93565f8804d86eb6b10c699241d543b1">LPTIM_CFGR_CKPOL_Pos</a>)</td></tr>
<tr class="separator:gad084d831c97bad9c75bc5fb870f4c605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe9732853338654f66fe51d6a6f9f837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe9732853338654f66fe51d6a6f9f837">LPTIM_CFGR_CKFLT_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gafe9732853338654f66fe51d6a6f9f837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff87664b8380f74d415c408fac75d8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff87664b8380f74d415c408fac75d8ef">LPTIM_CFGR_CKFLT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe9732853338654f66fe51d6a6f9f837">LPTIM_CFGR_CKFLT_Pos</a>)</td></tr>
<tr class="separator:gaff87664b8380f74d415c408fac75d8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967fdd5160e383d5740de6c393ae76a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga967fdd5160e383d5740de6c393ae76a5">LPTIM_CFGR_CKFLT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff87664b8380f74d415c408fac75d8ef">LPTIM_CFGR_CKFLT_Msk</a></td></tr>
<tr class="separator:ga967fdd5160e383d5740de6c393ae76a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8880e8aa2748a1c125bb93711f764d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d8880e8aa2748a1c125bb93711f764d">LPTIM_CFGR_CKFLT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe9732853338654f66fe51d6a6f9f837">LPTIM_CFGR_CKFLT_Pos</a>)</td></tr>
<tr class="separator:ga9d8880e8aa2748a1c125bb93711f764d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbe9abc3d0f44a37db62172a80afdb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafbe9abc3d0f44a37db62172a80afdb9">LPTIM_CFGR_CKFLT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe9732853338654f66fe51d6a6f9f837">LPTIM_CFGR_CKFLT_Pos</a>)</td></tr>
<tr class="separator:gaafbe9abc3d0f44a37db62172a80afdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1516877a8f950690f02d215362bb5b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1516877a8f950690f02d215362bb5b72">LPTIM_CFGR_TRGFLT_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga1516877a8f950690f02d215362bb5b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0bc1fc6d1ba7310a96dc3e40e94cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0bc1fc6d1ba7310a96dc3e40e94cf1">LPTIM_CFGR_TRGFLT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1516877a8f950690f02d215362bb5b72">LPTIM_CFGR_TRGFLT_Pos</a>)</td></tr>
<tr class="separator:ga3d0bc1fc6d1ba7310a96dc3e40e94cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fbec2ad1910a83bb7ffbf4f2f9ade9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fbec2ad1910a83bb7ffbf4f2f9ade9c">LPTIM_CFGR_TRGFLT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0bc1fc6d1ba7310a96dc3e40e94cf1">LPTIM_CFGR_TRGFLT_Msk</a></td></tr>
<tr class="separator:ga1fbec2ad1910a83bb7ffbf4f2f9ade9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c0cb2093b00a0e32bc31f71c946c9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0c0cb2093b00a0e32bc31f71c946c9d">LPTIM_CFGR_TRGFLT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1516877a8f950690f02d215362bb5b72">LPTIM_CFGR_TRGFLT_Pos</a>)</td></tr>
<tr class="separator:gac0c0cb2093b00a0e32bc31f71c946c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014ecb2c212432123a6ee2a01dfc4cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga014ecb2c212432123a6ee2a01dfc4cce">LPTIM_CFGR_TRGFLT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1516877a8f950690f02d215362bb5b72">LPTIM_CFGR_TRGFLT_Pos</a>)</td></tr>
<tr class="separator:ga014ecb2c212432123a6ee2a01dfc4cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35291fd86def97e8c27c5749badfd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35291fd86def97e8c27c5749badfd91">LPTIM_CFGR_PRESC_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa35291fd86def97e8c27c5749badfd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae330680ff9e06c3d69b55523ad85e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae330680ff9e06c3d69b55523ad85e5">LPTIM_CFGR_PRESC_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa35291fd86def97e8c27c5749badfd91">LPTIM_CFGR_PRESC_Pos</a>)</td></tr>
<tr class="separator:gadae330680ff9e06c3d69b55523ad85e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd72b0a5dbce113393e4d367b49f5d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd72b0a5dbce113393e4d367b49f5d0c">LPTIM_CFGR_PRESC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadae330680ff9e06c3d69b55523ad85e5">LPTIM_CFGR_PRESC_Msk</a></td></tr>
<tr class="separator:gadd72b0a5dbce113393e4d367b49f5d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf54ff2bff54f5ff370979c5310f60c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf54ff2bff54f5ff370979c5310f60c16">LPTIM_CFGR_PRESC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa35291fd86def97e8c27c5749badfd91">LPTIM_CFGR_PRESC_Pos</a>)</td></tr>
<tr class="separator:gaf54ff2bff54f5ff370979c5310f60c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dee510fa2963d13fdf4aa81bb995e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dee510fa2963d13fdf4aa81bb995e9a">LPTIM_CFGR_PRESC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa35291fd86def97e8c27c5749badfd91">LPTIM_CFGR_PRESC_Pos</a>)</td></tr>
<tr class="separator:ga4dee510fa2963d13fdf4aa81bb995e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c870efbbe78646002653cf2333a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c870efbbe78646002653cf2333a74">LPTIM_CFGR_PRESC_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa35291fd86def97e8c27c5749badfd91">LPTIM_CFGR_PRESC_Pos</a>)</td></tr>
<tr class="separator:ga703c870efbbe78646002653cf2333a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab31dace3620124a37078ccdc260f355a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab31dace3620124a37078ccdc260f355a">LPTIM_CFGR_TRIGSEL_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gab31dace3620124a37078ccdc260f355a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206eab17762f56791b93d8c3ec9c5f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga206eab17762f56791b93d8c3ec9c5f15">LPTIM_CFGR_TRIGSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab31dace3620124a37078ccdc260f355a">LPTIM_CFGR_TRIGSEL_Pos</a>)</td></tr>
<tr class="separator:ga206eab17762f56791b93d8c3ec9c5f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519aa19bd79204f1eb94a1d378655634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga519aa19bd79204f1eb94a1d378655634">LPTIM_CFGR_TRIGSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga206eab17762f56791b93d8c3ec9c5f15">LPTIM_CFGR_TRIGSEL_Msk</a></td></tr>
<tr class="separator:ga519aa19bd79204f1eb94a1d378655634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268e349e4278ec2f405603d1bc82eb2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga268e349e4278ec2f405603d1bc82eb2d">LPTIM_CFGR_TRIGSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab31dace3620124a37078ccdc260f355a">LPTIM_CFGR_TRIGSEL_Pos</a>)</td></tr>
<tr class="separator:ga268e349e4278ec2f405603d1bc82eb2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c3ef431ee899309d6a8b518fc8af88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8c3ef431ee899309d6a8b518fc8af88">LPTIM_CFGR_TRIGSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab31dace3620124a37078ccdc260f355a">LPTIM_CFGR_TRIGSEL_Pos</a>)</td></tr>
<tr class="separator:gab8c3ef431ee899309d6a8b518fc8af88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3470980d3523263818a124f1642fbbdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3470980d3523263818a124f1642fbbdc">LPTIM_CFGR_TRIGSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab31dace3620124a37078ccdc260f355a">LPTIM_CFGR_TRIGSEL_Pos</a>)</td></tr>
<tr class="separator:ga3470980d3523263818a124f1642fbbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga160a914484592698b174ecb64b7c77bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga160a914484592698b174ecb64b7c77bf">LPTIM_CFGR_TRIGEN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga160a914484592698b174ecb64b7c77bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f58ca145e568f4be8eadfd7b3f0b6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30f58ca145e568f4be8eadfd7b3f0b6d">LPTIM_CFGR_TRIGEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga160a914484592698b174ecb64b7c77bf">LPTIM_CFGR_TRIGEN_Pos</a>)</td></tr>
<tr class="separator:ga30f58ca145e568f4be8eadfd7b3f0b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf1ffffa1a91f49efb93dc6a1571ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbf1ffffa1a91f49efb93dc6a1571ea4">LPTIM_CFGR_TRIGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30f58ca145e568f4be8eadfd7b3f0b6d">LPTIM_CFGR_TRIGEN_Msk</a></td></tr>
<tr class="separator:gadbf1ffffa1a91f49efb93dc6a1571ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2a7ee9793909a72ca469ac52cebf6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2a7ee9793909a72ca469ac52cebf6f">LPTIM_CFGR_TRIGEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga160a914484592698b174ecb64b7c77bf">LPTIM_CFGR_TRIGEN_Pos</a>)</td></tr>
<tr class="separator:ga5e2a7ee9793909a72ca469ac52cebf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533f47720800bf4619d3f576043b6ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga533f47720800bf4619d3f576043b6ce9">LPTIM_CFGR_TRIGEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga160a914484592698b174ecb64b7c77bf">LPTIM_CFGR_TRIGEN_Pos</a>)</td></tr>
<tr class="separator:ga533f47720800bf4619d3f576043b6ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672cd9c43d091c2db4781c6e9b2043e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga672cd9c43d091c2db4781c6e9b2043e4">LPTIM_CFGR_TIMOUT_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga672cd9c43d091c2db4781c6e9b2043e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f05dd8291e7351c085cf9fc2549c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f05dd8291e7351c085cf9fc2549c76">LPTIM_CFGR_TIMOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga672cd9c43d091c2db4781c6e9b2043e4">LPTIM_CFGR_TIMOUT_Pos</a>)</td></tr>
<tr class="separator:gaf9f05dd8291e7351c085cf9fc2549c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca64047a63144f4d0d4663d1d6ee6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca64047a63144f4d0d4663d1d6ee6da">LPTIM_CFGR_TIMOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f05dd8291e7351c085cf9fc2549c76">LPTIM_CFGR_TIMOUT_Msk</a></td></tr>
<tr class="separator:ga2ca64047a63144f4d0d4663d1d6ee6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9bf1bcfbb869bb8c12a6389cd678fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bf1bcfbb869bb8c12a6389cd678fdd">LPTIM_CFGR_WAVE_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaa9bf1bcfbb869bb8c12a6389cd678fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab9d7a59b17326ad6cedabb70c0faf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacab9d7a59b17326ad6cedabb70c0faf3">LPTIM_CFGR_WAVE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9bf1bcfbb869bb8c12a6389cd678fdd">LPTIM_CFGR_WAVE_Pos</a>)</td></tr>
<tr class="separator:gacab9d7a59b17326ad6cedabb70c0faf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d04d4b6c31e68728a6c515aa36571c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d04d4b6c31e68728a6c515aa36571c">LPTIM_CFGR_WAVE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacab9d7a59b17326ad6cedabb70c0faf3">LPTIM_CFGR_WAVE_Msk</a></td></tr>
<tr class="separator:ga21d04d4b6c31e68728a6c515aa36571c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98435524773e234e766a4fdbaf407e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae98435524773e234e766a4fdbaf407e5">LPTIM_CFGR_WAVPOL_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gae98435524773e234e766a4fdbaf407e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cccc4a18860c1b4a1500945b0dc6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9cccc4a18860c1b4a1500945b0dc6d7">LPTIM_CFGR_WAVPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae98435524773e234e766a4fdbaf407e5">LPTIM_CFGR_WAVPOL_Pos</a>)</td></tr>
<tr class="separator:gaa9cccc4a18860c1b4a1500945b0dc6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf953b0b77f31228a0ddac549eb0b470e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf953b0b77f31228a0ddac549eb0b470e">LPTIM_CFGR_WAVPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9cccc4a18860c1b4a1500945b0dc6d7">LPTIM_CFGR_WAVPOL_Msk</a></td></tr>
<tr class="separator:gaf953b0b77f31228a0ddac549eb0b470e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5563d14ff71e36211e358a0eeda8a0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5563d14ff71e36211e358a0eeda8a0b5">LPTIM_CFGR_PRELOAD_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga5563d14ff71e36211e358a0eeda8a0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ab0c368193e5c00b8961d10f4c9e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77ab0c368193e5c00b8961d10f4c9e51">LPTIM_CFGR_PRELOAD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5563d14ff71e36211e358a0eeda8a0b5">LPTIM_CFGR_PRELOAD_Pos</a>)</td></tr>
<tr class="separator:ga77ab0c368193e5c00b8961d10f4c9e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5dc1fa00988177012c9cb933e50db5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5dc1fa00988177012c9cb933e50db5d">LPTIM_CFGR_PRELOAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77ab0c368193e5c00b8961d10f4c9e51">LPTIM_CFGR_PRELOAD_Msk</a></td></tr>
<tr class="separator:gad5dc1fa00988177012c9cb933e50db5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e50d972d4a24782712301bf2d632ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e50d972d4a24782712301bf2d632ae0">LPTIM_CFGR_COUNTMODE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga5e50d972d4a24782712301bf2d632ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347fd1dcb47397008e30d1c1f371361a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga347fd1dcb47397008e30d1c1f371361a">LPTIM_CFGR_COUNTMODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e50d972d4a24782712301bf2d632ae0">LPTIM_CFGR_COUNTMODE_Pos</a>)</td></tr>
<tr class="separator:ga347fd1dcb47397008e30d1c1f371361a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360d483b0d8b2a36bf8634319cf3c4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360d483b0d8b2a36bf8634319cf3c4a0">LPTIM_CFGR_COUNTMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga347fd1dcb47397008e30d1c1f371361a">LPTIM_CFGR_COUNTMODE_Msk</a></td></tr>
<tr class="separator:ga360d483b0d8b2a36bf8634319cf3c4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b057945543edba5a0b79df5fe9a583e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b057945543edba5a0b79df5fe9a583e">LPTIM_CFGR_ENC_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9b057945543edba5a0b79df5fe9a583e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f19afb5440831244036ec045d842ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f19afb5440831244036ec045d842ab">LPTIM_CFGR_ENC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b057945543edba5a0b79df5fe9a583e">LPTIM_CFGR_ENC_Pos</a>)</td></tr>
<tr class="separator:ga27f19afb5440831244036ec045d842ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd13a5203732ee6743bf9025ad9f9172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd13a5203732ee6743bf9025ad9f9172">LPTIM_CFGR_ENC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27f19afb5440831244036ec045d842ab">LPTIM_CFGR_ENC_Msk</a></td></tr>
<tr class="separator:gacd13a5203732ee6743bf9025ad9f9172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaade535c6c5758858bd51334fc8ab6a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaade535c6c5758858bd51334fc8ab6a49">LPTIM_CR_ENABLE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaade535c6c5758858bd51334fc8ab6a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf077af8a00be1e670e37294915fd2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf077af8a00be1e670e37294915fd2a">LPTIM_CR_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaade535c6c5758858bd51334fc8ab6a49">LPTIM_CR_ENABLE_Pos</a>)</td></tr>
<tr class="separator:ga3bf077af8a00be1e670e37294915fd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1f4b2d79870055c5c7b622a301ad73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a1f4b2d79870055c5c7b622a301ad73">LPTIM_CR_ENABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf077af8a00be1e670e37294915fd2a">LPTIM_CR_ENABLE_Msk</a></td></tr>
<tr class="separator:ga8a1f4b2d79870055c5c7b622a301ad73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac129e479d844619e29c2384fc33426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac129e479d844619e29c2384fc33426">LPTIM_CR_SNGSTRT_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9ac129e479d844619e29c2384fc33426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c4bdf05747cce9157336fa8399b7e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9c4bdf05747cce9157336fa8399b7e8">LPTIM_CR_SNGSTRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac129e479d844619e29c2384fc33426">LPTIM_CR_SNGSTRT_Pos</a>)</td></tr>
<tr class="separator:gaa9c4bdf05747cce9157336fa8399b7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c59145554d8bfa0d636f225a932514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c59145554d8bfa0d636f225a932514">LPTIM_CR_SNGSTRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9c4bdf05747cce9157336fa8399b7e8">LPTIM_CR_SNGSTRT_Msk</a></td></tr>
<tr class="separator:gaa0c59145554d8bfa0d636f225a932514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289cfd728541ed33acdb6e023b19f9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289cfd728541ed33acdb6e023b19f9ca">LPTIM_CR_CNTSTRT_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga289cfd728541ed33acdb6e023b19f9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04b4aa158a5189ff3981bcccb9756e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa04b4aa158a5189ff3981bcccb9756e1">LPTIM_CR_CNTSTRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga289cfd728541ed33acdb6e023b19f9ca">LPTIM_CR_CNTSTRT_Pos</a>)</td></tr>
<tr class="separator:gaa04b4aa158a5189ff3981bcccb9756e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8912f46b6f529d6c632ad2de408ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8912f46b6f529d6c632ad2de408ff3">LPTIM_CR_CNTSTRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa04b4aa158a5189ff3981bcccb9756e1">LPTIM_CR_CNTSTRT_Msk</a></td></tr>
<tr class="separator:ga7c8912f46b6f529d6c632ad2de408ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5643bfded457f91880778f7db67656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5643bfded457f91880778f7db67656">LPTIM_CMP_CMP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gada5643bfded457f91880778f7db67656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d9327679862c756efafdbb860dcb394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d9327679862c756efafdbb860dcb394">LPTIM_CMP_CMP_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada5643bfded457f91880778f7db67656">LPTIM_CMP_CMP_Pos</a>)</td></tr>
<tr class="separator:ga7d9327679862c756efafdbb860dcb394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0da614536f546b3420c0801d6df70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0da614536f546b3420c0801d6df70f">LPTIM_CMP_CMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d9327679862c756efafdbb860dcb394">LPTIM_CMP_CMP_Msk</a></td></tr>
<tr class="separator:ga8e0da614536f546b3420c0801d6df70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad0ac8b37df965dd6402cca20fdd0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabad0ac8b37df965dd6402cca20fdd0bb">LPTIM_ARR_ARR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabad0ac8b37df965dd6402cca20fdd0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5a1383d56848f5030c2c2557f8621a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5a1383d56848f5030c2c2557f8621a">LPTIM_ARR_ARR_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabad0ac8b37df965dd6402cca20fdd0bb">LPTIM_ARR_ARR_Pos</a>)</td></tr>
<tr class="separator:ga8c5a1383d56848f5030c2c2557f8621a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac708b2613ec085499446b969b89e90eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac708b2613ec085499446b969b89e90eb">LPTIM_ARR_ARR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5a1383d56848f5030c2c2557f8621a">LPTIM_ARR_ARR_Msk</a></td></tr>
<tr class="separator:gac708b2613ec085499446b969b89e90eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81cb635eb99877bdd13613c39ca4d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81cb635eb99877bdd13613c39ca4d50">LPTIM_CNT_CNT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad81cb635eb99877bdd13613c39ca4d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf423bd32750bf9bda6194a024f9815b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf423bd32750bf9bda6194a024f9815b8">LPTIM_CNT_CNT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad81cb635eb99877bdd13613c39ca4d50">LPTIM_CNT_CNT_Pos</a>)</td></tr>
<tr class="separator:gaf423bd32750bf9bda6194a024f9815b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b069fc9f9436dbc473cee09bb67aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3b069fc9f9436dbc473cee09bb67aae">LPTIM_CNT_CNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf423bd32750bf9bda6194a024f9815b8">LPTIM_CNT_CNT_Msk</a></td></tr>
<tr class="separator:gaf3b069fc9f9436dbc473cee09bb67aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0076a5a9831d54729bbd623f5591034e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0076a5a9831d54729bbd623f5591034e">FW_CSSA_ADD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0076a5a9831d54729bbd623f5591034e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd76599403cff4092a2db15bdbe930d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd76599403cff4092a2db15bdbe930d9">FW_CSSA_ADD_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0076a5a9831d54729bbd623f5591034e">FW_CSSA_ADD_Pos</a>)</td></tr>
<tr class="separator:gadd76599403cff4092a2db15bdbe930d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21f4723f86ff84442046517a54437639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21f4723f86ff84442046517a54437639">FW_CSSA_ADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd76599403cff4092a2db15bdbe930d9">FW_CSSA_ADD_Msk</a></td></tr>
<tr class="separator:ga21f4723f86ff84442046517a54437639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70aa7fe5093aa27a7f589f4d9117d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad70aa7fe5093aa27a7f589f4d9117d76">FW_CSL_LENG_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad70aa7fe5093aa27a7f589f4d9117d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5612a40539468c9ccaff50382e13b0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5612a40539468c9ccaff50382e13b0c3">FW_CSL_LENG_Msk</a>&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad70aa7fe5093aa27a7f589f4d9117d76">FW_CSL_LENG_Pos</a>)</td></tr>
<tr class="separator:ga5612a40539468c9ccaff50382e13b0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31fa33488e9d95973ccbc4eed189c7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31fa33488e9d95973ccbc4eed189c7da">FW_CSL_LENG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5612a40539468c9ccaff50382e13b0c3">FW_CSL_LENG_Msk</a></td></tr>
<tr class="separator:ga31fa33488e9d95973ccbc4eed189c7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fc42f68ef8d99cbdd7ac18f1fc5262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23fc42f68ef8d99cbdd7ac18f1fc5262">FW_NVDSSA_ADD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga23fc42f68ef8d99cbdd7ac18f1fc5262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2668d487f9c5e6ab9fb44f833ddd46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd2668d487f9c5e6ab9fb44f833ddd46">FW_NVDSSA_ADD_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga23fc42f68ef8d99cbdd7ac18f1fc5262">FW_NVDSSA_ADD_Pos</a>)</td></tr>
<tr class="separator:gacd2668d487f9c5e6ab9fb44f833ddd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3413ee3df412954486f9429fc0b9820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3413ee3df412954486f9429fc0b9820">FW_NVDSSA_ADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd2668d487f9c5e6ab9fb44f833ddd46">FW_NVDSSA_ADD_Msk</a></td></tr>
<tr class="separator:gaf3413ee3df412954486f9429fc0b9820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5a93dda46eeff3fd15b91bec8fe61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea5a93dda46eeff3fd15b91bec8fe61d">FW_NVDSL_LENG_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaea5a93dda46eeff3fd15b91bec8fe61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3745d001d846403c2a491d2b141f4de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3745d001d846403c2a491d2b141f4de4">FW_NVDSL_LENG_Msk</a>&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaea5a93dda46eeff3fd15b91bec8fe61d">FW_NVDSL_LENG_Pos</a>)</td></tr>
<tr class="separator:ga3745d001d846403c2a491d2b141f4de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3531efff755105e7b1992f05557132a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3531efff755105e7b1992f05557132a">FW_NVDSL_LENG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3745d001d846403c2a491d2b141f4de4">FW_NVDSL_LENG_Msk</a></td></tr>
<tr class="separator:gad3531efff755105e7b1992f05557132a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72827da64e5ea3726b93b17200e20167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72827da64e5ea3726b93b17200e20167">FW_VDSSA_ADD_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga72827da64e5ea3726b93b17200e20167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9425663b205d3d185c17406d9f09315b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9425663b205d3d185c17406d9f09315b">FW_VDSSA_ADD_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga72827da64e5ea3726b93b17200e20167">FW_VDSSA_ADD_Pos</a>)</td></tr>
<tr class="separator:ga9425663b205d3d185c17406d9f09315b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad4f892b670f2021050179741e204e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ad4f892b670f2021050179741e204e8">FW_VDSSA_ADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9425663b205d3d185c17406d9f09315b">FW_VDSSA_ADD_Msk</a></td></tr>
<tr class="separator:ga2ad4f892b670f2021050179741e204e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e6732f6acd58c218b4e815641422466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e6732f6acd58c218b4e815641422466">FW_VDSL_LENG_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga2e6732f6acd58c218b4e815641422466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8214361d14e7aee21e6476dbdde09891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8214361d14e7aee21e6476dbdde09891">FW_VDSL_LENG_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e6732f6acd58c218b4e815641422466">FW_VDSL_LENG_Pos</a>)</td></tr>
<tr class="separator:ga8214361d14e7aee21e6476dbdde09891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b705b1fb809a0dad406ec93e0b4f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45b705b1fb809a0dad406ec93e0b4f03">FW_VDSL_LENG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8214361d14e7aee21e6476dbdde09891">FW_VDSL_LENG_Msk</a></td></tr>
<tr class="separator:ga45b705b1fb809a0dad406ec93e0b4f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24dd3b2648e37f708c05b91731239ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24dd3b2648e37f708c05b91731239ccc">FW_CR_FPA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24dd3b2648e37f708c05b91731239ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c98a71d65c8fa3d76eda9ef53d38fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c98a71d65c8fa3d76eda9ef53d38fd8">FW_CR_FPA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24dd3b2648e37f708c05b91731239ccc">FW_CR_FPA_Pos</a>)</td></tr>
<tr class="separator:ga7c98a71d65c8fa3d76eda9ef53d38fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ac72c1481916d4563c5f96c8f74add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ac72c1481916d4563c5f96c8f74add">FW_CR_FPA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c98a71d65c8fa3d76eda9ef53d38fd8">FW_CR_FPA_Msk</a></td></tr>
<tr class="separator:ga79ac72c1481916d4563c5f96c8f74add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae63743a0f8c3a631a423d513406e379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae63743a0f8c3a631a423d513406e379">FW_CR_VDS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaae63743a0f8c3a631a423d513406e379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126091e997fe3e2ce864d8120ed12982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga126091e997fe3e2ce864d8120ed12982">FW_CR_VDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaae63743a0f8c3a631a423d513406e379">FW_CR_VDS_Pos</a>)</td></tr>
<tr class="separator:ga126091e997fe3e2ce864d8120ed12982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f452419d99466427cf33e1db878f21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f452419d99466427cf33e1db878f21b">FW_CR_VDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga126091e997fe3e2ce864d8120ed12982">FW_CR_VDS_Msk</a></td></tr>
<tr class="separator:ga1f452419d99466427cf33e1db878f21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193d175fa753aa9f3deb2b7ed6175c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga193d175fa753aa9f3deb2b7ed6175c7c">FW_CR_VDE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga193d175fa753aa9f3deb2b7ed6175c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga160c08aaa9164059d8967defa6f6bc59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga160c08aaa9164059d8967defa6f6bc59">FW_CR_VDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga193d175fa753aa9f3deb2b7ed6175c7c">FW_CR_VDE_Pos</a>)</td></tr>
<tr class="separator:ga160c08aaa9164059d8967defa6f6bc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e816a182be558f130651f8697c70266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e816a182be558f130651f8697c70266">FW_CR_VDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga160c08aaa9164059d8967defa6f6bc59">FW_CR_VDE_Msk</a></td></tr>
<tr class="separator:ga2e816a182be558f130651f8697c70266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c7e57464628cad24d7ee708fcc3065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29c7e57464628cad24d7ee708fcc3065">PWR_PVD_SUPPORT</a></td></tr>
<tr class="separator:ga29c7e57464628cad24d7ee708fcc3065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02147e8359d665848b2bbe0bf12153d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0">PWR_CR_LPSDSR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga02147e8359d665848b2bbe0bf12153d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdefdb4ee5e4a89c34ed0ccd090067d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d">PWR_CR_LPSDSR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02147e8359d665848b2bbe0bf12153d0">PWR_CR_LPSDSR_Pos</a>)</td></tr>
<tr class="separator:ga2cdefdb4ee5e4a89c34ed0ccd090067d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e3d6a1e77ba526a2bc43343916f0e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e3d6a1e77ba526a2bc43343916f0e79">PWR_CR_LPSDSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdefdb4ee5e4a89c34ed0ccd090067d">PWR_CR_LPSDSR_Msk</a></td></tr>
<tr class="separator:ga4e3d6a1e77ba526a2bc43343916f0e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1038bf2ac726320cfe05865bda0a07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e">PWR_CR_PDDS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf1038bf2ac726320cfe05865bda0a07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8e1dc6252707c24412500e6695fd05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1038bf2ac726320cfe05865bda0a07e">PWR_CR_PDDS_Pos</a>)</td></tr>
<tr class="separator:gabc8e1dc6252707c24412500e6695fd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8075e98772470804c9e3fe74984115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a></td></tr>
<tr class="separator:ga8c8075e98772470804c9e3fe74984115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8725c4a6e67a667c4de1087c9639221f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f">PWR_CR_CWUF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8725c4a6e67a667c4de1087c9639221f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3f54b99913b0d6413df2b3d2e4790a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8725c4a6e67a667c4de1087c9639221f">PWR_CR_CWUF_Pos</a>)</td></tr>
<tr class="separator:ga0b3f54b99913b0d6413df2b3d2e4790a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3928de64f633b84770b1cfecea702fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a></td></tr>
<tr class="separator:ga3928de64f633b84770b1cfecea702fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657c1dc4aa1d976d5cb8870ad7791a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09">PWR_CR_CSBF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga657c1dc4aa1d976d5cb8870ad7791a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e25040e042ac06128a8cd5f858d8912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga657c1dc4aa1d976d5cb8870ad7791a09">PWR_CR_CSBF_Pos</a>)</td></tr>
<tr class="separator:ga8e25040e042ac06128a8cd5f858d8912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a></td></tr>
<tr class="separator:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4073cd8adfdba51b106072bab82fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3">PWR_CR_PVDE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gadb4073cd8adfdba51b106072bab82fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f556d56181a41dc59ba75be574155ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb4073cd8adfdba51b106072bab82fc3">PWR_CR_PVDE_Pos</a>)</td></tr>
<tr class="separator:ga1f556d56181a41dc59ba75be574155ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</a></td></tr>
<tr class="separator:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dc96cce80c352f7bda9a3919023eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga73dc96cce80c352f7bda9a3919023eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4e8550b3c0d62156604ce5cdb659a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>)</td></tr>
<tr class="separator:ga5c4e8550b3c0d62156604ce5cdb659a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73c24d43953c7598e42acdd4c4e7435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</a></td></tr>
<tr class="separator:gac73c24d43953c7598e42acdd4c4e7435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef447510818c468c202e3b4991ea08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>)</td></tr>
<tr class="separator:gacef447510818c468c202e3b4991ea08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd19d78943514a2f695a39b45594623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>)</td></tr>
<tr class="separator:gafcd19d78943514a2f695a39b45594623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73dc96cce80c352f7bda9a3919023eef">PWR_CR_PLS_Pos</a>)</td></tr>
<tr class="separator:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6b904b20d7e4fff958c75748861216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gacb6b904b20d7e4fff958c75748861216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1782980a2fb12de80058729a74f174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a>&#160;&#160;&#160;(0x00000060U)</td></tr>
<tr class="separator:ga9c1782980a2fb12de80058729a74f174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326781d09a07b4d215424fbbae11b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a>&#160;&#160;&#160;(0x000000A0U)</td></tr>
<tr class="separator:ga326781d09a07b4d215424fbbae11b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a>&#160;&#160;&#160;(0x000000C0U)</td></tr>
<tr class="separator:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a>&#160;&#160;&#160;(0x000000E0U)</td></tr>
<tr class="separator:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c90e817e3ccc0031b20014ef7d434e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e">PWR_CR_DBP_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa3c90e817e3ccc0031b20014ef7d434e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dc0f910dd014d87bdb0259f89de5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c90e817e3ccc0031b20014ef7d434e">PWR_CR_DBP_Pos</a>)</td></tr>
<tr class="separator:gae4dc0f910dd014d87bdb0259f89de5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a></td></tr>
<tr class="separator:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e3a5114b83938e58f788bbe69de62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a">PWR_CR_ULP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae0e3a5114b83938e58f788bbe69de62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada208d05e2cdcb1b1a608d013d49ba0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d">PWR_CR_ULP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0e3a5114b83938e58f788bbe69de62a">PWR_CR_ULP_Pos</a>)</td></tr>
<tr class="separator:gada208d05e2cdcb1b1a608d013d49ba0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14c19c1188ed2c42acbdba5759bc5e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14c19c1188ed2c42acbdba5759bc5e03">PWR_CR_ULP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada208d05e2cdcb1b1a608d013d49ba0d">PWR_CR_ULP_Msk</a></td></tr>
<tr class="separator:ga14c19c1188ed2c42acbdba5759bc5e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d661926f28ff5efac08334c8fa39cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4">PWR_CR_FWU_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9d661926f28ff5efac08334c8fa39cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf075123967b4067af65321e8f6fcde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde">PWR_CR_FWU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d661926f28ff5efac08334c8fa39cb4">PWR_CR_FWU_Pos</a>)</td></tr>
<tr class="separator:ga9bf075123967b4067af65321e8f6fcde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282ffe109edf2466c2a563784a591ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga282ffe109edf2466c2a563784a591ec8">PWR_CR_FWU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bf075123967b4067af65321e8f6fcde">PWR_CR_FWU_Msk</a></td></tr>
<tr class="separator:ga282ffe109edf2466c2a563784a591ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4f27bd20dad692917746ce1f184d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28">PWR_CR_VOS_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga2f4f27bd20dad692917746ce1f184d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e94ecdd78a53924cc35417d24fc974a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a">PWR_CR_VOS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28">PWR_CR_VOS_Pos</a>)</td></tr>
<tr class="separator:ga3e94ecdd78a53924cc35417d24fc974a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc33f1ba4e374e116ffa50f3a503030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a">PWR_CR_VOS_Msk</a></td></tr>
<tr class="separator:gaccc33f1ba4e374e116ffa50f3a503030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b4e08a8936aa9828c5d683fde2fb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28">PWR_CR_VOS_Pos</a>)</td></tr>
<tr class="separator:ga27b4e08a8936aa9828c5d683fde2fb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3093c26b256c965cebec3b2e388a3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f4f27bd20dad692917746ce1f184d28">PWR_CR_VOS_Pos</a>)</td></tr>
<tr class="separator:gac3093c26b256c965cebec3b2e388a3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6617d716cec619566a89ca9ebb68ff8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e">PWR_CR_DSEEKOFF_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga6617d716cec619566a89ca9ebb68ff8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae73ad34145e9d1a2bb97d949d5957906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906">PWR_CR_DSEEKOFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6617d716cec619566a89ca9ebb68ff8e">PWR_CR_DSEEKOFF_Pos</a>)</td></tr>
<tr class="separator:gae73ad34145e9d1a2bb97d949d5957906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f0b6b06cf08458ec12cbf4a0438026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f0b6b06cf08458ec12cbf4a0438026">PWR_CR_DSEEKOFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae73ad34145e9d1a2bb97d949d5957906">PWR_CR_DSEEKOFF_Msk</a></td></tr>
<tr class="separator:ga13f0b6b06cf08458ec12cbf4a0438026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98e446cf5bd03161caca9087b649921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921">PWR_CR_LPRUN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae98e446cf5bd03161caca9087b649921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a54c8f7821f0b33468c0d63acb22de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de">PWR_CR_LPRUN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae98e446cf5bd03161caca9087b649921">PWR_CR_LPRUN_Pos</a>)</td></tr>
<tr class="separator:ga48a54c8f7821f0b33468c0d63acb22de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad420341e83bf995a581a42b49511e2ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad420341e83bf995a581a42b49511e2ad">PWR_CR_LPRUN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48a54c8f7821f0b33468c0d63acb22de">PWR_CR_LPRUN_Msk</a></td></tr>
<tr class="separator:gad420341e83bf995a581a42b49511e2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e519f8bd84379dc4a94dd5acaff305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305">PWR_CSR_WUF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae7e519f8bd84379dc4a94dd5acaff305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506641083e85de1202465b9be1712c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae7e519f8bd84379dc4a94dd5acaff305">PWR_CSR_WUF_Pos</a>)</td></tr>
<tr class="separator:ga506641083e85de1202465b9be1712c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465bb7ad9ca936688344e2a077539e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a></td></tr>
<tr class="separator:ga9465bb7ad9ca936688344e2a077539e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28df9eb1abdd9d2f29b3f471f9aa096f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f">PWR_CSR_SBF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga28df9eb1abdd9d2f29b3f471f9aa096f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46cab51c4455b5ab8264684e0ca5783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga28df9eb1abdd9d2f29b3f471f9aa096f">PWR_CSR_SBF_Pos</a>)</td></tr>
<tr class="separator:gab46cab51c4455b5ab8264684e0ca5783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a></td></tr>
<tr class="separator:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdec9406a561d29e05ca2e2f69fd4532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532">PWR_CSR_PVDO_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacdec9406a561d29e05ca2e2f69fd4532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c27c44a96fdf582f2b25d00666a9548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacdec9406a561d29e05ca2e2f69fd4532">PWR_CSR_PVDO_Pos</a>)</td></tr>
<tr class="separator:ga4c27c44a96fdf582f2b25d00666a9548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3535ce181895cc00afeb28dcac68d04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</a></td></tr>
<tr class="separator:ga3535ce181895cc00afeb28dcac68d04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d902edc3d282b012b49d9ac2b0b5629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629">PWR_CSR_VREFINTRDYF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1d902edc3d282b012b49d9ac2b0b5629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c0b11aa440fde1b83d709638e03aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca">PWR_CSR_VREFINTRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d902edc3d282b012b49d9ac2b0b5629">PWR_CSR_VREFINTRDYF_Pos</a>)</td></tr>
<tr class="separator:gac6c0b11aa440fde1b83d709638e03aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918aa3e6e5f97f7032d3eae8ac324eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba">PWR_CSR_VREFINTRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c0b11aa440fde1b83d709638e03aca">PWR_CSR_VREFINTRDYF_Msk</a></td></tr>
<tr class="separator:ga918aa3e6e5f97f7032d3eae8ac324eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3842c6f480e33e374a756d74b3cbc607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607">PWR_CSR_VOSF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3842c6f480e33e374a756d74b3cbc607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f26ee3376a5cb11223b053e3b16ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3">PWR_CSR_VOSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3842c6f480e33e374a756d74b3cbc607">PWR_CSR_VOSF_Pos</a>)</td></tr>
<tr class="separator:ga31f26ee3376a5cb11223b053e3b16ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760e9fa30782fc54fec0b0f886eda0f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga760e9fa30782fc54fec0b0f886eda0f1">PWR_CSR_VOSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31f26ee3376a5cb11223b053e3b16ff3">PWR_CSR_VOSF_Msk</a></td></tr>
<tr class="separator:ga760e9fa30782fc54fec0b0f886eda0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16fa11da25ba601a5491812d7d0abb4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f">PWR_CSR_REGLPF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga16fa11da25ba601a5491812d7d0abb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b440521c6402dd58e8e2ea0be4489f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f">PWR_CSR_REGLPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga16fa11da25ba601a5491812d7d0abb4f">PWR_CSR_REGLPF_Pos</a>)</td></tr>
<tr class="separator:gad0b440521c6402dd58e8e2ea0be4489f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4741c79606f7fde43e2b88113053d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4741c79606f7fde43e2b88113053d7">PWR_CSR_REGLPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0b440521c6402dd58e8e2ea0be4489f">PWR_CSR_REGLPF_Msk</a></td></tr>
<tr class="separator:gafb4741c79606f7fde43e2b88113053d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad000d48ade30c66daac554ab4a993c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c">PWR_CSR_EWUP1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad000d48ade30c66daac554ab4a993c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5a2cca97f4ab70db773d9b023bade7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7">PWR_CSR_EWUP1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad000d48ade30c66daac554ab4a993c5c">PWR_CSR_EWUP1_Pos</a>)</td></tr>
<tr class="separator:gaac5a2cca97f4ab70db773d9b023bade7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a92d9adb125e24ab1cd1a58a73efe19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19">PWR_CSR_EWUP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7">PWR_CSR_EWUP1_Msk</a></td></tr>
<tr class="separator:ga2a92d9adb125e24ab1cd1a58a73efe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7032dac315e9188e494f50445c365db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4">PWR_CSR_EWUP2_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7032dac315e9188e494f50445c365db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6542ceecd4f7dfa8c2f885e28b89364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364">PWR_CSR_EWUP2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7032dac315e9188e494f50445c365db4">PWR_CSR_EWUP2_Pos</a>)</td></tr>
<tr class="separator:gae6542ceecd4f7dfa8c2f885e28b89364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3924963c0b869453e9be2b8f14c929dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc">PWR_CSR_EWUP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364">PWR_CSR_EWUP2_Msk</a></td></tr>
<tr class="separator:ga3924963c0b869453e9be2b8f14c929dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9598f751259b27a5967793cfd1ab1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d">PWR_CSR_EWUP3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaec9598f751259b27a5967793cfd1ab1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa650acf3f7b0bf3ded924e79584ad9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8">PWR_CSR_EWUP3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaec9598f751259b27a5967793cfd1ab1d">PWR_CSR_EWUP3_Pos</a>)</td></tr>
<tr class="separator:gaa650acf3f7b0bf3ded924e79584ad9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d9b871a8a67cc724b836cc96a8d7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3">PWR_CSR_EWUP3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8">PWR_CSR_EWUP3_Msk</a></td></tr>
<tr class="separator:ga58d9b871a8a67cc724b836cc96a8d7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694f4c1b00e10de4b644388e084482ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga694f4c1b00e10de4b644388e084482ab">RCC_HSI48_SUPPORT</a></td></tr>
<tr class="separator:ga694f4c1b00e10de4b644388e084482ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b9dbaf5ec725482b6d1f24cd02f86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9b9dbaf5ec725482b6d1f24cd02f86d">RCC_HSECSS_SUPPORT</a></td></tr>
<tr class="separator:gaf9b9dbaf5ec725482b6d1f24cd02f86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a3bce22ffc91ba571f4bbc5408a8fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a3bce22ffc91ba571f4bbc5408a8fbf">RCC_MCO3_SUPPORT</a></td></tr>
<tr class="separator:ga5a3bce22ffc91ba571f4bbc5408a8fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132b7cc0d16cda16ae49ca4b7898a014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga132b7cc0d16cda16ae49ca4b7898a014">RCC_MCO3_AF2_SUPPORT</a></td></tr>
<tr class="separator:ga132b7cc0d16cda16ae49ca4b7898a014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24995a185bfa02f4ed0624e1a5921585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">RCC_CR_HSION_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24995a185bfa02f4ed0624e1a5921585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21adcb31640b6407baff549c0e7d1af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">RCC_CR_HSION_Pos</a>)</td></tr>
<tr class="separator:ga21adcb31640b6407baff549c0e7d1af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a></td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33c2b9f22004361c069c6cd35d14952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33c2b9f22004361c069c6cd35d14952">RCC_CR_HSIKERON_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac33c2b9f22004361c069c6cd35d14952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082ffaaa797e5be06892b682090c5366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga082ffaaa797e5be06892b682090c5366">RCC_CR_HSIKERON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac33c2b9f22004361c069c6cd35d14952">RCC_CR_HSIKERON_Pos</a>)</td></tr>
<tr class="separator:ga082ffaaa797e5be06892b682090c5366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9172ae30b26b2daad9442579b8e2dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga082ffaaa797e5be06892b682090c5366">RCC_CR_HSIKERON_Msk</a></td></tr>
<tr class="separator:gaa9172ae30b26b2daad9442579b8e2dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">RCC_CR_HSIRDY_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c613573a83b8399c228dca39063947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">RCC_CR_HSIRDY_Pos</a>)</td></tr>
<tr class="separator:ga55c613573a83b8399c228dca39063947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a></td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4f9ca5c86ff3b73e74bafb359ce230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4f9ca5c86ff3b73e74bafb359ce230">RCC_CR_HSIDIVEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7a4f9ca5c86ff3b73e74bafb359ce230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d45e8b3e6e3ac376fa37e6eb12e083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d45e8b3e6e3ac376fa37e6eb12e083">RCC_CR_HSIDIVEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4f9ca5c86ff3b73e74bafb359ce230">RCC_CR_HSIDIVEN_Pos</a>)</td></tr>
<tr class="separator:ga48d45e8b3e6e3ac376fa37e6eb12e083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5049064ed422f970fef78fb38f26cfbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5049064ed422f970fef78fb38f26cfbc">RCC_CR_HSIDIVEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48d45e8b3e6e3ac376fa37e6eb12e083">RCC_CR_HSIDIVEN_Msk</a></td></tr>
<tr class="separator:ga5049064ed422f970fef78fb38f26cfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6961fb4ffecec4e6d44412852cc8ff9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6961fb4ffecec4e6d44412852cc8ff9f">RCC_CR_HSIDIVF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga6961fb4ffecec4e6d44412852cc8ff9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba91231bbfa2e24b20ec5912615f66c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba91231bbfa2e24b20ec5912615f66c3">RCC_CR_HSIDIVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6961fb4ffecec4e6d44412852cc8ff9f">RCC_CR_HSIDIVF_Pos</a>)</td></tr>
<tr class="separator:gaba91231bbfa2e24b20ec5912615f66c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fcb8d0f9b48b602b94bd55c31bdda4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3fcb8d0f9b48b602b94bd55c31bdda4">RCC_CR_HSIDIVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba91231bbfa2e24b20ec5912615f66c3">RCC_CR_HSIDIVF_Msk</a></td></tr>
<tr class="separator:gaf3fcb8d0f9b48b602b94bd55c31bdda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6337a24b6a64d572be4e8b36dcf7c9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6337a24b6a64d572be4e8b36dcf7c9d">RCC_CR_HSIOUTEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad6337a24b6a64d572be4e8b36dcf7c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a162f902dec5df99a49514c91805edf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a162f902dec5df99a49514c91805edf">RCC_CR_HSIOUTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6337a24b6a64d572be4e8b36dcf7c9d">RCC_CR_HSIOUTEN_Pos</a>)</td></tr>
<tr class="separator:ga8a162f902dec5df99a49514c91805edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac049bc4d37d37802f71adf32a9c89526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac049bc4d37d37802f71adf32a9c89526">RCC_CR_HSIOUTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a162f902dec5df99a49514c91805edf">RCC_CR_HSIOUTEN_Msk</a></td></tr>
<tr class="separator:gac049bc4d37d37802f71adf32a9c89526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddab7700ab98b4fcd0d8891d9b1a958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ddab7700ab98b4fcd0d8891d9b1a958">RCC_CR_MSION_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5ddab7700ab98b4fcd0d8891d9b1a958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6678f6988653901c00f542758b70b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6678f6988653901c00f542758b70b29">RCC_CR_MSION_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ddab7700ab98b4fcd0d8891d9b1a958">RCC_CR_MSION_Pos</a>)</td></tr>
<tr class="separator:gab6678f6988653901c00f542758b70b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee09fff7bffaaabc64d99627f2249795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6678f6988653901c00f542758b70b29">RCC_CR_MSION_Msk</a></td></tr>
<tr class="separator:gaee09fff7bffaaabc64d99627f2249795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91dcc46b1b10474b456e92d6f3fd511f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91dcc46b1b10474b456e92d6f3fd511f">RCC_CR_MSIRDY_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga91dcc46b1b10474b456e92d6f3fd511f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27836f21843376e52e2cbadcf0afa162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27836f21843376e52e2cbadcf0afa162">RCC_CR_MSIRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91dcc46b1b10474b456e92d6f3fd511f">RCC_CR_MSIRDY_Pos</a>)</td></tr>
<tr class="separator:ga27836f21843376e52e2cbadcf0afa162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38ef564d136d79b5e22b564db8d2b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27836f21843376e52e2cbadcf0afa162">RCC_CR_MSIRDY_Msk</a></td></tr>
<tr class="separator:gac38ef564d136d79b5e22b564db8d2b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf45a431682229e7131fab4a9df6bb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">RCC_CR_HSEON_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gacf45a431682229e7131fab4a9df6bb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f5167bea85df0b393de9d3846ea8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">RCC_CR_HSEON_Pos</a>)</td></tr>
<tr class="separator:ga71f5167bea85df0b393de9d3846ea8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a></td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b35f100d3353d0d73ef1f9099a70285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">RCC_CR_HSERDY_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0b35f100d3353d0d73ef1f9099a70285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">RCC_CR_HSERDY_Pos</a>)</td></tr>
<tr class="separator:ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a></td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9">RCC_CR_HSEBYP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04d2021b54bf9a1b66578c67a436b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9">RCC_CR_HSEBYP_Pos</a>)</td></tr>
<tr class="separator:gac04d2021b54bf9a1b66578c67a436b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a></td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f63c02f08dd7e6499a3172f3d72018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f63c02f08dd7e6499a3172f3d72018">RCC_CR_CSSHSEON_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga91f63c02f08dd7e6499a3172f3d72018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5ff7b33b2b95eac9d239907118f64e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5ff7b33b2b95eac9d239907118f64e">RCC_CR_CSSHSEON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91f63c02f08dd7e6499a3172f3d72018">RCC_CR_CSSHSEON_Pos</a>)</td></tr>
<tr class="separator:gaed5ff7b33b2b95eac9d239907118f64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82238a861d7c3fb32a66b060216c2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac82238a861d7c3fb32a66b060216c2d3">RCC_CR_CSSHSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed5ff7b33b2b95eac9d239907118f64e">RCC_CR_CSSHSEON_Msk</a></td></tr>
<tr class="separator:gac82238a861d7c3fb32a66b060216c2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefce08adf8a2817e6d04bf035d90436e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefce08adf8a2817e6d04bf035d90436e">RCC_CR_RTCPRE_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaefce08adf8a2817e6d04bf035d90436e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e0c26131c2045a2e7b21ce43dd2874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61e0c26131c2045a2e7b21ce43dd2874">RCC_CR_RTCPRE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaefce08adf8a2817e6d04bf035d90436e">RCC_CR_RTCPRE_Pos</a>)</td></tr>
<tr class="separator:ga61e0c26131c2045a2e7b21ce43dd2874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5cb8ce29ab0c579e788999c96f34db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">RCC_CR_RTCPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61e0c26131c2045a2e7b21ce43dd2874">RCC_CR_RTCPRE_Msk</a></td></tr>
<tr class="separator:gaf5cb8ce29ab0c579e788999c96f34db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e8d8aa53f0db77f19f0ae4f0a659ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff">RCC_CR_RTCPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaefce08adf8a2817e6d04bf035d90436e">RCC_CR_RTCPRE_Pos</a>)</td></tr>
<tr class="separator:gac9e8d8aa53f0db77f19f0ae4f0a659ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b08bda72e10784ae37f72f48da6829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829">RCC_CR_RTCPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaefce08adf8a2817e6d04bf035d90436e">RCC_CR_RTCPRE_Pos</a>)</td></tr>
<tr class="separator:ga97b08bda72e10784ae37f72f48da6829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9969597c000e9ed714c2472e019f7df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">RCC_CR_PLLON_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9969597c000e9ed714c2472e019f7df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">RCC_CR_PLLON_Pos</a>)</td></tr>
<tr class="separator:ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a></td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99ebf56183320b517b804fbc76e8ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">RCC_CR_PLLRDY_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaa99ebf56183320b517b804fbc76e8ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237ae9216a3ae5c1f6833a52995413df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">RCC_CR_PLLRDY_Pos</a>)</td></tr>
<tr class="separator:ga237ae9216a3ae5c1f6833a52995413df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a></td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac82238a861d7c3fb32a66b060216c2d3">RCC_CR_CSSHSEON</a></td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709edde62af6d51899f6ee5b4d71fd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga709edde62af6d51899f6ee5b4d71fd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373a4eb46907791e6cd67dc3414fd0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef">RCC_ICSCR_HSICAL_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>)</td></tr>
<tr class="separator:ga373a4eb46907791e6cd67dc3414fd0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98dfeb8365fd0b721394fc6a503b40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef">RCC_ICSCR_HSICAL_Msk</a></td></tr>
<tr class="separator:gac98dfeb8365fd0b721394fc6a503b40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1261416d104fe7cd9f5001ffbf8330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1f1261416d104fe7cd9f5001ffbf8330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1b117a700548e3dfb84e8e215e68aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa">RCC_ICSCR_HSITRIM_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>)</td></tr>
<tr class="separator:gaaa1b117a700548e3dfb84e8e215e68aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79c333962d5bd80636eca9997759804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa">RCC_ICSCR_HSITRIM_Msk</a></td></tr>
<tr class="separator:gab79c333962d5bd80636eca9997759804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad777713d68673e02641b6b36b230a4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7">RCC_ICSCR_MSIRANGE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gad777713d68673e02641b6b36b230a4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0cb1af34264f5f7aedd18e692a7bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0cb1af34264f5f7aedd18e692a7bb1">RCC_ICSCR_MSIRANGE_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7">RCC_ICSCR_MSIRANGE_Pos</a>)</td></tr>
<tr class="separator:gafb0cb1af34264f5f7aedd18e692a7bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015acd05a0c052e05e5ad6c32c442232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0cb1af34264f5f7aedd18e692a7bb1">RCC_ICSCR_MSIRANGE_Msk</a></td></tr>
<tr class="separator:ga015acd05a0c052e05e5ad6c32c442232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec7422168fd486c1a0031116f9acd93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93">RCC_ICSCR_MSIRANGE_0</a>&#160;&#160;&#160;(0x0UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7">RCC_ICSCR_MSIRANGE_Pos</a>)</td></tr>
<tr class="separator:ga9ec7422168fd486c1a0031116f9acd93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c51e3867e3fe6f4c2429408fbbe78a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8">RCC_ICSCR_MSIRANGE_1</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7">RCC_ICSCR_MSIRANGE_Pos</a>)</td></tr>
<tr class="separator:ga9c51e3867e3fe6f4c2429408fbbe78a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48527b1ba8d8f88073a34f5af4c7557d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48527b1ba8d8f88073a34f5af4c7557d">RCC_ICSCR_MSIRANGE_2</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7">RCC_ICSCR_MSIRANGE_Pos</a>)</td></tr>
<tr class="separator:ga48527b1ba8d8f88073a34f5af4c7557d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc6acbe6b593a22910be5202ea8f920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920">RCC_ICSCR_MSIRANGE_3</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7">RCC_ICSCR_MSIRANGE_Pos</a>)</td></tr>
<tr class="separator:ga4bc6acbe6b593a22910be5202ea8f920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e25d967d4cc17665fb9e49b6f75dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7">RCC_ICSCR_MSIRANGE_4</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7">RCC_ICSCR_MSIRANGE_Pos</a>)</td></tr>
<tr class="separator:ga59e25d967d4cc17665fb9e49b6f75dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30480b94b74b9f8264617059baa16786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786">RCC_ICSCR_MSIRANGE_5</a>&#160;&#160;&#160;(0x5UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7">RCC_ICSCR_MSIRANGE_Pos</a>)</td></tr>
<tr class="separator:ga30480b94b74b9f8264617059baa16786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2179594652f94a2b51e13559612e5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea">RCC_ICSCR_MSIRANGE_6</a>&#160;&#160;&#160;(0x6UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7">RCC_ICSCR_MSIRANGE_Pos</a>)</td></tr>
<tr class="separator:gaa2179594652f94a2b51e13559612e5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815d38932ab8c6f6447e2a880b816660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660">RCC_ICSCR_MSICAL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga815d38932ab8c6f6447e2a880b816660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe30dc896a8551c02e495dddf4a2850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefe30dc896a8551c02e495dddf4a2850">RCC_ICSCR_MSICAL_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660">RCC_ICSCR_MSICAL_Pos</a>)</td></tr>
<tr class="separator:gaefe30dc896a8551c02e495dddf4a2850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18406d77831ffad4799394913ca472c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c">RCC_ICSCR_MSICAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefe30dc896a8551c02e495dddf4a2850">RCC_ICSCR_MSICAL_Msk</a></td></tr>
<tr class="separator:gae18406d77831ffad4799394913ca472c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b6fa91ff6f0b1264ccb75c1943a4f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">RCC_ICSCR_MSITRIM_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga05b6fa91ff6f0b1264ccb75c1943a4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd6049e7fb74d1fb11b66274ba68b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdd6049e7fb74d1fb11b66274ba68b60">RCC_ICSCR_MSITRIM_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">RCC_ICSCR_MSITRIM_Pos</a>)</td></tr>
<tr class="separator:gacdd6049e7fb74d1fb11b66274ba68b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f61335b01758a4336598e7fa97445e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdd6049e7fb74d1fb11b66274ba68b60">RCC_ICSCR_MSITRIM_Msk</a></td></tr>
<tr class="separator:ga7f61335b01758a4336598e7fa97445e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58d3d205cacdd5bb2fa3684e69dc5d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac58d3d205cacdd5bb2fa3684e69dc5d9">RCC_CRRCR_HSI48ON_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac58d3d205cacdd5bb2fa3684e69dc5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62722293e5940d260ffa091864b8bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62722293e5940d260ffa091864b8bcbe">RCC_CRRCR_HSI48ON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac58d3d205cacdd5bb2fa3684e69dc5d9">RCC_CRRCR_HSI48ON_Pos</a>)</td></tr>
<tr class="separator:ga62722293e5940d260ffa091864b8bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20addbd1cf09917e081bd3cb0280c41e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e">RCC_CRRCR_HSI48ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62722293e5940d260ffa091864b8bcbe">RCC_CRRCR_HSI48ON_Msk</a></td></tr>
<tr class="separator:ga20addbd1cf09917e081bd3cb0280c41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga358e580f48586fab50528428889c7749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga358e580f48586fab50528428889c7749">RCC_CRRCR_HSI48RDY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga358e580f48586fab50528428889c7749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8794988ac31e33677677b6c0267137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b8794988ac31e33677677b6c0267137">RCC_CRRCR_HSI48RDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga358e580f48586fab50528428889c7749">RCC_CRRCR_HSI48RDY_Pos</a>)</td></tr>
<tr class="separator:ga6b8794988ac31e33677677b6c0267137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72447408a3717dfabcde1f577d336f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab72447408a3717dfabcde1f577d336f3">RCC_CRRCR_HSI48RDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b8794988ac31e33677677b6c0267137">RCC_CRRCR_HSI48RDY_Msk</a></td></tr>
<tr class="separator:gab72447408a3717dfabcde1f577d336f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73152ae0d3427efc128f500b2875a098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73152ae0d3427efc128f500b2875a098">RCC_CRRCR_HSI48DIV6OUTEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga73152ae0d3427efc128f500b2875a098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadafced8ceab6d6b4a7832b7eb3bf138b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadafced8ceab6d6b4a7832b7eb3bf138b">RCC_CRRCR_HSI48DIV6OUTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73152ae0d3427efc128f500b2875a098">RCC_CRRCR_HSI48DIV6OUTEN_Pos</a>)</td></tr>
<tr class="separator:gadafced8ceab6d6b4a7832b7eb3bf138b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d08fc7ed8d64be82f4a194ba4ac1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84d08fc7ed8d64be82f4a194ba4ac1f8">RCC_CRRCR_HSI48DIV6OUTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadafced8ceab6d6b4a7832b7eb3bf138b">RCC_CRRCR_HSI48DIV6OUTEN_Msk</a></td></tr>
<tr class="separator:ga84d08fc7ed8d64be82f4a194ba4ac1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e576cf6ef12380199803654b9afd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53e576cf6ef12380199803654b9afd52">RCC_CRRCR_HSI48CAL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga53e576cf6ef12380199803654b9afd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b1e4e58ad40bf255aa74417116057c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4b1e4e58ad40bf255aa74417116057c">RCC_CRRCR_HSI48CAL_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53e576cf6ef12380199803654b9afd52">RCC_CRRCR_HSI48CAL_Pos</a>)</td></tr>
<tr class="separator:gac4b1e4e58ad40bf255aa74417116057c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ded016a4d2c8fa1f96dcc4e353d8138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138">RCC_CRRCR_HSI48CAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4b1e4e58ad40bf255aa74417116057c">RCC_CRRCR_HSI48CAL_Msk</a></td></tr>
<tr class="separator:ga7ded016a4d2c8fa1f96dcc4e353d8138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ad7777386bbf5555ef8b02939197aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga06ad7777386bbf5555ef8b02939197aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a></td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76678c7a8f1366e115dbdd95e3568eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb">RCC_CFGR_SW_MSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaf76678c7a8f1366e115dbdd95e3568eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gafb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:ga87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79d13a977d5b0c2e132b4939663158d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab79d13a977d5b0c2e132b4939663158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>)</td></tr>
<tr class="separator:gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a></td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eae59112c51def51979e31e8695b39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>)</td></tr>
<tr class="separator:ga1eae59112c51def51979e31e8695b39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3a5718999d7259f216137a23c2a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">RCC_CFGR_SWS_Pos</a>)</td></tr>
<tr class="separator:gaad3a5718999d7259f216137a23c2a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22f5fe5aca788772b1596d5155628c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5">RCC_CFGR_SWS_MSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gab22f5fe5aca788772b1596d5155628c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;(0x0000000CU)</td></tr>
<tr class="separator:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2447eb7ab6388f0446e7550df8f50d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga2447eb7ab6388f0446e7550df8f50d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65804e0ce7ec3204e9a56bb848428460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:ga65804e0ce7ec3204e9a56bb848428460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a></td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac734bddb507eed4a62a0af4cef74a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:gadac734bddb507eed4a62a0af4cef74a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1180512cc5f3dde7895040a9037286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)</td></tr>
<tr class="separator:ga5a1180512cc5f3dde7895040a9037286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;(0x00000080U)</td></tr>
<tr class="separator:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe860867ae4b1b6d28473ded1546d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;(0x00000090U)</td></tr>
<tr class="separator:gaffe860867ae4b1b6d28473ded1546d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca71d6b42bdb83b5ff5320578869a058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;(0x000000A0U)</td></tr>
<tr class="separator:gaca71d6b42bdb83b5ff5320578869a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;(0x000000B0U)</td></tr>
<tr class="separator:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;(0x000000C0U)</td></tr>
<tr class="separator:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;(0x000000D0U)</td></tr>
<tr class="separator:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089930cedd5b2cb201e717438f29d25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;(0x000000E0U)</td></tr>
<tr class="separator:ga089930cedd5b2cb201e717438f29d25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;(0x000000F0U)</td></tr>
<tr class="separator:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f0825acc89712f58b97844fbac93ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf0f0825acc89712f58b97844fbac93ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48842716ad7c2280b8ddbac071cdc773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>)</td></tr>
<tr class="separator:ga48842716ad7c2280b8ddbac071cdc773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</a></td></tr>
<tr class="separator:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d37c20686faa340a77021117f5908b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>)</td></tr>
<tr class="separator:ga2d37c20686faa340a77021117f5908b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>)</td></tr>
<tr class="separator:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">RCC_CFGR_PPRE1_Pos</a>)</td></tr>
<tr class="separator:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;(0x00000500U)</td></tr>
<tr class="separator:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>&#160;&#160;&#160;(0x00000600U)</td></tr>
<tr class="separator:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>&#160;&#160;&#160;(0x00000700U)</td></tr>
<tr class="separator:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562db8b1e75fa862a3652b56a29b9fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga562db8b1e75fa862a3652b56a29b9fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489e055e843ee5090c0174bbb9af9a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>)</td></tr>
<tr class="separator:ga489e055e843ee5090c0174bbb9af9a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</a></td></tr>
<tr class="separator:gad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>)</td></tr>
<tr class="separator:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>)</td></tr>
<tr class="separator:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adc802687eab5b6ece99a20793219db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">RCC_CFGR_PPRE2_Pos</a>)</td></tr>
<tr class="separator:ga9adc802687eab5b6ece99a20793219db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247aebf1999a38ea07785558d277bb1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga247aebf1999a38ea07785558d277bb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d9c91eaad122460d324a71cc939d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga99d9c91eaad122460d324a71cc939d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4340fc3fc52eca36eb302959fbecb715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a>&#160;&#160;&#160;(0x00002800U)</td></tr>
<tr class="separator:ga4340fc3fc52eca36eb302959fbecb715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a>&#160;&#160;&#160;(0x00003800U)</td></tr>
<tr class="separator:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e6193dd0a091a64c687eb2816e79c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e6193dd0a091a64c687eb2816e79c7">RCC_CFGR_STOPWUCK_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaf8e6193dd0a091a64c687eb2816e79c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6143e405db23a48628ba159ca1bae0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6143e405db23a48628ba159ca1bae0e5">RCC_CFGR_STOPWUCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e6193dd0a091a64c687eb2816e79c7">RCC_CFGR_STOPWUCK_Pos</a>)</td></tr>
<tr class="separator:ga6143e405db23a48628ba159ca1bae0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623e4f1eb613f4793d3d500c1cfd746a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6143e405db23a48628ba159ca1bae0e5">RCC_CFGR_STOPWUCK_Msk</a></td></tr>
<tr class="separator:ga623e4f1eb613f4793d3d500c1cfd746a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614b938ddf23d16f9b51da1ef82175b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga614b938ddf23d16f9b51da1ef82175b4">RCC_CFGR_PLLSRC_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga614b938ddf23d16f9b51da1ef82175b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084925eb0aca8d042bbd80e71c73246b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b">RCC_CFGR_PLLSRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga614b938ddf23d16f9b51da1ef82175b4">RCC_CFGR_PLLSRC_Pos</a>)</td></tr>
<tr class="separator:ga084925eb0aca8d042bbd80e71c73246b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b">RCC_CFGR_PLLSRC_Msk</a></td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915304a210fe2681353f5c201b66fb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b">RCC_CFGR_PLLSRC_HSI</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga915304a210fe2681353f5c201b66fb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd58409765f79b08b2b5d86a2c322f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a>&#160;&#160;&#160;(0x00010000U)</td></tr>
<tr class="separator:ga5fd58409765f79b08b2b5d86a2c322f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8400a9d1084d7c4936bd75c2fe0d1aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8400a9d1084d7c4936bd75c2fe0d1aa4">RCC_CFGR_PLLMUL_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8400a9d1084d7c4936bd75c2fe0d1aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53dbf923987ff88fcd4e823c4ff75c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65">RCC_CFGR_PLLMUL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8400a9d1084d7c4936bd75c2fe0d1aa4">RCC_CFGR_PLLMUL_Pos</a>)</td></tr>
<tr class="separator:ga53dbf923987ff88fcd4e823c4ff75c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538fd5df8d890696483a0e901d739309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65">RCC_CFGR_PLLMUL_Msk</a></td></tr>
<tr class="separator:ga538fd5df8d890696483a0e901d739309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00db50b9aedde139842945837323fef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3">RCC_CFGR_PLLMUL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8400a9d1084d7c4936bd75c2fe0d1aa4">RCC_CFGR_PLLMUL_Pos</a>)</td></tr>
<tr class="separator:ga00db50b9aedde139842945837323fef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5071ad49eba8116a452455050a45e393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393">RCC_CFGR_PLLMUL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8400a9d1084d7c4936bd75c2fe0d1aa4">RCC_CFGR_PLLMUL_Pos</a>)</td></tr>
<tr class="separator:ga5071ad49eba8116a452455050a45e393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7ccedfebcece45df4b537b55cc2ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf">RCC_CFGR_PLLMUL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8400a9d1084d7c4936bd75c2fe0d1aa4">RCC_CFGR_PLLMUL_Pos</a>)</td></tr>
<tr class="separator:ga6c7ccedfebcece45df4b537b55cc2ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa214686c587e1215b6a002fdc99c9f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a">RCC_CFGR_PLLMUL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8400a9d1084d7c4936bd75c2fe0d1aa4">RCC_CFGR_PLLMUL_Pos</a>)</td></tr>
<tr class="separator:gaa214686c587e1215b6a002fdc99c9f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599cf14f159345374d91a96e645b105b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">RCC_CFGR_PLLMUL3</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga599cf14f159345374d91a96e645b105b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76c27dba3f4be2433fd5a384a1877ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">RCC_CFGR_PLLMUL4</a>&#160;&#160;&#160;(0x00040000U)</td></tr>
<tr class="separator:gaf76c27dba3f4be2433fd5a384a1877ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e89d2d6400ab0e8583b6016ace93b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">RCC_CFGR_PLLMUL6</a>&#160;&#160;&#160;(0x00080000U)</td></tr>
<tr class="separator:gaf7e89d2d6400ab0e8583b6016ace93b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a409fec792612f0583ed37fd5bffd16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">RCC_CFGR_PLLMUL8</a>&#160;&#160;&#160;(0x000C0000U)</td></tr>
<tr class="separator:ga8a409fec792612f0583ed37fd5bffd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d4ff081f554fcb4278df9f259f2392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a>&#160;&#160;&#160;(0x00100000U)</td></tr>
<tr class="separator:gad4d4ff081f554fcb4278df9f259f2392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ef5de15a26513ab208a48a21f8aa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">RCC_CFGR_PLLMUL16</a>&#160;&#160;&#160;(0x00140000U)</td></tr>
<tr class="separator:gae1ef5de15a26513ab208a48a21f8aa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39af78af8145dd94a065426e8c9f9675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675">RCC_CFGR_PLLMUL24</a>&#160;&#160;&#160;(0x00180000U)</td></tr>
<tr class="separator:ga39af78af8145dd94a065426e8c9f9675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06a3e34d9dc5a57b150fd724ee1b12d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4">RCC_CFGR_PLLMUL32</a>&#160;&#160;&#160;(0x001C0000U)</td></tr>
<tr class="separator:ga06a3e34d9dc5a57b150fd724ee1b12d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597063f54fb43db439f8548305154df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga597063f54fb43db439f8548305154df5">RCC_CFGR_PLLMUL48</a>&#160;&#160;&#160;(0x00200000U)</td></tr>
<tr class="separator:ga597063f54fb43db439f8548305154df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadaae635c8c0b9140f485129a1017d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadaae635c8c0b9140f485129a1017d5b">RCC_CFGR_PLLDIV_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaadaae635c8c0b9140f485129a1017d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24417b7d705119dcaf6967d261fda12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24417b7d705119dcaf6967d261fda12e">RCC_CFGR_PLLDIV_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaadaae635c8c0b9140f485129a1017d5b">RCC_CFGR_PLLDIV_Pos</a>)</td></tr>
<tr class="separator:ga24417b7d705119dcaf6967d261fda12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d1731e7b6bfda6962dcef892cfdede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24417b7d705119dcaf6967d261fda12e">RCC_CFGR_PLLDIV_Msk</a></td></tr>
<tr class="separator:gad6d1731e7b6bfda6962dcef892cfdede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbdce8c7dec2ccb4dca8a5db0b4876a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbdce8c7dec2ccb4dca8a5db0b4876a">RCC_CFGR_PLLDIV_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaadaae635c8c0b9140f485129a1017d5b">RCC_CFGR_PLLDIV_Pos</a>)</td></tr>
<tr class="separator:ga9bbdce8c7dec2ccb4dca8a5db0b4876a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ee8e8910329d35452238804532448b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64ee8e8910329d35452238804532448b">RCC_CFGR_PLLDIV_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaadaae635c8c0b9140f485129a1017d5b">RCC_CFGR_PLLDIV_Pos</a>)</td></tr>
<tr class="separator:ga64ee8e8910329d35452238804532448b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14e4af99f58964c91bb6430c79f34d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14e4af99f58964c91bb6430c79f34d44">RCC_CFGR_PLLDIV2_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga14e4af99f58964c91bb6430c79f34d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9486a7a4b0fecc7896dbcf5a3c73a2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9486a7a4b0fecc7896dbcf5a3c73a2b1">RCC_CFGR_PLLDIV2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga14e4af99f58964c91bb6430c79f34d44">RCC_CFGR_PLLDIV2_Pos</a>)</td></tr>
<tr class="separator:ga9486a7a4b0fecc7896dbcf5a3c73a2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0b498f4f0ec257aa80334e622046f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0">RCC_CFGR_PLLDIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9486a7a4b0fecc7896dbcf5a3c73a2b1">RCC_CFGR_PLLDIV2_Msk</a></td></tr>
<tr class="separator:ga6d0b498f4f0ec257aa80334e622046f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5c01a442d688581361ee345f49ed7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5c01a442d688581361ee345f49ed7b">RCC_CFGR_PLLDIV3_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga3f5c01a442d688581361ee345f49ed7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c17beff56e6296eba1e35f3724f232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5c17beff56e6296eba1e35f3724f232">RCC_CFGR_PLLDIV3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5c01a442d688581361ee345f49ed7b">RCC_CFGR_PLLDIV3_Pos</a>)</td></tr>
<tr class="separator:gab5c17beff56e6296eba1e35f3724f232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d7c69f6894bf138b9d4c5682ea1a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32">RCC_CFGR_PLLDIV3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5c17beff56e6296eba1e35f3724f232">RCC_CFGR_PLLDIV3_Msk</a></td></tr>
<tr class="separator:ga51d7c69f6894bf138b9d4c5682ea1a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc039db5ef62ffb8eab688ac9e00ba47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc039db5ef62ffb8eab688ac9e00ba47">RCC_CFGR_PLLDIV4_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gafc039db5ef62ffb8eab688ac9e00ba47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ed48f6e0b7dcb208254e827809b3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85ed48f6e0b7dcb208254e827809b3ca">RCC_CFGR_PLLDIV4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc039db5ef62ffb8eab688ac9e00ba47">RCC_CFGR_PLLDIV4_Pos</a>)</td></tr>
<tr class="separator:ga85ed48f6e0b7dcb208254e827809b3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287acb80daf1c57a41971a9a25beff81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga287acb80daf1c57a41971a9a25beff81">RCC_CFGR_PLLDIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85ed48f6e0b7dcb208254e827809b3ca">RCC_CFGR_PLLDIV4_Msk</a></td></tr>
<tr class="separator:ga287acb80daf1c57a41971a9a25beff81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga870f241e5b22a9461e4efec4196a98b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">RCC_CFGR_MCOSEL_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga870f241e5b22a9461e4efec4196a98b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67461a9427595f48765650366e57574b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b">RCC_CFGR_MCOSEL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">RCC_CFGR_MCOSEL_Pos</a>)</td></tr>
<tr class="separator:ga67461a9427595f48765650366e57574b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76304e842d0244575776a28f82cafcfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b">RCC_CFGR_MCOSEL_Msk</a></td></tr>
<tr class="separator:ga76304e842d0244575776a28f82cafcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02d2500aaedb40c512793f8c38290a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">RCC_CFGR_MCOSEL_Pos</a>)</td></tr>
<tr class="separator:gab02d2500aaedb40c512793f8c38290a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">RCC_CFGR_MCOSEL_Pos</a>)</td></tr>
<tr class="separator:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">RCC_CFGR_MCOSEL_Pos</a>)</td></tr>
<tr class="separator:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ea37574c4ff4551a32baa511c9a794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2ea37574c4ff4551a32baa511c9a794">RCC_CFGR_MCOSEL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">RCC_CFGR_MCOSEL_Pos</a>)</td></tr>
<tr class="separator:gab2ea37574c4ff4551a32baa511c9a794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c19cf3ed733a70e39c2762f4d2b2f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c19cf3ed733a70e39c2762f4d2b2f3b">RCC_CFGR_MCOSEL_NOCLOCK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga7c19cf3ed733a70e39c2762f4d2b2f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67aa9fdd14bbed1ab3c5ff1e4ef636ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67aa9fdd14bbed1ab3c5ff1e4ef636ae">RCC_CFGR_MCOSEL_SYSCLK_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga67aa9fdd14bbed1ab3c5ff1e4ef636ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47711944edbbfabbc5259a25ae78f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47711944edbbfabbc5259a25ae78f04">RCC_CFGR_MCOSEL_SYSCLK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67aa9fdd14bbed1ab3c5ff1e4ef636ae">RCC_CFGR_MCOSEL_SYSCLK_Pos</a>)</td></tr>
<tr class="separator:gaa47711944edbbfabbc5259a25ae78f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga534d3a388ad57c61703e978f18cb54fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga534d3a388ad57c61703e978f18cb54fc">RCC_CFGR_MCOSEL_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47711944edbbfabbc5259a25ae78f04">RCC_CFGR_MCOSEL_SYSCLK_Msk</a></td></tr>
<tr class="separator:ga534d3a388ad57c61703e978f18cb54fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3d647e249d92b8199ee97acfbdbf43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3d647e249d92b8199ee97acfbdbf43">RCC_CFGR_MCOSEL_HSI_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga2a3d647e249d92b8199ee97acfbdbf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f19f426f58ff16ca1b67cc9c6972564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f19f426f58ff16ca1b67cc9c6972564">RCC_CFGR_MCOSEL_HSI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3d647e249d92b8199ee97acfbdbf43">RCC_CFGR_MCOSEL_HSI_Pos</a>)</td></tr>
<tr class="separator:ga6f19f426f58ff16ca1b67cc9c6972564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eccf5b223ad070f5a3e92fc001d19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07eccf5b223ad070f5a3e92fc001d19f">RCC_CFGR_MCOSEL_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f19f426f58ff16ca1b67cc9c6972564">RCC_CFGR_MCOSEL_HSI_Msk</a></td></tr>
<tr class="separator:ga07eccf5b223ad070f5a3e92fc001d19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga604b9939e5d3c030743d3b4f4fa2ef7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga604b9939e5d3c030743d3b4f4fa2ef7f">RCC_CFGR_MCOSEL_MSI_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga604b9939e5d3c030743d3b4f4fa2ef7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a072365eff757f2c0430e417dff1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8a072365eff757f2c0430e417dff1fc">RCC_CFGR_MCOSEL_MSI_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga604b9939e5d3c030743d3b4f4fa2ef7f">RCC_CFGR_MCOSEL_MSI_Pos</a>)</td></tr>
<tr class="separator:gaa8a072365eff757f2c0430e417dff1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3721750ce7da3a4881b749aa5c758027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3721750ce7da3a4881b749aa5c758027">RCC_CFGR_MCOSEL_MSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8a072365eff757f2c0430e417dff1fc">RCC_CFGR_MCOSEL_MSI_Msk</a></td></tr>
<tr class="separator:ga3721750ce7da3a4881b749aa5c758027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e316a45c40d261eead0f8b80eb2be81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e316a45c40d261eead0f8b80eb2be81">RCC_CFGR_MCOSEL_HSE_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga9e316a45c40d261eead0f8b80eb2be81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb0ada86d1d067ab83326d81a06fc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeb0ada86d1d067ab83326d81a06fc5f">RCC_CFGR_MCOSEL_HSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e316a45c40d261eead0f8b80eb2be81">RCC_CFGR_MCOSEL_HSE_Pos</a>)</td></tr>
<tr class="separator:gadeb0ada86d1d067ab83326d81a06fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a859d077eb6af5cf40f7c6b3851dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a859d077eb6af5cf40f7c6b3851dd1">RCC_CFGR_MCOSEL_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeb0ada86d1d067ab83326d81a06fc5f">RCC_CFGR_MCOSEL_HSE_Msk</a></td></tr>
<tr class="separator:gaf4a859d077eb6af5cf40f7c6b3851dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3324fe5b6cdedb9f8d80716fa7c003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd3324fe5b6cdedb9f8d80716fa7c003">RCC_CFGR_MCOSEL_PLL_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gabd3324fe5b6cdedb9f8d80716fa7c003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4e20fc6df45f7574c5dd8e89a7a677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e20fc6df45f7574c5dd8e89a7a677">RCC_CFGR_MCOSEL_PLL_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd3324fe5b6cdedb9f8d80716fa7c003">RCC_CFGR_MCOSEL_PLL_Pos</a>)</td></tr>
<tr class="separator:ga6b4e20fc6df45f7574c5dd8e89a7a677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508ae161a77bb5497fe16c0197ea7e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508ae161a77bb5497fe16c0197ea7e05">RCC_CFGR_MCOSEL_PLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e20fc6df45f7574c5dd8e89a7a677">RCC_CFGR_MCOSEL_PLL_Msk</a></td></tr>
<tr class="separator:ga508ae161a77bb5497fe16c0197ea7e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a9c4b99c96740c22b5204603bfaf3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a9c4b99c96740c22b5204603bfaf3f">RCC_CFGR_MCOSEL_LSI_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gae8a9c4b99c96740c22b5204603bfaf3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4364598cbb73bfe89d301cf69fa80d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4364598cbb73bfe89d301cf69fa80d88">RCC_CFGR_MCOSEL_LSI_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8a9c4b99c96740c22b5204603bfaf3f">RCC_CFGR_MCOSEL_LSI_Pos</a>)</td></tr>
<tr class="separator:ga4364598cbb73bfe89d301cf69fa80d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71bd5b8c5cebbb66fdeaa20deb7b43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71bd5b8c5cebbb66fdeaa20deb7b43a">RCC_CFGR_MCOSEL_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4364598cbb73bfe89d301cf69fa80d88">RCC_CFGR_MCOSEL_LSI_Msk</a></td></tr>
<tr class="separator:gaa71bd5b8c5cebbb66fdeaa20deb7b43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee108e70c059e8d9cf9f650ed2d1db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee108e70c059e8d9cf9f650ed2d1db5">RCC_CFGR_MCOSEL_LSE_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gafee108e70c059e8d9cf9f650ed2d1db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eeec18f57413f02ea765e2770075079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eeec18f57413f02ea765e2770075079">RCC_CFGR_MCOSEL_LSE_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafee108e70c059e8d9cf9f650ed2d1db5">RCC_CFGR_MCOSEL_LSE_Pos</a>)</td></tr>
<tr class="separator:ga2eeec18f57413f02ea765e2770075079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce0f8baa82748e4f6f22da1756d58c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ce0f8baa82748e4f6f22da1756d58c">RCC_CFGR_MCOSEL_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2eeec18f57413f02ea765e2770075079">RCC_CFGR_MCOSEL_LSE_Msk</a></td></tr>
<tr class="separator:gaf6ce0f8baa82748e4f6f22da1756d58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69daa77a5c1d216eabc6aac2c68b8698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69daa77a5c1d216eabc6aac2c68b8698">RCC_CFGR_MCOSEL_HSI48_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga69daa77a5c1d216eabc6aac2c68b8698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d89086f11f4816c20046bec1707752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2d89086f11f4816c20046bec1707752">RCC_CFGR_MCOSEL_HSI48_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69daa77a5c1d216eabc6aac2c68b8698">RCC_CFGR_MCOSEL_HSI48_Pos</a>)</td></tr>
<tr class="separator:gac2d89086f11f4816c20046bec1707752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ab40b253adf8305b76748399c05900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69ab40b253adf8305b76748399c05900">RCC_CFGR_MCOSEL_HSI48</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d89086f11f4816c20046bec1707752">RCC_CFGR_MCOSEL_HSI48_Msk</a></td></tr>
<tr class="separator:ga69ab40b253adf8305b76748399c05900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">RCC_CFGR_MCOPRE_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab1ab5e75bd9dcdd02dd9c7b9e04adbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d800fa49d4ed43fde0f5342dc9d2831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">RCC_CFGR_MCOPRE_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">RCC_CFGR_MCOPRE_Pos</a>)</td></tr>
<tr class="separator:ga0d800fa49d4ed43fde0f5342dc9d2831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">RCC_CFGR_MCOPRE_Msk</a></td></tr>
<tr class="separator:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98f09d53898c8b449c4bb3c4e7d5fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">RCC_CFGR_MCOPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">RCC_CFGR_MCOPRE_Pos</a>)</td></tr>
<tr class="separator:gac98f09d53898c8b449c4bb3c4e7d5fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2226fb2d3a83378d6736065c3ca2e71b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">RCC_CFGR_MCOPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">RCC_CFGR_MCOPRE_Pos</a>)</td></tr>
<tr class="separator:ga2226fb2d3a83378d6736065c3ca2e71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ae1dca228a7e8ff1e1af07b9adc246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">RCC_CFGR_MCOPRE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">RCC_CFGR_MCOPRE_Pos</a>)</td></tr>
<tr class="separator:ga53ae1dca228a7e8ff1e1af07b9adc246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0bd335b38b0a72a0f42661829727fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">RCC_CFGR_MCOPRE_DIV1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gac0bd335b38b0a72a0f42661829727fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41db56060b3511b3091d081c7c1ef659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">RCC_CFGR_MCOPRE_DIV2</a>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga41db56060b3511b3091d081c7c1ef659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">RCC_CFGR_MCOPRE_DIV4</a>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">RCC_CFGR_MCOPRE_DIV8</a>&#160;&#160;&#160;(0x30000000U)</td></tr>
<tr class="separator:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">RCC_CFGR_MCOPRE_DIV16</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab345908eef02b3029dd78be58baa0c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c19cf3ed733a70e39c2762f4d2b2f3b">RCC_CFGR_MCOSEL_NOCLOCK</a></td></tr>
<tr class="separator:gab345908eef02b3029dd78be58baa0c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga534d3a388ad57c61703e978f18cb54fc">RCC_CFGR_MCOSEL_SYSCLK</a></td></tr>
<tr class="separator:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07eccf5b223ad070f5a3e92fc001d19f">RCC_CFGR_MCOSEL_HSI</a></td></tr>
<tr class="separator:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1">RCC_CFGR_MCO_MSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3721750ce7da3a4881b749aa5c758027">RCC_CFGR_MCOSEL_MSI</a></td></tr>
<tr class="separator:ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a859d077eb6af5cf40f7c6b3851dd1">RCC_CFGR_MCOSEL_HSE</a></td></tr>
<tr class="separator:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b83ae21df9327e2a705b19ce981da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga508ae161a77bb5497fe16c0197ea7e05">RCC_CFGR_MCOSEL_PLL</a></td></tr>
<tr class="separator:gac1b83ae21df9327e2a705b19ce981da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c817553f5f226b1d661b1448ed820a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa71bd5b8c5cebbb66fdeaa20deb7b43a">RCC_CFGR_MCOSEL_LSI</a></td></tr>
<tr class="separator:ga96c817553f5f226b1d661b1448ed820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ce0f8baa82748e4f6f22da1756d58c">RCC_CFGR_MCOSEL_LSE</a></td></tr>
<tr class="separator:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22e8103039b7834241c0721bf4852c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae22e8103039b7834241c0721bf4852c9">RCC_CFGR_MCO_HSI48</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69ab40b253adf8305b76748399c05900">RCC_CFGR_MCOSEL_HSI48</a></td></tr>
<tr class="separator:gae22e8103039b7834241c0721bf4852c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562701e5faf06760997f4c1879451db2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562701e5faf06760997f4c1879451db2">RCC_CFGR_MCO_PRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a></td></tr>
<tr class="separator:ga562701e5faf06760997f4c1879451db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1803af2d6ac8c3652caed83dab671c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1803af2d6ac8c3652caed83dab671c8b">RCC_CFGR_MCO_PRE_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">RCC_CFGR_MCOPRE_DIV1</a></td></tr>
<tr class="separator:ga1803af2d6ac8c3652caed83dab671c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab33829947d22919f7d2ddd61e646111b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab33829947d22919f7d2ddd61e646111b">RCC_CFGR_MCO_PRE_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">RCC_CFGR_MCOPRE_DIV2</a></td></tr>
<tr class="separator:gab33829947d22919f7d2ddd61e646111b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963becdbffc56029c654fb070a808e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga963becdbffc56029c654fb070a808e11">RCC_CFGR_MCO_PRE_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">RCC_CFGR_MCOPRE_DIV4</a></td></tr>
<tr class="separator:ga963becdbffc56029c654fb070a808e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga103e8e006c4fa3b8004b4c1af79f169d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga103e8e006c4fa3b8004b4c1af79f169d">RCC_CFGR_MCO_PRE_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">RCC_CFGR_MCOPRE_DIV8</a></td></tr>
<tr class="separator:ga103e8e006c4fa3b8004b4c1af79f169d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83efe560da1962983b00df98882986f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83efe560da1962983b00df98882986f6">RCC_CFGR_MCO_PRE_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">RCC_CFGR_MCOPRE_DIV16</a></td></tr>
<tr class="separator:ga83efe560da1962983b00df98882986f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37a46fade5761ec5777ac5d4be7e00e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37a46fade5761ec5777ac5d4be7e00e">RCC_CIER_LSIRDYIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae37a46fade5761ec5777ac5d4be7e00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af1012b1cdd87ec22b6aee5276f6531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1012b1cdd87ec22b6aee5276f6531">RCC_CIER_LSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae37a46fade5761ec5777ac5d4be7e00e">RCC_CIER_LSIRDYIE_Pos</a>)</td></tr>
<tr class="separator:ga3af1012b1cdd87ec22b6aee5276f6531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87846f04143aeef0fabf04ca6453f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1012b1cdd87ec22b6aee5276f6531">RCC_CIER_LSIRDYIE_Msk</a></td></tr>
<tr class="separator:gac87846f04143aeef0fabf04ca6453f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f495943190412c9844f8ca8875e4e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f495943190412c9844f8ca8875e4e1">RCC_CIER_LSERDYIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa6f495943190412c9844f8ca8875e4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61aee7f1d942d3c9bb884d911ceced34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61aee7f1d942d3c9bb884d911ceced34">RCC_CIER_LSERDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f495943190412c9844f8ca8875e4e1">RCC_CIER_LSERDYIE_Pos</a>)</td></tr>
<tr class="separator:ga61aee7f1d942d3c9bb884d911ceced34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a77e3588bfc97b548db842429f4f450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61aee7f1d942d3c9bb884d911ceced34">RCC_CIER_LSERDYIE_Msk</a></td></tr>
<tr class="separator:ga7a77e3588bfc97b548db842429f4f450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c18da75896a86f2ce98bc6f6a724375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c18da75896a86f2ce98bc6f6a724375">RCC_CIER_HSIRDYIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7c18da75896a86f2ce98bc6f6a724375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4b0b4830075a4477e1d13848b4be10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec4b0b4830075a4477e1d13848b4be10">RCC_CIER_HSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c18da75896a86f2ce98bc6f6a724375">RCC_CIER_HSIRDYIE_Pos</a>)</td></tr>
<tr class="separator:gaec4b0b4830075a4477e1d13848b4be10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac160361e00b75ce6f2b146aa28a9b1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec4b0b4830075a4477e1d13848b4be10">RCC_CIER_HSIRDYIE_Msk</a></td></tr>
<tr class="separator:gac160361e00b75ce6f2b146aa28a9b1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f679f47e2b8f7fb916eda21b8a75dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f679f47e2b8f7fb916eda21b8a75dd">RCC_CIER_HSERDYIE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga27f679f47e2b8f7fb916eda21b8a75dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aed0a9126463d4053397a611b2319d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aed0a9126463d4053397a611b2319d8">RCC_CIER_HSERDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27f679f47e2b8f7fb916eda21b8a75dd">RCC_CIER_HSERDYIE_Pos</a>)</td></tr>
<tr class="separator:ga7aed0a9126463d4053397a611b2319d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c561e89a201a4f7b3e3e2d06ef962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aed0a9126463d4053397a611b2319d8">RCC_CIER_HSERDYIE_Msk</a></td></tr>
<tr class="separator:gaeb0c561e89a201a4f7b3e3e2d06ef962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4bb16a765fa054058945da510f669d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4bb16a765fa054058945da510f669d">RCC_CIER_PLLRDYIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7e4bb16a765fa054058945da510f669d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c76cb4e90ea58001ef71ffebb79b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f">RCC_CIER_PLLRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4bb16a765fa054058945da510f669d">RCC_CIER_PLLRDYIE_Pos</a>)</td></tr>
<tr class="separator:ga68c76cb4e90ea58001ef71ffebb79b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e6e956551977ee6154c4079a2991ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f">RCC_CIER_PLLRDYIE_Msk</a></td></tr>
<tr class="separator:gad9e6e956551977ee6154c4079a2991ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915cd188d7eb7e7dc12d05a229a6be59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915cd188d7eb7e7dc12d05a229a6be59">RCC_CIER_MSIRDYIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga915cd188d7eb7e7dc12d05a229a6be59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5422b66970132da3343462de20f2597d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5422b66970132da3343462de20f2597d">RCC_CIER_MSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga915cd188d7eb7e7dc12d05a229a6be59">RCC_CIER_MSIRDYIE_Pos</a>)</td></tr>
<tr class="separator:ga5422b66970132da3343462de20f2597d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5d47df7a135422c9e10d570d6299a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5422b66970132da3343462de20f2597d">RCC_CIER_MSIRDYIE_Msk</a></td></tr>
<tr class="separator:gaaf5d47df7a135422c9e10d570d6299a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad806b5d1c49e88673bbc91ab749e5a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad806b5d1c49e88673bbc91ab749e5a19">RCC_CIER_HSI48RDYIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad806b5d1c49e88673bbc91ab749e5a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac49f535261e6694eb705e97eba2085b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac49f535261e6694eb705e97eba2085b9">RCC_CIER_HSI48RDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad806b5d1c49e88673bbc91ab749e5a19">RCC_CIER_HSI48RDYIE_Pos</a>)</td></tr>
<tr class="separator:gac49f535261e6694eb705e97eba2085b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c94d3d31335b664ca2b85830b1ecc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac49f535261e6694eb705e97eba2085b9">RCC_CIER_HSI48RDYIE_Msk</a></td></tr>
<tr class="separator:ga6c94d3d31335b664ca2b85830b1ecc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a14e34c87276db49242ee193188a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a14e34c87276db49242ee193188a7dd">RCC_CIER_CSSLSE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0a14e34c87276db49242ee193188a7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4017cb889cf4561e7d2fddf23df3962e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4017cb889cf4561e7d2fddf23df3962e">RCC_CIER_CSSLSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a14e34c87276db49242ee193188a7dd">RCC_CIER_CSSLSE_Pos</a>)</td></tr>
<tr class="separator:ga4017cb889cf4561e7d2fddf23df3962e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab793d984273f76d0e4d5eb73fbe673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab793d984273f76d0e4d5eb73fbe673">RCC_CIER_CSSLSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4017cb889cf4561e7d2fddf23df3962e">RCC_CIER_CSSLSE_Msk</a></td></tr>
<tr class="separator:ga7ab793d984273f76d0e4d5eb73fbe673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b99cbd2871381ebf6bac5a5980c0bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab793d984273f76d0e4d5eb73fbe673">RCC_CIER_CSSLSE</a></td></tr>
<tr class="separator:ga34b99cbd2871381ebf6bac5a5980c0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4865182223e73ef6e2a647a888dd34d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4865182223e73ef6e2a647a888dd34d6">RCC_CIFR_LSIRDYF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4865182223e73ef6e2a647a888dd34d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f25634eb3a208e97271f65fc86da047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f25634eb3a208e97271f65fc86da047">RCC_CIFR_LSIRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4865182223e73ef6e2a647a888dd34d6">RCC_CIFR_LSIRDYF_Pos</a>)</td></tr>
<tr class="separator:ga9f25634eb3a208e97271f65fc86da047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f597c9d40c025a6695824b5da27c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f25634eb3a208e97271f65fc86da047">RCC_CIFR_LSIRDYF_Msk</a></td></tr>
<tr class="separator:gad1f597c9d40c025a6695824b5da27c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4733b5ff45b14ebb2314e0b79093d351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4733b5ff45b14ebb2314e0b79093d351">RCC_CIFR_LSERDYF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4733b5ff45b14ebb2314e0b79093d351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b0e6acf9d011e906dfa1edf50a750a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2">RCC_CIFR_LSERDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4733b5ff45b14ebb2314e0b79093d351">RCC_CIFR_LSERDYF_Pos</a>)</td></tr>
<tr class="separator:ga1b0e6acf9d011e906dfa1edf50a750a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1559f0774dd54852c12a02bf7b867b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2">RCC_CIFR_LSERDYF_Msk</a></td></tr>
<tr class="separator:ga1559f0774dd54852c12a02bf7b867b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae6bef7c81f7cc1783cd1009ec7f188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafae6bef7c81f7cc1783cd1009ec7f188">RCC_CIFR_HSIRDYF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gafae6bef7c81f7cc1783cd1009ec7f188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4de214162b81a435d7cd6f6e2684b7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4de214162b81a435d7cd6f6e2684b7c">RCC_CIFR_HSIRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafae6bef7c81f7cc1783cd1009ec7f188">RCC_CIFR_HSIRDYF_Pos</a>)</td></tr>
<tr class="separator:gae4de214162b81a435d7cd6f6e2684b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035d773e029fec439d29551774b9304a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4de214162b81a435d7cd6f6e2684b7c">RCC_CIFR_HSIRDYF_Msk</a></td></tr>
<tr class="separator:ga035d773e029fec439d29551774b9304a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4590e369304fa040f05dadcc99ca6fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4590e369304fa040f05dadcc99ca6fa5">RCC_CIFR_HSERDYF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga4590e369304fa040f05dadcc99ca6fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2722bfd4effde4066caf3f74477ce72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2722bfd4effde4066caf3f74477ce72">RCC_CIFR_HSERDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4590e369304fa040f05dadcc99ca6fa5">RCC_CIFR_HSERDYF_Pos</a>)</td></tr>
<tr class="separator:gaf2722bfd4effde4066caf3f74477ce72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d12419149aa1342fc0d0a79ae380c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2722bfd4effde4066caf3f74477ce72">RCC_CIFR_HSERDYF_Msk</a></td></tr>
<tr class="separator:ga5d12419149aa1342fc0d0a79ae380c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffe72cda820cd4ad01701e9f4fdfd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffe72cda820cd4ad01701e9f4fdfd2f">RCC_CIFR_PLLRDYF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9ffe72cda820cd4ad01701e9f4fdfd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15095a042dbcb07e91de0e3473c07ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa15095a042dbcb07e91de0e3473c07ee">RCC_CIFR_PLLRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffe72cda820cd4ad01701e9f4fdfd2f">RCC_CIFR_PLLRDYF_Pos</a>)</td></tr>
<tr class="separator:gaa15095a042dbcb07e91de0e3473c07ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa15095a042dbcb07e91de0e3473c07ee">RCC_CIFR_PLLRDYF_Msk</a></td></tr>
<tr class="separator:ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95caf7be8ad13fa41531ac101402e9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95caf7be8ad13fa41531ac101402e9d5">RCC_CIFR_MSIRDYF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga95caf7be8ad13fa41531ac101402e9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf1c00d2272bd0bf2cfca73c4972574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdf1c00d2272bd0bf2cfca73c4972574">RCC_CIFR_MSIRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga95caf7be8ad13fa41531ac101402e9d5">RCC_CIFR_MSIRDYF_Pos</a>)</td></tr>
<tr class="separator:gafdf1c00d2272bd0bf2cfca73c4972574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b17e828992b1b4984b39e47e5e20f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b17e828992b1b4984b39e47e5e20f0">RCC_CIFR_MSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdf1c00d2272bd0bf2cfca73c4972574">RCC_CIFR_MSIRDYF_Msk</a></td></tr>
<tr class="separator:ga41b17e828992b1b4984b39e47e5e20f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd876cab3c6c35735dd899f7429b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd876cab3c6c35735dd899f7429b0e">RCC_CIFR_HSI48RDYF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga26cd876cab3c6c35735dd899f7429b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd9a8dbc82ad3fa3097b8257e47acc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccd9a8dbc82ad3fa3097b8257e47acc9">RCC_CIFR_HSI48RDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd876cab3c6c35735dd899f7429b0e">RCC_CIFR_HSI48RDYF_Pos</a>)</td></tr>
<tr class="separator:gaccd9a8dbc82ad3fa3097b8257e47acc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e81eaf8f995c70817eeb4bc56a91bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">RCC_CIFR_HSI48RDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccd9a8dbc82ad3fa3097b8257e47acc9">RCC_CIFR_HSI48RDYF_Msk</a></td></tr>
<tr class="separator:ga2e81eaf8f995c70817eeb4bc56a91bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d69bd709fcf0cca70d1c5c4e07ee84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35d69bd709fcf0cca70d1c5c4e07ee84">RCC_CIFR_CSSLSEF_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga35d69bd709fcf0cca70d1c5c4e07ee84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445a89b6ad6c2ffeea64aa9b7d461607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga445a89b6ad6c2ffeea64aa9b7d461607">RCC_CIFR_CSSLSEF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga35d69bd709fcf0cca70d1c5c4e07ee84">RCC_CIFR_CSSLSEF_Pos</a>)</td></tr>
<tr class="separator:ga445a89b6ad6c2ffeea64aa9b7d461607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3314ccda6be8c5d7c86f74009578c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3314ccda6be8c5d7c86f74009578c83">RCC_CIFR_CSSLSEF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga445a89b6ad6c2ffeea64aa9b7d461607">RCC_CIFR_CSSLSEF_Msk</a></td></tr>
<tr class="separator:gab3314ccda6be8c5d7c86f74009578c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc6d9a3a5931428ee64ae57a385e7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc6d9a3a5931428ee64ae57a385e7fd">RCC_CIFR_CSSHSEF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4dc6d9a3a5931428ee64ae57a385e7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3157873b147db1a0d30b251253389e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed3157873b147db1a0d30b251253389e">RCC_CIFR_CSSHSEF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc6d9a3a5931428ee64ae57a385e7fd">RCC_CIFR_CSSHSEF_Pos</a>)</td></tr>
<tr class="separator:gaed3157873b147db1a0d30b251253389e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d9d3fc6b67f99596c7d00f15668a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95d9d3fc6b67f99596c7d00f15668a21">RCC_CIFR_CSSHSEF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed3157873b147db1a0d30b251253389e">RCC_CIFR_CSSHSEF_Msk</a></td></tr>
<tr class="separator:ga95d9d3fc6b67f99596c7d00f15668a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f50f7bc98c719172190873cc10bf5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3314ccda6be8c5d7c86f74009578c83">RCC_CIFR_CSSLSEF</a></td></tr>
<tr class="separator:ga0f50f7bc98c719172190873cc10bf5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ca64b3739a65df1bdb70cec7be93d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95d9d3fc6b67f99596c7d00f15668a21">RCC_CIFR_CSSHSEF</a></td></tr>
<tr class="separator:gac7ca64b3739a65df1bdb70cec7be93d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33c3a5054612b0f09f72d8fdbdf2a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae33c3a5054612b0f09f72d8fdbdf2a77">RCC_CICR_LSIRDYC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae33c3a5054612b0f09f72d8fdbdf2a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e655cc34feada1a64b60fbefa4541f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46e655cc34feada1a64b60fbefa4541f">RCC_CICR_LSIRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae33c3a5054612b0f09f72d8fdbdf2a77">RCC_CICR_LSIRDYC_Pos</a>)</td></tr>
<tr class="separator:ga46e655cc34feada1a64b60fbefa4541f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3873e100ebe8a67fe148de1c8a9caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf">RCC_CICR_LSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46e655cc34feada1a64b60fbefa4541f">RCC_CICR_LSIRDYC_Msk</a></td></tr>
<tr class="separator:ga4b3873e100ebe8a67fe148de1c8a9caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fae4e0c0deabb9b1f6c7bea04ce59b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fae4e0c0deabb9b1f6c7bea04ce59b5">RCC_CICR_LSERDYC_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9fae4e0c0deabb9b1f6c7bea04ce59b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a48f2067bdfc3ed5b8836dfb8579e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5">RCC_CICR_LSERDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9fae4e0c0deabb9b1f6c7bea04ce59b5">RCC_CICR_LSERDYC_Pos</a>)</td></tr>
<tr class="separator:gac3a48f2067bdfc3ed5b8836dfb8579e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab791dab5d2c0e53094c7150e96eb33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33">RCC_CICR_LSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5">RCC_CICR_LSERDYC_Msk</a></td></tr>
<tr class="separator:ga5ab791dab5d2c0e53094c7150e96eb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439925a99f08c02cbb88b3b0f62d6db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439925a99f08c02cbb88b3b0f62d6db9">RCC_CICR_HSIRDYC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga439925a99f08c02cbb88b3b0f62d6db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb3333a9cd24d04041f5f69ac345b428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb3333a9cd24d04041f5f69ac345b428">RCC_CICR_HSIRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga439925a99f08c02cbb88b3b0f62d6db9">RCC_CICR_HSIRDYC_Pos</a>)</td></tr>
<tr class="separator:gaeb3333a9cd24d04041f5f69ac345b428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c463351fe85650ed1f8e1fc9a1ce79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">RCC_CICR_HSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb3333a9cd24d04041f5f69ac345b428">RCC_CICR_HSIRDYC_Msk</a></td></tr>
<tr class="separator:ga0c463351fe85650ed1f8e1fc9a1ce79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47609cc31b2f50e8c5c5868a104584fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47609cc31b2f50e8c5c5868a104584fa">RCC_CICR_HSERDYC_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga47609cc31b2f50e8c5c5868a104584fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b58e826fdabf870a68dc01e88c3845e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b58e826fdabf870a68dc01e88c3845e">RCC_CICR_HSERDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47609cc31b2f50e8c5c5868a104584fa">RCC_CICR_HSERDYC_Pos</a>)</td></tr>
<tr class="separator:ga6b58e826fdabf870a68dc01e88c3845e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a9d7d137fc8b7e01af7aabc3d6d42a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">RCC_CICR_HSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b58e826fdabf870a68dc01e88c3845e">RCC_CICR_HSERDYC_Msk</a></td></tr>
<tr class="separator:ga93a9d7d137fc8b7e01af7aabc3d6d42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ed1bfd28891cf7dece35090d0c1ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6ed1bfd28891cf7dece35090d0c1ce6">RCC_CICR_PLLRDYC_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gad6ed1bfd28891cf7dece35090d0c1ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6459b12ab87a5d3598caf8561c15ab57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6459b12ab87a5d3598caf8561c15ab57">RCC_CICR_PLLRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6ed1bfd28891cf7dece35090d0c1ce6">RCC_CICR_PLLRDYC_Pos</a>)</td></tr>
<tr class="separator:ga6459b12ab87a5d3598caf8561c15ab57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c21ea94e557cddcb31e69b7e5e190c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7">RCC_CICR_PLLRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6459b12ab87a5d3598caf8561c15ab57">RCC_CICR_PLLRDYC_Msk</a></td></tr>
<tr class="separator:ga3c21ea94e557cddcb31e69b7e5e190c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f88e4011331898fe8db3bf14f17aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3f88e4011331898fe8db3bf14f17aad">RCC_CICR_MSIRDYC_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad3f88e4011331898fe8db3bf14f17aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3cec1d1765dd7c4f6138c219659243c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3cec1d1765dd7c4f6138c219659243c">RCC_CICR_MSIRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad3f88e4011331898fe8db3bf14f17aad">RCC_CICR_MSIRDYC_Pos</a>)</td></tr>
<tr class="separator:gab3cec1d1765dd7c4f6138c219659243c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914c0fb2b7bf0723cce7acb83a7026b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3">RCC_CICR_MSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3cec1d1765dd7c4f6138c219659243c">RCC_CICR_MSIRDYC_Msk</a></td></tr>
<tr class="separator:ga914c0fb2b7bf0723cce7acb83a7026b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d57b5d47080a24755d58d1a6edbb9b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57b5d47080a24755d58d1a6edbb9b6">RCC_CICR_HSI48RDYC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7d57b5d47080a24755d58d1a6edbb9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b65b80bac7c108da9b1515bf85a0121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b65b80bac7c108da9b1515bf85a0121">RCC_CICR_HSI48RDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57b5d47080a24755d58d1a6edbb9b6">RCC_CICR_HSI48RDYC_Pos</a>)</td></tr>
<tr class="separator:ga9b65b80bac7c108da9b1515bf85a0121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734bf919eac6ea39bd9fcc6716088885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga734bf919eac6ea39bd9fcc6716088885">RCC_CICR_HSI48RDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b65b80bac7c108da9b1515bf85a0121">RCC_CICR_HSI48RDYC_Msk</a></td></tr>
<tr class="separator:ga734bf919eac6ea39bd9fcc6716088885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38f0cc6af836ecb8888c550589329fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa38f0cc6af836ecb8888c550589329fc">RCC_CICR_CSSLSEC_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa38f0cc6af836ecb8888c550589329fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89aade229e4ee5b332f76cf4b8ed2748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89aade229e4ee5b332f76cf4b8ed2748">RCC_CICR_CSSLSEC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa38f0cc6af836ecb8888c550589329fc">RCC_CICR_CSSLSEC_Pos</a>)</td></tr>
<tr class="separator:ga89aade229e4ee5b332f76cf4b8ed2748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba6d75180920360bf5514a14fa341ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ba6d75180920360bf5514a14fa341ee">RCC_CICR_CSSLSEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89aade229e4ee5b332f76cf4b8ed2748">RCC_CICR_CSSLSEC_Msk</a></td></tr>
<tr class="separator:ga3ba6d75180920360bf5514a14fa341ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f71e8e0f4be80ed0c1c283747947b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f71e8e0f4be80ed0c1c283747947b9">RCC_CICR_CSSHSEC_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga14f71e8e0f4be80ed0c1c283747947b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae83297b1c5f0e1ccbeecd042227d7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae83297b1c5f0e1ccbeecd042227d7f">RCC_CICR_CSSHSEC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga14f71e8e0f4be80ed0c1c283747947b9">RCC_CICR_CSSHSEC_Pos</a>)</td></tr>
<tr class="separator:ga8ae83297b1c5f0e1ccbeecd042227d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196891a201b051ce52856326f40d53a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga196891a201b051ce52856326f40d53a7">RCC_CICR_CSSHSEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae83297b1c5f0e1ccbeecd042227d7f">RCC_CICR_CSSHSEC_Msk</a></td></tr>
<tr class="separator:ga196891a201b051ce52856326f40d53a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed680945ce75921ac6e96daef1393250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250">RCC_CICR_LSECSSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ba6d75180920360bf5514a14fa341ee">RCC_CICR_CSSLSEC</a></td></tr>
<tr class="separator:gaed680945ce75921ac6e96daef1393250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5effadce798e53ab37c5aea9300b3b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23">RCC_CICR_CSSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga196891a201b051ce52856326f40d53a7">RCC_CICR_CSSHSEC</a></td></tr>
<tr class="separator:ga5effadce798e53ab37c5aea9300b3b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea8f996d57c07e01dccf2705c45cce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea8f996d57c07e01dccf2705c45cce8">RCC_IOPRSTR_IOPARST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7ea8f996d57c07e01dccf2705c45cce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33960f3e68407a0a5f6dcd4782b7f192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33960f3e68407a0a5f6dcd4782b7f192">RCC_IOPRSTR_IOPARST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea8f996d57c07e01dccf2705c45cce8">RCC_IOPRSTR_IOPARST_Pos</a>)</td></tr>
<tr class="separator:ga33960f3e68407a0a5f6dcd4782b7f192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9112f49863a0c886e2e6c3bc175157cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9112f49863a0c886e2e6c3bc175157cd">RCC_IOPRSTR_IOPARST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33960f3e68407a0a5f6dcd4782b7f192">RCC_IOPRSTR_IOPARST_Msk</a></td></tr>
<tr class="separator:ga9112f49863a0c886e2e6c3bc175157cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b568cdf453d238d62a32825f57fd7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b568cdf453d238d62a32825f57fd7f8">RCC_IOPRSTR_IOPBRST_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6b568cdf453d238d62a32825f57fd7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8ef2f5a613058402bce3c3b16fdd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8ef2f5a613058402bce3c3b16fdd48">RCC_IOPRSTR_IOPBRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b568cdf453d238d62a32825f57fd7f8">RCC_IOPRSTR_IOPBRST_Pos</a>)</td></tr>
<tr class="separator:gade8ef2f5a613058402bce3c3b16fdd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c603be4027c9030402ae534c88706ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c603be4027c9030402ae534c88706ff">RCC_IOPRSTR_IOPBRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade8ef2f5a613058402bce3c3b16fdd48">RCC_IOPRSTR_IOPBRST_Msk</a></td></tr>
<tr class="separator:ga8c603be4027c9030402ae534c88706ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a7f45dc0c931c9a66c98fb0ae2a2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8a7f45dc0c931c9a66c98fb0ae2a2f4">RCC_IOPRSTR_IOPCRST_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae8a7f45dc0c931c9a66c98fb0ae2a2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0853148d1401199e8f4e870d19199df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0853148d1401199e8f4e870d19199df3">RCC_IOPRSTR_IOPCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8a7f45dc0c931c9a66c98fb0ae2a2f4">RCC_IOPRSTR_IOPCRST_Pos</a>)</td></tr>
<tr class="separator:ga0853148d1401199e8f4e870d19199df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63bd89cd55311ebb25f8f7b9017a170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63bd89cd55311ebb25f8f7b9017a170">RCC_IOPRSTR_IOPCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0853148d1401199e8f4e870d19199df3">RCC_IOPRSTR_IOPCRST_Msk</a></td></tr>
<tr class="separator:gaa63bd89cd55311ebb25f8f7b9017a170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3537ee941ce9986c4f7c6df1eac212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3537ee941ce9986c4f7c6df1eac212">RCC_IOPRSTR_IOPDRST_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9e3537ee941ce9986c4f7c6df1eac212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246bb4058099693eb7d918cfe3c5c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga246bb4058099693eb7d918cfe3c5c3a6">RCC_IOPRSTR_IOPDRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3537ee941ce9986c4f7c6df1eac212">RCC_IOPRSTR_IOPDRST_Pos</a>)</td></tr>
<tr class="separator:ga246bb4058099693eb7d918cfe3c5c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac879c583cd6fe60e38c2c82fada82bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac879c583cd6fe60e38c2c82fada82bdf">RCC_IOPRSTR_IOPDRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga246bb4058099693eb7d918cfe3c5c3a6">RCC_IOPRSTR_IOPDRST_Msk</a></td></tr>
<tr class="separator:gac879c583cd6fe60e38c2c82fada82bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016563173c66bb65a19af8b00df20e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga016563173c66bb65a19af8b00df20e03">RCC_IOPRSTR_IOPERST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga016563173c66bb65a19af8b00df20e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8bf6318970ab8630cb1ffbbe27ac727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8bf6318970ab8630cb1ffbbe27ac727">RCC_IOPRSTR_IOPERST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga016563173c66bb65a19af8b00df20e03">RCC_IOPRSTR_IOPERST_Pos</a>)</td></tr>
<tr class="separator:gaa8bf6318970ab8630cb1ffbbe27ac727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae863aaf2a2e39d06adfe76f65077e7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae863aaf2a2e39d06adfe76f65077e7bb">RCC_IOPRSTR_IOPERST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8bf6318970ab8630cb1ffbbe27ac727">RCC_IOPRSTR_IOPERST_Msk</a></td></tr>
<tr class="separator:gae863aaf2a2e39d06adfe76f65077e7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9206fc592b8e3be98e0bda4e5862dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9206fc592b8e3be98e0bda4e5862dd">RCC_IOPRSTR_IOPHRST_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gabe9206fc592b8e3be98e0bda4e5862dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f899a066a5d38132498758165c0d99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3f899a066a5d38132498758165c0d99">RCC_IOPRSTR_IOPHRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabe9206fc592b8e3be98e0bda4e5862dd">RCC_IOPRSTR_IOPHRST_Pos</a>)</td></tr>
<tr class="separator:gad3f899a066a5d38132498758165c0d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059e6f70bc2de0685e374c8f07d900fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga059e6f70bc2de0685e374c8f07d900fc">RCC_IOPRSTR_IOPHRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3f899a066a5d38132498758165c0d99">RCC_IOPRSTR_IOPHRST_Msk</a></td></tr>
<tr class="separator:ga059e6f70bc2de0685e374c8f07d900fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3cc5ebc56679104889fa22e7ac56b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3cc5ebc56679104889fa22e7ac56b4d">RCC_IOPRSTR_GPIOARST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9112f49863a0c886e2e6c3bc175157cd">RCC_IOPRSTR_IOPARST</a></td></tr>
<tr class="separator:gae3cc5ebc56679104889fa22e7ac56b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7143365e752aaa5c8586d7e1d2d96b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd7143365e752aaa5c8586d7e1d2d96b">RCC_IOPRSTR_GPIOBRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c603be4027c9030402ae534c88706ff">RCC_IOPRSTR_IOPBRST</a></td></tr>
<tr class="separator:gadd7143365e752aaa5c8586d7e1d2d96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e9fc173b7010591fa2a85f8bb9eca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26e9fc173b7010591fa2a85f8bb9eca2">RCC_IOPRSTR_GPIOCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa63bd89cd55311ebb25f8f7b9017a170">RCC_IOPRSTR_IOPCRST</a></td></tr>
<tr class="separator:ga26e9fc173b7010591fa2a85f8bb9eca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c9ef9d71ea21f69c85d747c51b9066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8c9ef9d71ea21f69c85d747c51b9066">RCC_IOPRSTR_GPIODRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac879c583cd6fe60e38c2c82fada82bdf">RCC_IOPRSTR_IOPDRST</a></td></tr>
<tr class="separator:gae8c9ef9d71ea21f69c85d747c51b9066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd2548a93ede06bd7e1713cc47f07ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcd2548a93ede06bd7e1713cc47f07ec">RCC_IOPRSTR_GPIOERST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae863aaf2a2e39d06adfe76f65077e7bb">RCC_IOPRSTR_IOPERST</a></td></tr>
<tr class="separator:gabcd2548a93ede06bd7e1713cc47f07ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3167e5e122e8b9175b3313ac8363853e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3167e5e122e8b9175b3313ac8363853e">RCC_IOPRSTR_GPIOHRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga059e6f70bc2de0685e374c8f07d900fc">RCC_IOPRSTR_IOPHRST</a></td></tr>
<tr class="separator:ga3167e5e122e8b9175b3313ac8363853e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a83ba2ecdcaeaf17cc5e101e1d342ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a83ba2ecdcaeaf17cc5e101e1d342ed">RCC_AHBRSTR_DMARST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7a83ba2ecdcaeaf17cc5e101e1d342ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a641d73f91417ccc073f7a31d77f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07a641d73f91417ccc073f7a31d77f98">RCC_AHBRSTR_DMARST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a83ba2ecdcaeaf17cc5e101e1d342ed">RCC_AHBRSTR_DMARST_Pos</a>)</td></tr>
<tr class="separator:ga07a641d73f91417ccc073f7a31d77f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga689065607d47f0fc98134bdfb8f19e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga689065607d47f0fc98134bdfb8f19e53">RCC_AHBRSTR_DMARST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07a641d73f91417ccc073f7a31d77f98">RCC_AHBRSTR_DMARST_Msk</a></td></tr>
<tr class="separator:ga689065607d47f0fc98134bdfb8f19e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c2a487dbee04e29029574b9c2a85d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5c2a487dbee04e29029574b9c2a85d3">RCC_AHBRSTR_MIFRST_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae5c2a487dbee04e29029574b9c2a85d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccb9a682d4e9b4890f6478dbf3e7a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb9a682d4e9b4890f6478dbf3e7a16">RCC_AHBRSTR_MIFRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5c2a487dbee04e29029574b9c2a85d3">RCC_AHBRSTR_MIFRST_Pos</a>)</td></tr>
<tr class="separator:ga4ccb9a682d4e9b4890f6478dbf3e7a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68c59a6d7c6f48507e5797039653aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab68c59a6d7c6f48507e5797039653aa1">RCC_AHBRSTR_MIFRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb9a682d4e9b4890f6478dbf3e7a16">RCC_AHBRSTR_MIFRST_Msk</a></td></tr>
<tr class="separator:gab68c59a6d7c6f48507e5797039653aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4cf3cffb97606f4cede77caa849cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d4cf3cffb97606f4cede77caa849cf7">RCC_AHBRSTR_CRCRST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2d4cf3cffb97606f4cede77caa849cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2e30f4eedbfd579e4710ab5b023706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2e30f4eedbfd579e4710ab5b023706">RCC_AHBRSTR_CRCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d4cf3cffb97606f4cede77caa849cf7">RCC_AHBRSTR_CRCRST_Pos</a>)</td></tr>
<tr class="separator:ga8e2e30f4eedbfd579e4710ab5b023706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e955ed3881dfd4a3a97b1bb13da0dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2e30f4eedbfd579e4710ab5b023706">RCC_AHBRSTR_CRCRST_Msk</a></td></tr>
<tr class="separator:ga6e955ed3881dfd4a3a97b1bb13da0dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999de196cb2d94f9bc08acac215b7ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga999de196cb2d94f9bc08acac215b7ec7">RCC_AHBRSTR_TSCRST_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga999de196cb2d94f9bc08acac215b7ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b78cbe8e9b9f5b90e6e0e03bca0ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80b78cbe8e9b9f5b90e6e0e03bca0ab3">RCC_AHBRSTR_TSCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga999de196cb2d94f9bc08acac215b7ec7">RCC_AHBRSTR_TSCRST_Pos</a>)</td></tr>
<tr class="separator:ga80b78cbe8e9b9f5b90e6e0e03bca0ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8ba350376d5f385e502dad368969f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7">RCC_AHBRSTR_TSCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80b78cbe8e9b9f5b90e6e0e03bca0ab3">RCC_AHBRSTR_TSCRST_Msk</a></td></tr>
<tr class="separator:ga2a8ba350376d5f385e502dad368969f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabad98c9109634ccac229541724fd36d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabad98c9109634ccac229541724fd36d">RCC_AHBRSTR_RNGRST_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaabad98c9109634ccac229541724fd36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9cb2414ba939bd2e090d5d2af3824f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9cb2414ba939bd2e090d5d2af3824f">RCC_AHBRSTR_RNGRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaabad98c9109634ccac229541724fd36d">RCC_AHBRSTR_RNGRST_Pos</a>)</td></tr>
<tr class="separator:gabf9cb2414ba939bd2e090d5d2af3824f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab112a3594ada6f3e8462bc8a2ef5ce95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab112a3594ada6f3e8462bc8a2ef5ce95">RCC_AHBRSTR_RNGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf9cb2414ba939bd2e090d5d2af3824f">RCC_AHBRSTR_RNGRST_Msk</a></td></tr>
<tr class="separator:gab112a3594ada6f3e8462bc8a2ef5ce95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c9487ca04b0a1a992d0f2e00df739c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga689065607d47f0fc98134bdfb8f19e53">RCC_AHBRSTR_DMARST</a></td></tr>
<tr class="separator:ga97c9487ca04b0a1a992d0f2e00df739c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613a32917030cbb38e7897bdec0cad47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47">RCC_APB2RSTR_SYSCFGRST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga613a32917030cbb38e7897bdec0cad47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f656408c45d2f67a99cc1c093d3e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">RCC_APB2RSTR_SYSCFGRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47">RCC_APB2RSTR_SYSCFGRST_Pos</a>)</td></tr>
<tr class="separator:ga89f656408c45d2f67a99cc1c093d3e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">RCC_APB2RSTR_SYSCFGRST_Msk</a></td></tr>
<tr class="separator:ga813d42b8d48ae6379c053a44870af49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae0fbf0d2dfa863d0919a128df4dc21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae0fbf0d2dfa863d0919a128df4dc21">RCC_APB2RSTR_TIM21RST_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0ae0fbf0d2dfa863d0919a128df4dc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18461f9b548be5101198c619e744add6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18461f9b548be5101198c619e744add6">RCC_APB2RSTR_TIM21RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae0fbf0d2dfa863d0919a128df4dc21">RCC_APB2RSTR_TIM21RST_Pos</a>)</td></tr>
<tr class="separator:ga18461f9b548be5101198c619e744add6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715467b13f10779f1bfe8765b6ec5a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga715467b13f10779f1bfe8765b6ec5a78">RCC_APB2RSTR_TIM21RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18461f9b548be5101198c619e744add6">RCC_APB2RSTR_TIM21RST_Msk</a></td></tr>
<tr class="separator:ga715467b13f10779f1bfe8765b6ec5a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585e0eb2f4cf2aa624b4674f4588c1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga585e0eb2f4cf2aa624b4674f4588c1e1">RCC_APB2RSTR_TIM22RST_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga585e0eb2f4cf2aa624b4674f4588c1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06b501ef8bb6dc78b73ff6c021c673ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06b501ef8bb6dc78b73ff6c021c673ea">RCC_APB2RSTR_TIM22RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga585e0eb2f4cf2aa624b4674f4588c1e1">RCC_APB2RSTR_TIM22RST_Pos</a>)</td></tr>
<tr class="separator:ga06b501ef8bb6dc78b73ff6c021c673ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184639185db8569e2944bd671253e33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga184639185db8569e2944bd671253e33e">RCC_APB2RSTR_TIM22RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06b501ef8bb6dc78b73ff6c021c673ea">RCC_APB2RSTR_TIM22RST_Msk</a></td></tr>
<tr class="separator:ga184639185db8569e2944bd671253e33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb93c28e2b44e753d961ee83fb829ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb93c28e2b44e753d961ee83fb829ad0">RCC_APB2RSTR_ADCRST_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafb93c28e2b44e753d961ee83fb829ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a4836f2cd9be43193d6eb4d19d5dde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6">RCC_APB2RSTR_ADCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb93c28e2b44e753d961ee83fb829ad0">RCC_APB2RSTR_ADCRST_Pos</a>)</td></tr>
<tr class="separator:ga1a4836f2cd9be43193d6eb4d19d5dde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6">RCC_APB2RSTR_ADCRST_Msk</a></td></tr>
<tr class="separator:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f284f64839f82231c3e375e01105946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946">RCC_APB2RSTR_SPI1RST_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga5f284f64839f82231c3e375e01105946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb7fb16a3052da4a7d11cbdbe838689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946">RCC_APB2RSTR_SPI1RST_Pos</a>)</td></tr>
<tr class="separator:ga4fb7fb16a3052da4a7d11cbdbe838689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a></td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07b0f4aae1366a80486993aa71c6237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237">RCC_APB2RSTR_USART1RST_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac07b0f4aae1366a80486993aa71c6237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f18e05ca4a63d5b8fe937eb8613005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237">RCC_APB2RSTR_USART1RST_Pos</a>)</td></tr>
<tr class="separator:ga49f18e05ca4a63d5b8fe937eb8613005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a></td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ad7c106e53835f15602f580331d343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0ad7c106e53835f15602f580331d343">RCC_APB2RSTR_DBGRST_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gae0ad7c106e53835f15602f580331d343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae681dbd156307328add31deac228dc15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae681dbd156307328add31deac228dc15">RCC_APB2RSTR_DBGRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0ad7c106e53835f15602f580331d343">RCC_APB2RSTR_DBGRST_Pos</a>)</td></tr>
<tr class="separator:gae681dbd156307328add31deac228dc15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fadb626fc6db83344a4f2ddb68843c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fadb626fc6db83344a4f2ddb68843c2">RCC_APB2RSTR_DBGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae681dbd156307328add31deac228dc15">RCC_APB2RSTR_DBGRST_Msk</a></td></tr>
<tr class="separator:ga1fadb626fc6db83344a4f2ddb68843c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a></td></tr>
<tr class="separator:ga7b818d0d9747621c936ad16c93a4956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c5549f45a276072b498095f8a6ee45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45">RCC_APB2RSTR_DBGMCURST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fadb626fc6db83344a4f2ddb68843c2">RCC_APB2RSTR_DBGRST</a></td></tr>
<tr class="separator:gaa2c5549f45a276072b498095f8a6ee45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7278dbd9406107fbccefa358501f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef7278dbd9406107fbccefa358501f2c">RCC_APB1RSTR_TIM2RST_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaef7278dbd9406107fbccefa358501f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b0f4bc33ed5d6d5806e5074349bedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">RCC_APB1RSTR_TIM2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef7278dbd9406107fbccefa358501f2c">RCC_APB1RSTR_TIM2RST_Pos</a>)</td></tr>
<tr class="separator:gaf4b0f4bc33ed5d6d5806e5074349bedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">RCC_APB1RSTR_TIM2RST_Msk</a></td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28531a8d644672fa950cce78175c3fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28531a8d644672fa950cce78175c3fc0">RCC_APB1RSTR_TIM3RST_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga28531a8d644672fa950cce78175c3fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1a098d575d81ac443b3d6f837a09e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga28531a8d644672fa950cce78175c3fc0">RCC_APB1RSTR_TIM3RST_Pos</a>)</td></tr>
<tr class="separator:ga6f1a098d575d81ac443b3d6f837a09e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</a></td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f910529f471272ed5218c5067115cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f910529f471272ed5218c5067115cc8">RCC_APB1RSTR_TIM6RST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4f910529f471272ed5218c5067115cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f222bd16fca5ae0a0475a83f9a69d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f">RCC_APB1RSTR_TIM6RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f910529f471272ed5218c5067115cc8">RCC_APB1RSTR_TIM6RST_Pos</a>)</td></tr>
<tr class="separator:ga4f222bd16fca5ae0a0475a83f9a69d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d64bd82cf47a209afebc7d663e28383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f">RCC_APB1RSTR_TIM6RST_Msk</a></td></tr>
<tr class="separator:ga8d64bd82cf47a209afebc7d663e28383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033243ec3d5cdaa7030b8b38d39e9989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga033243ec3d5cdaa7030b8b38d39e9989">RCC_APB1RSTR_TIM7RST_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga033243ec3d5cdaa7030b8b38d39e9989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9af08f1ff685c0027708d909086b748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748">RCC_APB1RSTR_TIM7RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga033243ec3d5cdaa7030b8b38d39e9989">RCC_APB1RSTR_TIM7RST_Pos</a>)</td></tr>
<tr class="separator:gab9af08f1ff685c0027708d909086b748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748">RCC_APB1RSTR_TIM7RST_Msk</a></td></tr>
<tr class="separator:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff29fde4ed85162fd6fa168713da1e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff29fde4ed85162fd6fa168713da1e1e">RCC_APB1RSTR_LCDRST_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaff29fde4ed85162fd6fa168713da1e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ec29b9decbee7ab40fb84a50e9cad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6ec29b9decbee7ab40fb84a50e9cad7">RCC_APB1RSTR_LCDRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff29fde4ed85162fd6fa168713da1e1e">RCC_APB1RSTR_LCDRST_Pos</a>)</td></tr>
<tr class="separator:gac6ec29b9decbee7ab40fb84a50e9cad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5fc9c8195476406d32332999cc89ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5fc9c8195476406d32332999cc89ede">RCC_APB1RSTR_LCDRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6ec29b9decbee7ab40fb84a50e9cad7">RCC_APB1RSTR_LCDRST_Msk</a></td></tr>
<tr class="separator:gac5fc9c8195476406d32332999cc89ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d96e880c3040ba8dbe155a6129ca69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d96e880c3040ba8dbe155a6129ca69">RCC_APB1RSTR_WWDGRST_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf9d96e880c3040ba8dbe155a6129ca69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919c04abb655aa94b244dcebbf647748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d96e880c3040ba8dbe155a6129ca69">RCC_APB1RSTR_WWDGRST_Pos</a>)</td></tr>
<tr class="separator:ga919c04abb655aa94b244dcebbf647748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a></td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148b63aa15907eac1bd4894a7c157100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga148b63aa15907eac1bd4894a7c157100">RCC_APB1RSTR_SPI2RST_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga148b63aa15907eac1bd4894a7c157100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae378c28cf590c56f5487bd92705d6d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">RCC_APB1RSTR_SPI2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga148b63aa15907eac1bd4894a7c157100">RCC_APB1RSTR_SPI2RST_Pos</a>)</td></tr>
<tr class="separator:gae378c28cf590c56f5487bd92705d6d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">RCC_APB1RSTR_SPI2RST_Msk</a></td></tr>
<tr class="separator:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ca9ee6dbf794ec18d25721123a1119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ca9ee6dbf794ec18d25721123a1119">RCC_APB1RSTR_USART2RST_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa2ca9ee6dbf794ec18d25721123a1119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0beb24842078f8a070ba7f96ca579f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ca9ee6dbf794ec18d25721123a1119">RCC_APB1RSTR_USART2RST_Pos</a>)</td></tr>
<tr class="separator:ga0beb24842078f8a070ba7f96ca579f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</a></td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4c8d8f5dc85f7e6debd3a2a8124e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a4c8d8f5dc85f7e6debd3a2a8124e12">RCC_APB1RSTR_LPUART1RST_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9a4c8d8f5dc85f7e6debd3a2a8124e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a371ba9242495275f4c776f4461830e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a371ba9242495275f4c776f4461830e">RCC_APB1RSTR_LPUART1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a4c8d8f5dc85f7e6debd3a2a8124e12">RCC_APB1RSTR_LPUART1RST_Pos</a>)</td></tr>
<tr class="separator:ga2a371ba9242495275f4c776f4461830e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1443fc7ce0408cc3ef9dfed7f141b924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1443fc7ce0408cc3ef9dfed7f141b924">RCC_APB1RSTR_LPUART1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a371ba9242495275f4c776f4461830e">RCC_APB1RSTR_LPUART1RST_Msk</a></td></tr>
<tr class="separator:ga1443fc7ce0408cc3ef9dfed7f141b924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67b6cdacc767f0ded4de2caeb3d90832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67b6cdacc767f0ded4de2caeb3d90832">RCC_APB1RSTR_USART4RST_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga67b6cdacc767f0ded4de2caeb3d90832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a52242a6a0dc83fa746ace1337d1a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a52242a6a0dc83fa746ace1337d1a18">RCC_APB1RSTR_USART4RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67b6cdacc767f0ded4de2caeb3d90832">RCC_APB1RSTR_USART4RST_Pos</a>)</td></tr>
<tr class="separator:ga4a52242a6a0dc83fa746ace1337d1a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc863f9f39da5e17db543a9a6a749fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc863f9f39da5e17db543a9a6a749fc">RCC_APB1RSTR_USART4RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a52242a6a0dc83fa746ace1337d1a18">RCC_APB1RSTR_USART4RST_Msk</a></td></tr>
<tr class="separator:ga8dc863f9f39da5e17db543a9a6a749fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad47dce7f6466f9e7df3f401f088166c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad47dce7f6466f9e7df3f401f088166c">RCC_APB1RSTR_USART5RST_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaad47dce7f6466f9e7df3f401f088166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90261795d714b2390bdfa2dc36a1745d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90261795d714b2390bdfa2dc36a1745d">RCC_APB1RSTR_USART5RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad47dce7f6466f9e7df3f401f088166c">RCC_APB1RSTR_USART5RST_Pos</a>)</td></tr>
<tr class="separator:ga90261795d714b2390bdfa2dc36a1745d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d56534823f416cf021a61c6a8e3e78f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d56534823f416cf021a61c6a8e3e78f">RCC_APB1RSTR_USART5RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90261795d714b2390bdfa2dc36a1745d">RCC_APB1RSTR_USART5RST_Msk</a></td></tr>
<tr class="separator:ga3d56534823f416cf021a61c6a8e3e78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f6df08a3eae853a3fc8b2d0fcc0882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f6df08a3eae853a3fc8b2d0fcc0882">RCC_APB1RSTR_I2C1RST_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac3f6df08a3eae853a3fc8b2d0fcc0882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fda0adab6e9d4daa6417c17d905214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3f6df08a3eae853a3fc8b2d0fcc0882">RCC_APB1RSTR_I2C1RST_Pos</a>)</td></tr>
<tr class="separator:ga95fda0adab6e9d4daa6417c17d905214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a></td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1c1f07b2b2cc274c0b297d779b936f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c1f07b2b2cc274c0b297d779b936f">RCC_APB1RSTR_I2C2RST_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga0a1c1f07b2b2cc274c0b297d779b936f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914a46fcb3b028610d9badb471c82bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">RCC_APB1RSTR_I2C2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c1f07b2b2cc274c0b297d779b936f">RCC_APB1RSTR_I2C2RST_Pos</a>)</td></tr>
<tr class="separator:ga914a46fcb3b028610d9badb471c82bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">RCC_APB1RSTR_I2C2RST_Msk</a></td></tr>
<tr class="separator:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a70f943d7814f47d040c48185d4d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a70f943d7814f47d040c48185d4d1d">RCC_APB1RSTR_USBRST_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaf4a70f943d7814f47d040c48185d4d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf411975dd1ae41f730652fdb39c1940c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c">RCC_APB1RSTR_USBRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a70f943d7814f47d040c48185d4d1d">RCC_APB1RSTR_USBRST_Pos</a>)</td></tr>
<tr class="separator:gaf411975dd1ae41f730652fdb39c1940c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51baa4f973f66eb9781d690fa061f97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c">RCC_APB1RSTR_USBRST_Msk</a></td></tr>
<tr class="separator:ga51baa4f973f66eb9781d690fa061f97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233ea334bd13c0980131c1ee2a1ac75a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga233ea334bd13c0980131c1ee2a1ac75a">RCC_APB1RSTR_CRSRST_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga233ea334bd13c0980131c1ee2a1ac75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafceb6ea2ee72d963cb5fb8a9d09e2ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafceb6ea2ee72d963cb5fb8a9d09e2ba2">RCC_APB1RSTR_CRSRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga233ea334bd13c0980131c1ee2a1ac75a">RCC_APB1RSTR_CRSRST_Pos</a>)</td></tr>
<tr class="separator:gafceb6ea2ee72d963cb5fb8a9d09e2ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e86fed1a619189c948972c37dbe4e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e86fed1a619189c948972c37dbe4e30">RCC_APB1RSTR_CRSRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafceb6ea2ee72d963cb5fb8a9d09e2ba2">RCC_APB1RSTR_CRSRST_Msk</a></td></tr>
<tr class="separator:ga1e86fed1a619189c948972c37dbe4e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d1ad283fb0cc11c6394cc28e4da4d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d1ad283fb0cc11c6394cc28e4da4d0">RCC_APB1RSTR_PWRRST_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga48d1ad283fb0cc11c6394cc28e4da4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9ed6c6cee6df40b16793fe7479ea7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48d1ad283fb0cc11c6394cc28e4da4d0">RCC_APB1RSTR_PWRRST_Pos</a>)</td></tr>
<tr class="separator:gabe9ed6c6cee6df40b16793fe7479ea7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a></td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0612cbad1c01508c2c3acd8502a16f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0612cbad1c01508c2c3acd8502a16f76">RCC_APB1RSTR_DACRST_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga0612cbad1c01508c2c3acd8502a16f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09759c3881f10d9210653490a651f995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995">RCC_APB1RSTR_DACRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0612cbad1c01508c2c3acd8502a16f76">RCC_APB1RSTR_DACRST_Pos</a>)</td></tr>
<tr class="separator:ga09759c3881f10d9210653490a651f995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995">RCC_APB1RSTR_DACRST_Msk</a></td></tr>
<tr class="separator:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53079edbe7a089db7497d49b242b7e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53079edbe7a089db7497d49b242b7e53">RCC_APB1RSTR_I2C3RST_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga53079edbe7a089db7497d49b242b7e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49214147f146965ef75c3bfa906cd3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49214147f146965ef75c3bfa906cd3d9">RCC_APB1RSTR_I2C3RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53079edbe7a089db7497d49b242b7e53">RCC_APB1RSTR_I2C3RST_Pos</a>)</td></tr>
<tr class="separator:ga49214147f146965ef75c3bfa906cd3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8dd6bd89cdf6b6b7affee5594bda87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49214147f146965ef75c3bfa906cd3d9">RCC_APB1RSTR_I2C3RST_Msk</a></td></tr>
<tr class="separator:gab8dd6bd89cdf6b6b7affee5594bda87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1beacdfb28d05f8a6a5ee00eb981c09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1beacdfb28d05f8a6a5ee00eb981c09">RCC_APB1RSTR_LPTIM1RST_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gac1beacdfb28d05f8a6a5ee00eb981c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07dd89df01db3ff353845cfa9cbc1f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07dd89df01db3ff353845cfa9cbc1f70">RCC_APB1RSTR_LPTIM1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1beacdfb28d05f8a6a5ee00eb981c09">RCC_APB1RSTR_LPTIM1RST_Pos</a>)</td></tr>
<tr class="separator:ga07dd89df01db3ff353845cfa9cbc1f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b977a38a14a40073d7855a5439af69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7b977a38a14a40073d7855a5439af69">RCC_APB1RSTR_LPTIM1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07dd89df01db3ff353845cfa9cbc1f70">RCC_APB1RSTR_LPTIM1RST_Msk</a></td></tr>
<tr class="separator:gac7b977a38a14a40073d7855a5439af69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf80b4c662ffcdb206bbfd0f106ad1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbf80b4c662ffcdb206bbfd0f106ad1c">RCC_IOPENR_IOPAEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacbf80b4c662ffcdb206bbfd0f106ad1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09876f02abf3bac9440d19985684d8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09876f02abf3bac9440d19985684d8ce">RCC_IOPENR_IOPAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacbf80b4c662ffcdb206bbfd0f106ad1c">RCC_IOPENR_IOPAEN_Pos</a>)</td></tr>
<tr class="separator:ga09876f02abf3bac9440d19985684d8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad119e32cdcd80cfe2d7b7cfd1cd9a993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad119e32cdcd80cfe2d7b7cfd1cd9a993">RCC_IOPENR_IOPAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09876f02abf3bac9440d19985684d8ce">RCC_IOPENR_IOPAEN_Msk</a></td></tr>
<tr class="separator:gad119e32cdcd80cfe2d7b7cfd1cd9a993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d14c47335d718ad2a2aeed09f1cacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45d14c47335d718ad2a2aeed09f1cacb">RCC_IOPENR_IOPBEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga45d14c47335d718ad2a2aeed09f1cacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d1d503ecd3d5895bc6bec2c9c21007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60d1d503ecd3d5895bc6bec2c9c21007">RCC_IOPENR_IOPBEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45d14c47335d718ad2a2aeed09f1cacb">RCC_IOPENR_IOPBEN_Pos</a>)</td></tr>
<tr class="separator:ga60d1d503ecd3d5895bc6bec2c9c21007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11407678d8632d701d0ca8e33bb6382b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11407678d8632d701d0ca8e33bb6382b">RCC_IOPENR_IOPBEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60d1d503ecd3d5895bc6bec2c9c21007">RCC_IOPENR_IOPBEN_Msk</a></td></tr>
<tr class="separator:ga11407678d8632d701d0ca8e33bb6382b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9297865f544c723ea0f305f41825f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9297865f544c723ea0f305f41825f2">RCC_IOPENR_IOPCEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6c9297865f544c723ea0f305f41825f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae508277b58c69b2c212da1b11f432214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae508277b58c69b2c212da1b11f432214">RCC_IOPENR_IOPCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9297865f544c723ea0f305f41825f2">RCC_IOPENR_IOPCEN_Pos</a>)</td></tr>
<tr class="separator:gae508277b58c69b2c212da1b11f432214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980aaf5bc20a15289d16a83d4a624b22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga980aaf5bc20a15289d16a83d4a624b22">RCC_IOPENR_IOPCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae508277b58c69b2c212da1b11f432214">RCC_IOPENR_IOPCEN_Msk</a></td></tr>
<tr class="separator:ga980aaf5bc20a15289d16a83d4a624b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83cd582b46a210dfe447725b36759b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae83cd582b46a210dfe447725b36759b7">RCC_IOPENR_IOPDEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae83cd582b46a210dfe447725b36759b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d3cfab783af36d00ef5294cda5ca76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9d3cfab783af36d00ef5294cda5ca76">RCC_IOPENR_IOPDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae83cd582b46a210dfe447725b36759b7">RCC_IOPENR_IOPDEN_Pos</a>)</td></tr>
<tr class="separator:gab9d3cfab783af36d00ef5294cda5ca76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e869541a3a2386d4ffb57958ac199b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e869541a3a2386d4ffb57958ac199b">RCC_IOPENR_IOPDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9d3cfab783af36d00ef5294cda5ca76">RCC_IOPENR_IOPDEN_Msk</a></td></tr>
<tr class="separator:gaa3e869541a3a2386d4ffb57958ac199b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf947b84f05fac1959cafbb68f7e9b7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf947b84f05fac1959cafbb68f7e9b7d2">RCC_IOPENR_IOPEEN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf947b84f05fac1959cafbb68f7e9b7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcea010f765e856364b7a01ba054ef89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcea010f765e856364b7a01ba054ef89">RCC_IOPENR_IOPEEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf947b84f05fac1959cafbb68f7e9b7d2">RCC_IOPENR_IOPEEN_Pos</a>)</td></tr>
<tr class="separator:gabcea010f765e856364b7a01ba054ef89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf1ed8b1f72fb07b53670edb358824d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf1ed8b1f72fb07b53670edb358824d">RCC_IOPENR_IOPEEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcea010f765e856364b7a01ba054ef89">RCC_IOPENR_IOPEEN_Msk</a></td></tr>
<tr class="separator:gabdf1ed8b1f72fb07b53670edb358824d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79d99054c794dda5376c29869d0b685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae79d99054c794dda5376c29869d0b685">RCC_IOPENR_IOPHEN_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gae79d99054c794dda5376c29869d0b685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb25976351dfb4a5bd49fad3d50091b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfb25976351dfb4a5bd49fad3d50091b">RCC_IOPENR_IOPHEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae79d99054c794dda5376c29869d0b685">RCC_IOPENR_IOPHEN_Pos</a>)</td></tr>
<tr class="separator:gabfb25976351dfb4a5bd49fad3d50091b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed22f2a6f816f17b49cdb9ff72ce13d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed22f2a6f816f17b49cdb9ff72ce13d">RCC_IOPENR_IOPHEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfb25976351dfb4a5bd49fad3d50091b">RCC_IOPENR_IOPHEN_Msk</a></td></tr>
<tr class="separator:gaaed22f2a6f816f17b49cdb9ff72ce13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e0e9624e69ff4289621254fa713d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43e0e9624e69ff4289621254fa713d73">RCC_IOPENR_GPIOAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad119e32cdcd80cfe2d7b7cfd1cd9a993">RCC_IOPENR_IOPAEN</a></td></tr>
<tr class="separator:ga43e0e9624e69ff4289621254fa713d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66aefc56894e9e797a96ff9e3a954fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66aefc56894e9e797a96ff9e3a954fad">RCC_IOPENR_GPIOBEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11407678d8632d701d0ca8e33bb6382b">RCC_IOPENR_IOPBEN</a></td></tr>
<tr class="separator:ga66aefc56894e9e797a96ff9e3a954fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9299ea4e6a006e55d283100c2e656b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9299ea4e6a006e55d283100c2e656b1d">RCC_IOPENR_GPIOCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga980aaf5bc20a15289d16a83d4a624b22">RCC_IOPENR_IOPCEN</a></td></tr>
<tr class="separator:ga9299ea4e6a006e55d283100c2e656b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789058c061757d96aee97ecea898943b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga789058c061757d96aee97ecea898943b">RCC_IOPENR_GPIODEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e869541a3a2386d4ffb57958ac199b">RCC_IOPENR_IOPDEN</a></td></tr>
<tr class="separator:ga789058c061757d96aee97ecea898943b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf11412d9383499a5fd110139c5b585d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf11412d9383499a5fd110139c5b585d">RCC_IOPENR_GPIOEEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdf1ed8b1f72fb07b53670edb358824d">RCC_IOPENR_IOPEEN</a></td></tr>
<tr class="separator:gaaf11412d9383499a5fd110139c5b585d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454539556a77ee26661bfb81a7fec7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga454539556a77ee26661bfb81a7fec7b5">RCC_IOPENR_GPIOHEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaed22f2a6f816f17b49cdb9ff72ce13d">RCC_IOPENR_IOPHEN</a></td></tr>
<tr class="separator:ga454539556a77ee26661bfb81a7fec7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ecbf36e360ec0c9fc5c496d11233ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31ecbf36e360ec0c9fc5c496d11233ff">RCC_AHBENR_DMAEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga31ecbf36e360ec0c9fc5c496d11233ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4b636b30df048ef9e76f210a747112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112">RCC_AHBENR_DMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga31ecbf36e360ec0c9fc5c496d11233ff">RCC_AHBENR_DMAEN_Pos</a>)</td></tr>
<tr class="separator:ga9a4b636b30df048ef9e76f210a747112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec179e96393fe6b94db27d42131667b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6">RCC_AHBENR_DMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112">RCC_AHBENR_DMAEN_Msk</a></td></tr>
<tr class="separator:gaec179e96393fe6b94db27d42131667b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4649eec4d0098075b14f1b1884cf27f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4649eec4d0098075b14f1b1884cf27f5">RCC_AHBENR_MIFEN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4649eec4d0098075b14f1b1884cf27f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5007c6e910037f98869c5121e2a11e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5007c6e910037f98869c5121e2a11e1">RCC_AHBENR_MIFEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4649eec4d0098075b14f1b1884cf27f5">RCC_AHBENR_MIFEN_Pos</a>)</td></tr>
<tr class="separator:gaf5007c6e910037f98869c5121e2a11e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d6cd4c2fd8bf38c661bdbf5f97d288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28d6cd4c2fd8bf38c661bdbf5f97d288">RCC_AHBENR_MIFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5007c6e910037f98869c5121e2a11e1">RCC_AHBENR_MIFEN_Msk</a></td></tr>
<tr class="separator:ga28d6cd4c2fd8bf38c661bdbf5f97d288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96fd65d0b137ac99606f110cdd781dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad96fd65d0b137ac99606f110cdd781dc">RCC_AHBENR_CRCEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad96fd65d0b137ac99606f110cdd781dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82a037ec42681f23b2d2e5148e6c3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad96fd65d0b137ac99606f110cdd781dc">RCC_AHBENR_CRCEN_Pos</a>)</td></tr>
<tr class="separator:gad82a037ec42681f23b2d2e5148e6c3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ee302bf659a2bfbf75e1a00630242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</a></td></tr>
<tr class="separator:gade3ee302bf659a2bfbf75e1a00630242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb4fe6d60bd18d9b04f5b73787f4daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb4fe6d60bd18d9b04f5b73787f4daf">RCC_AHBENR_TSCEN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga3eb4fe6d60bd18d9b04f5b73787f4daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb289475e9e1b01757b8f3d14a46ad4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb289475e9e1b01757b8f3d14a46ad4e">RCC_AHBENR_TSCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb4fe6d60bd18d9b04f5b73787f4daf">RCC_AHBENR_TSCEN_Pos</a>)</td></tr>
<tr class="separator:gacb289475e9e1b01757b8f3d14a46ad4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b0a6995390dac918e69df678dc165c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c">RCC_AHBENR_TSCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb289475e9e1b01757b8f3d14a46ad4e">RCC_AHBENR_TSCEN_Msk</a></td></tr>
<tr class="separator:gaf8b0a6995390dac918e69df678dc165c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f692ddd0f3b05ddaf7f6bd640e250c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28f692ddd0f3b05ddaf7f6bd640e250c">RCC_AHBENR_RNGEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga28f692ddd0f3b05ddaf7f6bd640e250c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0cc67b3c9c4807f034762a93a13554d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0cc67b3c9c4807f034762a93a13554d">RCC_AHBENR_RNGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga28f692ddd0f3b05ddaf7f6bd640e250c">RCC_AHBENR_RNGEN_Pos</a>)</td></tr>
<tr class="separator:gab0cc67b3c9c4807f034762a93a13554d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ecdd9972dd59729eb4ede668b2a639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84ecdd9972dd59729eb4ede668b2a639">RCC_AHBENR_RNGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0cc67b3c9c4807f034762a93a13554d">RCC_AHBENR_RNGEN_Msk</a></td></tr>
<tr class="separator:ga84ecdd9972dd59729eb4ede668b2a639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6">RCC_AHBENR_DMAEN</a></td></tr>
<tr class="separator:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e61727e044998a6ebee3dcf48614554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e61727e044998a6ebee3dcf48614554">RCC_APB2ENR_SYSCFGEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2e61727e044998a6ebee3dcf48614554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781c030e54df45c8f190c9f03d20f4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5">RCC_APB2ENR_SYSCFGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e61727e044998a6ebee3dcf48614554">RCC_APB2ENR_SYSCFGEN_Pos</a>)</td></tr>
<tr class="separator:ga781c030e54df45c8f190c9f03d20f4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5">RCC_APB2ENR_SYSCFGEN_Msk</a></td></tr>
<tr class="separator:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4377efc0a3e3d31db50c7a809ba297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee4377efc0a3e3d31db50c7a809ba297">RCC_APB2ENR_TIM21EN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaee4377efc0a3e3d31db50c7a809ba297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37317223cee8154a79efa327402d157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf37317223cee8154a79efa327402d157">RCC_APB2ENR_TIM21EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee4377efc0a3e3d31db50c7a809ba297">RCC_APB2ENR_TIM21EN_Pos</a>)</td></tr>
<tr class="separator:gaf37317223cee8154a79efa327402d157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1d0d94a94a97cec83b5b272a70c25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1d0d94a94a97cec83b5b272a70c25d">RCC_APB2ENR_TIM21EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf37317223cee8154a79efa327402d157">RCC_APB2ENR_TIM21EN_Msk</a></td></tr>
<tr class="separator:gaaa1d0d94a94a97cec83b5b272a70c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6259da8c09272f8f2208e87c4171076b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6259da8c09272f8f2208e87c4171076b">RCC_APB2ENR_TIM22EN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6259da8c09272f8f2208e87c4171076b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da5cd2bb90f2874d6f2efa91c721cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4da5cd2bb90f2874d6f2efa91c721cf4">RCC_APB2ENR_TIM22EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6259da8c09272f8f2208e87c4171076b">RCC_APB2ENR_TIM22EN_Pos</a>)</td></tr>
<tr class="separator:ga4da5cd2bb90f2874d6f2efa91c721cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa272ceecbf1c1214098999a6afda74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa272ceecbf1c1214098999a6afda74">RCC_APB2ENR_TIM22EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4da5cd2bb90f2874d6f2efa91c721cf4">RCC_APB2ENR_TIM22EN_Msk</a></td></tr>
<tr class="separator:ga9aa272ceecbf1c1214098999a6afda74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6dee7c2eac205a066c831b112b1d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc6dee7c2eac205a066c831b112b1d1f">RCC_APB2ENR_FWEN_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gacc6dee7c2eac205a066c831b112b1d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963dc93238f2e25d70b344908494cea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga963dc93238f2e25d70b344908494cea0">RCC_APB2ENR_FWEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc6dee7c2eac205a066c831b112b1d1f">RCC_APB2ENR_FWEN_Pos</a>)</td></tr>
<tr class="separator:ga963dc93238f2e25d70b344908494cea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde4c7a1ff6e1dc10ffec9b675449694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafde4c7a1ff6e1dc10ffec9b675449694">RCC_APB2ENR_FWEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga963dc93238f2e25d70b344908494cea0">RCC_APB2ENR_FWEN_Msk</a></td></tr>
<tr class="separator:gafde4c7a1ff6e1dc10ffec9b675449694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647548204c379787e9b5ebe366c76b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647548204c379787e9b5ebe366c76b64">RCC_APB2ENR_ADCEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga647548204c379787e9b5ebe366c76b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89412c80d4c25a1f0ef77e4fc239ac88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88">RCC_APB2ENR_ADCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga647548204c379787e9b5ebe366c76b64">RCC_APB2ENR_ADCEN_Pos</a>)</td></tr>
<tr class="separator:ga89412c80d4c25a1f0ef77e4fc239ac88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae87d8176007c724d3475084779ab261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261">RCC_APB2ENR_ADCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88">RCC_APB2ENR_ADCEN_Msk</a></td></tr>
<tr class="separator:gaae87d8176007c724d3475084779ab261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b08db44a4ccc823a4ecaf89c3b4309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309">RCC_APB2ENR_SPI1EN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga77b08db44a4ccc823a4ecaf89c3b4309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefba87e52830d0d82cd94eb11089aa1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309">RCC_APB2ENR_SPI1EN_Pos</a>)</td></tr>
<tr class="separator:gaefba87e52830d0d82cd94eb11089aa1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a></td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603eb3c42e7ee50f31fb6fade0b4e43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b">RCC_APB2ENR_USART1EN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga603eb3c42e7ee50f31fb6fade0b4e43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a185f9bf1e72599fc7d2e02716ee40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b">RCC_APB2ENR_USART1EN_Pos</a>)</td></tr>
<tr class="separator:ga6a185f9bf1e72599fc7d2e02716ee40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a></td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b5e501617b4076af01adba1234dd36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02b5e501617b4076af01adba1234dd36">RCC_APB2ENR_DBGEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga02b5e501617b4076af01adba1234dd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678e51ccc6c1feaf66677192a1050578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678e51ccc6c1feaf66677192a1050578">RCC_APB2ENR_DBGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02b5e501617b4076af01adba1234dd36">RCC_APB2ENR_DBGEN_Pos</a>)</td></tr>
<tr class="separator:ga678e51ccc6c1feaf66677192a1050578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20b5b1edb1be818beedb0f5e010254b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20b5b1edb1be818beedb0f5e010254b">RCC_APB2ENR_DBGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga678e51ccc6c1feaf66677192a1050578">RCC_APB2ENR_DBGEN_Msk</a></td></tr>
<tr class="separator:gae20b5b1edb1be818beedb0f5e010254b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174a9c1b16e30c34905d0663bcd2387b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga174a9c1b16e30c34905d0663bcd2387b">RCC_APB2ENR_MIFIEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafde4c7a1ff6e1dc10ffec9b675449694">RCC_APB2ENR_FWEN</a></td></tr>
<tr class="separator:ga174a9c1b16e30c34905d0663bcd2387b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261">RCC_APB2ENR_ADCEN</a></td></tr>
<tr class="separator:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87db727052e2e14b12cb728ba978ebb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">RCC_APB2ENR_DBGMCUEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20b5b1edb1be818beedb0f5e010254b">RCC_APB2ENR_DBGEN</a></td></tr>
<tr class="separator:ga87db727052e2e14b12cb728ba978ebb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c1e030bdf85faeae65b74850497e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7c1e030bdf85faeae65b74850497e29">RCC_APB1ENR_TIM2EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa7c1e030bdf85faeae65b74850497e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed542e8a186c731ad3221c61b4aa81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">RCC_APB1ENR_TIM2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7c1e030bdf85faeae65b74850497e29">RCC_APB1ENR_TIM2EN_Pos</a>)</td></tr>
<tr class="separator:ga7ed542e8a186c731ad3221c61b4aa81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">RCC_APB1ENR_TIM2EN_Msk</a></td></tr>
<tr class="separator:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512bf591e0527e83b8ae823c42da2f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga512bf591e0527e83b8ae823c42da2f1e">RCC_APB1ENR_TIM3EN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga512bf591e0527e83b8ae823c42da2f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d58d377cd38e5685344b7d9a88ce1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga512bf591e0527e83b8ae823c42da2f1e">RCC_APB1ENR_TIM3EN_Pos</a>)</td></tr>
<tr class="separator:ga39d58d377cd38e5685344b7d9a88ce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</a></td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48475ae28539f1a2ce3852fbd7c1e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae48475ae28539f1a2ce3852fbd7c1e71">RCC_APB1ENR_TIM6EN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae48475ae28539f1a2ce3852fbd7c1e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34240ad1a5f4eb5ed19e7104da631d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e">RCC_APB1ENR_TIM6EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae48475ae28539f1a2ce3852fbd7c1e71">RCC_APB1ENR_TIM6EN_Pos</a>)</td></tr>
<tr class="separator:ga34240ad1a5f4eb5ed19e7104da631d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e">RCC_APB1ENR_TIM6EN_Msk</a></td></tr>
<tr class="separator:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3d0403cb8a2a9daa5f789e3547d27d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c3d0403cb8a2a9daa5f789e3547d27d">RCC_APB1ENR_TIM7EN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga4c3d0403cb8a2a9daa5f789e3547d27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3160c7aa3480db783e4cc7f50ed721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721">RCC_APB1ENR_TIM7EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c3d0403cb8a2a9daa5f789e3547d27d">RCC_APB1ENR_TIM7EN_Pos</a>)</td></tr>
<tr class="separator:ga6d3160c7aa3480db783e4cc7f50ed721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab595fbaf4167297d8fe2825e41f41990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721">RCC_APB1ENR_TIM7EN_Msk</a></td></tr>
<tr class="separator:gab595fbaf4167297d8fe2825e41f41990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d12c7b76c1fe8be02fa6fb71eeda38f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d12c7b76c1fe8be02fa6fb71eeda38f">RCC_APB1ENR_LCDEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga5d12c7b76c1fe8be02fa6fb71eeda38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cbca5fcd951e3b8b42abe3a2271bfe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cbca5fcd951e3b8b42abe3a2271bfe2">RCC_APB1ENR_LCDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d12c7b76c1fe8be02fa6fb71eeda38f">RCC_APB1ENR_LCDEN_Pos</a>)</td></tr>
<tr class="separator:ga7cbca5fcd951e3b8b42abe3a2271bfe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67644bbc78bc6be7ec4e024020477e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67644bbc78bc6be7ec4e024020477e12">RCC_APB1ENR_LCDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cbca5fcd951e3b8b42abe3a2271bfe2">RCC_APB1ENR_LCDEN_Msk</a></td></tr>
<tr class="separator:ga67644bbc78bc6be7ec4e024020477e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fd18a8801d86093018dfe2ea3b2b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3fd18a8801d86093018dfe2ea3b2b4a">RCC_APB1ENR_WWDGEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf3fd18a8801d86093018dfe2ea3b2b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ad274a2f953fdb7c7ce0e6d69e8798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3fd18a8801d86093018dfe2ea3b2b4a">RCC_APB1ENR_WWDGEN_Pos</a>)</td></tr>
<tr class="separator:ga09ad274a2f953fdb7c7ce0e6d69e8798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a></td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7eb0710266a43edcd813440b159f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea7eb0710266a43edcd813440b159f8e">RCC_APB1ENR_SPI2EN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaea7eb0710266a43edcd813440b159f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd0ff191b4b6253b499258e4625cc65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">RCC_APB1ENR_SPI2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaea7eb0710266a43edcd813440b159f8e">RCC_APB1ENR_SPI2EN_Pos</a>)</td></tr>
<tr class="separator:ga5fd0ff191b4b6253b499258e4625cc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">RCC_APB1ENR_SPI2EN_Msk</a></td></tr>
<tr class="separator:gafdce64692c44bf95efbf2fed054e59be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a410d2ae7f9133227d2a35cde9188d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a410d2ae7f9133227d2a35cde9188d6">RCC_APB1ENR_USART2EN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga9a410d2ae7f9133227d2a35cde9188d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510e179108a8914b0830b1ff30951caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a410d2ae7f9133227d2a35cde9188d6">RCC_APB1ENR_USART2EN_Pos</a>)</td></tr>
<tr class="separator:ga510e179108a8914b0830b1ff30951caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</a></td></tr>
<tr class="separator:gab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1ce8b0c8c0b8ac750c3ff4003cac57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e1ce8b0c8c0b8ac750c3ff4003cac57">RCC_APB1ENR_LPUART1EN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga3e1ce8b0c8c0b8ac750c3ff4003cac57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ddb164b53a52b916a38058d6ae0159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1ddb164b53a52b916a38058d6ae0159">RCC_APB1ENR_LPUART1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e1ce8b0c8c0b8ac750c3ff4003cac57">RCC_APB1ENR_LPUART1EN_Pos</a>)</td></tr>
<tr class="separator:gad1ddb164b53a52b916a38058d6ae0159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554083b0cd8a90df4428e718879d483a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga554083b0cd8a90df4428e718879d483a">RCC_APB1ENR_LPUART1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1ddb164b53a52b916a38058d6ae0159">RCC_APB1ENR_LPUART1EN_Msk</a></td></tr>
<tr class="separator:ga554083b0cd8a90df4428e718879d483a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558b9ec0e9e0979a114d7438e689f9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga558b9ec0e9e0979a114d7438e689f9a4">RCC_APB1ENR_USART4EN_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga558b9ec0e9e0979a114d7438e689f9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d16eb630c477bb1974799d754c05e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d16eb630c477bb1974799d754c05e24">RCC_APB1ENR_USART4EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga558b9ec0e9e0979a114d7438e689f9a4">RCC_APB1ENR_USART4EN_Pos</a>)</td></tr>
<tr class="separator:ga3d16eb630c477bb1974799d754c05e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3851cfa3889d450e54becc22ea9f73cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3851cfa3889d450e54becc22ea9f73cb">RCC_APB1ENR_USART4EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d16eb630c477bb1974799d754c05e24">RCC_APB1ENR_USART4EN_Msk</a></td></tr>
<tr class="separator:ga3851cfa3889d450e54becc22ea9f73cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04eb22838d48b21c147f35265bd87d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04eb22838d48b21c147f35265bd87d78">RCC_APB1ENR_USART5EN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga04eb22838d48b21c147f35265bd87d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7539e3b970f9802ee9e32ac4a8cc199e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7539e3b970f9802ee9e32ac4a8cc199e">RCC_APB1ENR_USART5EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga04eb22838d48b21c147f35265bd87d78">RCC_APB1ENR_USART5EN_Pos</a>)</td></tr>
<tr class="separator:ga7539e3b970f9802ee9e32ac4a8cc199e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eca51cc36083c23c56638e91b0dfa09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eca51cc36083c23c56638e91b0dfa09">RCC_APB1ENR_USART5EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7539e3b970f9802ee9e32ac4a8cc199e">RCC_APB1ENR_USART5EN_Msk</a></td></tr>
<tr class="separator:ga5eca51cc36083c23c56638e91b0dfa09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1cab341f8320372dfd95bce3d2d918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1cab341f8320372dfd95bce3d2d918">RCC_APB1ENR_I2C1EN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga0f1cab341f8320372dfd95bce3d2d918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2a4e92cb0eba09a147ee9770195eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1cab341f8320372dfd95bce3d2d918">RCC_APB1ENR_I2C1EN_Pos</a>)</td></tr>
<tr class="separator:ga2b2a4e92cb0eba09a147ee9770195eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a></td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ad0c869b4e644dacba6b170797fcf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94ad0c869b4e644dacba6b170797fcf6">RCC_APB1ENR_I2C2EN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga94ad0c869b4e644dacba6b170797fcf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb344f4fbe0d1286860e8c47f73339ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">RCC_APB1ENR_I2C2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94ad0c869b4e644dacba6b170797fcf6">RCC_APB1ENR_I2C2EN_Pos</a>)</td></tr>
<tr class="separator:gadb344f4fbe0d1286860e8c47f73339ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">RCC_APB1ENR_I2C2EN_Msk</a></td></tr>
<tr class="separator:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4584cb663362ae0f34c01e1d2ee266f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4584cb663362ae0f34c01e1d2ee266f8">RCC_APB1ENR_USBEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga4584cb663362ae0f34c01e1d2ee266f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a0c352aef5c3d72339c965d137f06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d">RCC_APB1ENR_USBEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4584cb663362ae0f34c01e1d2ee266f8">RCC_APB1ENR_USBEN_Pos</a>)</td></tr>
<tr class="separator:ga99a0c352aef5c3d72339c965d137f06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d">RCC_APB1ENR_USBEN_Msk</a></td></tr>
<tr class="separator:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e78b6360c87e8ab842865322c6dcf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43e78b6360c87e8ab842865322c6dcf0">RCC_APB1ENR_CRSEN_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga43e78b6360c87e8ab842865322c6dcf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab190353ab9c5f47804c90c202d23d03e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab190353ab9c5f47804c90c202d23d03e">RCC_APB1ENR_CRSEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga43e78b6360c87e8ab842865322c6dcf0">RCC_APB1ENR_CRSEN_Pos</a>)</td></tr>
<tr class="separator:gab190353ab9c5f47804c90c202d23d03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb31985b64d9ab31a1708405123916cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf">RCC_APB1ENR_CRSEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab190353ab9c5f47804c90c202d23d03e">RCC_APB1ENR_CRSEN_Msk</a></td></tr>
<tr class="separator:gabb31985b64d9ab31a1708405123916cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d869630ea19b70ec5c740cc6b37f49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d869630ea19b70ec5c740cc6b37f49c">RCC_APB1ENR_PWREN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga9d869630ea19b70ec5c740cc6b37f49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba08580eae539419497cdd62c530bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d869630ea19b70ec5c740cc6b37f49c">RCC_APB1ENR_PWREN_Pos</a>)</td></tr>
<tr class="separator:ga4ba08580eae539419497cdd62c530bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a></td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7982505dca41bc51c29dcdcc03eb789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7982505dca41bc51c29dcdcc03eb789">RCC_APB1ENR_DACEN_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gac7982505dca41bc51c29dcdcc03eb789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd51394bb1f7c10cef36c5dd2e19766d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d">RCC_APB1ENR_DACEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7982505dca41bc51c29dcdcc03eb789">RCC_APB1ENR_DACEN_Pos</a>)</td></tr>
<tr class="separator:gacd51394bb1f7c10cef36c5dd2e19766d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087968e2786321fb8645c46b22eea132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d">RCC_APB1ENR_DACEN_Msk</a></td></tr>
<tr class="separator:ga087968e2786321fb8645c46b22eea132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007431fc8e6cbe66fff71273e9245ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga007431fc8e6cbe66fff71273e9245ad3">RCC_APB1ENR_I2C3EN_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga007431fc8e6cbe66fff71273e9245ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3287ea960eceb4499698cfc8e4ffbf36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3287ea960eceb4499698cfc8e4ffbf36">RCC_APB1ENR_I2C3EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga007431fc8e6cbe66fff71273e9245ad3">RCC_APB1ENR_I2C3EN_Pos</a>)</td></tr>
<tr class="separator:ga3287ea960eceb4499698cfc8e4ffbf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96621806b8fb96891efa9364e370f3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3287ea960eceb4499698cfc8e4ffbf36">RCC_APB1ENR_I2C3EN_Msk</a></td></tr>
<tr class="separator:ga96621806b8fb96891efa9364e370f3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e021d6bb1829a8fdd66d20ddcbe26c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e021d6bb1829a8fdd66d20ddcbe26c">RCC_APB1ENR_LPTIM1EN_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaa3e021d6bb1829a8fdd66d20ddcbe26c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b2504f9c373fc76eec4addce38ed0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b2504f9c373fc76eec4addce38ed0a">RCC_APB1ENR_LPTIM1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e021d6bb1829a8fdd66d20ddcbe26c">RCC_APB1ENR_LPTIM1EN_Pos</a>)</td></tr>
<tr class="separator:gaa6b2504f9c373fc76eec4addce38ed0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96545470b7558c4d833f1811b683f5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96545470b7558c4d833f1811b683f5fd">RCC_APB1ENR_LPTIM1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b2504f9c373fc76eec4addce38ed0a">RCC_APB1ENR_LPTIM1EN_Msk</a></td></tr>
<tr class="separator:ga96545470b7558c4d833f1811b683f5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8851b7c5545c69b5e7dbe630f65dd315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8851b7c5545c69b5e7dbe630f65dd315">RCC_IOPSMENR_IOPASMEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8851b7c5545c69b5e7dbe630f65dd315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a4dbb1685a68957823e42ac6a2fc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3a4dbb1685a68957823e42ac6a2fc8d">RCC_IOPSMENR_IOPASMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8851b7c5545c69b5e7dbe630f65dd315">RCC_IOPSMENR_IOPASMEN_Pos</a>)</td></tr>
<tr class="separator:gaa3a4dbb1685a68957823e42ac6a2fc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51815c48394ae41d5da292b3787e987e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51815c48394ae41d5da292b3787e987e">RCC_IOPSMENR_IOPASMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3a4dbb1685a68957823e42ac6a2fc8d">RCC_IOPSMENR_IOPASMEN_Msk</a></td></tr>
<tr class="separator:ga51815c48394ae41d5da292b3787e987e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0956b73951512794c30735e321fe95fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0956b73951512794c30735e321fe95fe">RCC_IOPSMENR_IOPBSMEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0956b73951512794c30735e321fe95fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90995b7c3b674fd0af83487a13f60ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90995b7c3b674fd0af83487a13f60ba2">RCC_IOPSMENR_IOPBSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0956b73951512794c30735e321fe95fe">RCC_IOPSMENR_IOPBSMEN_Pos</a>)</td></tr>
<tr class="separator:ga90995b7c3b674fd0af83487a13f60ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad470e6f17ce7d217ec224679087a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad470e6f17ce7d217ec224679087a95">RCC_IOPSMENR_IOPBSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90995b7c3b674fd0af83487a13f60ba2">RCC_IOPSMENR_IOPBSMEN_Msk</a></td></tr>
<tr class="separator:ga0ad470e6f17ce7d217ec224679087a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce7426285b3a18b61cd5975cd007b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ce7426285b3a18b61cd5975cd007b13">RCC_IOPSMENR_IOPCSMEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9ce7426285b3a18b61cd5975cd007b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b397ac67f4e387266a97d13b491c1b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b397ac67f4e387266a97d13b491c1b0">RCC_IOPSMENR_IOPCSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ce7426285b3a18b61cd5975cd007b13">RCC_IOPSMENR_IOPCSMEN_Pos</a>)</td></tr>
<tr class="separator:ga1b397ac67f4e387266a97d13b491c1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff26a20029b5ae10535da73e9cc64309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff26a20029b5ae10535da73e9cc64309">RCC_IOPSMENR_IOPCSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b397ac67f4e387266a97d13b491c1b0">RCC_IOPSMENR_IOPCSMEN_Msk</a></td></tr>
<tr class="separator:gaff26a20029b5ae10535da73e9cc64309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf164325419fae8ce1fa1584f91a000d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf164325419fae8ce1fa1584f91a000d7">RCC_IOPSMENR_IOPDSMEN_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf164325419fae8ce1fa1584f91a000d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80545284018c73ef01fe346e855832c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf80545284018c73ef01fe346e855832c">RCC_IOPSMENR_IOPDSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf164325419fae8ce1fa1584f91a000d7">RCC_IOPSMENR_IOPDSMEN_Pos</a>)</td></tr>
<tr class="separator:gaf80545284018c73ef01fe346e855832c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3dfbe727c7431c88768cec50787e3cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3dfbe727c7431c88768cec50787e3cc">RCC_IOPSMENR_IOPDSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf80545284018c73ef01fe346e855832c">RCC_IOPSMENR_IOPDSMEN_Msk</a></td></tr>
<tr class="separator:gaa3dfbe727c7431c88768cec50787e3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adfa8f9f7300d54ce6d0f021618b808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1adfa8f9f7300d54ce6d0f021618b808">RCC_IOPSMENR_IOPESMEN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1adfa8f9f7300d54ce6d0f021618b808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f4dcf13f29ccc2e6dc0ccff98e966f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f4dcf13f29ccc2e6dc0ccff98e966f">RCC_IOPSMENR_IOPESMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1adfa8f9f7300d54ce6d0f021618b808">RCC_IOPSMENR_IOPESMEN_Pos</a>)</td></tr>
<tr class="separator:gaa5f4dcf13f29ccc2e6dc0ccff98e966f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb8b4d424f32ae5520022f72c58e623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddb8b4d424f32ae5520022f72c58e623">RCC_IOPSMENR_IOPESMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f4dcf13f29ccc2e6dc0ccff98e966f">RCC_IOPSMENR_IOPESMEN_Msk</a></td></tr>
<tr class="separator:gaddb8b4d424f32ae5520022f72c58e623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1360661c14dbc96d9af4ad7d608abfd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1360661c14dbc96d9af4ad7d608abfd2">RCC_IOPSMENR_IOPHSMEN_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga1360661c14dbc96d9af4ad7d608abfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafffc952889047091a2031fde76f70483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafffc952889047091a2031fde76f70483">RCC_IOPSMENR_IOPHSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1360661c14dbc96d9af4ad7d608abfd2">RCC_IOPSMENR_IOPHSMEN_Pos</a>)</td></tr>
<tr class="separator:gafffc952889047091a2031fde76f70483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0996420383a2644a915f6b5a768b45dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0996420383a2644a915f6b5a768b45dd">RCC_IOPSMENR_IOPHSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafffc952889047091a2031fde76f70483">RCC_IOPSMENR_IOPHSMEN_Msk</a></td></tr>
<tr class="separator:ga0996420383a2644a915f6b5a768b45dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad799b65b7798bd3dc696561e5031bfc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0">RCC_IOPSMENR_GPIOASMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51815c48394ae41d5da292b3787e987e">RCC_IOPSMENR_IOPASMEN</a></td></tr>
<tr class="separator:gad799b65b7798bd3dc696561e5031bfc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c607984a85e8c8fbd461b872fb083a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a">RCC_IOPSMENR_GPIOBSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad470e6f17ce7d217ec224679087a95">RCC_IOPSMENR_IOPBSMEN</a></td></tr>
<tr class="separator:ga22c607984a85e8c8fbd461b872fb083a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3221e83e38ff2188b801dacba7fb84f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7">RCC_IOPSMENR_GPIOCSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff26a20029b5ae10535da73e9cc64309">RCC_IOPSMENR_IOPCSMEN</a></td></tr>
<tr class="separator:ga3221e83e38ff2188b801dacba7fb84f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e4f54aea2f3c1f14a9159323723701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701">RCC_IOPSMENR_GPIODSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3dfbe727c7431c88768cec50787e3cc">RCC_IOPSMENR_IOPDSMEN</a></td></tr>
<tr class="separator:gaa4e4f54aea2f3c1f14a9159323723701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af8d2d66ee7cac69dd461d20ed832cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5af8d2d66ee7cac69dd461d20ed832cf">RCC_IOPSMENR_GPIOESMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddb8b4d424f32ae5520022f72c58e623">RCC_IOPSMENR_IOPESMEN</a></td></tr>
<tr class="separator:ga5af8d2d66ee7cac69dd461d20ed832cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade676e65ed7cc1f074857d83a93c3976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade676e65ed7cc1f074857d83a93c3976">RCC_IOPSMENR_GPIOHSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0996420383a2644a915f6b5a768b45dd">RCC_IOPSMENR_IOPHSMEN</a></td></tr>
<tr class="separator:gade676e65ed7cc1f074857d83a93c3976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3076d1b84d266ce349d8e855d2c7b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3076d1b84d266ce349d8e855d2c7b0e">RCC_AHBSMENR_DMASMEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad3076d1b84d266ce349d8e855d2c7b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae653cae6fb27b04c9a9324b5cbb42fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae653cae6fb27b04c9a9324b5cbb42fb2">RCC_AHBSMENR_DMASMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad3076d1b84d266ce349d8e855d2c7b0e">RCC_AHBSMENR_DMASMEN_Pos</a>)</td></tr>
<tr class="separator:gae653cae6fb27b04c9a9324b5cbb42fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8c3c4b26d67cac7cb3e0c7588445ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8c3c4b26d67cac7cb3e0c7588445ba">RCC_AHBSMENR_DMASMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae653cae6fb27b04c9a9324b5cbb42fb2">RCC_AHBSMENR_DMASMEN_Msk</a></td></tr>
<tr class="separator:gade8c3c4b26d67cac7cb3e0c7588445ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7435a144b293e99ecdc1ee50a6e3ec89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7435a144b293e99ecdc1ee50a6e3ec89">RCC_AHBSMENR_MIFSMEN_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7435a144b293e99ecdc1ee50a6e3ec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899ac13d0f2dc25be48cc3afa3e3788e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899ac13d0f2dc25be48cc3afa3e3788e">RCC_AHBSMENR_MIFSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7435a144b293e99ecdc1ee50a6e3ec89">RCC_AHBSMENR_MIFSMEN_Pos</a>)</td></tr>
<tr class="separator:ga899ac13d0f2dc25be48cc3afa3e3788e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab782f765ffc8701e656d42abbb89cb6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab782f765ffc8701e656d42abbb89cb6a">RCC_AHBSMENR_MIFSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga899ac13d0f2dc25be48cc3afa3e3788e">RCC_AHBSMENR_MIFSMEN_Msk</a></td></tr>
<tr class="separator:gab782f765ffc8701e656d42abbb89cb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f94df39c3d57989066a6e5b33bb203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25f94df39c3d57989066a6e5b33bb203">RCC_AHBSMENR_SRAMSMEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga25f94df39c3d57989066a6e5b33bb203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc1ca97421c7c64eea81043d3598dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc1ca97421c7c64eea81043d3598dd5">RCC_AHBSMENR_SRAMSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga25f94df39c3d57989066a6e5b33bb203">RCC_AHBSMENR_SRAMSMEN_Pos</a>)</td></tr>
<tr class="separator:ga7dc1ca97421c7c64eea81043d3598dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e12b4607165727c5d04296e397c534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534">RCC_AHBSMENR_SRAMSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc1ca97421c7c64eea81043d3598dd5">RCC_AHBSMENR_SRAMSMEN_Msk</a></td></tr>
<tr class="separator:gae7e12b4607165727c5d04296e397c534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff5e3dd050596c1c7ce1aeea4721bd8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff5e3dd050596c1c7ce1aeea4721bd8c">RCC_AHBSMENR_CRCSMEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaff5e3dd050596c1c7ce1aeea4721bd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb8ea5813f10b6f22b7c702de7f1e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbb8ea5813f10b6f22b7c702de7f1e03">RCC_AHBSMENR_CRCSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff5e3dd050596c1c7ce1aeea4721bd8c">RCC_AHBSMENR_CRCSMEN_Pos</a>)</td></tr>
<tr class="separator:gabbb8ea5813f10b6f22b7c702de7f1e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff99d66739b79a162ee5b96ed4e5a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96">RCC_AHBSMENR_CRCSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbb8ea5813f10b6f22b7c702de7f1e03">RCC_AHBSMENR_CRCSMEN_Msk</a></td></tr>
<tr class="separator:gaaff99d66739b79a162ee5b96ed4e5a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb7fbc4ddcc895be4bae2c9767fc8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb7fbc4ddcc895be4bae2c9767fc8e2">RCC_AHBSMENR_TSCSMEN_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6bb7fbc4ddcc895be4bae2c9767fc8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d5aa3ffcd895b6833865eebcc39afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d5aa3ffcd895b6833865eebcc39afb">RCC_AHBSMENR_TSCSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb7fbc4ddcc895be4bae2c9767fc8e2">RCC_AHBSMENR_TSCSMEN_Pos</a>)</td></tr>
<tr class="separator:ga17d5aa3ffcd895b6833865eebcc39afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3606bdfdc05aa63d2d594cb3dbd7702f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3606bdfdc05aa63d2d594cb3dbd7702f">RCC_AHBSMENR_TSCSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17d5aa3ffcd895b6833865eebcc39afb">RCC_AHBSMENR_TSCSMEN_Msk</a></td></tr>
<tr class="separator:ga3606bdfdc05aa63d2d594cb3dbd7702f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85bf97536615b51290f102723aa2424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa85bf97536615b51290f102723aa2424">RCC_AHBSMENR_RNGSMEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaa85bf97536615b51290f102723aa2424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e863e1ea31d73d70774ed6612168dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5e863e1ea31d73d70774ed6612168dd">RCC_AHBSMENR_RNGSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa85bf97536615b51290f102723aa2424">RCC_AHBSMENR_RNGSMEN_Pos</a>)</td></tr>
<tr class="separator:gad5e863e1ea31d73d70774ed6612168dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2d171d91eb2b8c771ece6562c1a6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac2d171d91eb2b8c771ece6562c1a6e2">RCC_AHBSMENR_RNGSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e863e1ea31d73d70774ed6612168dd">RCC_AHBSMENR_RNGSMEN_Msk</a></td></tr>
<tr class="separator:gaac2d171d91eb2b8c771ece6562c1a6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b83a5e4d6c2d324e3e83cfa50338fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe">RCC_AHBSMENR_DMA1SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade8c3c4b26d67cac7cb3e0c7588445ba">RCC_AHBSMENR_DMASMEN</a></td></tr>
<tr class="separator:gaf5b83a5e4d6c2d324e3e83cfa50338fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408a37c7e8d8606b52a3696eeadcdbed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga408a37c7e8d8606b52a3696eeadcdbed">RCC_APB2SMENR_SYSCFGSMEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga408a37c7e8d8606b52a3696eeadcdbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7582a7d20adbb7ade623b4a32548de02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7582a7d20adbb7ade623b4a32548de02">RCC_APB2SMENR_SYSCFGSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga408a37c7e8d8606b52a3696eeadcdbed">RCC_APB2SMENR_SYSCFGSMEN_Pos</a>)</td></tr>
<tr class="separator:ga7582a7d20adbb7ade623b4a32548de02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d36cfdd7439475e0f080a62a38a2b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d36cfdd7439475e0f080a62a38a2b2">RCC_APB2SMENR_SYSCFGSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7582a7d20adbb7ade623b4a32548de02">RCC_APB2SMENR_SYSCFGSMEN_Msk</a></td></tr>
<tr class="separator:gaf3d36cfdd7439475e0f080a62a38a2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840139a6a25349a0c4edf734aeaa40d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga840139a6a25349a0c4edf734aeaa40d5">RCC_APB2SMENR_TIM21SMEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga840139a6a25349a0c4edf734aeaa40d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b1b866e31782f46b260966d0d3310f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1b866e31782f46b260966d0d3310f">RCC_APB2SMENR_TIM21SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga840139a6a25349a0c4edf734aeaa40d5">RCC_APB2SMENR_TIM21SMEN_Pos</a>)</td></tr>
<tr class="separator:ga40b1b866e31782f46b260966d0d3310f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694fe22a4007d07c8f6a441f077555be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga694fe22a4007d07c8f6a441f077555be">RCC_APB2SMENR_TIM21SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1b866e31782f46b260966d0d3310f">RCC_APB2SMENR_TIM21SMEN_Msk</a></td></tr>
<tr class="separator:ga694fe22a4007d07c8f6a441f077555be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ce304e6f5069b7ecdc2592cc09f8860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ce304e6f5069b7ecdc2592cc09f8860">RCC_APB2SMENR_TIM22SMEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga5ce304e6f5069b7ecdc2592cc09f8860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5423a50c6a5734b27c29acf85fb0dd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423a50c6a5734b27c29acf85fb0dd51">RCC_APB2SMENR_TIM22SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ce304e6f5069b7ecdc2592cc09f8860">RCC_APB2SMENR_TIM22SMEN_Pos</a>)</td></tr>
<tr class="separator:ga5423a50c6a5734b27c29acf85fb0dd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62384b4e1c14bcfdebedf73e2d1eece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac62384b4e1c14bcfdebedf73e2d1eece">RCC_APB2SMENR_TIM22SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5423a50c6a5734b27c29acf85fb0dd51">RCC_APB2SMENR_TIM22SMEN_Msk</a></td></tr>
<tr class="separator:gac62384b4e1c14bcfdebedf73e2d1eece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d24d493fc07556e05ec8017ecafbc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9d24d493fc07556e05ec8017ecafbc3">RCC_APB2SMENR_ADCSMEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa9d24d493fc07556e05ec8017ecafbc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92e6d75807875991e7ff41f633328b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad92e6d75807875991e7ff41f633328b4">RCC_APB2SMENR_ADCSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9d24d493fc07556e05ec8017ecafbc3">RCC_APB2SMENR_ADCSMEN_Pos</a>)</td></tr>
<tr class="separator:gad92e6d75807875991e7ff41f633328b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4ae13a516accc51c42e7e44c718e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e4ae13a516accc51c42e7e44c718e5e">RCC_APB2SMENR_ADCSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad92e6d75807875991e7ff41f633328b4">RCC_APB2SMENR_ADCSMEN_Msk</a></td></tr>
<tr class="separator:ga3e4ae13a516accc51c42e7e44c718e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa9724f5b4cd57b8ea1ae391d11e3d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa9724f5b4cd57b8ea1ae391d11e3d85">RCC_APB2SMENR_SPI1SMEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaaa9724f5b4cd57b8ea1ae391d11e3d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c3a0d28ba25424e20830078024ec02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c3a0d28ba25424e20830078024ec02">RCC_APB2SMENR_SPI1SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa9724f5b4cd57b8ea1ae391d11e3d85">RCC_APB2SMENR_SPI1SMEN_Pos</a>)</td></tr>
<tr class="separator:gab9c3a0d28ba25424e20830078024ec02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9164b500cb287452cfdc01998f95b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9164b500cb287452cfdc01998f95b4">RCC_APB2SMENR_SPI1SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9c3a0d28ba25424e20830078024ec02">RCC_APB2SMENR_SPI1SMEN_Msk</a></td></tr>
<tr class="separator:ga0b9164b500cb287452cfdc01998f95b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d781e789b9e8d44e09679e5502bb974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d781e789b9e8d44e09679e5502bb974">RCC_APB2SMENR_USART1SMEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2d781e789b9e8d44e09679e5502bb974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a58d50d3832c8888a70cba643b79921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a58d50d3832c8888a70cba643b79921">RCC_APB2SMENR_USART1SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d781e789b9e8d44e09679e5502bb974">RCC_APB2SMENR_USART1SMEN_Pos</a>)</td></tr>
<tr class="separator:ga1a58d50d3832c8888a70cba643b79921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74bf90d8f616371bf41191ee161175e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74bf90d8f616371bf41191ee161175e">RCC_APB2SMENR_USART1SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a58d50d3832c8888a70cba643b79921">RCC_APB2SMENR_USART1SMEN_Msk</a></td></tr>
<tr class="separator:gaa74bf90d8f616371bf41191ee161175e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf8303e3ea1c75d29448b7ddcc9f956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bf8303e3ea1c75d29448b7ddcc9f956">RCC_APB2SMENR_DBGSMEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga6bf8303e3ea1c75d29448b7ddcc9f956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8255a9221b727ede136b2a5d6eca8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8255a9221b727ede136b2a5d6eca8d">RCC_APB2SMENR_DBGSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6bf8303e3ea1c75d29448b7ddcc9f956">RCC_APB2SMENR_DBGSMEN_Pos</a>)</td></tr>
<tr class="separator:ga0e8255a9221b727ede136b2a5d6eca8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73f7429d8f1e274cd8e3ae3c3e898410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73f7429d8f1e274cd8e3ae3c3e898410">RCC_APB2SMENR_DBGSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8255a9221b727ede136b2a5d6eca8d">RCC_APB2SMENR_DBGSMEN_Msk</a></td></tr>
<tr class="separator:ga73f7429d8f1e274cd8e3ae3c3e898410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077f9c5c8462a611b2cb9f5160fd3b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga077f9c5c8462a611b2cb9f5160fd3b8e">RCC_APB2SMENR_ADC1SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e4ae13a516accc51c42e7e44c718e5e">RCC_APB2SMENR_ADCSMEN</a></td></tr>
<tr class="separator:ga077f9c5c8462a611b2cb9f5160fd3b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb710bd6e110093c5a5f95700ea0a015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb710bd6e110093c5a5f95700ea0a015">RCC_APB2SMENR_DBGMCUSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73f7429d8f1e274cd8e3ae3c3e898410">RCC_APB2SMENR_DBGSMEN</a></td></tr>
<tr class="separator:gabb710bd6e110093c5a5f95700ea0a015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb7c9a90fffd5a443f69f0886f92f0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb7c9a90fffd5a443f69f0886f92f0e5">RCC_APB1SMENR_TIM2SMEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadb7c9a90fffd5a443f69f0886f92f0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa050311369feafe5d9a6351cc6449247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa050311369feafe5d9a6351cc6449247">RCC_APB1SMENR_TIM2SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb7c9a90fffd5a443f69f0886f92f0e5">RCC_APB1SMENR_TIM2SMEN_Pos</a>)</td></tr>
<tr class="separator:gaa050311369feafe5d9a6351cc6449247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a2fdc0772dcf0bc2c0a448c56ce45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28a2fdc0772dcf0bc2c0a448c56ce45b">RCC_APB1SMENR_TIM2SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa050311369feafe5d9a6351cc6449247">RCC_APB1SMENR_TIM2SMEN_Msk</a></td></tr>
<tr class="separator:ga28a2fdc0772dcf0bc2c0a448c56ce45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32845e8c7a3c241d7510eec10da5ea52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32845e8c7a3c241d7510eec10da5ea52">RCC_APB1SMENR_TIM3SMEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga32845e8c7a3c241d7510eec10da5ea52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1fa881e2ba9b7c3d4da243857e9570f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fa881e2ba9b7c3d4da243857e9570f">RCC_APB1SMENR_TIM3SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga32845e8c7a3c241d7510eec10da5ea52">RCC_APB1SMENR_TIM3SMEN_Pos</a>)</td></tr>
<tr class="separator:gaf1fa881e2ba9b7c3d4da243857e9570f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7afec0290d12dbbf9c0503e0914815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7afec0290d12dbbf9c0503e0914815">RCC_APB1SMENR_TIM3SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fa881e2ba9b7c3d4da243857e9570f">RCC_APB1SMENR_TIM3SMEN_Msk</a></td></tr>
<tr class="separator:ga6c7afec0290d12dbbf9c0503e0914815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54acf2fc6486777970197a9a269da7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54acf2fc6486777970197a9a269da7d">RCC_APB1SMENR_TIM6SMEN_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gad54acf2fc6486777970197a9a269da7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6639f2d0972d67a8bdbf0a463d741ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6639f2d0972d67a8bdbf0a463d741ffa">RCC_APB1SMENR_TIM6SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad54acf2fc6486777970197a9a269da7d">RCC_APB1SMENR_TIM6SMEN_Pos</a>)</td></tr>
<tr class="separator:ga6639f2d0972d67a8bdbf0a463d741ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840e7c6c56539a0113dba358ea6e966a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga840e7c6c56539a0113dba358ea6e966a">RCC_APB1SMENR_TIM6SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6639f2d0972d67a8bdbf0a463d741ffa">RCC_APB1SMENR_TIM6SMEN_Msk</a></td></tr>
<tr class="separator:ga840e7c6c56539a0113dba358ea6e966a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d81a458a6762a2859df20f1dfaa4887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d81a458a6762a2859df20f1dfaa4887">RCC_APB1SMENR_TIM7SMEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga7d81a458a6762a2859df20f1dfaa4887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a7145b07e1f009a0327073be910f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10a7145b07e1f009a0327073be910f6e">RCC_APB1SMENR_TIM7SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d81a458a6762a2859df20f1dfaa4887">RCC_APB1SMENR_TIM7SMEN_Pos</a>)</td></tr>
<tr class="separator:ga10a7145b07e1f009a0327073be910f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabac86fe2e3a8a81d1f24b61388430a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabac86fe2e3a8a81d1f24b61388430a">RCC_APB1SMENR_TIM7SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10a7145b07e1f009a0327073be910f6e">RCC_APB1SMENR_TIM7SMEN_Msk</a></td></tr>
<tr class="separator:gacabac86fe2e3a8a81d1f24b61388430a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad387fd1f632c5e4fc3be827d00a3cf60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad387fd1f632c5e4fc3be827d00a3cf60">RCC_APB1SMENR_LCDSMEN_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gad387fd1f632c5e4fc3be827d00a3cf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef43c803a70759b9da53b8bf35accdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ef43c803a70759b9da53b8bf35accdd">RCC_APB1SMENR_LCDSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad387fd1f632c5e4fc3be827d00a3cf60">RCC_APB1SMENR_LCDSMEN_Pos</a>)</td></tr>
<tr class="separator:ga2ef43c803a70759b9da53b8bf35accdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf59b39a76fb9ab06aa65689bd2c6ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdf59b39a76fb9ab06aa65689bd2c6ba">RCC_APB1SMENR_LCDSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ef43c803a70759b9da53b8bf35accdd">RCC_APB1SMENR_LCDSMEN_Msk</a></td></tr>
<tr class="separator:gafdf59b39a76fb9ab06aa65689bd2c6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb1fc932ad4e5a8ab38943ab778be69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bb1fc932ad4e5a8ab38943ab778be69">RCC_APB1SMENR_WWDGSMEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga1bb1fc932ad4e5a8ab38943ab778be69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c69d8d53dd0113a8b4309d533622da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84c69d8d53dd0113a8b4309d533622da">RCC_APB1SMENR_WWDGSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bb1fc932ad4e5a8ab38943ab778be69">RCC_APB1SMENR_WWDGSMEN_Pos</a>)</td></tr>
<tr class="separator:ga84c69d8d53dd0113a8b4309d533622da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9cb6a7024a85b37faefcd53e813215f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9cb6a7024a85b37faefcd53e813215f">RCC_APB1SMENR_WWDGSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84c69d8d53dd0113a8b4309d533622da">RCC_APB1SMENR_WWDGSMEN_Msk</a></td></tr>
<tr class="separator:gae9cb6a7024a85b37faefcd53e813215f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3afbfde0e8e9d4386ff85190a27ae2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3afbfde0e8e9d4386ff85190a27ae2ac">RCC_APB1SMENR_SPI2SMEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga3afbfde0e8e9d4386ff85190a27ae2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6b68da776e32ad6497b678c20ae56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa6b68da776e32ad6497b678c20ae56a">RCC_APB1SMENR_SPI2SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3afbfde0e8e9d4386ff85190a27ae2ac">RCC_APB1SMENR_SPI2SMEN_Pos</a>)</td></tr>
<tr class="separator:gafa6b68da776e32ad6497b678c20ae56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783237a1f4b1a013721899d69d4a8aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga783237a1f4b1a013721899d69d4a8aff">RCC_APB1SMENR_SPI2SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa6b68da776e32ad6497b678c20ae56a">RCC_APB1SMENR_SPI2SMEN_Msk</a></td></tr>
<tr class="separator:ga783237a1f4b1a013721899d69d4a8aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ffa31d2784d72d72e3395c293438f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ffa31d2784d72d72e3395c293438f0d">RCC_APB1SMENR_USART2SMEN_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga8ffa31d2784d72d72e3395c293438f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0431a5378a7339f5e332c7b7374fe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d0431a5378a7339f5e332c7b7374fe3">RCC_APB1SMENR_USART2SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ffa31d2784d72d72e3395c293438f0d">RCC_APB1SMENR_USART2SMEN_Pos</a>)</td></tr>
<tr class="separator:ga8d0431a5378a7339f5e332c7b7374fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb9681e4dd7d970db47a225fe471b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfb9681e4dd7d970db47a225fe471b7b">RCC_APB1SMENR_USART2SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d0431a5378a7339f5e332c7b7374fe3">RCC_APB1SMENR_USART2SMEN_Msk</a></td></tr>
<tr class="separator:gadfb9681e4dd7d970db47a225fe471b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19bb7a5c0bec289225659d6b1737488b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19bb7a5c0bec289225659d6b1737488b">RCC_APB1SMENR_LPUART1SMEN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga19bb7a5c0bec289225659d6b1737488b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3800ef406cbe7c71a2db4ae9e3139f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3800ef406cbe7c71a2db4ae9e3139f">RCC_APB1SMENR_LPUART1SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga19bb7a5c0bec289225659d6b1737488b">RCC_APB1SMENR_LPUART1SMEN_Pos</a>)</td></tr>
<tr class="separator:gaab3800ef406cbe7c71a2db4ae9e3139f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070db3e277cd56d90d65c81ede851014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070db3e277cd56d90d65c81ede851014">RCC_APB1SMENR_LPUART1SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab3800ef406cbe7c71a2db4ae9e3139f">RCC_APB1SMENR_LPUART1SMEN_Msk</a></td></tr>
<tr class="separator:ga070db3e277cd56d90d65c81ede851014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd55f763acaa5fd6b27d7fc3b816047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd55f763acaa5fd6b27d7fc3b816047">RCC_APB1SMENR_USART4SMEN_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gafcd55f763acaa5fd6b27d7fc3b816047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dbc239598ff03cc6c7b8b5a075a7e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dbc239598ff03cc6c7b8b5a075a7e6f">RCC_APB1SMENR_USART4SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcd55f763acaa5fd6b27d7fc3b816047">RCC_APB1SMENR_USART4SMEN_Pos</a>)</td></tr>
<tr class="separator:ga8dbc239598ff03cc6c7b8b5a075a7e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb5ed14b0244dd143e17567a7d809a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb5ed14b0244dd143e17567a7d809a8">RCC_APB1SMENR_USART4SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dbc239598ff03cc6c7b8b5a075a7e6f">RCC_APB1SMENR_USART4SMEN_Msk</a></td></tr>
<tr class="separator:ga2fb5ed14b0244dd143e17567a7d809a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf2ac34c8766dd13310a8b092ddb956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf2ac34c8766dd13310a8b092ddb956">RCC_APB1SMENR_USART5SMEN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaabf2ac34c8766dd13310a8b092ddb956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59195a21c48528f4c6ca90d05c38a998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59195a21c48528f4c6ca90d05c38a998">RCC_APB1SMENR_USART5SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaabf2ac34c8766dd13310a8b092ddb956">RCC_APB1SMENR_USART5SMEN_Pos</a>)</td></tr>
<tr class="separator:ga59195a21c48528f4c6ca90d05c38a998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8809043548b68a8bc9b1081f31c365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf8809043548b68a8bc9b1081f31c365">RCC_APB1SMENR_USART5SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59195a21c48528f4c6ca90d05c38a998">RCC_APB1SMENR_USART5SMEN_Msk</a></td></tr>
<tr class="separator:gabf8809043548b68a8bc9b1081f31c365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d4d9d7fee2ade307b08cde5b28ad0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42d4d9d7fee2ade307b08cde5b28ad0d">RCC_APB1SMENR_I2C1SMEN_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga42d4d9d7fee2ade307b08cde5b28ad0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5977ba075e224463e2742eadfbb526d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5977ba075e224463e2742eadfbb526d5">RCC_APB1SMENR_I2C1SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga42d4d9d7fee2ade307b08cde5b28ad0d">RCC_APB1SMENR_I2C1SMEN_Pos</a>)</td></tr>
<tr class="separator:ga5977ba075e224463e2742eadfbb526d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabed14695be0e96d0bc971a8c170a17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabed14695be0e96d0bc971a8c170a17f">RCC_APB1SMENR_I2C1SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5977ba075e224463e2742eadfbb526d5">RCC_APB1SMENR_I2C1SMEN_Msk</a></td></tr>
<tr class="separator:gaabed14695be0e96d0bc971a8c170a17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac24f1e8c54f31b6493f4f7091eab8b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac24f1e8c54f31b6493f4f7091eab8b72">RCC_APB1SMENR_I2C2SMEN_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gac24f1e8c54f31b6493f4f7091eab8b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972eda4421855cdcb34df4bc4cee23b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga972eda4421855cdcb34df4bc4cee23b1">RCC_APB1SMENR_I2C2SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac24f1e8c54f31b6493f4f7091eab8b72">RCC_APB1SMENR_I2C2SMEN_Pos</a>)</td></tr>
<tr class="separator:ga972eda4421855cdcb34df4bc4cee23b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9826cefcb2baf55a35e28a32da17ba47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9826cefcb2baf55a35e28a32da17ba47">RCC_APB1SMENR_I2C2SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga972eda4421855cdcb34df4bc4cee23b1">RCC_APB1SMENR_I2C2SMEN_Msk</a></td></tr>
<tr class="separator:ga9826cefcb2baf55a35e28a32da17ba47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb30e9cf91ed2e0b73ad2b3a275deb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb30e9cf91ed2e0b73ad2b3a275deb36">RCC_APB1SMENR_USBSMEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gafb30e9cf91ed2e0b73ad2b3a275deb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6271ff69eb3f0927c8478f986761a2a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6271ff69eb3f0927c8478f986761a2a0">RCC_APB1SMENR_USBSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb30e9cf91ed2e0b73ad2b3a275deb36">RCC_APB1SMENR_USBSMEN_Pos</a>)</td></tr>
<tr class="separator:ga6271ff69eb3f0927c8478f986761a2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4073556fef37acaf85ad74efd790228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4073556fef37acaf85ad74efd790228">RCC_APB1SMENR_USBSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6271ff69eb3f0927c8478f986761a2a0">RCC_APB1SMENR_USBSMEN_Msk</a></td></tr>
<tr class="separator:gac4073556fef37acaf85ad74efd790228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9a340bfe922b7b23cdfd75a9828097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9a340bfe922b7b23cdfd75a9828097">RCC_APB1SMENR_CRSSMEN_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga3e9a340bfe922b7b23cdfd75a9828097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b908e010e255b5e40b3cac7a8c8da4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b908e010e255b5e40b3cac7a8c8da4d">RCC_APB1SMENR_CRSSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9a340bfe922b7b23cdfd75a9828097">RCC_APB1SMENR_CRSSMEN_Pos</a>)</td></tr>
<tr class="separator:ga6b908e010e255b5e40b3cac7a8c8da4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4794a673a43e7e33c15451ed4a8b1515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4794a673a43e7e33c15451ed4a8b1515">RCC_APB1SMENR_CRSSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b908e010e255b5e40b3cac7a8c8da4d">RCC_APB1SMENR_CRSSMEN_Msk</a></td></tr>
<tr class="separator:ga4794a673a43e7e33c15451ed4a8b1515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d1f5ab5777e88b71b1d2403050f05d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6d1f5ab5777e88b71b1d2403050f05d">RCC_APB1SMENR_PWRSMEN_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gad6d1f5ab5777e88b71b1d2403050f05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a8528f770ff8a351cbbefce1fc5db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63a8528f770ff8a351cbbefce1fc5db6">RCC_APB1SMENR_PWRSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad6d1f5ab5777e88b71b1d2403050f05d">RCC_APB1SMENR_PWRSMEN_Pos</a>)</td></tr>
<tr class="separator:ga63a8528f770ff8a351cbbefce1fc5db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0d961d336ef5a1328d5411a6282710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0d961d336ef5a1328d5411a6282710">RCC_APB1SMENR_PWRSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63a8528f770ff8a351cbbefce1fc5db6">RCC_APB1SMENR_PWRSMEN_Msk</a></td></tr>
<tr class="separator:ga2f0d961d336ef5a1328d5411a6282710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb0ee4630bc235a851252ed010daf12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bb0ee4630bc235a851252ed010daf12">RCC_APB1SMENR_DACSMEN_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga7bb0ee4630bc235a851252ed010daf12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a41a44ad10b7d8621cb3b87be9019c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a41a44ad10b7d8621cb3b87be9019c0">RCC_APB1SMENR_DACSMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7bb0ee4630bc235a851252ed010daf12">RCC_APB1SMENR_DACSMEN_Pos</a>)</td></tr>
<tr class="separator:ga4a41a44ad10b7d8621cb3b87be9019c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad037ac51be0ee9c0a799eb1cecd2fc70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad037ac51be0ee9c0a799eb1cecd2fc70">RCC_APB1SMENR_DACSMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a41a44ad10b7d8621cb3b87be9019c0">RCC_APB1SMENR_DACSMEN_Msk</a></td></tr>
<tr class="separator:gad037ac51be0ee9c0a799eb1cecd2fc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438005f10ddd4f3d55e52755f942f1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga438005f10ddd4f3d55e52755f942f1f2">RCC_APB1SMENR_I2C3SMEN_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga438005f10ddd4f3d55e52755f942f1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0deb31b6b5e9966b485cb4e63f06e580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0deb31b6b5e9966b485cb4e63f06e580">RCC_APB1SMENR_I2C3SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga438005f10ddd4f3d55e52755f942f1f2">RCC_APB1SMENR_I2C3SMEN_Pos</a>)</td></tr>
<tr class="separator:ga0deb31b6b5e9966b485cb4e63f06e580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7044627987f472faf1ff7b20d07bce29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7044627987f472faf1ff7b20d07bce29">RCC_APB1SMENR_I2C3SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0deb31b6b5e9966b485cb4e63f06e580">RCC_APB1SMENR_I2C3SMEN_Msk</a></td></tr>
<tr class="separator:ga7044627987f472faf1ff7b20d07bce29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga164d5e3e325ea55f9ea9d23f613d8471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga164d5e3e325ea55f9ea9d23f613d8471">RCC_APB1SMENR_LPTIM1SMEN_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga164d5e3e325ea55f9ea9d23f613d8471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b80b569622ec50dcab45bcb33e3216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6b80b569622ec50dcab45bcb33e3216">RCC_APB1SMENR_LPTIM1SMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga164d5e3e325ea55f9ea9d23f613d8471">RCC_APB1SMENR_LPTIM1SMEN_Pos</a>)</td></tr>
<tr class="separator:gae6b80b569622ec50dcab45bcb33e3216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga749d9d67812878066fb8161eb7d8c3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga749d9d67812878066fb8161eb7d8c3d5">RCC_APB1SMENR_LPTIM1SMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6b80b569622ec50dcab45bcb33e3216">RCC_APB1SMENR_LPTIM1SMEN_Msk</a></td></tr>
<tr class="separator:ga749d9d67812878066fb8161eb7d8c3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27723a570f3d85fe192d4af59ebcda96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96">RCC_CCIPR_USART1SEL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga27723a570f3d85fe192d4af59ebcda96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b4a5560f21d5d32c154f6b6f178047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74b4a5560f21d5d32c154f6b6f178047">RCC_CCIPR_USART1SEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96">RCC_CCIPR_USART1SEL_Pos</a>)</td></tr>
<tr class="separator:ga74b4a5560f21d5d32c154f6b6f178047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f8412a25c5a3b6dd8c8298caca860c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">RCC_CCIPR_USART1SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74b4a5560f21d5d32c154f6b6f178047">RCC_CCIPR_USART1SEL_Msk</a></td></tr>
<tr class="separator:ga32f8412a25c5a3b6dd8c8298caca860c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6dd3eb41f18788e0a23e69aa381c70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c">RCC_CCIPR_USART1SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96">RCC_CCIPR_USART1SEL_Pos</a>)</td></tr>
<tr class="separator:gaf6dd3eb41f18788e0a23e69aa381c70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47cd43189231fab97390f10ca36708e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e">RCC_CCIPR_USART1SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96">RCC_CCIPR_USART1SEL_Pos</a>)</td></tr>
<tr class="separator:gad47cd43189231fab97390f10ca36708e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea9e7d6c50a746e4438e64d8745fe36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeea9e7d6c50a746e4438e64d8745fe36">RCC_CCIPR_USART2SEL_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaeea9e7d6c50a746e4438e64d8745fe36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f49cf1fc087d6a93311d498bbc4e1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f49cf1fc087d6a93311d498bbc4e1f3">RCC_CCIPR_USART2SEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeea9e7d6c50a746e4438e64d8745fe36">RCC_CCIPR_USART2SEL_Pos</a>)</td></tr>
<tr class="separator:ga3f49cf1fc087d6a93311d498bbc4e1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c3fac770b150f2989fb4c45648aaed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">RCC_CCIPR_USART2SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f49cf1fc087d6a93311d498bbc4e1f3">RCC_CCIPR_USART2SEL_Msk</a></td></tr>
<tr class="separator:ga82c3fac770b150f2989fb4c45648aaed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1490e1fbe2652068968465672856e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a">RCC_CCIPR_USART2SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeea9e7d6c50a746e4438e64d8745fe36">RCC_CCIPR_USART2SEL_Pos</a>)</td></tr>
<tr class="separator:gad1490e1fbe2652068968465672856e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25b3af6ced5f74059e46853bb0394ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad">RCC_CCIPR_USART2SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeea9e7d6c50a746e4438e64d8745fe36">RCC_CCIPR_USART2SEL_Pos</a>)</td></tr>
<tr class="separator:gac25b3af6ced5f74059e46853bb0394ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceeb508ca1ee3c4f0098d9a61db5e489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceeb508ca1ee3c4f0098d9a61db5e489">RCC_CCIPR_LPUART1SEL_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaceeb508ca1ee3c4f0098d9a61db5e489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f7894041a687c5edac21bee3099914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f7894041a687c5edac21bee3099914">RCC_CCIPR_LPUART1SEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaceeb508ca1ee3c4f0098d9a61db5e489">RCC_CCIPR_LPUART1SEL_Pos</a>)</td></tr>
<tr class="separator:ga00f7894041a687c5edac21bee3099914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae21eb98c76d77916109c378bd1bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00f7894041a687c5edac21bee3099914">RCC_CCIPR_LPUART1SEL_Msk</a></td></tr>
<tr class="separator:gae7ae21eb98c76d77916109c378bd1bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc899330ac150c5a6c3c491df3cbcd15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15">RCC_CCIPR_LPUART1SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaceeb508ca1ee3c4f0098d9a61db5e489">RCC_CCIPR_LPUART1SEL_Pos</a>)</td></tr>
<tr class="separator:gadc899330ac150c5a6c3c491df3cbcd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0b151d2b2b4ccac4bc4e7417d462de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de">RCC_CCIPR_LPUART1SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaceeb508ca1ee3c4f0098d9a61db5e489">RCC_CCIPR_LPUART1SEL_Pos</a>)</td></tr>
<tr class="separator:ga5d0b151d2b2b4ccac4bc4e7417d462de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ef7a4fe3b16b355ef90e714eab06f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3">RCC_CCIPR_I2C1SEL_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga57ef7a4fe3b16b355ef90e714eab06f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ba7eb729c4dab340204694c17030e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ba7eb729c4dab340204694c17030e8">RCC_CCIPR_I2C1SEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3">RCC_CCIPR_I2C1SEL_Pos</a>)</td></tr>
<tr class="separator:ga00ba7eb729c4dab340204694c17030e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6642e349b787f27dba7198f0a93653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">RCC_CCIPR_I2C1SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00ba7eb729c4dab340204694c17030e8">RCC_CCIPR_I2C1SEL_Msk</a></td></tr>
<tr class="separator:ga4d6642e349b787f27dba7198f0a93653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f25be5114707e38b2e8acc9dbb6da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7">RCC_CCIPR_I2C1SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3">RCC_CCIPR_I2C1SEL_Pos</a>)</td></tr>
<tr class="separator:ga80f25be5114707e38b2e8acc9dbb6da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e71b9151729a98fa44ac992f06aeda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda">RCC_CCIPR_I2C1SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3">RCC_CCIPR_I2C1SEL_Pos</a>)</td></tr>
<tr class="separator:ga93e71b9151729a98fa44ac992f06aeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96992db07705f3b653003ff1a599d22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac96992db07705f3b653003ff1a599d22">RCC_CCIPR_I2C3SEL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gac96992db07705f3b653003ff1a599d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f96c2a69970f3e336311b7c9d712d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f96c2a69970f3e336311b7c9d712d3">RCC_CCIPR_I2C3SEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac96992db07705f3b653003ff1a599d22">RCC_CCIPR_I2C3SEL_Pos</a>)</td></tr>
<tr class="separator:gaa4f96c2a69970f3e336311b7c9d712d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd65a0c9c299318e3aaca57539103513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">RCC_CCIPR_I2C3SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f96c2a69970f3e336311b7c9d712d3">RCC_CCIPR_I2C3SEL_Msk</a></td></tr>
<tr class="separator:gadd65a0c9c299318e3aaca57539103513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e8aee6feb929026ce03f0e79bfc004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e8aee6feb929026ce03f0e79bfc004">RCC_CCIPR_I2C3SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac96992db07705f3b653003ff1a599d22">RCC_CCIPR_I2C3SEL_Pos</a>)</td></tr>
<tr class="separator:gaf0e8aee6feb929026ce03f0e79bfc004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e9d517a1d55788cd4b9272789106c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78e9d517a1d55788cd4b9272789106c2">RCC_CCIPR_I2C3SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac96992db07705f3b653003ff1a599d22">RCC_CCIPR_I2C3SEL_Pos</a>)</td></tr>
<tr class="separator:ga78e9d517a1d55788cd4b9272789106c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498636c120c410bc350fb8e40303db08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga498636c120c410bc350fb8e40303db08">RCC_CCIPR_LPTIM1SEL_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga498636c120c410bc350fb8e40303db08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ad40708a0463efa8074707594aa855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68ad40708a0463efa8074707594aa855">RCC_CCIPR_LPTIM1SEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga498636c120c410bc350fb8e40303db08">RCC_CCIPR_LPTIM1SEL_Pos</a>)</td></tr>
<tr class="separator:ga68ad40708a0463efa8074707594aa855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9eaab25edaafed6b067b7fdcb982f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68ad40708a0463efa8074707594aa855">RCC_CCIPR_LPTIM1SEL_Msk</a></td></tr>
<tr class="separator:gad9eaab25edaafed6b067b7fdcb982f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0ed727cae5d39d8bc65c94a9ce9d8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b">RCC_CCIPR_LPTIM1SEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga498636c120c410bc350fb8e40303db08">RCC_CCIPR_LPTIM1SEL_Pos</a>)</td></tr>
<tr class="separator:ga9e0ed727cae5d39d8bc65c94a9ce9d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1b11ae30a53195d0a67e7236b573b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc1b11ae30a53195d0a67e7236b573b2">RCC_CCIPR_LPTIM1SEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga498636c120c410bc350fb8e40303db08">RCC_CCIPR_LPTIM1SEL_Pos</a>)</td></tr>
<tr class="separator:gabc1b11ae30a53195d0a67e7236b573b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94030019b2e15ba08ba31ae3a585ae1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94030019b2e15ba08ba31ae3a585ae1d">RCC_CCIPR_HSI48SEL_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga94030019b2e15ba08ba31ae3a585ae1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec8aa955619366800501dd5777d9b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaec8aa955619366800501dd5777d9b4f">RCC_CCIPR_HSI48SEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga94030019b2e15ba08ba31ae3a585ae1d">RCC_CCIPR_HSI48SEL_Pos</a>)</td></tr>
<tr class="separator:gaaec8aa955619366800501dd5777d9b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6e951a3260ba7e8b9d1653227aeb1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6e951a3260ba7e8b9d1653227aeb1e">RCC_CCIPR_HSI48SEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaec8aa955619366800501dd5777d9b4f">RCC_CCIPR_HSI48SEL_Msk</a></td></tr>
<tr class="separator:ga5e6e951a3260ba7e8b9d1653227aeb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a1d41a28cb6ccb8e585a32a1dd408d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64a1d41a28cb6ccb8e585a32a1dd408d">RCC_CCIPR_HSI48MSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6e951a3260ba7e8b9d1653227aeb1e">RCC_CCIPR_HSI48SEL</a></td></tr>
<tr class="separator:ga64a1d41a28cb6ccb8e585a32a1dd408d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc156654e34b1b6206760ba8d864c6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">RCC_CSR_LSION_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafc156654e34b1b6206760ba8d864c6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe63b332158f8886948205ff9edcf248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">RCC_CSR_LSION_Pos</a>)</td></tr>
<tr class="separator:gabe63b332158f8886948205ff9edcf248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a></td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">RCC_CSR_LSIRDY_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a5c93576efd3e5d284351db6125373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">RCC_CSR_LSIRDY_Pos</a>)</td></tr>
<tr class="separator:ga49a5c93576efd3e5d284351db6125373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a></td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5697f111cd56b0b2635ab73da0705e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5697f111cd56b0b2635ab73da0705e36">RCC_CSR_LSEON_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5697f111cd56b0b2635ab73da0705e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cab465853dbc54d86941f95a5d9715b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cab465853dbc54d86941f95a5d9715b">RCC_CSR_LSEON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5697f111cd56b0b2635ab73da0705e36">RCC_CSR_LSEON_Pos</a>)</td></tr>
<tr class="separator:ga6cab465853dbc54d86941f95a5d9715b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e71f3e06f010bbf7592571e541869a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cab465853dbc54d86941f95a5d9715b">RCC_CSR_LSEON_Msk</a></td></tr>
<tr class="separator:gac5e71f3e06f010bbf7592571e541869a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced61e87f98911f66af05dab2da5d729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaced61e87f98911f66af05dab2da5d729">RCC_CSR_LSERDY_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaced61e87f98911f66af05dab2da5d729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409a2887f4ae47860b2ef0d653cf9eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga409a2887f4ae47860b2ef0d653cf9eb2">RCC_CSR_LSERDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaced61e87f98911f66af05dab2da5d729">RCC_CSR_LSERDY_Pos</a>)</td></tr>
<tr class="separator:ga409a2887f4ae47860b2ef0d653cf9eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef6f70de38e3cd825b7126ef317b955c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga409a2887f4ae47860b2ef0d653cf9eb2">RCC_CSR_LSERDY_Msk</a></td></tr>
<tr class="separator:gaef6f70de38e3cd825b7126ef317b955c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc7d2ddb68c43b10cd573a6c9267195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefc7d2ddb68c43b10cd573a6c9267195">RCC_CSR_LSEBYP_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaefc7d2ddb68c43b10cd573a6c9267195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafede5c7d40ace7bd0f4da4d0e3d90d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafede5c7d40ace7bd0f4da4d0e3d90d2e">RCC_CSR_LSEBYP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaefc7d2ddb68c43b10cd573a6c9267195">RCC_CSR_LSEBYP_Pos</a>)</td></tr>
<tr class="separator:gafede5c7d40ace7bd0f4da4d0e3d90d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5198ce9785eab7b8a483b092ff067b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafede5c7d40ace7bd0f4da4d0e3d90d2e">RCC_CSR_LSEBYP_Msk</a></td></tr>
<tr class="separator:ga2f5198ce9785eab7b8a483b092ff067b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8854895f670b0fd94cc287503227412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8854895f670b0fd94cc287503227412">RCC_CSR_LSEDRV_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gac8854895f670b0fd94cc287503227412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd5cefa46a0ea6af6b039a34e5267953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd5cefa46a0ea6af6b039a34e5267953">RCC_CSR_LSEDRV_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac8854895f670b0fd94cc287503227412">RCC_CSR_LSEDRV_Pos</a>)</td></tr>
<tr class="separator:gabd5cefa46a0ea6af6b039a34e5267953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94035e22789daabd92f0033fde51f815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94035e22789daabd92f0033fde51f815">RCC_CSR_LSEDRV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd5cefa46a0ea6af6b039a34e5267953">RCC_CSR_LSEDRV_Msk</a></td></tr>
<tr class="separator:ga94035e22789daabd92f0033fde51f815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa646dd5c63e7f8fb647ba27898eab08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa646dd5c63e7f8fb647ba27898eab08f">RCC_CSR_LSEDRV_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac8854895f670b0fd94cc287503227412">RCC_CSR_LSEDRV_Pos</a>)</td></tr>
<tr class="separator:gaa646dd5c63e7f8fb647ba27898eab08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fed5734bffc6ea6250730c0c79bb0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8fed5734bffc6ea6250730c0c79bb0c">RCC_CSR_LSEDRV_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac8854895f670b0fd94cc287503227412">RCC_CSR_LSEDRV_Pos</a>)</td></tr>
<tr class="separator:gac8fed5734bffc6ea6250730c0c79bb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5083925274d808800806e34ff89e3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5083925274d808800806e34ff89e3993">RCC_CSR_LSECSSON_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5083925274d808800806e34ff89e3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6ddb5c6f71bb44e96f0ac103d526fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6ddb5c6f71bb44e96f0ac103d526fb">RCC_CSR_LSECSSON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5083925274d808800806e34ff89e3993">RCC_CSR_LSECSSON_Pos</a>)</td></tr>
<tr class="separator:ga2a6ddb5c6f71bb44e96f0ac103d526fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae04acc4f20a344f54ef5611a066f6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7">RCC_CSR_LSECSSON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6ddb5c6f71bb44e96f0ac103d526fb">RCC_CSR_LSECSSON_Msk</a></td></tr>
<tr class="separator:gaae04acc4f20a344f54ef5611a066f6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303a50e017adc5332870b57e19301978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga303a50e017adc5332870b57e19301978">RCC_CSR_LSECSSD_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga303a50e017adc5332870b57e19301978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb99fe2aa8154310b96b4627017ad81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffb99fe2aa8154310b96b4627017ad81">RCC_CSR_LSECSSD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga303a50e017adc5332870b57e19301978">RCC_CSR_LSECSSD_Pos</a>)</td></tr>
<tr class="separator:gaffb99fe2aa8154310b96b4627017ad81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb783f6cf3e637a310edf19c63eef951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951">RCC_CSR_LSECSSD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffb99fe2aa8154310b96b4627017ad81">RCC_CSR_LSECSSD_Msk</a></td></tr>
<tr class="separator:gabb783f6cf3e637a310edf19c63eef951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba286b1280adc63eef8074eb64bb638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba286b1280adc63eef8074eb64bb638">RCC_CSR_RTCSEL_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga4ba286b1280adc63eef8074eb64bb638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae262979f475d1e5681dfc5a1e31fa535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae262979f475d1e5681dfc5a1e31fa535">RCC_CSR_RTCSEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba286b1280adc63eef8074eb64bb638">RCC_CSR_RTCSEL_Pos</a>)</td></tr>
<tr class="separator:gae262979f475d1e5681dfc5a1e31fa535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c870e6b0cf4e8e3f9ed37acaaf86f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">RCC_CSR_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae262979f475d1e5681dfc5a1e31fa535">RCC_CSR_RTCSEL_Msk</a></td></tr>
<tr class="separator:ga9c870e6b0cf4e8e3f9ed37acaaf86f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b13f18d53d5d61deda138fe1603e493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13f18d53d5d61deda138fe1603e493">RCC_CSR_RTCSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba286b1280adc63eef8074eb64bb638">RCC_CSR_RTCSEL_Pos</a>)</td></tr>
<tr class="separator:ga9b13f18d53d5d61deda138fe1603e493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1d1b52267c2916df4ff546ad78f78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1d1b52267c2916df4ff546ad78f78d">RCC_CSR_RTCSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba286b1280adc63eef8074eb64bb638">RCC_CSR_RTCSEL_Pos</a>)</td></tr>
<tr class="separator:ga4e1d1b52267c2916df4ff546ad78f78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88bbe702356ab1d39a35b89c4be88446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88bbe702356ab1d39a35b89c4be88446">RCC_CSR_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga88bbe702356ab1d39a35b89c4be88446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3919f0e904a1035e3e43332c33948b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace3919f0e904a1035e3e43332c33948b">RCC_CSR_RTCSEL_LSE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gace3919f0e904a1035e3e43332c33948b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e5f56b47e136e804d9eccce2bc31cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28e5f56b47e136e804d9eccce2bc31cb">RCC_CSR_RTCSEL_LSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace3919f0e904a1035e3e43332c33948b">RCC_CSR_RTCSEL_LSE_Pos</a>)</td></tr>
<tr class="separator:ga28e5f56b47e136e804d9eccce2bc31cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaaeebc88a8a5ca1176e32f676a3cc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">RCC_CSR_RTCSEL_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28e5f56b47e136e804d9eccce2bc31cb">RCC_CSR_RTCSEL_LSE_Msk</a></td></tr>
<tr class="separator:gabaaeebc88a8a5ca1176e32f676a3cc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462d82553e0643b10bb1bb61e92867b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga462d82553e0643b10bb1bb61e92867b0">RCC_CSR_RTCSEL_LSI_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga462d82553e0643b10bb1bb61e92867b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaab9fc168add00f6cad6ac8bc36a13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaab9fc168add00f6cad6ac8bc36a13b">RCC_CSR_RTCSEL_LSI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga462d82553e0643b10bb1bb61e92867b0">RCC_CSR_RTCSEL_LSI_Pos</a>)</td></tr>
<tr class="separator:gadaab9fc168add00f6cad6ac8bc36a13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5da77ab05027820e8c16ad4d7c3f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41">RCC_CSR_RTCSEL_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadaab9fc168add00f6cad6ac8bc36a13b">RCC_CSR_RTCSEL_LSI_Msk</a></td></tr>
<tr class="separator:ga5a5da77ab05027820e8c16ad4d7c3f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800c501685ebc3c1537a2679a922127c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga800c501685ebc3c1537a2679a922127c">RCC_CSR_RTCSEL_HSE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga800c501685ebc3c1537a2679a922127c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665092ea4762157e0887b06f586d63da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga665092ea4762157e0887b06f586d63da">RCC_CSR_RTCSEL_HSE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga800c501685ebc3c1537a2679a922127c">RCC_CSR_RTCSEL_HSE_Pos</a>)</td></tr>
<tr class="separator:ga665092ea4762157e0887b06f586d63da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cfa8b19f84b2018e49afb4c69a76da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga665092ea4762157e0887b06f586d63da">RCC_CSR_RTCSEL_HSE_Msk</a></td></tr>
<tr class="separator:ga63cfa8b19f84b2018e49afb4c69a76da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4106329252011562281b8eb3ba3bfe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4106329252011562281b8eb3ba3bfe3">RCC_CSR_RTCEN_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gae4106329252011562281b8eb3ba3bfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6cc2d2a273c32f712211638f75f2739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6cc2d2a273c32f712211638f75f2739">RCC_CSR_RTCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae4106329252011562281b8eb3ba3bfe3">RCC_CSR_RTCEN_Pos</a>)</td></tr>
<tr class="separator:gae6cc2d2a273c32f712211638f75f2739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06cc284da6687ccce83abb3696613f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6cc2d2a273c32f712211638f75f2739">RCC_CSR_RTCEN_Msk</a></td></tr>
<tr class="separator:gaf06cc284da6687ccce83abb3696613f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519d4d6c5353d53c4cffde1dd2291b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga519d4d6c5353d53c4cffde1dd2291b70">RCC_CSR_RTCRST_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga519d4d6c5353d53c4cffde1dd2291b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf70b1b52a7b47d83506698ae851879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf70b1b52a7b47d83506698ae851879">RCC_CSR_RTCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga519d4d6c5353d53c4cffde1dd2291b70">RCC_CSR_RTCRST_Pos</a>)</td></tr>
<tr class="separator:ga5cf70b1b52a7b47d83506698ae851879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f3b508ec0e52edc9c9fd22e292a3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf70b1b52a7b47d83506698ae851879">RCC_CSR_RTCRST_Msk</a></td></tr>
<tr class="separator:ga98f3b508ec0e52edc9c9fd22e292a3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97ee308ed96cdb97bc991b34aa95be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">RCC_CSR_RMVF_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gae97ee308ed96cdb97bc991b34aa95be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">RCC_CSR_RMVF_Pos</a>)</td></tr>
<tr class="separator:ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a></td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d540eae69f05c97620f1f0cb1612b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d540eae69f05c97620f1f0cb1612b73">RCC_CSR_FWRSTF_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga2d540eae69f05c97620f1f0cb1612b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f66bbf66df7118a41b3835ce9904fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f66bbf66df7118a41b3835ce9904fed">RCC_CSR_FWRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d540eae69f05c97620f1f0cb1612b73">RCC_CSR_FWRSTF_Pos</a>)</td></tr>
<tr class="separator:ga6f66bbf66df7118a41b3835ce9904fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326fa3b1563f38925e2a02f641a8d553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326fa3b1563f38925e2a02f641a8d553">RCC_CSR_FWRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f66bbf66df7118a41b3835ce9904fed">RCC_CSR_FWRSTF_Msk</a></td></tr>
<tr class="separator:ga326fa3b1563f38925e2a02f641a8d553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74fe64620e45a21f07b5d866909e33cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb">RCC_CSR_OBLRSTF_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga74fe64620e45a21f07b5d866909e33cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467cb2b4f51473b0be7b4e416a86bd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">RCC_CSR_OBLRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb">RCC_CSR_OBLRSTF_Pos</a>)</td></tr>
<tr class="separator:ga467cb2b4f51473b0be7b4e416a86bd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">RCC_CSR_OBLRSTF_Msk</a></td></tr>
<tr class="separator:ga14163f80ac0b005217eb318d0639afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a45faed934912e57c0dea6d6af8227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">RCC_CSR_PINRSTF_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga47a45faed934912e57c0dea6d6af8227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e888e00c5b2226b70179c6c69b77a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">RCC_CSR_PINRSTF_Pos</a>)</td></tr>
<tr class="separator:ga13e888e00c5b2226b70179c6c69b77a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a></td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d531dd5cf68eb67b1bce22ceddaac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4">RCC_CSR_PORRSTF_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab8d531dd5cf68eb67b1bce22ceddaac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea00bd02372ecbc60c5fa71a37dc8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4">RCC_CSR_PORRSTF_Pos</a>)</td></tr>
<tr class="separator:ga6ea00bd02372ecbc60c5fa71a37dc8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a></td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02078fdb0a3610702b75d5e05dbb92af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">RCC_CSR_SFTRSTF_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga02078fdb0a3610702b75d5e05dbb92af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7217efb6cbdb6fbf39721fe496249225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">RCC_CSR_SFTRSTF_Pos</a>)</td></tr>
<tr class="separator:ga7217efb6cbdb6fbf39721fe496249225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a></td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">RCC_CSR_IWDGRSTF_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb81cb1777e6e846b6199b64132bcb97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">RCC_CSR_IWDGRSTF_Pos</a>)</td></tr>
<tr class="separator:gabb81cb1777e6e846b6199b64132bcb97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a></td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b146c508145d8e03143a991615ed81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">RCC_CSR_WWDGRSTF_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac3b146c508145d8e03143a991615ed81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">RCC_CSR_WWDGRSTF_Pos</a>)</td></tr>
<tr class="separator:ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a></td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2761b43e9b00d52102efb7375a86e6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">RCC_CSR_LPWRRSTF_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga2761b43e9b00d52102efb7375a86e6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">RCC_CSR_LPWRRSTF_Pos</a>)</td></tr>
<tr class="separator:ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a></td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465307306b8e94ad8ed61f8aa62b62e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5">RCC_CSR_OBL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a></td></tr>
<tr class="separator:ga465307306b8e94ad8ed61f8aa62b62e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2013ef5a17240897df5b7bf00b7b290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2013ef5a17240897df5b7bf00b7b290">RNG_CR_RNGEN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaf2013ef5a17240897df5b7bf00b7b290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee66d4dd5c33fa16a98b001dd63bd73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73">RNG_CR_RNGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2013ef5a17240897df5b7bf00b7b290">RNG_CR_RNGEN_Pos</a>)</td></tr>
<tr class="separator:gaeee66d4dd5c33fa16a98b001dd63bd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee81827bb1d78e84e78a74449c8d56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee81827bb1d78e84e78a74449c8d56a">RNG_CR_RNGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73">RNG_CR_RNGEN_Msk</a></td></tr>
<tr class="separator:ga6ee81827bb1d78e84e78a74449c8d56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1a529728903ae8659aa26f869f6537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1a529728903ae8659aa26f869f6537">RNG_CR_IE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8d1a529728903ae8659aa26f869f6537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8253017bd1f0d7652f107266ffb0297b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8253017bd1f0d7652f107266ffb0297b">RNG_CR_IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1a529728903ae8659aa26f869f6537">RNG_CR_IE_Pos</a>)</td></tr>
<tr class="separator:ga8253017bd1f0d7652f107266ffb0297b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27424b682bcee7fff22f92a2dbcea57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27424b682bcee7fff22f92a2dbcea57a">RNG_CR_IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8253017bd1f0d7652f107266ffb0297b">RNG_CR_IE_Msk</a></td></tr>
<tr class="separator:ga27424b682bcee7fff22f92a2dbcea57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cb7add2587efeea18a208c76d73727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17cb7add2587efeea18a208c76d73727">RNG_SR_DRDY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga17cb7add2587efeea18a208c76d73727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd19bcfa8894faf2ac5f57d287f00a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b">RNG_SR_DRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17cb7add2587efeea18a208c76d73727">RNG_SR_DRDY_Pos</a>)</td></tr>
<tr class="separator:gafd19bcfa8894faf2ac5f57d287f00a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54434ed74bdb00fd0f13422d3e85a2fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54434ed74bdb00fd0f13422d3e85a2fc">RNG_SR_DRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b">RNG_SR_DRDY_Msk</a></td></tr>
<tr class="separator:ga54434ed74bdb00fd0f13422d3e85a2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga164b5050473dff67a5cd6ca400bb5a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga164b5050473dff67a5cd6ca400bb5a89">RNG_SR_CECS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga164b5050473dff67a5cd6ca400bb5a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga699d24eb133814c5be46fe6e588cc093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga699d24eb133814c5be46fe6e588cc093">RNG_SR_CECS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga164b5050473dff67a5cd6ca400bb5a89">RNG_SR_CECS_Pos</a>)</td></tr>
<tr class="separator:ga699d24eb133814c5be46fe6e588cc093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb49d327474c3c61877bb20290f51d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb49d327474c3c61877bb20290f51d0">RNG_SR_CECS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga699d24eb133814c5be46fe6e588cc093">RNG_SR_CECS_Msk</a></td></tr>
<tr class="separator:ga4bb49d327474c3c61877bb20290f51d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e0238194c400f9c6ac0b34826e55eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51e0238194c400f9c6ac0b34826e55eb">RNG_SR_SECS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga51e0238194c400f9c6ac0b34826e55eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a312837097b7b3c2528e17a2cfc5f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d">RNG_SR_SECS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga51e0238194c400f9c6ac0b34826e55eb">RNG_SR_SECS_Pos</a>)</td></tr>
<tr class="separator:ga8a312837097b7b3c2528e17a2cfc5f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5562bc13afe295893dc3997a4917fee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5562bc13afe295893dc3997a4917fee2">RNG_SR_SECS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d">RNG_SR_SECS_Msk</a></td></tr>
<tr class="separator:ga5562bc13afe295893dc3997a4917fee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341c152f61c352b96fb0c3c245e3d958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga341c152f61c352b96fb0c3c245e3d958">RNG_SR_CEIS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga341c152f61c352b96fb0c3c245e3d958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3efcca0c0381982a8044d09aaa6b6df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3efcca0c0381982a8044d09aaa6b6df9">RNG_SR_CEIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga341c152f61c352b96fb0c3c245e3d958">RNG_SR_CEIS_Pos</a>)</td></tr>
<tr class="separator:ga3efcca0c0381982a8044d09aaa6b6df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89a08bcc8a7a6078bd9f5f2f34bb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b89a08bcc8a7a6078bd9f5f2f34bb53">RNG_SR_CEIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3efcca0c0381982a8044d09aaa6b6df9">RNG_SR_CEIS_Msk</a></td></tr>
<tr class="separator:ga3b89a08bcc8a7a6078bd9f5f2f34bb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf22f4de968dc9aa29d55760ebdb980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf22f4de968dc9aa29d55760ebdb980">RNG_SR_SEIS_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaecf22f4de968dc9aa29d55760ebdb980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d78e80e064c7746b98ed89304aab367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d78e80e064c7746b98ed89304aab367">RNG_SR_SEIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaecf22f4de968dc9aa29d55760ebdb980">RNG_SR_SEIS_Pos</a>)</td></tr>
<tr class="separator:ga1d78e80e064c7746b98ed89304aab367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b0e11930f20484f0d0aca79959d9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b0e11930f20484f0d0aca79959d9b2">RNG_SR_SEIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d78e80e064c7746b98ed89304aab367">RNG_SR_SEIS_Msk</a></td></tr>
<tr class="separator:gaa6b0e11930f20484f0d0aca79959d9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f815420351c6ab3c901463668b0af7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b">RTC_TAMPER1_SUPPORT</a></td></tr>
<tr class="separator:ga5f815420351c6ab3c901463668b0af7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c33bacdb5372bad482df029d77a9e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e">RTC_TAMPER2_SUPPORT</a></td></tr>
<tr class="separator:ga8c33bacdb5372bad482df029d77a9e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f9e9499976d75e2c003ab62234f386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f9e9499976d75e2c003ab62234f386">RTC_TAMPER3_SUPPORT</a></td></tr>
<tr class="separator:gaa5f9e9499976d75e2c003ab62234f386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4887fc23a1888a9430bb25770f4c0272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272">RTC_WAKEUP_SUPPORT</a></td></tr>
<tr class="separator:ga4887fc23a1888a9430bb25770f4c0272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20072ff39de14b8bb381fa3886db8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd">RTC_BACKUP_SUPPORT</a></td></tr>
<tr class="separator:gac20072ff39de14b8bb381fa3886db8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2920dc4e941e569491e856c74f655a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73">RTC_TR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga2920dc4e941e569491e856c74f655a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98be62b42b64aa8dee5df4f84ec1679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">RTC_TR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73">RTC_TR_PM_Pos</a>)</td></tr>
<tr class="separator:gaa98be62b42b64aa8dee5df4f84ec1679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9">RTC_TR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">RTC_TR_PM_Msk</a></td></tr>
<tr class="separator:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26458edfa3da49a421547e540b7fef0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga26458edfa3da49a421547e540b7fef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f00fc20610b447daa4b2fcf4730e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">RTC_TR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>)</td></tr>
<tr class="separator:gab3f00fc20610b447daa4b2fcf4730e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42435e015e9f5052245c366ae08d655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655">RTC_TR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">RTC_TR_HT_Msk</a></td></tr>
<tr class="separator:gad42435e015e9f5052245c366ae08d655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9af54381689d893ba1b11eb33cd866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">RTC_TR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>)</td></tr>
<tr class="separator:ga1c9af54381689d893ba1b11eb33cd866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">RTC_TR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">RTC_TR_HT_Pos</a>)</td></tr>
<tr class="separator:ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1412e72836e362ccfe5a927b7760fd14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1412e72836e362ccfe5a927b7760fd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be6ca68f00b9467ddad84d37f1b6a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">RTC_TR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:ga4be6ca68f00b9467ddad84d37f1b6a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8211df481853649722383e0d8fb06d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5">RTC_TR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">RTC_TR_HU_Msk</a></td></tr>
<tr class="separator:gac8211df481853649722383e0d8fb06d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddad920d5681960fa702b988ef1f82be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">RTC_TR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:gaddad920d5681960fa702b988ef1f82be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6206d385d3b3e127b1e63be48f83a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">RTC_TR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:gae6206d385d3b3e127b1e63be48f83a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e264504542ec2d9b06036e938f7f79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">RTC_TR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:ga6e264504542ec2d9b06036e938f7f79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">RTC_TR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">RTC_TR_HU_Pos</a>)</td></tr>
<tr class="separator:ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf169c6a3845063073e546f372e90a61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf169c6a3845063073e546f372e90a61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87978332f15306d7db05c3bce2df2c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">RTC_TR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga87978332f15306d7db05c3bce2df2c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a">RTC_TR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">RTC_TR_MNT_Msk</a></td></tr>
<tr class="separator:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752747aa90bf35bd57b16bffc7294dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">RTC_TR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga752747aa90bf35bd57b16bffc7294dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">RTC_TR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="separator:gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f27fb43718df0797664acd2d9c95c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">RTC_TR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">RTC_TR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga5f27fb43718df0797664acd2d9c95c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d682cf0198141f2a323981ec266173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab5d682cf0198141f2a323981ec266173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8240cd693ae8c3bf069e10ab08f3adcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">RTC_TR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga8240cd693ae8c3bf069e10ab08f3adcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e86f4fc04232fd0294966434708e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06">RTC_TR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">RTC_TR_MNU_Msk</a></td></tr>
<tr class="separator:ga84e86f4fc04232fd0294966434708e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91d7700822050a352e53aff372a697b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">RTC_TR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:gad91d7700822050a352e53aff372a697b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c3087e3d4cd490af8334e99467f1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">RTC_TR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:gad9c3087e3d4cd490af8334e99467f1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01a9e4b358ea062bf1c66069a28c126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">RTC_TR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:gac01a9e4b358ea062bf1c66069a28c126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b76249e63af249061c0c5532a2a4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">RTC_TR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">RTC_TR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga75b76249e63af249061c0c5532a2a4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641ca04f0ccdab58ac9fe27211719a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga641ca04f0ccdab58ac9fe27211719a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ae841c3e4f90face971c95f1228419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">RTC_TR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="separator:gaf3ae841c3e4f90face971c95f1228419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f">RTC_TR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">RTC_TR_ST_Msk</a></td></tr>
<tr class="separator:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">RTC_TR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="separator:gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">RTC_TR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="separator:ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">RTC_TR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">RTC_TR_ST_Pos</a>)</td></tr>
<tr class="separator:ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5251e75005627144d7a044045484ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2a5251e75005627144d7a044045484ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65138b7d68cf4db6e391a5e3d31d4a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">RTC_TR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:gac65138b7d68cf4db6e391a5e3d31d4a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747711823db36121b78c0eebb6140ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1">RTC_TR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">RTC_TR_SU_Msk</a></td></tr>
<tr class="separator:ga747711823db36121b78c0eebb6140ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">RTC_TR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eef03c1de3719d801c970eec53e7500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">RTC_TR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:ga6eef03c1de3719d801c970eec53e7500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">RTC_TR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">RTC_TR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">RTC_TR_SU_Pos</a>)</td></tr>
<tr class="separator:gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7ed9c50764bdf02c200c9acf963609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaee7ed9c50764bdf02c200c9acf963609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad13d2dbed87fd51194b4d7b080f759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">RTC_DR_YT_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:ga0ad13d2dbed87fd51194b4d7b080f759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d55b6d841825ec65736e08c09b1d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">RTC_DR_YT_Msk</a></td></tr>
<tr class="separator:ga14d55b6d841825ec65736e08c09b1d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a733698a85cc8f26d346ec8c61c7937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">RTC_DR_YT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:ga4a733698a85cc8f26d346ec8c61c7937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">RTC_DR_YT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">RTC_DR_YT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7cf7875d489f89d949178e0294d555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">RTC_DR_YT_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">RTC_DR_YT_Pos</a>)</td></tr>
<tr class="separator:ga4e7cf7875d489f89d949178e0294d555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a117731b1eddef15cf9fa4f3c7a062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf2a117731b1eddef15cf9fa4f3c7a062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261de093e10c99df510d650bea7b65bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">RTC_DR_YU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:ga261de093e10c99df510d650bea7b65bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">RTC_DR_YU_Msk</a></td></tr>
<tr class="separator:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda03e9857e9009b6212df5f97a5d09f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">RTC_DR_YU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:gaeda03e9857e9009b6212df5f97a5d09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0b5f7684e31cb1665a848b91601249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">RTC_DR_YU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:gadb0b5f7684e31cb1665a848b91601249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f200469dbc8159adc3b4f25375b601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">RTC_DR_YU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:ga01f200469dbc8159adc3b4f25375b601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">RTC_DR_YU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">RTC_DR_YU_Pos</a>)</td></tr>
<tr class="separator:ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751a29a9ead0d70b6104bd366b7ab6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga751a29a9ead0d70b6104bd366b7ab6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa60c7147ae02cf5d6e2ee2c87fb5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">RTC_DR_WDU_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="separator:gacaa60c7147ae02cf5d6e2ee2c87fb5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f46c349f75a31973e094729fe96543f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f">RTC_DR_WDU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">RTC_DR_WDU_Msk</a></td></tr>
<tr class="separator:ga6f46c349f75a31973e094729fe96543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cb803b191670a41aea89a91e53fe61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">RTC_DR_WDU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga30cb803b191670a41aea89a91e53fe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd26d3601bf8b119af8f96a65a1de60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">RTC_DR_WDU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="separator:gabd26d3601bf8b119af8f96a65a1de60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e907e5efced7628e9933e7cfb4cac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">RTC_DR_WDU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">RTC_DR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga77e907e5efced7628e9933e7cfb4cac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d26f621d89bd024ff988b5ecab316ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab">RTC_DR_MT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1d26f621d89bd024ff988b5ecab316ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358d94c842b122b8bd260a855afb483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">RTC_DR_MT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab">RTC_DR_MT_Pos</a>)</td></tr>
<tr class="separator:ga5358d94c842b122b8bd260a855afb483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">RTC_DR_MT_Msk</a></td></tr>
<tr class="separator:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5781bd4d99f08d25b2741a43c0e694a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5781bd4d99f08d25b2741a43c0e694a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614964ed52cb7da4ee76a0f3d16e57bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">RTC_DR_MU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:ga614964ed52cb7da4ee76a0f3d16e57bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9221f60ccf3581f3c543fdedddf4372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">RTC_DR_MU_Msk</a></td></tr>
<tr class="separator:gac9221f60ccf3581f3c543fdedddf4372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f64678df9fe08a2afd732c275ae7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">RTC_DR_MU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:ga54f64678df9fe08a2afd732c275ae7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7845ded502c4cc9faeeb6215955f6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">RTC_DR_MU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:gac7845ded502c4cc9faeeb6215955f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a14479cfe6791d300b9a556d158abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">RTC_DR_MU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:ga47a14479cfe6791d300b9a556d158abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a420b221dec229c053295c44bcac1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">RTC_DR_MU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">RTC_DR_MU_Pos</a>)</td></tr>
<tr class="separator:ga2a420b221dec229c053295c44bcac1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12b2bb2b80f5a17c4d6717708cf9d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab12b2bb2b80f5a17c4d6717708cf9d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3834615b1c186a5122c0735e03e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">RTC_DR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>)</td></tr>
<tr class="separator:ga47c3834615b1c186a5122c0735e03e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e40cec8161ee20176d92d547fef350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">RTC_DR_DT_Msk</a></td></tr>
<tr class="separator:ga52e40cec8161ee20176d92d547fef350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8823ee9be7a191912aeef8252517b8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">RTC_DR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>)</td></tr>
<tr class="separator:ga8823ee9be7a191912aeef8252517b8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546b218e45c1297e39a586204268cf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">RTC_DR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">RTC_DR_DT_Pos</a>)</td></tr>
<tr class="separator:ga546b218e45c1297e39a586204268cf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4689a554a699f3df0a5939efdbebb94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4689a554a699f3df0a5939efdbebb94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4549c0127eff71ac5e1e3b7ef07bf158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">RTC_DR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:ga4549c0127eff71ac5e1e3b7ef07bf158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba04cbc99cf442c7e6155bef625c5663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">RTC_DR_DU_Msk</a></td></tr>
<tr class="separator:gaba04cbc99cf442c7e6155bef625c5663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">RTC_DR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">RTC_DR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1668f84ec4ddec10f6bcff65983df05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">RTC_DR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:ga1668f84ec4ddec10f6bcff65983df05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54e249241aebdda778618f35dce9f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">RTC_DR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">RTC_DR_DU_Pos</a>)</td></tr>
<tr class="separator:gad54e249241aebdda778618f35dce9f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e2706cb9754f06d60cb87d3ec364ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac">RTC_CR_COE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga12e2706cb9754f06d60cb87d3ec364ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35471924ed2a9a83b6af8bd8e2251f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">RTC_CR_COE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac">RTC_CR_COE_Pos</a>)</td></tr>
<tr class="separator:ga35471924ed2a9a83b6af8bd8e2251f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60">RTC_CR_COE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">RTC_CR_COE_Msk</a></td></tr>
<tr class="separator:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6513acc17cb4c17769ed5dcd03ebde8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga6513acc17cb4c17769ed5dcd03ebde8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb684c910bd8e726378e0b51732f952f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">RTC_CR_OSEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>)</td></tr>
<tr class="separator:gaeb684c910bd8e726378e0b51732f952f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f81115ef3fd366de73e84ab667d369b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b">RTC_CR_OSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">RTC_CR_OSEL_Msk</a></td></tr>
<tr class="separator:ga8f81115ef3fd366de73e84ab667d369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe506838823e3b172a9ed4a3fec7321a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">RTC_CR_OSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>)</td></tr>
<tr class="separator:gabe506838823e3b172a9ed4a3fec7321a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">RTC_CR_OSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">RTC_CR_OSEL_Pos</a>)</td></tr>
<tr class="separator:ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013304c1d6002a7c9ec57de637def511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511">RTC_CR_POL_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga013304c1d6002a7c9ec57de637def511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717b2d78f96be49ba9d262f3a0eb09e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">RTC_CR_POL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511">RTC_CR_POL_Pos</a>)</td></tr>
<tr class="separator:ga717b2d78f96be49ba9d262f3a0eb09e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb">RTC_CR_POL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">RTC_CR_POL_Msk</a></td></tr>
<tr class="separator:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ae962f1f8c748682a3136ea5ab76e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1">RTC_CR_COSEL_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gac3ae962f1f8c748682a3136ea5ab76e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8dc824636e99382fcd50b39a6fce8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">RTC_CR_COSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1">RTC_CR_COSEL_Pos</a>)</td></tr>
<tr class="separator:gad8dc824636e99382fcd50b39a6fce8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41">RTC_CR_COSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">RTC_CR_COSEL_Msk</a></td></tr>
<tr class="separator:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9f44a96fafedd6c89600a0a14fe87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f">RTC_CR_BKP_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gafd9f44a96fafedd6c89600a0a14fe87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3675c7d64de46ab9f1cf279d7abaffe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f">RTC_CR_BKP_Pos</a>)</td></tr>
<tr class="separator:ga3675c7d64de46ab9f1cf279d7abaffe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289">RTC_CR_BKP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">RTC_CR_BKP_Msk</a></td></tr>
<tr class="separator:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7614f35a94291525f1dd8cc8f41f960f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f">RTC_CR_SUB1H_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga7614f35a94291525f1dd8cc8f41f960f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62402c843252c70670b4b6c9ffec5880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">RTC_CR_SUB1H_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f">RTC_CR_SUB1H_Pos</a>)</td></tr>
<tr class="separator:ga62402c843252c70670b4b6c9ffec5880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f">RTC_CR_SUB1H</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">RTC_CR_SUB1H_Msk</a></td></tr>
<tr class="separator:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04a33865dc30af95c633750711fc6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0">RTC_CR_ADD1H_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab04a33865dc30af95c633750711fc6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01aac32ee74fbafd54de75ee53bf1417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">RTC_CR_ADD1H_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0">RTC_CR_ADD1H_Pos</a>)</td></tr>
<tr class="separator:ga01aac32ee74fbafd54de75ee53bf1417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b">RTC_CR_ADD1H</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">RTC_CR_ADD1H_Msk</a></td></tr>
<tr class="separator:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82db8f745799c761201a13235132a700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700">RTC_CR_TSIE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga82db8f745799c761201a13235132a700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b81fdfb0dbd9719e0eee7b39450bb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">RTC_CR_TSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700">RTC_CR_TSIE_Pos</a>)</td></tr>
<tr class="separator:ga4b81fdfb0dbd9719e0eee7b39450bb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf376dffb9f2777ef275f23410e35600d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d">RTC_CR_TSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">RTC_CR_TSIE_Msk</a></td></tr>
<tr class="separator:gaf376dffb9f2777ef275f23410e35600d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1432b0a0a031fe1143d153fe3073d7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2">RTC_CR_WUTIE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga1432b0a0a031fe1143d153fe3073d7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d862c5a5e56813b86246d22821ac9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">RTC_CR_WUTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2">RTC_CR_WUTIE_Pos</a>)</td></tr>
<tr class="separator:ga83d862c5a5e56813b86246d22821ac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0a1419830a16667cea4f6454913226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226">RTC_CR_WUTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">RTC_CR_WUTIE_Msk</a></td></tr>
<tr class="separator:ga5e0a1419830a16667cea4f6454913226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21245a52288246fbca5b954f38c65e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8">RTC_CR_ALRBIE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gad21245a52288246fbca5b954f38c65e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e79f603f18cfbc266cc55162b739260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">RTC_CR_ALRBIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8">RTC_CR_ALRBIE_Pos</a>)</td></tr>
<tr class="separator:ga1e79f603f18cfbc266cc55162b739260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6269c9dd5cee650024ede0b0c42e87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d">RTC_CR_ALRBIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">RTC_CR_ALRBIE_Msk</a></td></tr>
<tr class="separator:gac6269c9dd5cee650024ede0b0c42e87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd69cebbc7fc4a81655a7e53a7284b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70">RTC_CR_ALRAIE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gacd69cebbc7fc4a81655a7e53a7284b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0efcbd64f981117d73fe6d631c48f45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">RTC_CR_ALRAIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70">RTC_CR_ALRAIE_Pos</a>)</td></tr>
<tr class="separator:ga0efcbd64f981117d73fe6d631c48f45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9138f75267bd93f8de6738225217d583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">RTC_CR_ALRAIE_Msk</a></td></tr>
<tr class="separator:ga9138f75267bd93f8de6738225217d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95c6afbdb29aa5241dc3e52d28ce884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884">RTC_CR_TSE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf95c6afbdb29aa5241dc3e52d28ce884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2675d723ea5e54a4e6a7c7bd975efcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">RTC_CR_TSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884">RTC_CR_TSE_Pos</a>)</td></tr>
<tr class="separator:gab2675d723ea5e54a4e6a7c7bd975efcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0">RTC_CR_TSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">RTC_CR_TSE_Msk</a></td></tr>
<tr class="separator:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf919254119ed634798f3b936dc01e66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d">RTC_CR_WUTE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf919254119ed634798f3b936dc01e66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b45d595cd44d31a7f34609b6e7bf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">RTC_CR_WUTE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d">RTC_CR_WUTE_Pos</a>)</td></tr>
<tr class="separator:gac5b45d595cd44d31a7f34609b6e7bf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061be0d3cdea721e5cb695cda0699bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3">RTC_CR_WUTE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">RTC_CR_WUTE_Msk</a></td></tr>
<tr class="separator:ga061be0d3cdea721e5cb695cda0699bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae534f6bb5933c05bc2b63aa70907bfb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2">RTC_CR_ALRBE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae534f6bb5933c05bc2b63aa70907bfb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae811bd5a731a4d12d5fabc1c1701e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">RTC_CR_ALRBE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2">RTC_CR_ALRBE_Pos</a>)</td></tr>
<tr class="separator:gaae811bd5a731a4d12d5fabc1c1701e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d0850002ed42742ff75a82dc4e8586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586">RTC_CR_ALRBE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">RTC_CR_ALRBE_Msk</a></td></tr>
<tr class="separator:ga17d0850002ed42742ff75a82dc4e8586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e3cfdf0409a6e26568fa59c9b5283b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b">RTC_CR_ALRAE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54e3cfdf0409a6e26568fa59c9b5283b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc6f86be463291c228b8a2bd3cfa40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">RTC_CR_ALRAE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b">RTC_CR_ALRAE_Pos</a>)</td></tr>
<tr class="separator:ga1adc6f86be463291c228b8a2bd3cfa40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8cdeac61f06e4737800b64a901d584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">RTC_CR_ALRAE_Msk</a></td></tr>
<tr class="separator:ga8a8cdeac61f06e4737800b64a901d584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262f18e12c214c9f172860b3a1234f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e">RTC_CR_FMT_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga262f18e12c214c9f172860b3a1234f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6634873135b509b3a483abcbd1e0f347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">RTC_CR_FMT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e">RTC_CR_FMT_Pos</a>)</td></tr>
<tr class="separator:ga6634873135b509b3a483abcbd1e0f347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">RTC_CR_FMT_Msk</a></td></tr>
<tr class="separator:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace008c8514db9131ae301e7577979130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130">RTC_CR_BYPSHAD_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gace008c8514db9131ae301e7577979130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e690c1dc87dff6f36fea71cf6bb57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">RTC_CR_BYPSHAD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130">RTC_CR_BYPSHAD_Pos</a>)</td></tr>
<tr class="separator:ga93e690c1dc87dff6f36fea71cf6bb57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d50a3eff3364e6da4fefed9962a054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054">RTC_CR_BYPSHAD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">RTC_CR_BYPSHAD_Msk</a></td></tr>
<tr class="separator:ga34d50a3eff3364e6da4fefed9962a054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae970d1c321c777685111e4a4f70ce44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c">RTC_CR_REFCKON_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae970d1c321c777685111e4a4f70ce44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd611d89bc17e379525602d5ea3a7d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">RTC_CR_REFCKON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c">RTC_CR_REFCKON_Pos</a>)</td></tr>
<tr class="separator:gabd611d89bc17e379525602d5ea3a7d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646ef1071cacc2d30bbef5597c817021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021">RTC_CR_REFCKON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">RTC_CR_REFCKON_Msk</a></td></tr>
<tr class="separator:ga646ef1071cacc2d30bbef5597c817021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a34610d5a2a22e66b027341ac6191b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b">RTC_CR_TSEDGE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga18a34610d5a2a22e66b027341ac6191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea0c6b68ad8797d97693cbc7fe76d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">RTC_CR_TSEDGE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b">RTC_CR_TSEDGE_Pos</a>)</td></tr>
<tr class="separator:ga3ea0c6b68ad8797d97693cbc7fe76d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7">RTC_CR_TSEDGE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">RTC_CR_TSEDGE_Msk</a></td></tr>
<tr class="separator:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30da1c2029c23889c4dd29ee8fa7eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad30da1c2029c23889c4dd29ee8fa7eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1961b22823e4f592ac8d1733e079e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">RTC_CR_WUCKSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="separator:gad1961b22823e4f592ac8d1733e079e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a2d55571417d9dfb05826b40d997b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0">RTC_CR_WUCKSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">RTC_CR_WUCKSEL_Msk</a></td></tr>
<tr class="separator:ga54a2d55571417d9dfb05826b40d997b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f03056e9aa78c133af90b60af72ba79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">RTC_CR_WUCKSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="separator:ga6f03056e9aa78c133af90b60af72ba79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360f7ccf7a89c5091f4affe6d1019215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">RTC_CR_WUCKSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="separator:ga360f7ccf7a89c5091f4affe6d1019215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad247ac722f6900744cdc16f8f45ed923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">RTC_CR_WUCKSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">RTC_CR_WUCKSEL_Pos</a>)</td></tr>
<tr class="separator:gad247ac722f6900744cdc16f8f45ed923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59397ca25b1fc9fbc43cfca986c14e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4">RTC_ISR_RECALPF_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa59397ca25b1fc9fbc43cfca986c14e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab18f49ac6ab32322ebb58131a456ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">RTC_ISR_RECALPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4">RTC_ISR_RECALPF_Pos</a>)</td></tr>
<tr class="separator:ga8ab18f49ac6ab32322ebb58131a456ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05189137cfd0e73903d9b70d071656b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9">RTC_ISR_RECALPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">RTC_ISR_RECALPF_Msk</a></td></tr>
<tr class="separator:ga05189137cfd0e73903d9b70d071656b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220978a367dfdd5615e1e445831ed39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220978a367dfdd5615e1e445831ed39">RTC_ISR_TAMP3F_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga6220978a367dfdd5615e1e445831ed39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af8934cc02fa8dd3e931bfce66c9a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a">RTC_ISR_TAMP3F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6220978a367dfdd5615e1e445831ed39">RTC_ISR_TAMP3F_Pos</a>)</td></tr>
<tr class="separator:ga4af8934cc02fa8dd3e931bfce66c9a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cbbb7637689d5396c719a6ddb04fe2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cbbb7637689d5396c719a6ddb04fe2b">RTC_ISR_TAMP3F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a">RTC_ISR_TAMP3F_Msk</a></td></tr>
<tr class="separator:ga9cbbb7637689d5396c719a6ddb04fe2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0347e70fa9f25a6a52d3ceac1713ccee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee">RTC_ISR_TAMP2F_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga0347e70fa9f25a6a52d3ceac1713ccee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436cbba9b17ad91735e876596c8a6914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">RTC_ISR_TAMP2F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee">RTC_ISR_TAMP2F_Pos</a>)</td></tr>
<tr class="separator:ga436cbba9b17ad91735e876596c8a6914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb176578e53b2d8e24a94c8d0212845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845">RTC_ISR_TAMP2F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">RTC_ISR_TAMP2F_Msk</a></td></tr>
<tr class="separator:gabdb176578e53b2d8e24a94c8d0212845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18fa672ae72db52c7a6c5a2658a5190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190">RTC_ISR_TAMP1F_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaf18fa672ae72db52c7a6c5a2658a5190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84bbb84dba6aef26a16b2410c3a3ec5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">RTC_ISR_TAMP1F_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190">RTC_ISR_TAMP1F_Pos</a>)</td></tr>
<tr class="separator:ga84bbb84dba6aef26a16b2410c3a3ec5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae738b22f6a8123026921a1d14f9547c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0">RTC_ISR_TAMP1F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">RTC_ISR_TAMP1F_Msk</a></td></tr>
<tr class="separator:gae738b22f6a8123026921a1d14f9547c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38f2ee43244798276792a0c5a64f41e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e">RTC_ISR_TSOVF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa38f2ee43244798276792a0c5a64f41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a44c6cf950526be3f768c9175e3e62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">RTC_ISR_TSOVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e">RTC_ISR_TSOVF_Pos</a>)</td></tr>
<tr class="separator:ga1a44c6cf950526be3f768c9175e3e62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766c238f964072decba204c7fce850ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff">RTC_ISR_TSOVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">RTC_ISR_TSOVF_Msk</a></td></tr>
<tr class="separator:ga766c238f964072decba204c7fce850ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09bb6ceebab0b76cd2121816e787749a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a">RTC_ISR_TSF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga09bb6ceebab0b76cd2121816e787749a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5151d79a2761d423ddbc0b6c3cca1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">RTC_ISR_TSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a">RTC_ISR_TSF_Pos</a>)</td></tr>
<tr class="separator:ga8f5151d79a2761d423ddbc0b6c3cca1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c0a60dbfc5f1570a48afe450395484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484">RTC_ISR_TSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">RTC_ISR_TSF_Msk</a></td></tr>
<tr class="separator:ga68c0a60dbfc5f1570a48afe450395484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c5050a881336d0a8710d096fe4b01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a">RTC_ISR_WUTF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gae6c5050a881336d0a8710d096fe4b01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53360cc2baf2a2142289493b2a16c372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">RTC_ISR_WUTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a">RTC_ISR_WUTF_Pos</a>)</td></tr>
<tr class="separator:ga53360cc2baf2a2142289493b2a16c372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb5960300a402210e5378d78ce22766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766">RTC_ISR_WUTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">RTC_ISR_WUTF_Msk</a></td></tr>
<tr class="separator:ga4eb5960300a402210e5378d78ce22766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4891bf442ab59fa4488bc0ed308c56c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4891bf442ab59fa4488bc0ed308c56c2">RTC_ISR_ALRBF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga4891bf442ab59fa4488bc0ed308c56c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80e30a64a34bd547229f68b76d63a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">RTC_ISR_ALRBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4891bf442ab59fa4488bc0ed308c56c2">RTC_ISR_ALRBF_Pos</a>)</td></tr>
<tr class="separator:gac80e30a64a34bd547229f68b76d63a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7976972a5fc6705fede85536520367d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6">RTC_ISR_ALRBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">RTC_ISR_ALRBF_Msk</a></td></tr>
<tr class="separator:ga7976972a5fc6705fede85536520367d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbb887fab178f2ad6c26fe28bd16cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6">RTC_ISR_ALRAF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4bbb887fab178f2ad6c26fe28bd16cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5aeb3a57686a3bca74ebce43559161e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">RTC_ISR_ALRAF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6">RTC_ISR_ALRAF_Pos</a>)</td></tr>
<tr class="separator:gaf5aeb3a57686a3bca74ebce43559161e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96605e50a347507b7f274e9cd894a02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">RTC_ISR_ALRAF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">RTC_ISR_ALRAF_Msk</a></td></tr>
<tr class="separator:ga96605e50a347507b7f274e9cd894a02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a0e0b639b59be3c662267184bddf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69">RTC_ISR_INIT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab9a0e0b639b59be3c662267184bddf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e864e670cc4643c1e65b21da150c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">RTC_ISR_INIT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69">RTC_ISR_INIT_Pos</a>)</td></tr>
<tr class="separator:gae5e864e670cc4643c1e65b21da150c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">RTC_ISR_INIT_Msk</a></td></tr>
<tr class="separator:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601564e925eefdbde3aafdcbf0a978c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5">RTC_ISR_INITF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga601564e925eefdbde3aafdcbf0a978c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a29ce1f3e261024726679c17f42a9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">RTC_ISR_INITF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5">RTC_ISR_INITF_Pos</a>)</td></tr>
<tr class="separator:ga6a29ce1f3e261024726679c17f42a9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16dcc6973c611e087030cdb15203972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">RTC_ISR_INITF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">RTC_ISR_INITF_Msk</a></td></tr>
<tr class="separator:gab16dcc6973c611e087030cdb15203972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd0bed53ed3cc1bbc70efa82bcac846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846">RTC_ISR_RSF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8dd0bed53ed3cc1bbc70efa82bcac846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f87ecd7737391a4ff0c236a17dbfd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">RTC_ISR_RSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846">RTC_ISR_RSF_Pos</a>)</td></tr>
<tr class="separator:ga3f87ecd7737391a4ff0c236a17dbfd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8">RTC_ISR_RSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">RTC_ISR_RSF_Msk</a></td></tr>
<tr class="separator:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f7e11d89c6480d68013ce7c0478045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045">RTC_ISR_INITS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae6f7e11d89c6480d68013ce7c0478045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25131777233cef2dfffdc178667559e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">RTC_ISR_INITS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045">RTC_ISR_INITS_Pos</a>)</td></tr>
<tr class="separator:ga25131777233cef2dfffdc178667559e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292">RTC_ISR_INITS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">RTC_ISR_INITS_Msk</a></td></tr>
<tr class="separator:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4312f68d569942ac8d1b6abfb0f5aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad">RTC_ISR_SHPF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad4312f68d569942ac8d1b6abfb0f5aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cc41c7b626c5047f97fac12337395d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">RTC_ISR_SHPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad">RTC_ISR_SHPF_Pos</a>)</td></tr>
<tr class="separator:ga36cc41c7b626c5047f97fac12337395d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4536a874336778ac11109f14573eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9">RTC_ISR_SHPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">RTC_ISR_SHPF_Msk</a></td></tr>
<tr class="separator:ga1c4536a874336778ac11109f14573eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d75a29fa323d93d3d0bb2cb60b24474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474">RTC_ISR_WUTWF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8d75a29fa323d93d3d0bb2cb60b24474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga673f0ff6267142391ca1d37289b305f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">RTC_ISR_WUTWF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474">RTC_ISR_WUTWF_Pos</a>)</td></tr>
<tr class="separator:ga673f0ff6267142391ca1d37289b305f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e753321211e19bc48736fe0d30a7f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40">RTC_ISR_WUTWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">RTC_ISR_WUTWF_Msk</a></td></tr>
<tr class="separator:ga0e753321211e19bc48736fe0d30a7f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011f9bc215e39c91f33f0472e0b59643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga011f9bc215e39c91f33f0472e0b59643">RTC_ISR_ALRBWF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga011f9bc215e39c91f33f0472e0b59643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf9f3b0159c2f29749babdc55ef1a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">RTC_ISR_ALRBWF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga011f9bc215e39c91f33f0472e0b59643">RTC_ISR_ALRBWF_Pos</a>)</td></tr>
<tr class="separator:ga6cf9f3b0159c2f29749babdc55ef1a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0c34bff6dc9fce29e2be35d32d9d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05">RTC_ISR_ALRBWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">RTC_ISR_ALRBWF_Msk</a></td></tr>
<tr class="separator:ga5a0c34bff6dc9fce29e2be35d32d9d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab296f795ad4fa25ad0cb3c92967f9565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565">RTC_ISR_ALRAWF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab296f795ad4fa25ad0cb3c92967f9565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d96dae4fdd343fe6e9ebc7c5f7d80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">RTC_ISR_ALRAWF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565">RTC_ISR_ALRAWF_Pos</a>)</td></tr>
<tr class="separator:gac4d96dae4fdd343fe6e9ebc7c5f7d80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e">RTC_ISR_ALRAWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">RTC_ISR_ALRAWF_Msk</a></td></tr>
<tr class="separator:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8240c029696ad91531c3fec1ef1e7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe">RTC_PRER_PREDIV_A_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae8240c029696ad91531c3fec1ef1e7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f883861bb963a097885c5773f3c0b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">RTC_PRER_PREDIV_A_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe">RTC_PRER_PREDIV_A_Pos</a>)</td></tr>
<tr class="separator:ga2f883861bb963a097885c5773f3c0b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711">RTC_PRER_PREDIV_A</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">RTC_PRER_PREDIV_A_Msk</a></td></tr>
<tr class="separator:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234f46098c91b34aa12502d70cdb93bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf">RTC_PRER_PREDIV_S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga234f46098c91b34aa12502d70cdb93bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776acde6c1789c37371eb440492825ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">RTC_PRER_PREDIV_S_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf">RTC_PRER_PREDIV_S_Pos</a>)</td></tr>
<tr class="separator:ga776acde6c1789c37371eb440492825ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17bbd4e569a76446df089752cb41b1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb">RTC_PRER_PREDIV_S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">RTC_PRER_PREDIV_S_Msk</a></td></tr>
<tr class="separator:ga17bbd4e569a76446df089752cb41b1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae50a0fcd154d36aa0b506a875e8d100e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e">RTC_WUTR_WUT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae50a0fcd154d36aa0b506a875e8d100e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2d178daf42c0febdbf67583a83b6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">RTC_WUTR_WUT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e">RTC_WUTR_WUT_Pos</a>)</td></tr>
<tr class="separator:ga1c2d178daf42c0febdbf67583a83b6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e412c1448a7e20974f5b46129799eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb">RTC_WUTR_WUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">RTC_WUTR_WUT_Msk</a></td></tr>
<tr class="separator:ga2e412c1448a7e20974f5b46129799eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c443ed6c81b3ce75dd5e8dd97939fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb">RTC_ALRMAR_MSK4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gaf4c443ed6c81b3ce75dd5e8dd97939fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ade8f686276ed4761f3741cd928b500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">RTC_ALRMAR_MSK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb">RTC_ALRMAR_MSK4_Pos</a>)</td></tr>
<tr class="separator:ga4ade8f686276ed4761f3741cd928b500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9">RTC_ALRMAR_MSK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">RTC_ALRMAR_MSK4_Msk</a></td></tr>
<tr class="separator:ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd589f750a310c033dafdab213642649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649">RTC_ALRMAR_WDSEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gadd589f750a310c033dafdab213642649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf0424c522933862730917c9c79f81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">RTC_ALRMAR_WDSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649">RTC_ALRMAR_WDSEL_Pos</a>)</td></tr>
<tr class="separator:gaccf0424c522933862730917c9c79f81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7fdc1719b3159e099c3979da26dd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92">RTC_ALRMAR_WDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">RTC_ALRMAR_WDSEL_Msk</a></td></tr>
<tr class="separator:ga5a7fdc1719b3159e099c3979da26dd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d605cd74901b7544c8a6cc9f446436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab4d605cd74901b7544c8a6cc9f446436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b864018e7de62c954d6fff34bde926f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">RTC_ALRMAR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>)</td></tr>
<tr class="separator:ga5b864018e7de62c954d6fff34bde926f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">RTC_ALRMAR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">RTC_ALRMAR_DT_Msk</a></td></tr>
<tr class="separator:ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb880cece843ba5314120abcf14e9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">RTC_ALRMAR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>)</td></tr>
<tr class="separator:ga0cb880cece843ba5314120abcf14e9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">RTC_ALRMAR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">RTC_ALRMAR_DT_Pos</a>)</td></tr>
<tr class="separator:ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5a8a73b82a0e8c16f7f5dc35166622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaab5a8a73b82a0e8c16f7f5dc35166622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f818fa2666247ad93611752020097b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">RTC_ALRMAR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:ga6f818fa2666247ad93611752020097b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">RTC_ALRMAR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">RTC_ALRMAR_DU_Msk</a></td></tr>
<tr class="separator:ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687a85ed4e7623bdb60196f706ab62e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">RTC_ALRMAR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:ga687a85ed4e7623bdb60196f706ab62e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2ec65de047fdece20083f030cc6cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">RTC_ALRMAR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:ga8d2ec65de047fdece20083f030cc6cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0050d5e8d64e4f684e325446ea173a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">RTC_ALRMAR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:gaeb0050d5e8d64e4f684e325446ea173a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a55db963d0707fc0ae14bffc51c297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">RTC_ALRMAR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">RTC_ALRMAR_DU_Pos</a>)</td></tr>
<tr class="separator:ga79a55db963d0707fc0ae14bffc51c297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4744abec80afe01487c6133d9325f47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b">RTC_ALRMAR_MSK3_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga4744abec80afe01487c6133d9325f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b72eca3af2788a6df2aab8efdf48c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">RTC_ALRMAR_MSK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b">RTC_ALRMAR_MSK3_Pos</a>)</td></tr>
<tr class="separator:ga9b72eca3af2788a6df2aab8efdf48c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3">RTC_ALRMAR_MSK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">RTC_ALRMAR_MSK3_Msk</a></td></tr>
<tr class="separator:ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bfa4c2296c553269373a411323b21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f">RTC_ALRMAR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga85bfa4c2296c553269373a411323b21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed4ff622a2ac83edfaadc596995c61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">RTC_ALRMAR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f">RTC_ALRMAR_PM_Pos</a>)</td></tr>
<tr class="separator:ga1ed4ff622a2ac83edfaadc596995c61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab68dc30427951b19aecf399b0ae2900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900">RTC_ALRMAR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">RTC_ALRMAR_PM_Msk</a></td></tr>
<tr class="separator:gaab68dc30427951b19aecf399b0ae2900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb1eb233c192d56b4a4f106b3fb4be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadeb1eb233c192d56b4a4f106b3fb4be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfbc262cd63d3a1c5cdf4937cc57ec37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">RTC_ALRMAR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>)</td></tr>
<tr class="separator:gacfbc262cd63d3a1c5cdf4937cc57ec37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">RTC_ALRMAR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">RTC_ALRMAR_HT_Msk</a></td></tr>
<tr class="separator:ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4165b904cdf6bdf4ed6c892d73953453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">RTC_ALRMAR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>)</td></tr>
<tr class="separator:ga4165b904cdf6bdf4ed6c892d73953453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50f98903ad0183c52c40375d45d4d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">RTC_ALRMAR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">RTC_ALRMAR_HT_Pos</a>)</td></tr>
<tr class="separator:gab50f98903ad0183c52c40375d45d4d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914c62bbd3ce817fd1d6f871ed894222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga914c62bbd3ce817fd1d6f871ed894222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3da70f04ca3c7c2f90ee0d0d3c9201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">RTC_ALRMAR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:ga0d3da70f04ca3c7c2f90ee0d0d3c9201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491fda42cfad244596737347fe157142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">RTC_ALRMAR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">RTC_ALRMAR_HU_Msk</a></td></tr>
<tr class="separator:ga491fda42cfad244596737347fe157142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756c2c137f6d1f89bba95347245b014c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">RTC_ALRMAR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:ga756c2c137f6d1f89bba95347245b014c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2068b4116fca73a63b1c98f51902acef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">RTC_ALRMAR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:ga2068b4116fca73a63b1c98f51902acef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7642e83ff425a1fe2695d1100ce7c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">RTC_ALRMAR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:gab7642e83ff425a1fe2695d1100ce7c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f516916142b3ea6110619e8dc600d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">RTC_ALRMAR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">RTC_ALRMAR_HU_Pos</a>)</td></tr>
<tr class="separator:ga9f516916142b3ea6110619e8dc600d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87ea1c4a907654aa4565047647afa30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30">RTC_ALRMAR_MSK2_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae87ea1c4a907654aa4565047647afa30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0fda62acb0b820b859291e4b45e409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">RTC_ALRMAR_MSK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30">RTC_ALRMAR_MSK2_Pos</a>)</td></tr>
<tr class="separator:gabe0fda62acb0b820b859291e4b45e409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478d62d55a42779c558e9ba16aec74cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc">RTC_ALRMAR_MSK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">RTC_ALRMAR_MSK2_Msk</a></td></tr>
<tr class="separator:ga478d62d55a42779c558e9ba16aec74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee274022f516021cba28dede0ff60450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaee274022f516021cba28dede0ff60450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac320cc91348b22f3e5c0d6106594c09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">RTC_ALRMAR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="separator:gac320cc91348b22f3e5c0d6106594c09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">RTC_ALRMAR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">RTC_ALRMAR_MNT_Msk</a></td></tr>
<tr class="separator:ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dab36fbc475b7ec4442020f159601c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">RTC_ALRMAR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga0dab36fbc475b7ec4442020f159601c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6782f11cc7f8edf401dec2ff436d7968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">RTC_ALRMAR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga6782f11cc7f8edf401dec2ff436d7968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf766f39637efe114b38a1aceb352328d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">RTC_ALRMAR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">RTC_ALRMAR_MNT_Pos</a>)</td></tr>
<tr class="separator:gaf766f39637efe114b38a1aceb352328d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fd9dea59596ad989af2bce818b1b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gac4fd9dea59596ad989af2bce818b1b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac05e67cdb4da1882dd5b8f5a8fe51bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">RTC_ALRMAR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:gac05e67cdb4da1882dd5b8f5a8fe51bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d67ff770aa27509d79afde1865c845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">RTC_ALRMAR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">RTC_ALRMAR_MNU_Msk</a></td></tr>
<tr class="separator:ga22d67ff770aa27509d79afde1865c845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">RTC_ALRMAR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">RTC_ALRMAR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc164d7ff70842858281cfaff5f29374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">RTC_ALRMAR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:gadc164d7ff70842858281cfaff5f29374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1199b4140613e8a1dbe283dd89c772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">RTC_ALRMAR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">RTC_ALRMAR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga4e1199b4140613e8a1dbe283dd89c772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbad0bb69a65557c15042154b66eab52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52">RTC_ALRMAR_MSK1_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gacbad0bb69a65557c15042154b66eab52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838b33a3595df6fe68152bb31f812beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">RTC_ALRMAR_MSK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52">RTC_ALRMAR_MSK1_Pos</a>)</td></tr>
<tr class="separator:ga838b33a3595df6fe68152bb31f812beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8862250866a358ff3095852f45a160c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1">RTC_ALRMAR_MSK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">RTC_ALRMAR_MSK1_Msk</a></td></tr>
<tr class="separator:ga8862250866a358ff3095852f45a160c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d9812296958846b0fd24484b205ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga83d9812296958846b0fd24484b205ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f558ae0134c82f7f64c31a4d8bb33f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">RTC_ALRMAR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="separator:ga5f558ae0134c82f7f64c31a4d8bb33f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b623884457edb89f48a2a100aff183a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">RTC_ALRMAR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">RTC_ALRMAR_ST_Msk</a></td></tr>
<tr class="separator:ga0b623884457edb89f48a2a100aff183a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">RTC_ALRMAR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="separator:gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e771d8055c52a1186d3f47dd567457a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">RTC_ALRMAR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="separator:ga2e771d8055c52a1186d3f47dd567457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">RTC_ALRMAR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">RTC_ALRMAR_ST_Pos</a>)</td></tr>
<tr class="separator:ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f4084231cdc1f72bec8c63dac981a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga30f4084231cdc1f72bec8c63dac981a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37bf69143ae7921782d1baa390c1c866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">RTC_ALRMAR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:ga37bf69143ae7921782d1baa390c1c866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ec4171be73457bc3dba78bd246e35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">RTC_ALRMAR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">RTC_ALRMAR_SU_Msk</a></td></tr>
<tr class="separator:gab8ec4171be73457bc3dba78bd246e35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf99585af681202a201178f8156dffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">RTC_ALRMAR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:gaaaf99585af681202a201178f8156dffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">RTC_ALRMAR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485a8c274aa56f705dc1363484d7085f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">RTC_ALRMAR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:ga485a8c274aa56f705dc1363484d7085f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d41833996dbd77a0bfbcd9889957a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">RTC_ALRMAR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">RTC_ALRMAR_SU_Pos</a>)</td></tr>
<tr class="separator:gad9d41833996dbd77a0bfbcd9889957a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2383d51761039ce9b70e6a33bfde165a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a">RTC_ALRMBR_MSK4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga2383d51761039ce9b70e6a33bfde165a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6359d5b79cd667e4f7f093e0d0ee8320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">RTC_ALRMBR_MSK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a">RTC_ALRMBR_MSK4_Pos</a>)</td></tr>
<tr class="separator:ga6359d5b79cd667e4f7f093e0d0ee8320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934df96e83f72268528e62c55c03b50d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d">RTC_ALRMBR_MSK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">RTC_ALRMBR_MSK4_Msk</a></td></tr>
<tr class="separator:ga934df96e83f72268528e62c55c03b50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac975a5ed682b832e8600dba67aa9ad37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37">RTC_ALRMBR_WDSEL_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac975a5ed682b832e8600dba67aa9ad37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff53d89da5c55043f8d32e800319b0c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">RTC_ALRMBR_WDSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37">RTC_ALRMBR_WDSEL_Pos</a>)</td></tr>
<tr class="separator:gaff53d89da5c55043f8d32e800319b0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3acc5db599b055a0c1eca04024bf0285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285">RTC_ALRMBR_WDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">RTC_ALRMBR_WDSEL_Msk</a></td></tr>
<tr class="separator:ga3acc5db599b055a0c1eca04024bf0285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6a75b6e4614f322bf046e07cabc022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gade6a75b6e4614f322bf046e07cabc022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf438133a0350e3c1f9e956ea59c165e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">RTC_ALRMBR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>)</td></tr>
<tr class="separator:gadf438133a0350e3c1f9e956ea59c165e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8662da4b5f9f0dc0cdd8eac037052b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b">RTC_ALRMBR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">RTC_ALRMBR_DT_Msk</a></td></tr>
<tr class="separator:ga9f8662da4b5f9f0dc0cdd8eac037052b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34531fadcc9d2a702b3b7138831fb4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8">RTC_ALRMBR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>)</td></tr>
<tr class="separator:ga34531fadcc9d2a702b3b7138831fb4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb8410cfd578e600049846a694dc00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d">RTC_ALRMBR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">RTC_ALRMBR_DT_Pos</a>)</td></tr>
<tr class="separator:gabeb8410cfd578e600049846a694dc00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553d2edb82ee8d85c71f795276bb4bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga553d2edb82ee8d85c71f795276bb4bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5234dbab35f4bcc6b1a49b633c9d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">RTC_ALRMBR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:gaba5234dbab35f4bcc6b1a49b633c9d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0beeb5e7c9237d688d5784dba0a5c671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671">RTC_ALRMBR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">RTC_ALRMBR_DU_Msk</a></td></tr>
<tr class="separator:ga0beeb5e7c9237d688d5784dba0a5c671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9886cb39e9c89c40ddc33c6e7659db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5">RTC_ALRMBR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:gaf9886cb39e9c89c40ddc33c6e7659db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121e8284bdc7ebd634f71e5810dc4f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85">RTC_ALRMBR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:ga121e8284bdc7ebd634f71e5810dc4f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b99f99d3666212ab673dbc9f7f3192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192">RTC_ALRMBR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:ga78b99f99d3666212ab673dbc9f7f3192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8551995a404be9f58511ea22dca71f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a">RTC_ALRMBR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">RTC_ALRMBR_DU_Pos</a>)</td></tr>
<tr class="separator:ga8551995a404be9f58511ea22dca71f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2424f9d237a98722a6276d7effa078b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7">RTC_ALRMBR_MSK3_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga2424f9d237a98722a6276d7effa078b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a10ef06416ab43ddcc978f7c484fd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">RTC_ALRMBR_MSK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7">RTC_ALRMBR_MSK3_Pos</a>)</td></tr>
<tr class="separator:ga8a10ef06416ab43ddcc978f7c484fd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7cd93178102c8769d0874d5b8394c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4">RTC_ALRMBR_MSK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">RTC_ALRMBR_MSK3_Msk</a></td></tr>
<tr class="separator:gaca7cd93178102c8769d0874d5b8394c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b091bf9f116760614f434cd54a8132e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e">RTC_ALRMBR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga7b091bf9f116760614f434cd54a8132e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb73d11c2f8f01d03b143bf0eb50a3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">RTC_ALRMBR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e">RTC_ALRMBR_PM_Pos</a>)</td></tr>
<tr class="separator:gafb73d11c2f8f01d03b143bf0eb50a3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc947f41bd2a091b13ffeff4312b67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b">RTC_ALRMBR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">RTC_ALRMBR_PM_Msk</a></td></tr>
<tr class="separator:ga4fc947f41bd2a091b13ffeff4312b67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe2cd364c4d4701876832245cf20ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadbe2cd364c4d4701876832245cf20ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a64e9998a2032590d32d8e93ac89ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">RTC_ALRMBR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>)</td></tr>
<tr class="separator:gad1a64e9998a2032590d32d8e93ac89ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552fbb873fbab8cefd1c5c3536d0989d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d">RTC_ALRMBR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">RTC_ALRMBR_HT_Msk</a></td></tr>
<tr class="separator:ga552fbb873fbab8cefd1c5c3536d0989d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbddfb1b1ff41f1b76f5ccfb6eb29362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362">RTC_ALRMBR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>)</td></tr>
<tr class="separator:gabbddfb1b1ff41f1b76f5ccfb6eb29362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3219c5b314ca459c8dcb93c140b210cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb">RTC_ALRMBR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">RTC_ALRMBR_HT_Pos</a>)</td></tr>
<tr class="separator:ga3219c5b314ca459c8dcb93c140b210cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5880949c342cf52cc4596e73dc1f84e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf5880949c342cf52cc4596e73dc1f84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f950667f6001e8b23b88b355cc072a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">RTC_ALRMBR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:ga16f950667f6001e8b23b88b355cc072a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a01e42db93b9bc9097766d7ccf2d21d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d">RTC_ALRMBR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">RTC_ALRMBR_HU_Msk</a></td></tr>
<tr class="separator:ga1a01e42db93b9bc9097766d7ccf2d21d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0223058b7ae0a4ae57a7a7997440385e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e">RTC_ALRMBR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:ga0223058b7ae0a4ae57a7a7997440385e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7c34c4e83f374790e3ed27a3e23443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443">RTC_ALRMBR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:ga9a7c34c4e83f374790e3ed27a3e23443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e6d673134918e74d9a0f06ca4dc479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479">RTC_ALRMBR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:gad5e6d673134918e74d9a0f06ca4dc479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae538b44aa24031a294442dc47f6849f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5">RTC_ALRMBR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">RTC_ALRMBR_HU_Pos</a>)</td></tr>
<tr class="separator:gae538b44aa24031a294442dc47f6849f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c08763995ee18cb34d7dd04a8f2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0">RTC_ALRMBR_MSK2_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga757c08763995ee18cb34d7dd04a8f2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a678de5920eddb36f8edc45c992aa10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">RTC_ALRMBR_MSK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0">RTC_ALRMBR_MSK2_Pos</a>)</td></tr>
<tr class="separator:ga8a678de5920eddb36f8edc45c992aa10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124c24eb148681777758f1298776f5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1">RTC_ALRMBR_MSK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">RTC_ALRMBR_MSK2_Msk</a></td></tr>
<tr class="separator:ga124c24eb148681777758f1298776f5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995f7d294d4b202db6a6c06c0c40b325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga995f7d294d4b202db6a6c06c0c40b325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abe6f205a3aafc2fdd5930b06ca5250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">RTC_ALRMBR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga4abe6f205a3aafc2fdd5930b06ca5250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e2ef0960c04023b98a104202f44571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571">RTC_ALRMBR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">RTC_ALRMBR_MNT_Msk</a></td></tr>
<tr class="separator:ga05e2ef0960c04023b98a104202f44571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1170e6bedeafe4da96568080fe3bbe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3">RTC_ALRMBR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="separator:gaf1170e6bedeafe4da96568080fe3bbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56977652001bc709e4c37fce5647eb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40">RTC_ALRMBR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga56977652001bc709e4c37fce5647eb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbdfd2b2b1fc039fe8efdd6df612b220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220">RTC_ALRMBR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">RTC_ALRMBR_MNT_Pos</a>)</td></tr>
<tr class="separator:gafbdfd2b2b1fc039fe8efdd6df612b220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec1334e452f9f973603fa7de232ec93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabec1334e452f9f973603fa7de232ec93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ee879ec288fff19824ee589b54972b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">RTC_ALRMBR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga14ee879ec288fff19824ee589b54972b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca0feaf431b9f9dde4a9d97cae39056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056">RTC_ALRMBR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">RTC_ALRMBR_MNU_Msk</a></td></tr>
<tr class="separator:ga3ca0feaf431b9f9dde4a9d97cae39056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93830709da4736a2e8da1cf3a3596dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda">RTC_ALRMBR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga93830709da4736a2e8da1cf3a3596dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9cab4a9df6a1e45e2a3212b357e1bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef">RTC_ALRMBR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:gae9cab4a9df6a1e45e2a3212b357e1bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869e14a514b3d140a2dcad669e2ab3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0">RTC_ALRMBR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga869e14a514b3d140a2dcad669e2ab3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec666ddc3d2c205d46d4e1e5bdcf9243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243">RTC_ALRMBR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">RTC_ALRMBR_MNU_Pos</a>)</td></tr>
<tr class="separator:gaec666ddc3d2c205d46d4e1e5bdcf9243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46564dcbbf9eec8854fa091155045f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90">RTC_ALRMBR_MSK1_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga46564dcbbf9eec8854fa091155045f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f741db655cf45b9b6b254c491f3738d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">RTC_ALRMBR_MSK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90">RTC_ALRMBR_MSK1_Pos</a>)</td></tr>
<tr class="separator:ga7f741db655cf45b9b6b254c491f3738d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa472193eb2ace80c95874c850236b489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489">RTC_ALRMBR_MSK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">RTC_ALRMBR_MSK1_Msk</a></td></tr>
<tr class="separator:gaa472193eb2ace80c95874c850236b489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ce834a2d4f2d1b2d338b1e8da054d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga62ce834a2d4f2d1b2d338b1e8da054d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1a51469b2ad8675eeee8a39ea29ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">RTC_ALRMBR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="separator:ga2c1a51469b2ad8675eeee8a39ea29ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a6c70156cd32b6aa855e4f2e32406c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c">RTC_ALRMBR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">RTC_ALRMBR_ST_Msk</a></td></tr>
<tr class="separator:gad7a6c70156cd32b6aa855e4f2e32406c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2514a54011c9ff7b48939e9cbd13f859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859">RTC_ALRMBR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="separator:ga2514a54011c9ff7b48939e9cbd13f859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e10efeaeac2898a754e2a360fb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27">RTC_ALRMBR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="separator:gad6b6e10efeaeac2898a754e2a360fb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423e1673ab928b5e43e9fa9b65d2122c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c">RTC_ALRMBR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">RTC_ALRMBR_ST_Pos</a>)</td></tr>
<tr class="separator:ga423e1673ab928b5e43e9fa9b65d2122c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef14da4012b4e250c549154393537c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaef14da4012b4e250c549154393537c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b09e067d4a36bd9c6a85ec3193da6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">RTC_ALRMBR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:ga8b09e067d4a36bd9c6a85ec3193da6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fdd1ad6a4b7db36ece6145cba49ccf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf">RTC_ALRMBR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">RTC_ALRMBR_SU_Msk</a></td></tr>
<tr class="separator:gae2fdd1ad6a4b7db36ece6145cba49ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa325b93084bf6fdc494842e1f0b652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652">RTC_ALRMBR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:ga1aa325b93084bf6fdc494842e1f0b652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ed3dd8ae6a59462a99f8c3d8c316e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5">RTC_ALRMBR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:ga72ed3dd8ae6a59462a99f8c3d8c316e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21f97b7b207139ffb0d1e6ede81bb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91">RTC_ALRMBR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:gac21f97b7b207139ffb0d1e6ede81bb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b548175b400ee92c11c2c446d6d129b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b">RTC_ALRMBR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">RTC_ALRMBR_SU_Pos</a>)</td></tr>
<tr class="separator:ga9b548175b400ee92c11c2c446d6d129b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8567138f5a3dddde68b6cdda56e41846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846">RTC_WPR_KEY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8567138f5a3dddde68b6cdda56e41846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81983eda15eb251ae9e94a8290450cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">RTC_WPR_KEY_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846">RTC_WPR_KEY_Pos</a>)</td></tr>
<tr class="separator:ga81983eda15eb251ae9e94a8290450cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d21f29da0e92b2744719aab37278b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07">RTC_WPR_KEY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">RTC_WPR_KEY_Msk</a></td></tr>
<tr class="separator:ga2d21f29da0e92b2744719aab37278b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cf2c5e2058a406fcb12ef8263f4bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7">RTC_SSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf8cf2c5e2058a406fcb12ef8263f4bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e04530ca01c9863f847c09f51f64304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">RTC_SSR_SS_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7">RTC_SSR_SS_Pos</a>)</td></tr>
<tr class="separator:ga7e04530ca01c9863f847c09f51f64304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3881f27b6c7a5c7609b1393682144aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed">RTC_SSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">RTC_SSR_SS_Msk</a></td></tr>
<tr class="separator:ga3881f27b6c7a5c7609b1393682144aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043d4cba6c3d17ce136ed8e8fc6ae318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318">RTC_SHIFTR_SUBFS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga043d4cba6c3d17ce136ed8e8fc6ae318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c15ddd7f663060a1e540ded10aab86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">RTC_SHIFTR_SUBFS_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318">RTC_SHIFTR_SUBFS_Pos</a>)</td></tr>
<tr class="separator:ga58c15ddd7f663060a1e540ded10aab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450">RTC_SHIFTR_SUBFS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">RTC_SHIFTR_SUBFS_Msk</a></td></tr>
<tr class="separator:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fdeb64a850c9840a1c140203e61d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f">RTC_SHIFTR_ADD1S_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gab0fdeb64a850c9840a1c140203e61d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145edd31d622a96121168d7f54af1f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">RTC_SHIFTR_ADD1S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f">RTC_SHIFTR_ADD1S_Pos</a>)</td></tr>
<tr class="separator:ga145edd31d622a96121168d7f54af1f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fee932563d21382db9ecad458356af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2">RTC_SHIFTR_ADD1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">RTC_SHIFTR_ADD1S_Msk</a></td></tr>
<tr class="separator:ga8fee932563d21382db9ecad458356af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6a72f9bab0b1783762c3c612d5a0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6">RTC_TSTR_PM_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga9c6a72f9bab0b1783762c3c612d5a0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844125f323c84655caa5d09de90d676a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">RTC_TSTR_PM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6">RTC_TSTR_PM_Pos</a>)</td></tr>
<tr class="separator:ga844125f323c84655caa5d09de90d676a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">RTC_TSTR_PM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">RTC_TSTR_PM_Msk</a></td></tr>
<tr class="separator:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380cea6fd8d7736ad8d83bce9c6f4379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga380cea6fd8d7736ad8d83bce9c6f4379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c592f62a64ad486af67101a02badba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">RTC_TSTR_HT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>)</td></tr>
<tr class="separator:gae1c592f62a64ad486af67101a02badba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5765274cda5284899563191cb505235a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a">RTC_TSTR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">RTC_TSTR_HT_Msk</a></td></tr>
<tr class="separator:ga5765274cda5284899563191cb505235a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b682daaa79917786d55c2bf44a80325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">RTC_TSTR_HT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>)</td></tr>
<tr class="separator:ga3b682daaa79917786d55c2bf44a80325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">RTC_TSTR_HT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">RTC_TSTR_HT_Pos</a>)</td></tr>
<tr class="separator:ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82c3482dd42a99d0a28d52cfb89be11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gab82c3482dd42a99d0a28d52cfb89be11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd9c8067bccd2967bbbb5cd3bad9375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">RTC_TSTR_HU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga4bd9c8067bccd2967bbbb5cd3bad9375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846">RTC_TSTR_HU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">RTC_TSTR_HU_Msk</a></td></tr>
<tr class="separator:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">RTC_TSTR_HU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">RTC_TSTR_HU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d848f11cf3130bb6560d117f97b7da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">RTC_TSTR_HU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga5d848f11cf3130bb6560d117f97b7da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">RTC_TSTR_HU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">RTC_TSTR_HU_Pos</a>)</td></tr>
<tr class="separator:ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41110f902c7d1b538021d157da48a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae41110f902c7d1b538021d157da48a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eefd1e26e643f63b5550cebcfb7a597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">RTC_TSTR_MNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga7eefd1e26e643f63b5550cebcfb7a597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9743a3843868c712945a7c408183ad73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73">RTC_TSTR_MNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">RTC_TSTR_MNT_Msk</a></td></tr>
<tr class="separator:ga9743a3843868c712945a7c408183ad73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">RTC_TSTR_MNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="separator:gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf30459ae8455ad0fb382dd866446c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">RTC_TSTR_MNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="separator:gadf30459ae8455ad0fb382dd866446c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513f78562b18cfc36f52e80be9cb20d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">RTC_TSTR_MNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">RTC_TSTR_MNT_Pos</a>)</td></tr>
<tr class="separator:ga513f78562b18cfc36f52e80be9cb20d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4e4f24245be3e28d06c606bb1bd9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gada4e4f24245be3e28d06c606bb1bd9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989ebeea3d902970e5189c667f08dd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">RTC_TSTR_MNU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga989ebeea3d902970e5189c667f08dd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b186af486822cc015cfec613f5cba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9">RTC_TSTR_MNU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">RTC_TSTR_MNU_Msk</a></td></tr>
<tr class="separator:ga64b186af486822cc015cfec613f5cba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ff1f79f2ab33d00a979979d486bc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">RTC_TSTR_MNU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:gab8ff1f79f2ab33d00a979979d486bc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">RTC_TSTR_MNU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">RTC_TSTR_MNU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55cd85d2e58a819637d15f70f7179a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">RTC_TSTR_MNU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">RTC_TSTR_MNU_Pos</a>)</td></tr>
<tr class="separator:gac55cd85d2e58a819637d15f70f7179a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4e53ced662f212e19f30ccf60fdf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8a4e53ced662f212e19f30ccf60fdf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653df3d0cdd6c8235762f5152dda55c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">RTC_TSTR_ST_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="separator:ga653df3d0cdd6c8235762f5152dda55c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15">RTC_TSTR_ST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">RTC_TSTR_ST_Msk</a></td></tr>
<tr class="separator:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">RTC_TSTR_ST_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="separator:ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807073dc98612721530a79df5b5c265a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">RTC_TSTR_ST_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="separator:ga807073dc98612721530a79df5b5c265a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee05d278bdd457b4f61d797e45520d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">RTC_TSTR_ST_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">RTC_TSTR_ST_Pos</a>)</td></tr>
<tr class="separator:gaee05d278bdd457b4f61d797e45520d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f2a25eab6521118adf40765216cfe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24f2a25eab6521118adf40765216cfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf868c2dda50075428856aa7551f712c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">RTC_TSTR_SU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:gaf868c2dda50075428856aa7551f712c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d8fa76d45faccfe931d6227b29565a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a">RTC_TSTR_SU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">RTC_TSTR_SU_Msk</a></td></tr>
<tr class="separator:gac0d8fa76d45faccfe931d6227b29565a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8990f4d1d493012289778e854c52e97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">RTC_TSTR_SU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:ga8990f4d1d493012289778e854c52e97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6f4275d2a15e7307363124c03a64a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">RTC_TSTR_SU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:gaab6f4275d2a15e7307363124c03a64a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">RTC_TSTR_SU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">RTC_TSTR_SU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">RTC_TSTR_SU_Pos</a>)</td></tr>
<tr class="separator:ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac365337a0d8e54ad40e3d4abeba10d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gac365337a0d8e54ad40e3d4abeba10d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9022409e82c29cf18da7efe49032caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">RTC_TSDR_WDU_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="separator:gaa9022409e82c29cf18da7efe49032caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f">RTC_TSDR_WDU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">RTC_TSDR_WDU_Msk</a></td></tr>
<tr class="separator:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9cbf062e41eecacccde522e24452c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">RTC_TSDR_WDU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga4e9cbf062e41eecacccde522e24452c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">RTC_TSDR_WDU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2add59486679cc53f521c139d72852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">RTC_TSDR_WDU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">RTC_TSDR_WDU_Pos</a>)</td></tr>
<tr class="separator:ga7f2add59486679cc53f521c139d72852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1a8d81075b72d48e99990de9a22f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98">RTC_TSDR_MT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2b1a8d81075b72d48e99990de9a22f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab11fc35bffeed3dbfb7f08e75f8319da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">RTC_TSDR_MT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98">RTC_TSDR_MT_Pos</a>)</td></tr>
<tr class="separator:gab11fc35bffeed3dbfb7f08e75f8319da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bce43482443f2038a8eebc681067dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7">RTC_TSDR_MT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">RTC_TSDR_MT_Msk</a></td></tr>
<tr class="separator:ga7bce43482443f2038a8eebc681067dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30556fea7362882afb160a1108ef0539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga30556fea7362882afb160a1108ef0539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85638fe2912aec33b38fcfc51e97aa2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">RTC_TSDR_MU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:ga85638fe2912aec33b38fcfc51e97aa2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5912337df16624b4703d2065c5fdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4">RTC_TSDR_MU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">RTC_TSDR_MU_Msk</a></td></tr>
<tr class="separator:ga2a5912337df16624b4703d2065c5fdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf9d23d49e121268a25445a7eed2f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">RTC_TSDR_MU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:ga9cf9d23d49e121268a25445a7eed2f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49093134e4ead8b4990e5e1628db0692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">RTC_TSDR_MU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:ga49093134e4ead8b4990e5e1628db0692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">RTC_TSDR_MU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67666c54ef1be79a500484a5e755827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">RTC_TSDR_MU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">RTC_TSDR_MU_Pos</a>)</td></tr>
<tr class="separator:gad67666c54ef1be79a500484a5e755827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d8e7630640b836002e20b25726e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga02d8e7630640b836002e20b25726e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e5fcdf15ef6bff31a9fa1857f88811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">RTC_TSDR_DT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>)</td></tr>
<tr class="separator:gaa4e5fcdf15ef6bff31a9fa1857f88811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e">RTC_TSDR_DT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">RTC_TSDR_DT_Msk</a></td></tr>
<tr class="separator:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e02a917946bddaa027a04538576533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">RTC_TSDR_DT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>)</td></tr>
<tr class="separator:ga81e02a917946bddaa027a04538576533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">RTC_TSDR_DT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">RTC_TSDR_DT_Pos</a>)</td></tr>
<tr class="separator:ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031ca4fddcc1f40b7db8b46ec32ed60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga031ca4fddcc1f40b7db8b46ec32ed60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e801e7d2a8c93a4ac5272a6037dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">RTC_TSDR_DU_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:ga3f1e801e7d2a8c93a4ac5272a6037dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7ca73ebca21ed3a17315f06757042a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a">RTC_TSDR_DU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">RTC_TSDR_DU_Msk</a></td></tr>
<tr class="separator:gace7ca73ebca21ed3a17315f06757042a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">RTC_TSDR_DU_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43ed53b8109ff32755885127ba987ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">RTC_TSDR_DU_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:gaa43ed53b8109ff32755885127ba987ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">RTC_TSDR_DU_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209573a43dd1f21ef569d75593ad03f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">RTC_TSDR_DU_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">RTC_TSDR_DU_Pos</a>)</td></tr>
<tr class="separator:ga209573a43dd1f21ef569d75593ad03f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac381e2fe1c99a95a6a41f1845d6f207f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f">RTC_TSSSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac381e2fe1c99a95a6a41f1845d6f207f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d13c3c83f99d3bdf8fc33ea42b3aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">RTC_TSSSR_SS_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f">RTC_TSSSR_SS_Pos</a>)</td></tr>
<tr class="separator:ga1d13c3c83f99d3bdf8fc33ea42b3aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9">RTC_TSSSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">RTC_TSSSR_SS_Msk</a></td></tr>
<tr class="separator:ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5458d41d3893259a7c1adcb12626552d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d">RTC_CALR_CALP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5458d41d3893259a7c1adcb12626552d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5632e54eb1a07b95a3024c2a52665a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">RTC_CALR_CALP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d">RTC_CALR_CALP_Pos</a>)</td></tr>
<tr class="separator:ga5632e54eb1a07b95a3024c2a52665a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b13b9724302c25fbca76684f5968528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528">RTC_CALR_CALP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">RTC_CALR_CALP_Msk</a></td></tr>
<tr class="separator:ga9b13b9724302c25fbca76684f5968528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad4a6054ae32e1332b456d59e0aa36c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c">RTC_CALR_CALW8_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4ad4a6054ae32e1332b456d59e0aa36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a1d426d16a747f07e8d8cf98c7275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">RTC_CALR_CALW8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c">RTC_CALR_CALW8_Pos</a>)</td></tr>
<tr class="separator:gac4a1d426d16a747f07e8d8cf98c7275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f8c7f5f5bf772c81170a2eab055557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557">RTC_CALR_CALW8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">RTC_CALR_CALW8_Msk</a></td></tr>
<tr class="separator:ga28f8c7f5f5bf772c81170a2eab055557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac54a062e43b815b226acdb30888ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9">RTC_CALR_CALW16_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga9ac54a062e43b815b226acdb30888ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75bb89101a1da73b2d78c1486dbf2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">RTC_CALR_CALW16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9">RTC_CALR_CALW16_Pos</a>)</td></tr>
<tr class="separator:gaa75bb89101a1da73b2d78c1486dbf2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70857526590d6f7e25d9551187105583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583">RTC_CALR_CALW16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">RTC_CALR_CALW16_Msk</a></td></tr>
<tr class="separator:ga70857526590d6f7e25d9551187105583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702670ae12e1600fea81ef41ea485fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga702670ae12e1600fea81ef41ea485fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347a7b8bed29029bd0d8a78ce03268c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">RTC_CALR_CALM_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:ga347a7b8bed29029bd0d8a78ce03268c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">RTC_CALR_CALM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">RTC_CALR_CALM_Msk</a></td></tr>
<tr class="separator:ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">RTC_CALR_CALM_0</a>&#160;&#160;&#160;(0x001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">RTC_CALR_CALM_1</a>&#160;&#160;&#160;(0x002UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">RTC_CALR_CALM_2</a>&#160;&#160;&#160;(0x004UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9146fbef6a53896f3160c89ed651b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">RTC_CALR_CALM_3</a>&#160;&#160;&#160;(0x008UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gac9146fbef6a53896f3160c89ed651b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe04fc9762d3f680f9145a50898c27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">RTC_CALR_CALM_4</a>&#160;&#160;&#160;(0x010UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:ga5fe04fc9762d3f680f9145a50898c27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4966c71cab83be4069e0566222d375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">RTC_CALR_CALM_5</a>&#160;&#160;&#160;(0x020UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gadc4966c71cab83be4069e0566222d375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae240b185d0c9c6e314a456627e6e4834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">RTC_CALR_CALM_6</a>&#160;&#160;&#160;(0x040UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gae240b185d0c9c6e314a456627e6e4834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8880325073e167137366402f15d5683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">RTC_CALR_CALM_7</a>&#160;&#160;&#160;(0x080UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:gab8880325073e167137366402f15d5683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">RTC_CALR_CALM_8</a>&#160;&#160;&#160;(0x100UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">RTC_CALR_CALM_Pos</a>)</td></tr>
<tr class="separator:ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507aa0827960cc6e0c3f9eec903d8610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga507aa0827960cc6e0c3f9eec903d8610">RTC_CAL_CALP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528">RTC_CALR_CALP</a></td></tr>
<tr class="separator:ga507aa0827960cc6e0c3f9eec903d8610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b247a3f56c446b2b72c9649c5d5178f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b247a3f56c446b2b72c9649c5d5178f">RTC_CAL_CALW8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557">RTC_CALR_CALW8</a></td></tr>
<tr class="separator:ga4b247a3f56c446b2b72c9649c5d5178f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffc2f4a0136fc79061b3647415f3ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabffc2f4a0136fc79061b3647415f3ac7">RTC_CAL_CALW16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583">RTC_CALR_CALW16</a></td></tr>
<tr class="separator:gabffc2f4a0136fc79061b3647415f3ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3267ae4e5d0323a75e614b334363714c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3267ae4e5d0323a75e614b334363714c">RTC_CAL_CALM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">RTC_CALR_CALM</a></td></tr>
<tr class="separator:ga3267ae4e5d0323a75e614b334363714c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf22576a04922fa06459038500b0bbb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf22576a04922fa06459038500b0bbb4">RTC_CAL_CALM_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">RTC_CALR_CALM_0</a></td></tr>
<tr class="separator:gacf22576a04922fa06459038500b0bbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0858c3752f7f2a0a674f70bd8fde9f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0858c3752f7f2a0a674f70bd8fde9f1c">RTC_CAL_CALM_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">RTC_CALR_CALM_1</a></td></tr>
<tr class="separator:ga0858c3752f7f2a0a674f70bd8fde9f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa2f3ec1b4b0bb27c6989fcacdb638d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa2f3ec1b4b0bb27c6989fcacdb638d">RTC_CAL_CALM_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">RTC_CALR_CALM_2</a></td></tr>
<tr class="separator:gabaa2f3ec1b4b0bb27c6989fcacdb638d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f07763ec27588f3acbd0e61f8f08ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0f07763ec27588f3acbd0e61f8f08ac">RTC_CAL_CALM_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">RTC_CALR_CALM_3</a></td></tr>
<tr class="separator:gae0f07763ec27588f3acbd0e61f8f08ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa0c318b1c9b82129199ae44cca4cfe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa0c318b1c9b82129199ae44cca4cfe8">RTC_CAL_CALM_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">RTC_CALR_CALM_4</a></td></tr>
<tr class="separator:gafa0c318b1c9b82129199ae44cca4cfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db4178222eb2bf1a19f8adfcad8fd14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db4178222eb2bf1a19f8adfcad8fd14">RTC_CAL_CALM_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">RTC_CALR_CALM_5</a></td></tr>
<tr class="separator:ga3db4178222eb2bf1a19f8adfcad8fd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa762235bb9c43c404661465fa5f3a15c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa762235bb9c43c404661465fa5f3a15c">RTC_CAL_CALM_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">RTC_CALR_CALM_6</a></td></tr>
<tr class="separator:gaa762235bb9c43c404661465fa5f3a15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e7f316748601c5c594849e5290d5242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e7f316748601c5c594849e5290d5242">RTC_CAL_CALM_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">RTC_CALR_CALM_7</a></td></tr>
<tr class="separator:ga9e7f316748601c5c594849e5290d5242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc90d6f35f8dfb7df96d47c7e2e64223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc90d6f35f8dfb7df96d47c7e2e64223">RTC_CAL_CALM_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">RTC_CALR_CALM_8</a></td></tr>
<tr class="separator:gadc90d6f35f8dfb7df96d47c7e2e64223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63df5f075198238b34b36123381b6d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63df5f075198238b34b36123381b6d7b">RTC_TAMPCR_TAMP3MF_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga63df5f075198238b34b36123381b6d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04fc9861710ade347f6319dd2e0557fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04fc9861710ade347f6319dd2e0557fa">RTC_TAMPCR_TAMP3MF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga63df5f075198238b34b36123381b6d7b">RTC_TAMPCR_TAMP3MF_Pos</a>)</td></tr>
<tr class="separator:ga04fc9861710ade347f6319dd2e0557fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47508310ea7f455d38655b54b3a88c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47508310ea7f455d38655b54b3a88c11">RTC_TAMPCR_TAMP3MF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04fc9861710ade347f6319dd2e0557fa">RTC_TAMPCR_TAMP3MF_Msk</a></td></tr>
<tr class="separator:ga47508310ea7f455d38655b54b3a88c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f3b06d309ae5bf6e29a5937ee0d5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f3b06d309ae5bf6e29a5937ee0d5cb">RTC_TAMPCR_TAMP3NOERASE_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaa1f3b06d309ae5bf6e29a5937ee0d5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b5e3123c535b8419033b6de0e55c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02b5e3123c535b8419033b6de0e55c1e">RTC_TAMPCR_TAMP3NOERASE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f3b06d309ae5bf6e29a5937ee0d5cb">RTC_TAMPCR_TAMP3NOERASE_Pos</a>)</td></tr>
<tr class="separator:ga02b5e3123c535b8419033b6de0e55c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86b914c87484e6a3e6630a8fd77332d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa86b914c87484e6a3e6630a8fd77332d">RTC_TAMPCR_TAMP3NOERASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b5e3123c535b8419033b6de0e55c1e">RTC_TAMPCR_TAMP3NOERASE_Msk</a></td></tr>
<tr class="separator:gaa86b914c87484e6a3e6630a8fd77332d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89ccb1ad22e9ee93f40e913caec989d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab89ccb1ad22e9ee93f40e913caec989d">RTC_TAMPCR_TAMP3IE_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gab89ccb1ad22e9ee93f40e913caec989d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a71fe7662f4501cd5dcd1e09816850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11a71fe7662f4501cd5dcd1e09816850">RTC_TAMPCR_TAMP3IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab89ccb1ad22e9ee93f40e913caec989d">RTC_TAMPCR_TAMP3IE_Pos</a>)</td></tr>
<tr class="separator:ga11a71fe7662f4501cd5dcd1e09816850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663a1952a8f94c306853f6c4f81a1193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga663a1952a8f94c306853f6c4f81a1193">RTC_TAMPCR_TAMP3IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11a71fe7662f4501cd5dcd1e09816850">RTC_TAMPCR_TAMP3IE_Msk</a></td></tr>
<tr class="separator:ga663a1952a8f94c306853f6c4f81a1193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f53e67b6707fa9a9704b98cd865016e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f53e67b6707fa9a9704b98cd865016e">RTC_TAMPCR_TAMP2MF_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga4f53e67b6707fa9a9704b98cd865016e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf46e42e3f2105ebbd437767143307e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf46e42e3f2105ebbd437767143307e59">RTC_TAMPCR_TAMP2MF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f53e67b6707fa9a9704b98cd865016e">RTC_TAMPCR_TAMP2MF_Pos</a>)</td></tr>
<tr class="separator:gaf46e42e3f2105ebbd437767143307e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga897df96c2314593883c90cf889c43b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga897df96c2314593883c90cf889c43b5f">RTC_TAMPCR_TAMP2MF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf46e42e3f2105ebbd437767143307e59">RTC_TAMPCR_TAMP2MF_Msk</a></td></tr>
<tr class="separator:ga897df96c2314593883c90cf889c43b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdaaf71a8a3df00a9528725ca5f05250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdaaf71a8a3df00a9528725ca5f05250">RTC_TAMPCR_TAMP2NOERASE_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gacdaaf71a8a3df00a9528725ca5f05250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4cd62373ee6c45984fb0a10f46038a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd62373ee6c45984fb0a10f46038a9">RTC_TAMPCR_TAMP2NOERASE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacdaaf71a8a3df00a9528725ca5f05250">RTC_TAMPCR_TAMP2NOERASE_Pos</a>)</td></tr>
<tr class="separator:gac4cd62373ee6c45984fb0a10f46038a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121d916ea8488e824e218417e7d3d023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga121d916ea8488e824e218417e7d3d023">RTC_TAMPCR_TAMP2NOERASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd62373ee6c45984fb0a10f46038a9">RTC_TAMPCR_TAMP2NOERASE_Msk</a></td></tr>
<tr class="separator:ga121d916ea8488e824e218417e7d3d023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc83f3a229d163ed7149f036b6852a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabc83f3a229d163ed7149f036b6852a4">RTC_TAMPCR_TAMP2IE_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaabc83f3a229d163ed7149f036b6852a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d200b5a4d223f5f883e82972d6a954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74d200b5a4d223f5f883e82972d6a954">RTC_TAMPCR_TAMP2IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaabc83f3a229d163ed7149f036b6852a4">RTC_TAMPCR_TAMP2IE_Pos</a>)</td></tr>
<tr class="separator:ga74d200b5a4d223f5f883e82972d6a954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a02b882296f921e135bd46517bbda99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a02b882296f921e135bd46517bbda99">RTC_TAMPCR_TAMP2IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74d200b5a4d223f5f883e82972d6a954">RTC_TAMPCR_TAMP2IE_Msk</a></td></tr>
<tr class="separator:ga1a02b882296f921e135bd46517bbda99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac674b47734c62886744fd53050411f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac674b47734c62886744fd53050411f35">RTC_TAMPCR_TAMP1MF_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac674b47734c62886744fd53050411f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392ddda0bb239c1cdc09098d2c3e7c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga392ddda0bb239c1cdc09098d2c3e7c85">RTC_TAMPCR_TAMP1MF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac674b47734c62886744fd53050411f35">RTC_TAMPCR_TAMP1MF_Pos</a>)</td></tr>
<tr class="separator:ga392ddda0bb239c1cdc09098d2c3e7c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4078c46387df119649e1bfaffabca85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4078c46387df119649e1bfaffabca85">RTC_TAMPCR_TAMP1MF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga392ddda0bb239c1cdc09098d2c3e7c85">RTC_TAMPCR_TAMP1MF_Msk</a></td></tr>
<tr class="separator:gae4078c46387df119649e1bfaffabca85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5afae8019b4a5a55ea4fe7bdff1c09f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5afae8019b4a5a55ea4fe7bdff1c09f">RTC_TAMPCR_TAMP1NOERASE_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaf5afae8019b4a5a55ea4fe7bdff1c09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8c661b45c53ad9a79a9ceb3417b411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8c661b45c53ad9a79a9ceb3417b411">RTC_TAMPCR_TAMP1NOERASE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5afae8019b4a5a55ea4fe7bdff1c09f">RTC_TAMPCR_TAMP1NOERASE_Pos</a>)</td></tr>
<tr class="separator:gaeb8c661b45c53ad9a79a9ceb3417b411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71fad0da2e5aee9ee4b8be4a281f5d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71fad0da2e5aee9ee4b8be4a281f5d7">RTC_TAMPCR_TAMP1NOERASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8c661b45c53ad9a79a9ceb3417b411">RTC_TAMPCR_TAMP1NOERASE_Msk</a></td></tr>
<tr class="separator:gae71fad0da2e5aee9ee4b8be4a281f5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a7f58e2c0b35d8960143b3a1050d4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a7f58e2c0b35d8960143b3a1050d4a">RTC_TAMPCR_TAMP1IE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf2a7f58e2c0b35d8960143b3a1050d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6408b00ac101c2ab28d69cbc7e24cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6408b00ac101c2ab28d69cbc7e24cef">RTC_TAMPCR_TAMP1IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a7f58e2c0b35d8960143b3a1050d4a">RTC_TAMPCR_TAMP1IE_Pos</a>)</td></tr>
<tr class="separator:gae6408b00ac101c2ab28d69cbc7e24cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b6c4c957ca83db9288754fa452c193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9b6c4c957ca83db9288754fa452c193">RTC_TAMPCR_TAMP1IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6408b00ac101c2ab28d69cbc7e24cef">RTC_TAMPCR_TAMP1IE_Msk</a></td></tr>
<tr class="separator:gae9b6c4c957ca83db9288754fa452c193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga971712ca490b3fdbcc4e70a5ed8d2851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga971712ca490b3fdbcc4e70a5ed8d2851">RTC_TAMPCR_TAMPPUDIS_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga971712ca490b3fdbcc4e70a5ed8d2851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387baf51c02f993befac41120b14f953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387baf51c02f993befac41120b14f953">RTC_TAMPCR_TAMPPUDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga971712ca490b3fdbcc4e70a5ed8d2851">RTC_TAMPCR_TAMPPUDIS_Pos</a>)</td></tr>
<tr class="separator:ga387baf51c02f993befac41120b14f953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3f88dd32936b9efa96f806b017a8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d3f88dd32936b9efa96f806b017a8a0">RTC_TAMPCR_TAMPPUDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga387baf51c02f993befac41120b14f953">RTC_TAMPCR_TAMPPUDIS_Msk</a></td></tr>
<tr class="separator:ga3d3f88dd32936b9efa96f806b017a8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc74eeac2ea5ec672ff12151d3e59aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc74eeac2ea5ec672ff12151d3e59aeb">RTC_TAMPCR_TAMPPRCH_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gafc74eeac2ea5ec672ff12151d3e59aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ddaea72771ecfc43a3e229ee8074de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8ddaea72771ecfc43a3e229ee8074de">RTC_TAMPCR_TAMPPRCH_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc74eeac2ea5ec672ff12151d3e59aeb">RTC_TAMPCR_TAMPPRCH_Pos</a>)</td></tr>
<tr class="separator:gac8ddaea72771ecfc43a3e229ee8074de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297c0d23e0d9ff169f3c195d1e6c12df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga297c0d23e0d9ff169f3c195d1e6c12df">RTC_TAMPCR_TAMPPRCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8ddaea72771ecfc43a3e229ee8074de">RTC_TAMPCR_TAMPPRCH_Msk</a></td></tr>
<tr class="separator:ga297c0d23e0d9ff169f3c195d1e6c12df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9871e15634e7eb50948fda4de85894fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9871e15634e7eb50948fda4de85894fd">RTC_TAMPCR_TAMPPRCH_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc74eeac2ea5ec672ff12151d3e59aeb">RTC_TAMPCR_TAMPPRCH_Pos</a>)</td></tr>
<tr class="separator:ga9871e15634e7eb50948fda4de85894fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8806827095c8ed730640a2f63600a357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8806827095c8ed730640a2f63600a357">RTC_TAMPCR_TAMPPRCH_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc74eeac2ea5ec672ff12151d3e59aeb">RTC_TAMPCR_TAMPPRCH_Pos</a>)</td></tr>
<tr class="separator:ga8806827095c8ed730640a2f63600a357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e407179fb0553f803f34b66acab9ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e407179fb0553f803f34b66acab9ca8">RTC_TAMPCR_TAMPFLT_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga2e407179fb0553f803f34b66acab9ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f1e38b01a7e076ae5cdb2c3f76cf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8f1e38b01a7e076ae5cdb2c3f76cf75">RTC_TAMPCR_TAMPFLT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e407179fb0553f803f34b66acab9ca8">RTC_TAMPCR_TAMPFLT_Pos</a>)</td></tr>
<tr class="separator:gad8f1e38b01a7e076ae5cdb2c3f76cf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga450f7971c7037762cf688560d746e1b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga450f7971c7037762cf688560d746e1b0">RTC_TAMPCR_TAMPFLT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8f1e38b01a7e076ae5cdb2c3f76cf75">RTC_TAMPCR_TAMPFLT_Msk</a></td></tr>
<tr class="separator:ga450f7971c7037762cf688560d746e1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga883ca16d0d05d580b8dc6c82ed1d7305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga883ca16d0d05d580b8dc6c82ed1d7305">RTC_TAMPCR_TAMPFLT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e407179fb0553f803f34b66acab9ca8">RTC_TAMPCR_TAMPFLT_Pos</a>)</td></tr>
<tr class="separator:ga883ca16d0d05d580b8dc6c82ed1d7305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1abede0bb2ad9d291aad5969994b603a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1abede0bb2ad9d291aad5969994b603a">RTC_TAMPCR_TAMPFLT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e407179fb0553f803f34b66acab9ca8">RTC_TAMPCR_TAMPFLT_Pos</a>)</td></tr>
<tr class="separator:ga1abede0bb2ad9d291aad5969994b603a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660dd7f12375da0843c3d3ef69987651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga660dd7f12375da0843c3d3ef69987651">RTC_TAMPCR_TAMPFREQ_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga660dd7f12375da0843c3d3ef69987651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga091ed26cee7a39a2e233e6f0f2365d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga091ed26cee7a39a2e233e6f0f2365d9a">RTC_TAMPCR_TAMPFREQ_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga660dd7f12375da0843c3d3ef69987651">RTC_TAMPCR_TAMPFREQ_Pos</a>)</td></tr>
<tr class="separator:ga091ed26cee7a39a2e233e6f0f2365d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf341a77dee9cbd5a0272c23bf074af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf341a77dee9cbd5a0272c23bf074af6">RTC_TAMPCR_TAMPFREQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga091ed26cee7a39a2e233e6f0f2365d9a">RTC_TAMPCR_TAMPFREQ_Msk</a></td></tr>
<tr class="separator:gabf341a77dee9cbd5a0272c23bf074af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd672b571bc4d8c189b1fa7b664d5c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd672b571bc4d8c189b1fa7b664d5c74">RTC_TAMPCR_TAMPFREQ_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga660dd7f12375da0843c3d3ef69987651">RTC_TAMPCR_TAMPFREQ_Pos</a>)</td></tr>
<tr class="separator:gabd672b571bc4d8c189b1fa7b664d5c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga907933e9d7271be72a1b592b33e14ca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga907933e9d7271be72a1b592b33e14ca2">RTC_TAMPCR_TAMPFREQ_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga660dd7f12375da0843c3d3ef69987651">RTC_TAMPCR_TAMPFREQ_Pos</a>)</td></tr>
<tr class="separator:ga907933e9d7271be72a1b592b33e14ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26dc177350926d6a57c613606f3ff0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26dc177350926d6a57c613606f3ff0e9">RTC_TAMPCR_TAMPFREQ_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga660dd7f12375da0843c3d3ef69987651">RTC_TAMPCR_TAMPFREQ_Pos</a>)</td></tr>
<tr class="separator:ga26dc177350926d6a57c613606f3ff0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026c27a9bf225a313b5deabe70b315d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga026c27a9bf225a313b5deabe70b315d1">RTC_TAMPCR_TAMPTS_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga026c27a9bf225a313b5deabe70b315d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a23829006d1a9f0ba904bee377c5fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a23829006d1a9f0ba904bee377c5fc4">RTC_TAMPCR_TAMPTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga026c27a9bf225a313b5deabe70b315d1">RTC_TAMPCR_TAMPTS_Pos</a>)</td></tr>
<tr class="separator:ga7a23829006d1a9f0ba904bee377c5fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489f9ff999d3cfa87028b6357163a384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga489f9ff999d3cfa87028b6357163a384">RTC_TAMPCR_TAMPTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a23829006d1a9f0ba904bee377c5fc4">RTC_TAMPCR_TAMPTS_Msk</a></td></tr>
<tr class="separator:ga489f9ff999d3cfa87028b6357163a384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec017292ebc410a0f44fc77db3d0392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec017292ebc410a0f44fc77db3d0392">RTC_TAMPCR_TAMP3TRG_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga6ec017292ebc410a0f44fc77db3d0392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac32920dc4eeebf6f7bb6b22bc6e1cbb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac32920dc4eeebf6f7bb6b22bc6e1cbb7">RTC_TAMPCR_TAMP3TRG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec017292ebc410a0f44fc77db3d0392">RTC_TAMPCR_TAMP3TRG_Pos</a>)</td></tr>
<tr class="separator:gac32920dc4eeebf6f7bb6b22bc6e1cbb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1dedb267517fc68a5fa7c2b5f2369a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd1dedb267517fc68a5fa7c2b5f2369a">RTC_TAMPCR_TAMP3TRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac32920dc4eeebf6f7bb6b22bc6e1cbb7">RTC_TAMPCR_TAMP3TRG_Msk</a></td></tr>
<tr class="separator:gacd1dedb267517fc68a5fa7c2b5f2369a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10527fdce247f9310d02d3aa6f15ccca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10527fdce247f9310d02d3aa6f15ccca">RTC_TAMPCR_TAMP3E_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga10527fdce247f9310d02d3aa6f15ccca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b414d0129aa9330890b5b9c9629c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b414d0129aa9330890b5b9c9629c4b">RTC_TAMPCR_TAMP3E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga10527fdce247f9310d02d3aa6f15ccca">RTC_TAMPCR_TAMP3E_Pos</a>)</td></tr>
<tr class="separator:ga42b414d0129aa9330890b5b9c9629c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0f282622ecd5552c35fd01ed59803c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0f282622ecd5552c35fd01ed59803c">RTC_TAMPCR_TAMP3E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42b414d0129aa9330890b5b9c9629c4b">RTC_TAMPCR_TAMP3E_Msk</a></td></tr>
<tr class="separator:gaec0f282622ecd5552c35fd01ed59803c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa190f085acf2d0ced09ea0266131592e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa190f085acf2d0ced09ea0266131592e">RTC_TAMPCR_TAMP2TRG_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa190f085acf2d0ced09ea0266131592e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c76825aa7e07daf3adabfeb954a2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c76825aa7e07daf3adabfeb954a2b1">RTC_TAMPCR_TAMP2TRG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa190f085acf2d0ced09ea0266131592e">RTC_TAMPCR_TAMP2TRG_Pos</a>)</td></tr>
<tr class="separator:ga26c76825aa7e07daf3adabfeb954a2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8860fb7b16aaa53150caa573114ecd3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8860fb7b16aaa53150caa573114ecd3c">RTC_TAMPCR_TAMP2TRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26c76825aa7e07daf3adabfeb954a2b1">RTC_TAMPCR_TAMP2TRG_Msk</a></td></tr>
<tr class="separator:ga8860fb7b16aaa53150caa573114ecd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f57562169df108877edec2e34f70d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f57562169df108877edec2e34f70d1">RTC_TAMPCR_TAMP2E_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga56f57562169df108877edec2e34f70d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55380f23454d9ca6a1c583e87831d86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55380f23454d9ca6a1c583e87831d86f">RTC_TAMPCR_TAMP2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56f57562169df108877edec2e34f70d1">RTC_TAMPCR_TAMP2E_Pos</a>)</td></tr>
<tr class="separator:ga55380f23454d9ca6a1c583e87831d86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga446bede20f2b42596d81e4dcbf5cefe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga446bede20f2b42596d81e4dcbf5cefe3">RTC_TAMPCR_TAMP2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55380f23454d9ca6a1c583e87831d86f">RTC_TAMPCR_TAMP2E_Msk</a></td></tr>
<tr class="separator:ga446bede20f2b42596d81e4dcbf5cefe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7171a5df90198c3b4b0053f3de91b130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7171a5df90198c3b4b0053f3de91b130">RTC_TAMPCR_TAMPIE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7171a5df90198c3b4b0053f3de91b130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bce01844bee9283177678304dd07d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bce01844bee9283177678304dd07d5a">RTC_TAMPCR_TAMPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7171a5df90198c3b4b0053f3de91b130">RTC_TAMPCR_TAMPIE_Pos</a>)</td></tr>
<tr class="separator:ga0bce01844bee9283177678304dd07d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1049df9ea1be84ac20a4b445586e4f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1049df9ea1be84ac20a4b445586e4f7">RTC_TAMPCR_TAMPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bce01844bee9283177678304dd07d5a">RTC_TAMPCR_TAMPIE_Msk</a></td></tr>
<tr class="separator:gad1049df9ea1be84ac20a4b445586e4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa1e474a7bdf0bab12fe52f88b22d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa1e474a7bdf0bab12fe52f88b22d06">RTC_TAMPCR_TAMP1TRG_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5aa1e474a7bdf0bab12fe52f88b22d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1045f3fcfcf33653b8e849630b3d8246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1045f3fcfcf33653b8e849630b3d8246">RTC_TAMPCR_TAMP1TRG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa1e474a7bdf0bab12fe52f88b22d06">RTC_TAMPCR_TAMP1TRG_Pos</a>)</td></tr>
<tr class="separator:ga1045f3fcfcf33653b8e849630b3d8246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac070e287342d5cb291165069748e8dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac070e287342d5cb291165069748e8dff">RTC_TAMPCR_TAMP1TRG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1045f3fcfcf33653b8e849630b3d8246">RTC_TAMPCR_TAMP1TRG_Msk</a></td></tr>
<tr class="separator:gac070e287342d5cb291165069748e8dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73018a2cd8d1282811a98117f07b4996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73018a2cd8d1282811a98117f07b4996">RTC_TAMPCR_TAMP1E_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga73018a2cd8d1282811a98117f07b4996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e37d74a7531f6a4ee2184f6fc71e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98e37d74a7531f6a4ee2184f6fc71e45">RTC_TAMPCR_TAMP1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73018a2cd8d1282811a98117f07b4996">RTC_TAMPCR_TAMP1E_Pos</a>)</td></tr>
<tr class="separator:ga98e37d74a7531f6a4ee2184f6fc71e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd1764404dfde174d0d4c8389bb6674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1764404dfde174d0d4c8389bb6674">RTC_TAMPCR_TAMP1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98e37d74a7531f6a4ee2184f6fc71e45">RTC_TAMPCR_TAMP1E_Msk</a></td></tr>
<tr class="separator:gabbd1764404dfde174d0d4c8389bb6674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b73051e1ea4d40a4877f9580c2eb63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga97b73051e1ea4d40a4877f9580c2eb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d71d0606814b6d20253a645bdb5936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">RTC_ALRMASSR_MASKSS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga77d71d0606814b6d20253a645bdb5936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c">RTC_ALRMASSR_MASKSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">RTC_ALRMASSR_MASKSS_Msk</a></td></tr>
<tr class="separator:ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">RTC_ALRMASSR_MASKSS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdb202f388835593843f480c3b3af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">RTC_ALRMASSR_MASKSS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gabbdb202f388835593843f480c3b3af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95feb5de45a74d7c75c1fc6515c32870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">RTC_ALRMASSR_MASKSS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga95feb5de45a74d7c75c1fc6515c32870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94c65876a1baf0984a6f85aa836b8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">RTC_ALRMASSR_MASKSS_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">RTC_ALRMASSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gae94c65876a1baf0984a6f85aa836b8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c69419fc862f5012e842942dd755be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be">RTC_ALRMASSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf5c69419fc862f5012e842942dd755be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba25e1519a8aa3222912425ae4c4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">RTC_ALRMASSR_SS_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be">RTC_ALRMASSR_SS_Pos</a>)</td></tr>
<tr class="separator:gadba25e1519a8aa3222912425ae4c4229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6b683531fded4e2a77d047da7eb203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203">RTC_ALRMASSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">RTC_ALRMASSR_SS_Msk</a></td></tr>
<tr class="separator:ga4a6b683531fded4e2a77d047da7eb203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bedfef79d265b81f561e7f2c5a6249a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga0bedfef79d265b81f561e7f2c5a6249a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f65537e9a664f30ca7f3099c6fcc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">RTC_ALRMBSSR_MASKSS_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga54f65537e9a664f30ca7f3099c6fcc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf287b0ec7dbf8e9d436cb78da287b244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244">RTC_ALRMBSSR_MASKSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">RTC_ALRMBSSR_MASKSS_Msk</a></td></tr>
<tr class="separator:gaf287b0ec7dbf8e9d436cb78da287b244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d60185d1ac432b24b0a95e2918902f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f">RTC_ALRMBSSR_MASKSS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gad4d60185d1ac432b24b0a95e2918902f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9763a1a382e40cc2ebfa6d84369580df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df">RTC_ALRMBSSR_MASKSS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga9763a1a382e40cc2ebfa6d84369580df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598283f8a8926f0dcb7916a2224f79bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc">RTC_ALRMBSSR_MASKSS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:ga598283f8a8926f0dcb7916a2224f79bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf017c71fc7eb34519de3945a028677b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b">RTC_ALRMBSSR_MASKSS_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">RTC_ALRMBSSR_MASKSS_Pos</a>)</td></tr>
<tr class="separator:gadf017c71fc7eb34519de3945a028677b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2a25c58bddba6df25d75825eff3f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76">RTC_ALRMBSSR_SS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f2a25c58bddba6df25d75825eff3f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea93544826ca1a8e920ffd0f46c2bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">RTC_ALRMBSSR_SS_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76">RTC_ALRMBSSR_SS_Pos</a>)</td></tr>
<tr class="separator:gaaea93544826ca1a8e920ffd0f46c2bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ae74f38392431aa631d397a7e7c305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305">RTC_ALRMBSSR_SS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">RTC_ALRMBSSR_SS_Msk</a></td></tr>
<tr class="separator:ga33ae74f38392431aa631d397a7e7c305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628ceaf8b45fc8c20ddf9c0f1d574508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga628ceaf8b45fc8c20ddf9c0f1d574508">RTC_OR_OUT_RMP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga628ceaf8b45fc8c20ddf9c0f1d574508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e7883e788f17a0fb71f53c65ecc66b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1e7883e788f17a0fb71f53c65ecc66b">RTC_OR_OUT_RMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga628ceaf8b45fc8c20ddf9c0f1d574508">RTC_OR_OUT_RMP_Pos</a>)</td></tr>
<tr class="separator:gae1e7883e788f17a0fb71f53c65ecc66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920d6cbe73a32aed3f40977c1170a491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga920d6cbe73a32aed3f40977c1170a491">RTC_OR_OUT_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1e7883e788f17a0fb71f53c65ecc66b">RTC_OR_OUT_RMP_Msk</a></td></tr>
<tr class="separator:ga920d6cbe73a32aed3f40977c1170a491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6780158e3292e1db4a798d1ba5f82243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6780158e3292e1db4a798d1ba5f82243">RTC_OR_ALARMOUTTYPE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6780158e3292e1db4a798d1ba5f82243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b2b81aa8e0fcbce6d8d199e31d7724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2b2b81aa8e0fcbce6d8d199e31d7724">RTC_OR_ALARMOUTTYPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6780158e3292e1db4a798d1ba5f82243">RTC_OR_ALARMOUTTYPE_Pos</a>)</td></tr>
<tr class="separator:gaf2b2b81aa8e0fcbce6d8d199e31d7724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7b8cc37645d9e511b9ab179bb83ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc7b8cc37645d9e511b9ab179bb83ce1">RTC_OR_ALARMOUTTYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2b2b81aa8e0fcbce6d8d199e31d7724">RTC_OR_ALARMOUTTYPE_Msk</a></td></tr>
<tr class="separator:gabc7b8cc37645d9e511b9ab179bb83ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb5c9d0eb26008d1d419a56a88f92ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cb5c9d0eb26008d1d419a56a88f92ee">RTC_OR_RTC_OUT_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga920d6cbe73a32aed3f40977c1170a491">RTC_OR_OUT_RMP</a></td></tr>
<tr class="separator:ga9cb5c9d0eb26008d1d419a56a88f92ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2a1d81a7e8f12510f865312caea186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186">RTC_BKP0R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8d2a1d81a7e8f12510f865312caea186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65152adac13a55042ab984b782cf785b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">RTC_BKP0R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186">RTC_BKP0R_Pos</a>)</td></tr>
<tr class="separator:ga65152adac13a55042ab984b782cf785b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d7c3115465079f04cfb97a7faabc59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59">RTC_BKP0R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">RTC_BKP0R_Msk</a></td></tr>
<tr class="separator:gae0d7c3115465079f04cfb97a7faabc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2eff670c07a820b705ec3745683dc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75">RTC_BKP1R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa2eff670c07a820b705ec3745683dc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1232543b3a22da7aac7131e173182686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">RTC_BKP1R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75">RTC_BKP1R_Pos</a>)</td></tr>
<tr class="separator:ga1232543b3a22da7aac7131e173182686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc4b6dfeff87332124f271b86eb0c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56">RTC_BKP1R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">RTC_BKP1R_Msk</a></td></tr>
<tr class="separator:gafbc4b6dfeff87332124f271b86eb0c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b179787d35514914d2e103e3cc5388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388">RTC_BKP2R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga61b179787d35514914d2e103e3cc5388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe778fc6aa04076af499bfe4eef8f5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">RTC_BKP2R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388">RTC_BKP2R_Pos</a>)</td></tr>
<tr class="separator:gafe778fc6aa04076af499bfe4eef8f5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fda9ee6115f0de9588e22c46602d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89">RTC_BKP2R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">RTC_BKP2R_Msk</a></td></tr>
<tr class="separator:ga34fda9ee6115f0de9588e22c46602d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53baa189d917e48c2c274655adc9483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483">RTC_BKP3R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad53baa189d917e48c2c274655adc9483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e99106bc39a8e81bf48352827d0ddaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">RTC_BKP3R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483">RTC_BKP3R_Pos</a>)</td></tr>
<tr class="separator:ga6e99106bc39a8e81bf48352827d0ddaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90403ff99c08f0abc379447823e5e841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841">RTC_BKP3R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">RTC_BKP3R_Msk</a></td></tr>
<tr class="separator:ga90403ff99c08f0abc379447823e5e841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62cbb0c17b02ce23ca2bdd29b0ed349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349">RTC_BKP4R_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad62cbb0c17b02ce23ca2bdd29b0ed349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64613b1fe898ececd40ffe481df742ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">RTC_BKP4R_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349">RTC_BKP4R_Pos</a>)</td></tr>
<tr class="separator:ga64613b1fe898ececd40ffe481df742ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed1b338e9526d817a1fd01304b8851c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c">RTC_BKP4R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">RTC_BKP4R_Msk</a></td></tr>
<tr class="separator:gaeed1b338e9526d817a1fd01304b8851c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584">RTC_BKP_NUMBER</a>&#160;&#160;&#160;(0x00000005U)</td></tr>
<tr class="separator:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4758fe671118c1c69fafdf728d70aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4758fe671118c1c69fafdf728d70aa1">SPI_I2S_SUPPORT</a></td></tr>
<tr class="separator:gac4758fe671118c1c69fafdf728d70aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1d2c5a9e481ca06d0e29332f6f948a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a">SPI_CR1_CPHA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f1d2c5a9e481ca06d0e29332f6f948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07233629d8982af09168080501d30522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1d2c5a9e481ca06d0e29332f6f948a">SPI_CR1_CPHA_Pos</a>)</td></tr>
<tr class="separator:ga07233629d8982af09168080501d30522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a></td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3274c0dce6293370773c5050f9c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be">SPI_CR1_CPOL_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadd3274c0dce6293370773c5050f9c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95caab18b821909a9547771f9316e2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd3274c0dce6293370773c5050f9c4be">SPI_CR1_CPOL_Pos</a>)</td></tr>
<tr class="separator:ga95caab18b821909a9547771f9316e2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a></td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27567886a2c76d088e01ad16851cdb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27567886a2c76d088e01ad16851cdb71">SPI_CR1_MSTR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga27567886a2c76d088e01ad16851cdb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94621170d4ce16d6e7f2310461df97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga27567886a2c76d088e01ad16851cdb71">SPI_CR1_MSTR_Pos</a>)</td></tr>
<tr class="separator:gab94621170d4ce16d6e7f2310461df97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a></td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a71c219a81b476e66c3579d72120b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac6a71c219a81b476e66c3579d72120b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec378749f03998b5d2769c3d83deef23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="separator:gaec378749f03998b5d2769c3d83deef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a></td></tr>
<tr class="separator:ga261af22667719a32b3ce566c1e261936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa364b123cf797044094cc229330ce321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="separator:gaa364b123cf797044094cc229330ce321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="separator:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b823d564e9d90150bcc6744b4ed622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6a71c219a81b476e66c3579d72120b9">SPI_CR1_BR_Pos</a>)</td></tr>
<tr class="separator:ga28b823d564e9d90150bcc6744b4ed622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5515b536f82c1d91a64bd534030284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284">SPI_CR1_SPE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3f5515b536f82c1d91a64bd534030284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf4679f3fe8cfa50ecbac5b45d084bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5515b536f82c1d91a64bd534030284">SPI_CR1_SPE_Pos</a>)</td></tr>
<tr class="separator:ga5cf4679f3fe8cfa50ecbac5b45d084bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a></td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982b564879d1dc60a3be787409df0c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27">SPI_CR1_LSBFIRST_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga982b564879d1dc60a3be787409df0c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga982b564879d1dc60a3be787409df0c27">SPI_CR1_LSBFIRST_Pos</a>)</td></tr>
<tr class="separator:gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a></td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99cf4909aa9307e01f61645451a9d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e">SPI_CR1_SSI_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad99cf4909aa9307e01f61645451a9d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0bfe153c59ffd52199d4b37e3287f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad99cf4909aa9307e01f61645451a9d0e">SPI_CR1_SSI_Pos</a>)</td></tr>
<tr class="separator:gaf0bfe153c59ffd52199d4b37e3287f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a></td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2909290fab17ee930afc335811f574c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c">SPI_CR1_SSM_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab2909290fab17ee930afc335811f574c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43417092a8ed735def35b386a251a7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab2909290fab17ee930afc335811f574c">SPI_CR1_SSM_Pos</a>)</td></tr>
<tr class="separator:ga43417092a8ed735def35b386a251a7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a></td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd702fae4dcca65f3b43b2e02f67ee7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b">SPI_CR1_RXONLY_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gadd702fae4dcca65f3b43b2e02f67ee7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d6321808ed988c60d703e062d58b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadd702fae4dcca65f3b43b2e02f67ee7b">SPI_CR1_RXONLY_Pos</a>)</td></tr>
<tr class="separator:ga02d6321808ed988c60d703e062d58b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a></td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5290662db14690d4bcf30ed9e4694462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5290662db14690d4bcf30ed9e4694462">SPI_CR1_DFF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5290662db14690d4bcf30ed9e4694462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a87fe55ac0f85e207a58fcd73610f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46">SPI_CR1_DFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5290662db14690d4bcf30ed9e4694462">SPI_CR1_DFF_Pos</a>)</td></tr>
<tr class="separator:ga3a87fe55ac0f85e207a58fcd73610f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46">SPI_CR1_DFF_Msk</a></td></tr>
<tr class="separator:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4280bd0e8bcc3a268fa3a17b684499d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7">SPI_CR1_CRCNEXT_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4280bd0e8bcc3a268fa3a17b684499d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbf9ed4a9723901f5414654f151d816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4280bd0e8bcc3a268fa3a17b684499d7">SPI_CR1_CRCNEXT_Pos</a>)</td></tr>
<tr class="separator:gaebbf9ed4a9723901f5414654f151d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a></td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cb3022c5e3d98cd81a7ff1cb087fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac">SPI_CR1_CRCEN_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga54cb3022c5e3d98cd81a7ff1cb087fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5a712f31c65ea8ee829377edc5ede3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54cb3022c5e3d98cd81a7ff1cb087fac">SPI_CR1_CRCEN_Pos</a>)</td></tr>
<tr class="separator:ga2a5a712f31c65ea8ee829377edc5ede3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a></td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2975c27caad9e31aad719d78d591ac1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d">SPI_CR1_BIDIOE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2975c27caad9e31aad719d78d591ac1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcee503ed5669187bb980faf90d57ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2975c27caad9e31aad719d78d591ac1d">SPI_CR1_BIDIOE_Pos</a>)</td></tr>
<tr class="separator:ga5bcee503ed5669187bb980faf90d57ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a></td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07c9facbfdb0a7d5d89b1fd6a3ef711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711">SPI_CR1_BIDIMODE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab07c9facbfdb0a7d5d89b1fd6a3ef711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c9301aa73d6795e9739f8d12d42c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab07c9facbfdb0a7d5d89b1fd6a3ef711">SPI_CR1_BIDIMODE_Pos</a>)</td></tr>
<tr class="separator:gae2c9301aa73d6795e9739f8d12d42c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a></td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3079c4eebd0aef7bd22817bb99f21021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021">SPI_CR2_RXDMAEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3079c4eebd0aef7bd22817bb99f21021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae038c9a5d545c01038bf6628492cdc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3079c4eebd0aef7bd22817bb99f21021">SPI_CR2_RXDMAEN_Pos</a>)</td></tr>
<tr class="separator:gae038c9a5d545c01038bf6628492cdc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a></td></tr>
<tr class="separator:gaf23c590d98279634af05550702a806da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24ae89d7e48296566cd18fb7495a2c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81">SPI_CR2_TXDMAEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga24ae89d7e48296566cd18fb7495a2c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884bb8bbd8b60cea7b7fb11a23231678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga24ae89d7e48296566cd18fb7495a2c81">SPI_CR2_TXDMAEN_Pos</a>)</td></tr>
<tr class="separator:ga884bb8bbd8b60cea7b7fb11a23231678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a></td></tr>
<tr class="separator:ga3eee671793983a3bd669c9173b2ce210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d0f5f51a5804e1a204bf1643516896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896">SPI_CR2_SSOE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa0d0f5f51a5804e1a204bf1643516896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de245d8ff3e31709fd9a665e58f15c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d0f5f51a5804e1a204bf1643516896">SPI_CR2_SSOE_Pos</a>)</td></tr>
<tr class="separator:ga4de245d8ff3e31709fd9a665e58f15c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a></td></tr>
<tr class="separator:gae94612b95395eff626f5f3d7d28352dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa192ac1c1066c8867a6fec7de630d222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222">SPI_CR2_FRF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa192ac1c1066c8867a6fec7de630d222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47060f3941e2410bd9bc3b570f39a3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">SPI_CR2_FRF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa192ac1c1066c8867a6fec7de630d222">SPI_CR2_FRF_Pos</a>)</td></tr>
<tr class="separator:ga47060f3941e2410bd9bc3b570f39a3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3f41fa2150831afaac191046087f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1">SPI_CR2_FRF_Msk</a></td></tr>
<tr class="separator:ga09e3f41fa2150831afaac191046087f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632cdba8557df9c3bbd2561b93f4e0f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7">SPI_CR2_ERRIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga632cdba8557df9c3bbd2561b93f4e0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb21a03a7b4e7bd38520e2909063c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga632cdba8557df9c3bbd2561b93f4e0f7">SPI_CR2_ERRIE_Pos</a>)</td></tr>
<tr class="separator:ga0fb21a03a7b4e7bd38520e2909063c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a></td></tr>
<tr class="separator:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e1e16fa6007b96880333d0321c5971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971">SPI_CR2_RXNEIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf2e1e16fa6007b96880333d0321c5971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad371f3900a415251ab34cd186d9a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e1e16fa6007b96880333d0321c5971">SPI_CR2_RXNEIE_Pos</a>)</td></tr>
<tr class="separator:ga3ad371f3900a415251ab34cd186d9a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a></td></tr>
<tr class="separator:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e9b00dc195c10d1baefd0687ab9262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01e9b00dc195c10d1baefd0687ab9262">SPI_CR2_TXEIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga01e9b00dc195c10d1baefd0687ab9262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d3cd4fd2b7dca5e43332a3e2a36641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01e9b00dc195c10d1baefd0687ab9262">SPI_CR2_TXEIE_Pos</a>)</td></tr>
<tr class="separator:ga64d3cd4fd2b7dca5e43332a3e2a36641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a></td></tr>
<tr class="separator:ga23f683a1252ccaf625cae1a978989b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306a27b203d1275f848f2767d76c9e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b">SPI_SR_RXNE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga306a27b203d1275f848f2767d76c9e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e7198d3d1f577cae637c8295e7691e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga306a27b203d1275f848f2767d76c9e3b">SPI_SR_RXNE_Pos</a>)</td></tr>
<tr class="separator:ga85e7198d3d1f577cae637c8295e7691e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a></td></tr>
<tr class="separator:ga40e14de547aa06864abcd4b0422d8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e10388eb117c22b63994b491d9ec9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d">SPI_SR_TXE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga92e10388eb117c22b63994b491d9ec9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9564d438c48424c767347324a2eb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92e10388eb117c22b63994b491d9ec9d">SPI_SR_TXE_Pos</a>)</td></tr>
<tr class="separator:gaee9564d438c48424c767347324a2eb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a></td></tr>
<tr class="separator:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b742da8b06539f6119d020885a6e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c">SPI_SR_CHSIDE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae5b742da8b06539f6119d020885a6e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226666adbdbd46974bcc4a05772bbfc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae5b742da8b06539f6119d020885a6e0c">SPI_SR_CHSIDE_Pos</a>)</td></tr>
<tr class="separator:ga226666adbdbd46974bcc4a05772bbfc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</a></td></tr>
<tr class="separator:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93586e3966e74b1df8dbda75e68b26f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0">SPI_SR_UDR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga93586e3966e74b1df8dbda75e68b26f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ceaae6d492b8b844ff2b83e3251d28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga93586e3966e74b1df8dbda75e68b26f0">SPI_SR_UDR_Pos</a>)</td></tr>
<tr class="separator:ga1ceaae6d492b8b844ff2b83e3251d28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</a></td></tr>
<tr class="separator:ga13d3292e963499c0e9a36869909229e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411b6a4aa85d06e425050130f82db35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c">SPI_SR_CRCERR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga411b6a4aa85d06e425050130f82db35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f508924f9e531136bf0d4fadb68d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga411b6a4aa85d06e425050130f82db35c">SPI_SR_CRCERR_Pos</a>)</td></tr>
<tr class="separator:gad4f508924f9e531136bf0d4fadb68d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a></td></tr>
<tr class="separator:ga69e543fa9584fd636032a3ee735f750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7ef73b03bbd542c54fc4e9c9124e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73">SPI_SR_MODF_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gafb7ef73b03bbd542c54fc4e9c9124e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db9b07f317546b9f724067956b07e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb7ef73b03bbd542c54fc4e9c9124e73">SPI_SR_MODF_Pos</a>)</td></tr>
<tr class="separator:ga3db9b07f317546b9f724067956b07e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a></td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6137ac3afbbc8b50c7a998368d2cb9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be">SPI_SR_OVR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga6137ac3afbbc8b50c7a998368d2cb9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73daf0783ad13468420bbf4d05e150dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6137ac3afbbc8b50c7a998368d2cb9be">SPI_SR_OVR_Pos</a>)</td></tr>
<tr class="separator:ga73daf0783ad13468420bbf4d05e150dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a></td></tr>
<tr class="separator:gaa8d902302c5eb81ce4a57029de281232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8313629719f8dc81536dd8faa824e6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8">SPI_SR_BSY_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8313629719f8dc81536dd8faa824e6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcecff7ba1632cf4035a83dd588c4421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8313629719f8dc81536dd8faa824e6c8">SPI_SR_BSY_Pos</a>)</td></tr>
<tr class="separator:gafcecff7ba1632cf4035a83dd588c4421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a></td></tr>
<tr class="separator:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0e70677f5775a55044111eb83e1ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0e70677f5775a55044111eb83e1ba6">SPI_SR_FRE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafb0e70677f5775a55044111eb83e1ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd7e467f149f7b4f7c6eb2deb8be5338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">SPI_SR_FRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb0e70677f5775a55044111eb83e1ba6">SPI_SR_FRE_Pos</a>)</td></tr>
<tr class="separator:gabd7e467f149f7b4f7c6eb2deb8be5338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2c7cac9431231663af42e6f5aabce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338">SPI_SR_FRE_Msk</a></td></tr>
<tr class="separator:gace2c7cac9431231663af42e6f5aabce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b57ca6bca45cfdaed4a26fefc0da85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f">SPI_DR_DR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b57ca6bca45cfdaed4a26fefc0da85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50021b52352481a497f21c72c33e966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ca6bca45cfdaed4a26fefc0da85f">SPI_DR_DR_Pos</a>)</td></tr>
<tr class="separator:gaf50021b52352481a497f21c72c33e966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a></td></tr>
<tr class="separator:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0244eb48f4c5158b03dd4b26cc0d2eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac">SPI_CRCPR_CRCPOLY_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0244eb48f4c5158b03dd4b26cc0d2eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c234978a817dee4fc561201b3ef056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0244eb48f4c5158b03dd4b26cc0d2eac">SPI_CRCPR_CRCPOLY_Pos</a>)</td></tr>
<tr class="separator:ga67c234978a817dee4fc561201b3ef056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae968658ab837800723eafcc21af10247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a></td></tr>
<tr class="separator:gae968658ab837800723eafcc21af10247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b80d92a2b51c4c61d5a646ac2b36129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129">SPI_RXCRCR_RXCRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2b80d92a2b51c4c61d5a646ac2b36129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3318f05b5d1bebf96434ae4bc88e46da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b80d92a2b51c4c61d5a646ac2b36129">SPI_RXCRCR_RXCRC_Pos</a>)</td></tr>
<tr class="separator:ga3318f05b5d1bebf96434ae4bc88e46da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a></td></tr>
<tr class="separator:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0e6e24778c36e45838350d052916d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0e6e24778c36e45838350d052916d1">SPI_TXCRCR_TXCRC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a0e6e24778c36e45838350d052916d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1f646ca0bb6ae44744956b39b0702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a0e6e24778c36e45838350d052916d1">SPI_TXCRCR_TXCRC_Pos</a>)</td></tr>
<tr class="separator:gaca1f646ca0bb6ae44744956b39b0702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c69dc721e89e40056999b64572dff09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a></td></tr>
<tr class="separator:ga1c69dc721e89e40056999b64572dff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea301a1a44423c53d2d388a9c7677bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea301a1a44423c53d2d388a9c7677bd">SPI_I2SCFGR_CHLEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7ea301a1a44423c53d2d388a9c7677bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a842b52587ad0e434153bf9df2ecc50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50">SPI_I2SCFGR_CHLEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea301a1a44423c53d2d388a9c7677bd">SPI_I2SCFGR_CHLEN_Pos</a>)</td></tr>
<tr class="separator:ga7a842b52587ad0e434153bf9df2ecc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c362b3d703698a7891f032f6b29056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50">SPI_I2SCFGR_CHLEN_Msk</a></td></tr>
<tr class="separator:ga9c362b3d703698a7891f032f6b29056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a60bd1db55a2dfcf20a834e9ad05a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5a60bd1db55a2dfcf20a834e9ad05a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbffb30650c0d4c84232813213271169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169">SPI_I2SCFGR_DATLEN_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>)</td></tr>
<tr class="separator:gabbffb30650c0d4c84232813213271169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169">SPI_I2SCFGR_DATLEN_Msk</a></td></tr>
<tr class="separator:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>)</td></tr>
<tr class="separator:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6e940d195fa1633cb1b23414f00412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a60bd1db55a2dfcf20a834e9ad05a66">SPI_I2SCFGR_DATLEN_Pos</a>)</td></tr>
<tr class="separator:gadf6e940d195fa1633cb1b23414f00412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf83ceaefcb4190b2fb5ae09f659d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf83ceaefcb4190b2fb5ae09f659d8d">SPI_I2SCFGR_CKPOL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2bf83ceaefcb4190b2fb5ae09f659d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3b7c3f4fc9a499410bff94553534f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5">SPI_I2SCFGR_CKPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf83ceaefcb4190b2fb5ae09f659d8d">SPI_I2SCFGR_CKPOL_Pos</a>)</td></tr>
<tr class="separator:ga7b3b7c3f4fc9a499410bff94553534f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5">SPI_I2SCFGR_CKPOL_Msk</a></td></tr>
<tr class="separator:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d794bb7f4327025db354ad26bf83986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8d794bb7f4327025db354ad26bf83986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff08fac3bb90bd73b0bdadddb6a1411a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a">SPI_I2SCFGR_I2SSTD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="separator:gaff08fac3bb90bd73b0bdadddb6a1411a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a822a80be3a51524b42491248f8031f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a">SPI_I2SCFGR_I2SSTD_Msk</a></td></tr>
<tr class="separator:ga7a822a80be3a51524b42491248f8031f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeba0a45703463dfe05334364bdacbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="separator:gafeba0a45703463dfe05334364bdacbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0142a3667f59bce9bae80d31e88a124a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d794bb7f4327025db354ad26bf83986">SPI_I2SCFGR_I2SSTD_Pos</a>)</td></tr>
<tr class="separator:ga0142a3667f59bce9bae80d31e88a124a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf486d8ce50abc465f372b6fcc7a0704d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf486d8ce50abc465f372b6fcc7a0704d">SPI_I2SCFGR_PCMSYNC_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf486d8ce50abc465f372b6fcc7a0704d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeecf52a47dc8d82d6e3d3951c51f4dc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1">SPI_I2SCFGR_PCMSYNC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf486d8ce50abc465f372b6fcc7a0704d">SPI_I2SCFGR_PCMSYNC_Pos</a>)</td></tr>
<tr class="separator:gaeecf52a47dc8d82d6e3d3951c51f4dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1">SPI_I2SCFGR_PCMSYNC_Msk</a></td></tr>
<tr class="separator:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7f5184bc8db838c594b07965e81619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7c7f5184bc8db838c594b07965e81619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d">SPI_I2SCFGR_I2SCFG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>)</td></tr>
<tr class="separator:gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d">SPI_I2SCFGR_I2SCFG_Msk</a></td></tr>
<tr class="separator:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421c94680ee8a2583419e2b0c89e995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>)</td></tr>
<tr class="separator:ga421c94680ee8a2583419e2b0c89e995e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c7f5184bc8db838c594b07965e81619">SPI_I2SCFGR_I2SCFG_Pos</a>)</td></tr>
<tr class="separator:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967de848b594a623b10019d912266ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga967de848b594a623b10019d912266ed3">SPI_I2SCFGR_I2SE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga967de848b594a623b10019d912266ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefdd032e0fcf3d4d73f5bf167f74c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b">SPI_I2SCFGR_I2SE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga967de848b594a623b10019d912266ed3">SPI_I2SCFGR_I2SE_Pos</a>)</td></tr>
<tr class="separator:gafefdd032e0fcf3d4d73f5bf167f74c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b">SPI_I2SCFGR_I2SE_Msk</a></td></tr>
<tr class="separator:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443830d47e0ebc5e0141dad4a7d43978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443830d47e0ebc5e0141dad4a7d43978">SPI_I2SCFGR_I2SMOD_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga443830d47e0ebc5e0141dad4a7d43978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67cab1dd9189de25a0aec2cce90479a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga443830d47e0ebc5e0141dad4a7d43978">SPI_I2SCFGR_I2SMOD_Pos</a>)</td></tr>
<tr class="separator:gaa67cab1dd9189de25a0aec2cce90479a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a></td></tr>
<tr class="separator:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4f01c11a1364ad5c130d956d395ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4f01c11a1364ad5c130d956d395ec7">SPI_I2SCFGR_ASTRTEN_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaae4f01c11a1364ad5c130d956d395ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc65165d65e19f30514bf67a9ccfcac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dc65165d65e19f30514bf67a9ccfcac">SPI_I2SCFGR_ASTRTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaae4f01c11a1364ad5c130d956d395ec7">SPI_I2SCFGR_ASTRTEN_Pos</a>)</td></tr>
<tr class="separator:ga0dc65165d65e19f30514bf67a9ccfcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14494f9287d3fbe9a45086b1ce2bf37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa14494f9287d3fbe9a45086b1ce2bf37">SPI_I2SCFGR_ASTRTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dc65165d65e19f30514bf67a9ccfcac">SPI_I2SCFGR_ASTRTEN_Msk</a></td></tr>
<tr class="separator:gaa14494f9287d3fbe9a45086b1ce2bf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840a9d53e7de5f0de74d20d5e11e0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840a9d53e7de5f0de74d20d5e11e0fa">SPI_I2SPR_I2SDIV_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab840a9d53e7de5f0de74d20d5e11e0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae53c9d1c862f377fb76fb253324ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4">SPI_I2SPR_I2SDIV_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab840a9d53e7de5f0de74d20d5e11e0fa">SPI_I2SPR_I2SDIV_Pos</a>)</td></tr>
<tr class="separator:ga1ae53c9d1c862f377fb76fb253324ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406ce88b2580a421f5b28bdbeb303543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4">SPI_I2SPR_I2SDIV_Msk</a></td></tr>
<tr class="separator:ga406ce88b2580a421f5b28bdbeb303543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb7274ed8833e66663a995ca074c1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfb7274ed8833e66663a995ca074c1d9">SPI_I2SPR_ODD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabfb7274ed8833e66663a995ca074c1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8892fa60c17ea6a9a645671d4d6ffdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc">SPI_I2SPR_ODD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabfb7274ed8833e66663a995ca074c1d9">SPI_I2SPR_ODD_Pos</a>)</td></tr>
<tr class="separator:gad8892fa60c17ea6a9a645671d4d6ffdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc">SPI_I2SPR_ODD_Msk</a></td></tr>
<tr class="separator:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1219b3f0097930dd635f434a019d38c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1219b3f0097930dd635f434a019d38c6">SPI_I2SPR_MCKOE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1219b3f0097930dd635f434a019d38c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa466ff1b4340cc07fd6362f7bfb173f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4">SPI_I2SPR_MCKOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1219b3f0097930dd635f434a019d38c6">SPI_I2SPR_MCKOE_Pos</a>)</td></tr>
<tr class="separator:gaa466ff1b4340cc07fd6362f7bfb173f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25669c3686c0c577d2d371ac09200ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4">SPI_I2SPR_MCKOE_Msk</a></td></tr>
<tr class="separator:ga25669c3686c0c577d2d371ac09200ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e491769fbddf2ab68b1c8621e1c3dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e491769fbddf2ab68b1c8621e1c3dd6">SYSCFG_CFGR1_MEM_MODE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3e491769fbddf2ab68b1c8621e1c3dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694e0de710bb2fb84325c555e6c678bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga694e0de710bb2fb84325c555e6c678bd">SYSCFG_CFGR1_MEM_MODE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e491769fbddf2ab68b1c8621e1c3dd6">SYSCFG_CFGR1_MEM_MODE_Pos</a>)</td></tr>
<tr class="separator:ga694e0de710bb2fb84325c555e6c678bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae844133af99402c342767b0406cb874d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae844133af99402c342767b0406cb874d">SYSCFG_CFGR1_MEM_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga694e0de710bb2fb84325c555e6c678bd">SYSCFG_CFGR1_MEM_MODE_Msk</a></td></tr>
<tr class="separator:gae844133af99402c342767b0406cb874d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc84f4abe53c4d2516ab017626477817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc84f4abe53c4d2516ab017626477817">SYSCFG_CFGR1_MEM_MODE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e491769fbddf2ab68b1c8621e1c3dd6">SYSCFG_CFGR1_MEM_MODE_Pos</a>)</td></tr>
<tr class="separator:gafc84f4abe53c4d2516ab017626477817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51c3dbda77acf522defca9e8b8801a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa51c3dbda77acf522defca9e8b8801a3">SYSCFG_CFGR1_MEM_MODE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e491769fbddf2ab68b1c8621e1c3dd6">SYSCFG_CFGR1_MEM_MODE_Pos</a>)</td></tr>
<tr class="separator:gaa51c3dbda77acf522defca9e8b8801a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099843ae8f0a8b282c47ca9a846f2166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga099843ae8f0a8b282c47ca9a846f2166">SYSCFG_CFGR1_UFB_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga099843ae8f0a8b282c47ca9a846f2166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e807ae185dcf08b780d3ab2d4e05aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e807ae185dcf08b780d3ab2d4e05aa7">SYSCFG_CFGR1_UFB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga099843ae8f0a8b282c47ca9a846f2166">SYSCFG_CFGR1_UFB_Pos</a>)</td></tr>
<tr class="separator:ga6e807ae185dcf08b780d3ab2d4e05aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba7f447616aadc7e3addc509d019a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeba7f447616aadc7e3addc509d019a21">SYSCFG_CFGR1_UFB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e807ae185dcf08b780d3ab2d4e05aa7">SYSCFG_CFGR1_UFB_Msk</a></td></tr>
<tr class="separator:gaeba7f447616aadc7e3addc509d019a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae038ae3943f6434bf55ead3dae5a890d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae038ae3943f6434bf55ead3dae5a890d">SYSCFG_CFGR1_BOOT_MODE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae038ae3943f6434bf55ead3dae5a890d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d815ef22a61ea8e2aa9aa56ed90784d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d815ef22a61ea8e2aa9aa56ed90784d">SYSCFG_CFGR1_BOOT_MODE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae038ae3943f6434bf55ead3dae5a890d">SYSCFG_CFGR1_BOOT_MODE_Pos</a>)</td></tr>
<tr class="separator:ga4d815ef22a61ea8e2aa9aa56ed90784d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23fc5eceb687434386c9240f2c8e56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac23fc5eceb687434386c9240f2c8e56e">SYSCFG_CFGR1_BOOT_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d815ef22a61ea8e2aa9aa56ed90784d">SYSCFG_CFGR1_BOOT_MODE_Msk</a></td></tr>
<tr class="separator:gac23fc5eceb687434386c9240f2c8e56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154fd75945f2675fb9b188155f4641b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga154fd75945f2675fb9b188155f4641b3">SYSCFG_CFGR1_BOOT_MODE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae038ae3943f6434bf55ead3dae5a890d">SYSCFG_CFGR1_BOOT_MODE_Pos</a>)</td></tr>
<tr class="separator:ga154fd75945f2675fb9b188155f4641b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79fcc16cef5b77de3fbce94a422001cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79fcc16cef5b77de3fbce94a422001cd">SYSCFG_CFGR1_BOOT_MODE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae038ae3943f6434bf55ead3dae5a890d">SYSCFG_CFGR1_BOOT_MODE_Pos</a>)</td></tr>
<tr class="separator:ga79fcc16cef5b77de3fbce94a422001cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f26bebee7e8541ce5175ee8fceec73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f26bebee7e8541ce5175ee8fceec73">SYSCFG_CFGR2_FWDISEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga33f26bebee7e8541ce5175ee8fceec73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52fe92ec0ac2219020cc969a75b3ac04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52fe92ec0ac2219020cc969a75b3ac04">SYSCFG_CFGR2_FWDISEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga33f26bebee7e8541ce5175ee8fceec73">SYSCFG_CFGR2_FWDISEN_Pos</a>)</td></tr>
<tr class="separator:ga52fe92ec0ac2219020cc969a75b3ac04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe6d04990231114ec298086ee67162f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe6d04990231114ec298086ee67162f9">SYSCFG_CFGR2_FWDISEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52fe92ec0ac2219020cc969a75b3ac04">SYSCFG_CFGR2_FWDISEN_Msk</a></td></tr>
<tr class="separator:gabe6d04990231114ec298086ee67162f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa227b0061d22ed3c59acb3843f832399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa227b0061d22ed3c59acb3843f832399">SYSCFG_CFGR2_CAPA_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa227b0061d22ed3c59acb3843f832399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4766819486f5ff6122081e7ab14ddd49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4766819486f5ff6122081e7ab14ddd49">SYSCFG_CFGR2_CAPA_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa227b0061d22ed3c59acb3843f832399">SYSCFG_CFGR2_CAPA_Pos</a>)</td></tr>
<tr class="separator:ga4766819486f5ff6122081e7ab14ddd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa107ed9ea2ac2481654458af46a5d89c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa107ed9ea2ac2481654458af46a5d89c">SYSCFG_CFGR2_CAPA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4766819486f5ff6122081e7ab14ddd49">SYSCFG_CFGR2_CAPA_Msk</a></td></tr>
<tr class="separator:gaa107ed9ea2ac2481654458af46a5d89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf530b3e098623b53cc6bb51ade348e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf530b3e098623b53cc6bb51ade348e27">SYSCFG_CFGR2_CAPA_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa227b0061d22ed3c59acb3843f832399">SYSCFG_CFGR2_CAPA_Pos</a>)</td></tr>
<tr class="separator:gaf530b3e098623b53cc6bb51ade348e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1109f3bee365484eab6832a65fc95165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1109f3bee365484eab6832a65fc95165">SYSCFG_CFGR2_CAPA_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa227b0061d22ed3c59acb3843f832399">SYSCFG_CFGR2_CAPA_Pos</a>)</td></tr>
<tr class="separator:ga1109f3bee365484eab6832a65fc95165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4709b9455f77d3567350aa16189a30e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4709b9455f77d3567350aa16189a30e6">SYSCFG_CFGR2_CAPA_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa227b0061d22ed3c59acb3843f832399">SYSCFG_CFGR2_CAPA_Pos</a>)</td></tr>
<tr class="separator:ga4709b9455f77d3567350aa16189a30e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga609f16bc30ea1e25e8d13753c25d7d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga609f16bc30ea1e25e8d13753c25d7d8f">SYSCFG_CFGR2_CAPA_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa227b0061d22ed3c59acb3843f832399">SYSCFG_CFGR2_CAPA_Pos</a>)</td></tr>
<tr class="separator:ga609f16bc30ea1e25e8d13753c25d7d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4e51d59bb976585f8065c90602c31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a4e51d59bb976585f8065c90602c31b">SYSCFG_CFGR2_CAPA_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa227b0061d22ed3c59acb3843f832399">SYSCFG_CFGR2_CAPA_Pos</a>)</td></tr>
<tr class="separator:ga5a4e51d59bb976585f8065c90602c31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff2905a1e2926ae009c50543d6d630bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff2905a1e2926ae009c50543d6d630bb">SYSCFG_CFGR2_I2C_PB6_FMP_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaff2905a1e2926ae009c50543d6d630bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga469250f5a51b5435d9d23359cc074b04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga469250f5a51b5435d9d23359cc074b04">SYSCFG_CFGR2_I2C_PB6_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff2905a1e2926ae009c50543d6d630bb">SYSCFG_CFGR2_I2C_PB6_FMP_Pos</a>)</td></tr>
<tr class="separator:ga469250f5a51b5435d9d23359cc074b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe2c5ef2e471eb78db30ebb11ea4ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fe2c5ef2e471eb78db30ebb11ea4ece">SYSCFG_CFGR2_I2C_PB6_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga469250f5a51b5435d9d23359cc074b04">SYSCFG_CFGR2_I2C_PB6_FMP_Msk</a></td></tr>
<tr class="separator:ga1fe2c5ef2e471eb78db30ebb11ea4ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c3c048bd1534511e9c298dd8bcb96e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59c3c048bd1534511e9c298dd8bcb96e">SYSCFG_CFGR2_I2C_PB7_FMP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga59c3c048bd1534511e9c298dd8bcb96e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9492471e910f0974489283323efa64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd9492471e910f0974489283323efa64">SYSCFG_CFGR2_I2C_PB7_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga59c3c048bd1534511e9c298dd8bcb96e">SYSCFG_CFGR2_I2C_PB7_FMP_Pos</a>)</td></tr>
<tr class="separator:gacd9492471e910f0974489283323efa64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bab94853f7a3ec839c4657e955191ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bab94853f7a3ec839c4657e955191ef">SYSCFG_CFGR2_I2C_PB7_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd9492471e910f0974489283323efa64">SYSCFG_CFGR2_I2C_PB7_FMP_Msk</a></td></tr>
<tr class="separator:ga3bab94853f7a3ec839c4657e955191ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac61210b5cae00b5936bc348a0e6132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeac61210b5cae00b5936bc348a0e6132">SYSCFG_CFGR2_I2C_PB8_FMP_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaeac61210b5cae00b5936bc348a0e6132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32366dc80310f3a2a7137b9121d569c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa32366dc80310f3a2a7137b9121d569c">SYSCFG_CFGR2_I2C_PB8_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeac61210b5cae00b5936bc348a0e6132">SYSCFG_CFGR2_I2C_PB8_FMP_Pos</a>)</td></tr>
<tr class="separator:gaa32366dc80310f3a2a7137b9121d569c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ed3ee3be68eb48b3079a2d5ad81501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22ed3ee3be68eb48b3079a2d5ad81501">SYSCFG_CFGR2_I2C_PB8_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa32366dc80310f3a2a7137b9121d569c">SYSCFG_CFGR2_I2C_PB8_FMP_Msk</a></td></tr>
<tr class="separator:ga22ed3ee3be68eb48b3079a2d5ad81501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b980376c97faec3d70a5274571bf8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76b980376c97faec3d70a5274571bf8f">SYSCFG_CFGR2_I2C_PB9_FMP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga76b980376c97faec3d70a5274571bf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70e2e6e579a812f470980a3c0441185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac70e2e6e579a812f470980a3c0441185">SYSCFG_CFGR2_I2C_PB9_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga76b980376c97faec3d70a5274571bf8f">SYSCFG_CFGR2_I2C_PB9_FMP_Pos</a>)</td></tr>
<tr class="separator:gac70e2e6e579a812f470980a3c0441185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4c744061b6d2771b0ed2b0204027b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea4c744061b6d2771b0ed2b0204027b6">SYSCFG_CFGR2_I2C_PB9_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac70e2e6e579a812f470980a3c0441185">SYSCFG_CFGR2_I2C_PB9_FMP_Msk</a></td></tr>
<tr class="separator:gaea4c744061b6d2771b0ed2b0204027b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92dad6bde7a08038f26078694f6e7c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92dad6bde7a08038f26078694f6e7c4c">SYSCFG_CFGR2_I2C1_FMP_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga92dad6bde7a08038f26078694f6e7c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db1ccb67d6f176b3961625e6042d38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2db1ccb67d6f176b3961625e6042d38d">SYSCFG_CFGR2_I2C1_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92dad6bde7a08038f26078694f6e7c4c">SYSCFG_CFGR2_I2C1_FMP_Pos</a>)</td></tr>
<tr class="separator:ga2db1ccb67d6f176b3961625e6042d38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4f145409e2367b240d295730797ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff4f145409e2367b240d295730797ac0">SYSCFG_CFGR2_I2C1_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2db1ccb67d6f176b3961625e6042d38d">SYSCFG_CFGR2_I2C1_FMP_Msk</a></td></tr>
<tr class="separator:gaff4f145409e2367b240d295730797ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc7d703d4a792be3c7b33d578f040a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc7d703d4a792be3c7b33d578f040a2">SYSCFG_CFGR2_I2C2_FMP_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga3cc7d703d4a792be3c7b33d578f040a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6682367461d65eedb83a39e3dfa07209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6682367461d65eedb83a39e3dfa07209">SYSCFG_CFGR2_I2C2_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc7d703d4a792be3c7b33d578f040a2">SYSCFG_CFGR2_I2C2_FMP_Pos</a>)</td></tr>
<tr class="separator:ga6682367461d65eedb83a39e3dfa07209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc25fbbc97c91dc2980234ac5850b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdc25fbbc97c91dc2980234ac5850b43">SYSCFG_CFGR2_I2C2_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6682367461d65eedb83a39e3dfa07209">SYSCFG_CFGR2_I2C2_FMP_Msk</a></td></tr>
<tr class="separator:gacdc25fbbc97c91dc2980234ac5850b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01511dc38fd01636099113a8ae0a26da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01511dc38fd01636099113a8ae0a26da">SYSCFG_CFGR2_I2C3_FMP_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga01511dc38fd01636099113a8ae0a26da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00024c28880899f95f1b052aebb08a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00024c28880899f95f1b052aebb08a90">SYSCFG_CFGR2_I2C3_FMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01511dc38fd01636099113a8ae0a26da">SYSCFG_CFGR2_I2C3_FMP_Pos</a>)</td></tr>
<tr class="separator:ga00024c28880899f95f1b052aebb08a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a18c5cea9477325e68f7253f9b20423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a18c5cea9477325e68f7253f9b20423">SYSCFG_CFGR2_I2C3_FMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00024c28880899f95f1b052aebb08a90">SYSCFG_CFGR2_I2C3_FMP_Msk</a></td></tr>
<tr class="separator:ga5a18c5cea9477325e68f7253f9b20423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40db3f75cc81dcb1b6b8c18194d07a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40db3f75cc81dcb1b6b8c18194d07a8">SYSCFG_EXTICR1_EXTI0_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae40db3f75cc81dcb1b6b8c18194d07a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2b219e4d77fac522233905dc0d8de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">SYSCFG_EXTICR1_EXTI0_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae40db3f75cc81dcb1b6b8c18194d07a8">SYSCFG_EXTICR1_EXTI0_Pos</a>)</td></tr>
<tr class="separator:ga7c2b219e4d77fac522233905dc0d8de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b70d07448c3037234bc2abb8e3d884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8">SYSCFG_EXTICR1_EXTI0_Msk</a></td></tr>
<tr class="separator:ga75b70d07448c3037234bc2abb8e3d884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e187825ececb74bc0dc9bb16a22e8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e187825ececb74bc0dc9bb16a22e8af">SYSCFG_EXTICR1_EXTI1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1e187825ececb74bc0dc9bb16a22e8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac033e65cf79968349e0fa5e52ebf4ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">SYSCFG_EXTICR1_EXTI1_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e187825ececb74bc0dc9bb16a22e8af">SYSCFG_EXTICR1_EXTI1_Pos</a>)</td></tr>
<tr class="separator:gac033e65cf79968349e0fa5e52ebf4ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd">SYSCFG_EXTICR1_EXTI1_Msk</a></td></tr>
<tr class="separator:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283584ecd69e2dfd310b2b09d1028457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga283584ecd69e2dfd310b2b09d1028457">SYSCFG_EXTICR1_EXTI2_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga283584ecd69e2dfd310b2b09d1028457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1383ce11441c048c62e317e78eff0545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">SYSCFG_EXTICR1_EXTI2_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga283584ecd69e2dfd310b2b09d1028457">SYSCFG_EXTICR1_EXTI2_Pos</a>)</td></tr>
<tr class="separator:ga1383ce11441c048c62e317e78eff0545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545">SYSCFG_EXTICR1_EXTI2_Msk</a></td></tr>
<tr class="separator:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a505d92a83c5fc8d5d0c8202119f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08a505d92a83c5fc8d5d0c8202119f61">SYSCFG_EXTICR1_EXTI3_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga08a505d92a83c5fc8d5d0c8202119f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90072fd2defc44f0975836484c9d9bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">SYSCFG_EXTICR1_EXTI3_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga08a505d92a83c5fc8d5d0c8202119f61">SYSCFG_EXTICR1_EXTI3_Pos</a>)</td></tr>
<tr class="separator:ga90072fd2defc44f0975836484c9d9bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf">SYSCFG_EXTICR1_EXTI3_Msk</a></td></tr>
<tr class="separator:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI0 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">More...</a><br /></td></tr>
<tr class="separator:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861a4d7b48ffd93997267baaad12fd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga861a4d7b48ffd93997267baaad12fd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb087e2ded8ac927ee9e1fc0234bfdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">SYSCFG_EXTICR1_EXTI0_PE</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gacb087e2ded8ac927ee9e1fc0234bfdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766d0bf3501e207b0baa066cf756688f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">SYSCFG_EXTICR1_EXTI0_PH</a>&#160;&#160;&#160;(0x00000005U)</td></tr>
<tr class="separator:ga766d0bf3501e207b0baa066cf756688f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI1 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">More...</a><br /></td></tr>
<tr class="separator:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a11fce288d19546c76257483e0dcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga19a11fce288d19546c76257483e0dcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45a8c814b13fa19f157364dc715c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:gae45a8c814b13fa19f157364dc715c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5c3d1e914af78112179a13e9c736d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">SYSCFG_EXTICR1_EXTI1_PE</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga8f5c3d1e914af78112179a13e9c736d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac69d7f391e837d8e8adce27704d87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">SYSCFG_EXTICR1_EXTI1_PH</a>&#160;&#160;&#160;(0x00000050U)</td></tr>
<tr class="separator:ga0ac69d7f391e837d8e8adce27704d87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI2 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">More...</a><br /></td></tr>
<tr class="separator:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f2b7465d81745f7a772e7689a29618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">SYSCFG_EXTICR1_EXTI2_PE</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gac3f2b7465d81745f7a772e7689a29618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ed24773c389f4477944c2c43d106c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga45ed24773c389f4477944c2c43d106c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI3 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">More...</a><br /></td></tr>
<tr class="separator:ga45ed24773c389f4477944c2c43d106c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652183838bb096717551bf8a1917c257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga652183838bb096717551bf8a1917c257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205440ffa174509d57c2b6a1814f8202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:ga205440ffa174509d57c2b6a1814f8202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b33beb6294fd7a257f0f3a36e0dcda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">SYSCFG_EXTICR1_EXTI3_PE</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:gab2b33beb6294fd7a257f0f3a36e0dcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d0b453a61771de5591f5eb58ccb174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2d0b453a61771de5591f5eb58ccb174">SYSCFG_EXTICR2_EXTI4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae2d0b453a61771de5591f5eb58ccb174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf05f6030b07cf7ca730a2ea8325e7640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">SYSCFG_EXTICR2_EXTI4_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae2d0b453a61771de5591f5eb58ccb174">SYSCFG_EXTICR2_EXTI4_Pos</a>)</td></tr>
<tr class="separator:gaf05f6030b07cf7ca730a2ea8325e7640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a57b4872977812e60d521268190e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640">SYSCFG_EXTICR2_EXTI4_Msk</a></td></tr>
<tr class="separator:gad2a57b4872977812e60d521268190e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade15c38da4f70df1a360337abac37314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade15c38da4f70df1a360337abac37314">SYSCFG_EXTICR2_EXTI5_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gade15c38da4f70df1a360337abac37314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47b595915b1cd571357a04f31c79656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">SYSCFG_EXTICR2_EXTI5_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade15c38da4f70df1a360337abac37314">SYSCFG_EXTICR2_EXTI5_Pos</a>)</td></tr>
<tr class="separator:gaa47b595915b1cd571357a04f31c79656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656">SYSCFG_EXTICR2_EXTI5_Msk</a></td></tr>
<tr class="separator:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab355e39e166c83c356999c3da7fd7893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab355e39e166c83c356999c3da7fd7893">SYSCFG_EXTICR2_EXTI6_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab355e39e166c83c356999c3da7fd7893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbcd9e40a5da23a133cd3479d326c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">SYSCFG_EXTICR2_EXTI6_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab355e39e166c83c356999c3da7fd7893">SYSCFG_EXTICR2_EXTI6_Pos</a>)</td></tr>
<tr class="separator:gaadbcd9e40a5da23a133cd3479d326c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66">SYSCFG_EXTICR2_EXTI6_Msk</a></td></tr>
<tr class="separator:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa503d2cda916e0b9d0f621317c3f1601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa503d2cda916e0b9d0f621317c3f1601">SYSCFG_EXTICR2_EXTI7_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa503d2cda916e0b9d0f621317c3f1601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97160d2262cb4ab1ae9098809391f52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">SYSCFG_EXTICR2_EXTI7_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa503d2cda916e0b9d0f621317c3f1601">SYSCFG_EXTICR2_EXTI7_Pos</a>)</td></tr>
<tr class="separator:ga97160d2262cb4ab1ae9098809391f52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638ea3bb014752813d064d37b3388950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e">SYSCFG_EXTICR2_EXTI7_Msk</a></td></tr>
<tr class="separator:ga638ea3bb014752813d064d37b3388950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51147f1747daf48dbcfad03285ae8889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga51147f1747daf48dbcfad03285ae8889"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI4 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">More...</a><br /></td></tr>
<tr class="separator:ga51147f1747daf48dbcfad03285ae8889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917aeb0df688d6b34785085fc85d9e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga917aeb0df688d6b34785085fc85d9e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ac312beeb19d3bb34a552546477613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga14ac312beeb19d3bb34a552546477613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec62164e18d1b525e8272169b1efe642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:gaec62164e18d1b525e8272169b1efe642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d2292b6a856a8a71d82f595b580b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">SYSCFG_EXTICR2_EXTI4_PE</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gac1d2292b6a856a8a71d82f595b580b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI5 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">More...</a><br /></td></tr>
<tr class="separator:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a3f610234dfa13f56e72c76a12be74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga90a3f610234dfa13f56e72c76a12be74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea392f1530c7cb794a63d04e268a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:ga0eea392f1530c7cb794a63d04e268a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4e6644d0144bfb0f913cf20eaf2f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">SYSCFG_EXTICR2_EXTI5_PE</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga8a4e6644d0144bfb0f913cf20eaf2f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI6 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">More...</a><br /></td></tr>
<tr class="separator:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c97cdece451441e49120e754020cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:ga26c97cdece451441e49120e754020cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804218f2dd83c72e672143ec4f283ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">SYSCFG_EXTICR2_EXTI6_PE</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga804218f2dd83c72e672143ec4f283ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI7 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">More...</a><br /></td></tr>
<tr class="separator:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18d324986b18858f901febbcc2a57b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gab18d324986b18858f901febbcc2a57b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d097c1b5cbb62dc86327604907dcd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">SYSCFG_EXTICR2_EXTI7_PE</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga90d097c1b5cbb62dc86327604907dcd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1169e4f50e721a7c6b9d9c2b722035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1169e4f50e721a7c6b9d9c2b722035">SYSCFG_EXTICR3_EXTI8_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0e1169e4f50e721a7c6b9d9c2b722035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab693b7e686ba5646959113dd6b408673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">SYSCFG_EXTICR3_EXTI8_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e1169e4f50e721a7c6b9d9c2b722035">SYSCFG_EXTICR3_EXTI8_Pos</a>)</td></tr>
<tr class="separator:gab693b7e686ba5646959113dd6b408673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673">SYSCFG_EXTICR3_EXTI8_Msk</a></td></tr>
<tr class="separator:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6d994a483df2e705db0343cb88fb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6d994a483df2e705db0343cb88fb53">SYSCFG_EXTICR3_EXTI9_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga6f6d994a483df2e705db0343cb88fb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea1b3c5cb074a305ad06709a7023689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">SYSCFG_EXTICR3_EXTI9_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6d994a483df2e705db0343cb88fb53">SYSCFG_EXTICR3_EXTI9_Pos</a>)</td></tr>
<tr class="separator:ga8ea1b3c5cb074a305ad06709a7023689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002462e4c233adc6dd502de726994575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689">SYSCFG_EXTICR3_EXTI9_Msk</a></td></tr>
<tr class="separator:ga002462e4c233adc6dd502de726994575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6efb981e6435ae15643e438196ffba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d6efb981e6435ae15643e438196ffba">SYSCFG_EXTICR3_EXTI10_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8d6efb981e6435ae15643e438196ffba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1803c2719fb53533547496e02c8b07d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">SYSCFG_EXTICR3_EXTI10_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d6efb981e6435ae15643e438196ffba">SYSCFG_EXTICR3_EXTI10_Pos</a>)</td></tr>
<tr class="separator:ga1803c2719fb53533547496e02c8b07d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4">SYSCFG_EXTICR3_EXTI10_Msk</a></td></tr>
<tr class="separator:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b9c2241040cf831bbb18391cda402c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b9c2241040cf831bbb18391cda402c">SYSCFG_EXTICR3_EXTI11_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga29b9c2241040cf831bbb18391cda402c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7d37c95e30bf30ac80d455bfa9a842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">SYSCFG_EXTICR3_EXTI11_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga29b9c2241040cf831bbb18391cda402c">SYSCFG_EXTICR3_EXTI11_Pos</a>)</td></tr>
<tr class="separator:ga4c7d37c95e30bf30ac80d455bfa9a842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842">SYSCFG_EXTICR3_EXTI11_Msk</a></td></tr>
<tr class="separator:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c6843a871f1a06ca25c0de50048b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:gae1c6843a871f1a06ca25c0de50048b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI8 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">More...</a><br /></td></tr>
<tr class="separator:gae1c6843a871f1a06ca25c0de50048b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0d34ff57632d7753981404cef548e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaba0d34ff57632d7753981404cef548e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15260ba354dee354f0a71e7913009c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:gaa15260ba354dee354f0a71e7913009c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185287204b8cead31d3760f65c5ca19d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d">SYSCFG_EXTICR3_EXTI8_PE</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga185287204b8cead31d3760f65c5ca19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI9 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">More...</a><br /></td></tr>
<tr class="separator:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc355176941881870c620c0837cab48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga1cc355176941881870c620c0837cab48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce176ef4b389251dadb98d9f59f8fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">SYSCFG_EXTICR3_EXTI9_PE</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:gafce176ef4b389251dadb98d9f59f8fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31fdedc4a90328881fe8817f4eef61b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31fdedc4a90328881fe8817f4eef61b2">SYSCFG_EXTICR3_EXTI9_PH</a>&#160;&#160;&#160;(0x00000050U)</td></tr>
<tr class="separator:ga31fdedc4a90328881fe8817f4eef61b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25acdbb9e916c440c41a060d861130ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga25acdbb9e916c440c41a060d861130ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI10 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">More...</a><br /></td></tr>
<tr class="separator:ga25acdbb9e916c440c41a060d861130ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3553c540cd836d465824939c2e3b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:gaab3553c540cd836d465824939c2e3b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde568ef1c8f4bfaf18954e8ee0716a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">SYSCFG_EXTICR3_EXTI10_PE</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:gabde568ef1c8f4bfaf18954e8ee0716a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791e7d2bd23ae969540e5509c6718255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga791e7d2bd23ae969540e5509c6718255">SYSCFG_EXTICR3_EXTI10_PH</a>&#160;&#160;&#160;(0x00000500U)</td></tr>
<tr class="separator:ga791e7d2bd23ae969540e5509c6718255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga0ca8a85d4512677eff6ed2aac897a366"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI11 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">More...</a><br /></td></tr>
<tr class="separator:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a69d636cda0352da0982c54f582787d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:ga6a69d636cda0352da0982c54f582787d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44affe06868a0490f8d0cbbba51ff412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">SYSCFG_EXTICR3_EXTI11_PE</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:ga44affe06868a0490f8d0cbbba51ff412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bcb273eca8dad24924a1402c31411e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bcb273eca8dad24924a1402c31411e">SYSCFG_EXTICR4_EXTI12_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga81bcb273eca8dad24924a1402c31411e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcd55b42c6aa84cdd8c36d7df16fcf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">SYSCFG_EXTICR4_EXTI12_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga81bcb273eca8dad24924a1402c31411e">SYSCFG_EXTICR4_EXTI12_Pos</a>)</td></tr>
<tr class="separator:gaabcd55b42c6aa84cdd8c36d7df16fcf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5">SYSCFG_EXTICR4_EXTI12_Msk</a></td></tr>
<tr class="separator:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09cc7a3ec956c6849e56f0deb4bf94cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09cc7a3ec956c6849e56f0deb4bf94cc">SYSCFG_EXTICR4_EXTI13_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga09cc7a3ec956c6849e56f0deb4bf94cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf1614a726586aeefae87ca1d803656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">SYSCFG_EXTICR4_EXTI13_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga09cc7a3ec956c6849e56f0deb4bf94cc">SYSCFG_EXTICR4_EXTI13_Pos</a>)</td></tr>
<tr class="separator:gafaf1614a726586aeefae87ca1d803656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656">SYSCFG_EXTICR4_EXTI13_Msk</a></td></tr>
<tr class="separator:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525a67279d0e7f222fd770de959a96d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga525a67279d0e7f222fd770de959a96d5">SYSCFG_EXTICR4_EXTI14_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga525a67279d0e7f222fd770de959a96d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bb6740c8bc08eb716e3ef71841e81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">SYSCFG_EXTICR4_EXTI14_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga525a67279d0e7f222fd770de959a96d5">SYSCFG_EXTICR4_EXTI14_Pos</a>)</td></tr>
<tr class="separator:ga95bb6740c8bc08eb716e3ef71841e81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde06df3ec6e357374820a5a615991aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a">SYSCFG_EXTICR4_EXTI14_Msk</a></td></tr>
<tr class="separator:gabde06df3ec6e357374820a5a615991aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d829ebf74fc207970f57a960bd8b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d829ebf74fc207970f57a960bd8b4a">SYSCFG_EXTICR4_EXTI15_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa2d829ebf74fc207970f57a960bd8b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">SYSCFG_EXTICR4_EXTI15_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa2d829ebf74fc207970f57a960bd8b4a">SYSCFG_EXTICR4_EXTI15_Pos</a>)</td></tr>
<tr class="separator:ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a">SYSCFG_EXTICR4_EXTI15_Msk</a></td></tr>
<tr class="separator:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI12 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">More...</a><br /></td></tr>
<tr class="separator:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b00a462533a83c75c588340a2fa710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gad8b00a462533a83c75c588340a2fa710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d27668b1fa6b1accde06aa144faa970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:ga4d27668b1fa6b1accde06aa144faa970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;(0x00000003U)</td></tr>
<tr class="separator:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102ee111e27fd67228c169836dd0849e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e">SYSCFG_EXTICR4_EXTI12_PE</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga102ee111e27fd67228c169836dd0849e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0514aaa894c9be44ba47c1346756f90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga0514aaa894c9be44ba47c1346756f90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI13 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">More...</a><br /></td></tr>
<tr class="separator:ga0514aaa894c9be44ba47c1346756f90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;(0x00000020U)</td></tr>
<tr class="separator:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed530f628b3c37281f7a583af1cdb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;(0x00000030U)</td></tr>
<tr class="separator:gabed530f628b3c37281f7a583af1cdb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc5424bf39509a989464a81ec0714da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da">SYSCFG_EXTICR4_EXTI13_PE</a>&#160;&#160;&#160;(0x00000040U)</td></tr>
<tr class="separator:ga7dc5424bf39509a989464a81ec0714da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:ga7ad140a68e3e4e0406a182a504679ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI14 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">More...</a><br /></td></tr>
<tr class="separator:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;(0x00000100U)</td></tr>
<tr class="separator:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca668cdd447acb1740566f46de5eb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;(0x00000200U)</td></tr>
<tr class="separator:ga8ca668cdd447acb1740566f46de5eb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;(0x00000300U)</td></tr>
<tr class="separator:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c13c49f6d93865ba05361cd86fddabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf">SYSCFG_EXTICR4_EXTI14_PE</a>&#160;&#160;&#160;(0x00000400U)</td></tr>
<tr class="separator:ga4c13c49f6d93865ba05361cd86fddabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="memdesc:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI15 configuration <br  />
  <a href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">More...</a><br /></td></tr>
<tr class="separator:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;(0x00001000U)</td></tr>
<tr class="separator:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49778592caef3a176ee82c9b83e25148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;(0x00002000U)</td></tr>
<tr class="separator:ga49778592caef3a176ee82c9b83e25148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23e07d92a68cf7f8c3e58b479638885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;(0x00003000U)</td></tr>
<tr class="separator:gac23e07d92a68cf7f8c3e58b479638885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd64bc0ea005d03068f2e9b8f425944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">SYSCFG_EXTICR4_EXTI15_PE</a>&#160;&#160;&#160;(0x00004000U)</td></tr>
<tr class="separator:gaefd64bc0ea005d03068f2e9b8f425944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991a58b832d6284889acd72aec1ad7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga991a58b832d6284889acd72aec1ad7e9">SYSCFG_CFGR3_EN_VREFINT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga991a58b832d6284889acd72aec1ad7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea29cb2a8f566e00550a47e737b02971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea29cb2a8f566e00550a47e737b02971">SYSCFG_CFGR3_EN_VREFINT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga991a58b832d6284889acd72aec1ad7e9">SYSCFG_CFGR3_EN_VREFINT_Pos</a>)</td></tr>
<tr class="separator:gaea29cb2a8f566e00550a47e737b02971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b545a8ca1fc9f0acdc84c9b992b45ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b545a8ca1fc9f0acdc84c9b992b45ca">SYSCFG_CFGR3_EN_VREFINT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea29cb2a8f566e00550a47e737b02971">SYSCFG_CFGR3_EN_VREFINT_Msk</a></td></tr>
<tr class="separator:ga1b545a8ca1fc9f0acdc84c9b992b45ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0acb993687f35ff38f0c70fb2b188e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0acb993687f35ff38f0c70fb2b188e1">SYSCFG_CFGR3_VREF_OUT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae0acb993687f35ff38f0c70fb2b188e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9b4846657f59a1ff0494b194f49202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf9b4846657f59a1ff0494b194f49202">SYSCFG_CFGR3_VREF_OUT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0acb993687f35ff38f0c70fb2b188e1">SYSCFG_CFGR3_VREF_OUT_Pos</a>)</td></tr>
<tr class="separator:gaaf9b4846657f59a1ff0494b194f49202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521946452794affe9946afe5b14a79dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga521946452794affe9946afe5b14a79dd">SYSCFG_CFGR3_VREF_OUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf9b4846657f59a1ff0494b194f49202">SYSCFG_CFGR3_VREF_OUT_Msk</a></td></tr>
<tr class="separator:ga521946452794affe9946afe5b14a79dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4872588d32a0ccdc6bfa3367d60e0a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4872588d32a0ccdc6bfa3367d60e0a2e">SYSCFG_CFGR3_VREF_OUT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0acb993687f35ff38f0c70fb2b188e1">SYSCFG_CFGR3_VREF_OUT_Pos</a>)</td></tr>
<tr class="separator:ga4872588d32a0ccdc6bfa3367d60e0a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923ec7f103faaf0573bb916f53c368a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga923ec7f103faaf0573bb916f53c368a1">SYSCFG_CFGR3_VREF_OUT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae0acb993687f35ff38f0c70fb2b188e1">SYSCFG_CFGR3_VREF_OUT_Pos</a>)</td></tr>
<tr class="separator:ga923ec7f103faaf0573bb916f53c368a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a3bee3fae99692e36eec0964720a35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a3bee3fae99692e36eec0964720a35d">SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5a3bee3fae99692e36eec0964720a35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdc3bdd0bbdd950ba103c1c5e4f47bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdc3bdd0bbdd950ba103c1c5e4f47bb0">SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a3bee3fae99692e36eec0964720a35d">SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Pos</a>)</td></tr>
<tr class="separator:gabdc3bdd0bbdd950ba103c1c5e4f47bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef647f162683ec06541e3426b0b7fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef647f162683ec06541e3426b0b7fc4">SYSCFG_CFGR3_ENBUF_VREFINT_ADC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdc3bdd0bbdd950ba103c1c5e4f47bb0">SYSCFG_CFGR3_ENBUF_VREFINT_ADC_Msk</a></td></tr>
<tr class="separator:ga7ef647f162683ec06541e3426b0b7fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d94acc6b8b680db4f171369158d645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54d94acc6b8b680db4f171369158d645">SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga54d94acc6b8b680db4f171369158d645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b4d819a39ddc5fa68fb753a9527b211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b4d819a39ddc5fa68fb753a9527b211">SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga54d94acc6b8b680db4f171369158d645">SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Pos</a>)</td></tr>
<tr class="separator:ga4b4d819a39ddc5fa68fb753a9527b211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43aa65cb0fc90e504616262a1e645ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43aa65cb0fc90e504616262a1e645ac5">SYSCFG_CFGR3_ENBUF_SENSOR_ADC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b4d819a39ddc5fa68fb753a9527b211">SYSCFG_CFGR3_ENBUF_SENSOR_ADC_Msk</a></td></tr>
<tr class="separator:ga43aa65cb0fc90e504616262a1e645ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60aacdab49f52b00b22bcbef691816d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60aacdab49f52b00b22bcbef691816d7">SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga60aacdab49f52b00b22bcbef691816d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38348ee701e4025c175f92c89519e8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38348ee701e4025c175f92c89519e8cb">SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga60aacdab49f52b00b22bcbef691816d7">SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Pos</a>)</td></tr>
<tr class="separator:ga38348ee701e4025c175f92c89519e8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f14e36a0f9b19ca7f878eb7fd17cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f14e36a0f9b19ca7f878eb7fd17cad">SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38348ee701e4025c175f92c89519e8cb">SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP_Msk</a></td></tr>
<tr class="separator:gaf7f14e36a0f9b19ca7f878eb7fd17cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8ff6d200ecae7ef4cac4b5050afd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b8ff6d200ecae7ef4cac4b5050afd80">SYSCFG_CFGR3_ENREF_HSI48_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga1b8ff6d200ecae7ef4cac4b5050afd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f9fbc38478990386e361f7d1951374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f9fbc38478990386e361f7d1951374">SYSCFG_CFGR3_ENREF_HSI48_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b8ff6d200ecae7ef4cac4b5050afd80">SYSCFG_CFGR3_ENREF_HSI48_Pos</a>)</td></tr>
<tr class="separator:gad4f9fbc38478990386e361f7d1951374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2834270628936cc315fd68315679615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2834270628936cc315fd68315679615">SYSCFG_CFGR3_ENREF_HSI48</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4f9fbc38478990386e361f7d1951374">SYSCFG_CFGR3_ENREF_HSI48_Msk</a></td></tr>
<tr class="separator:gaa2834270628936cc315fd68315679615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b5cc6707104d99df36dd31aeda4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b5cc6707104d99df36dd31aeda4733">SYSCFG_CFGR3_VREFINT_RDYF_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga28b5cc6707104d99df36dd31aeda4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a04ceb87d463760de4083ff80010e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a04ceb87d463760de4083ff80010e53">SYSCFG_CFGR3_VREFINT_RDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga28b5cc6707104d99df36dd31aeda4733">SYSCFG_CFGR3_VREFINT_RDYF_Pos</a>)</td></tr>
<tr class="separator:ga5a04ceb87d463760de4083ff80010e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c6a86e352651c91b2f5bddb0c5d483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52c6a86e352651c91b2f5bddb0c5d483">SYSCFG_CFGR3_VREFINT_RDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a04ceb87d463760de4083ff80010e53">SYSCFG_CFGR3_VREFINT_RDYF_Msk</a></td></tr>
<tr class="separator:ga52c6a86e352651c91b2f5bddb0c5d483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52df09822013fa422873e34cb796b711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52df09822013fa422873e34cb796b711">SYSCFG_CFGR3_REF_LOCK_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga52df09822013fa422873e34cb796b711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e29041ad32956595e9dae305d2668f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e29041ad32956595e9dae305d2668f5">SYSCFG_CFGR3_REF_LOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga52df09822013fa422873e34cb796b711">SYSCFG_CFGR3_REF_LOCK_Pos</a>)</td></tr>
<tr class="separator:ga7e29041ad32956595e9dae305d2668f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759086565096701e9c38115bd410d49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga759086565096701e9c38115bd410d49c">SYSCFG_CFGR3_REF_LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e29041ad32956595e9dae305d2668f5">SYSCFG_CFGR3_REF_LOCK_Msk</a></td></tr>
<tr class="separator:ga759086565096701e9c38115bd410d49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa447be8e245b75f9674c9a2f2059058c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa447be8e245b75f9674c9a2f2059058c">SYSCFG_CFGR3_EN_BGAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b545a8ca1fc9f0acdc84c9b992b45ca">SYSCFG_CFGR3_EN_VREFINT</a></td></tr>
<tr class="separator:gaa447be8e245b75f9674c9a2f2059058c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ae3841409eeabdf0ab2f14ea975a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34ae3841409eeabdf0ab2f14ea975a6c">SYSCFG_CFGR3_ENBUF_BGAP_ADC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef647f162683ec06541e3426b0b7fc4">SYSCFG_CFGR3_ENBUF_VREFINT_ADC</a></td></tr>
<tr class="separator:ga34ae3841409eeabdf0ab2f14ea975a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40925b4b6c391d537b2948c999a9dbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40925b4b6c391d537b2948c999a9dbc0">SYSCFG_CFGR3_ENBUFLP_BGAP_COMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f14e36a0f9b19ca7f878eb7fd17cad">SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP</a></td></tr>
<tr class="separator:ga40925b4b6c391d537b2948c999a9dbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e28d081b115212fe59ffbc67c1c713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37e28d081b115212fe59ffbc67c1c713">SYSCFG_CFGR3_ENREF_RC48MHz</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2834270628936cc315fd68315679615">SYSCFG_CFGR3_ENREF_HSI48</a></td></tr>
<tr class="separator:ga37e28d081b115212fe59ffbc67c1c713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99fdfda95aad2c6e092f0552b6c1d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab99fdfda95aad2c6e092f0552b6c1d4f">SYSCFG_CFGR3_REF_RC48MHz_RDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52c6a86e352651c91b2f5bddb0c5d483">SYSCFG_CFGR3_VREFINT_RDYF</a></td></tr>
<tr class="separator:gab99fdfda95aad2c6e092f0552b6c1d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8bb27cc5ff7d86f717967747fd90b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8bb27cc5ff7d86f717967747fd90b0e">SYSCFG_CFGR3_REF_HSI48_RDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52c6a86e352651c91b2f5bddb0c5d483">SYSCFG_CFGR3_VREFINT_RDYF</a></td></tr>
<tr class="separator:gac8bb27cc5ff7d86f717967747fd90b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5628b06046c2e2c8c8afa57c8dca770d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5628b06046c2e2c8c8afa57c8dca770d">SYSCFG_VREFINT_ADC_RDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52c6a86e352651c91b2f5bddb0c5d483">SYSCFG_CFGR3_VREFINT_RDYF</a></td></tr>
<tr class="separator:ga5628b06046c2e2c8c8afa57c8dca770d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4e498091405a08fbcbd09407254be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd4e498091405a08fbcbd09407254be4">SYSCFG_CFGR3_SENSOR_ADC_RDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52c6a86e352651c91b2f5bddb0c5d483">SYSCFG_CFGR3_VREFINT_RDYF</a></td></tr>
<tr class="separator:gafd4e498091405a08fbcbd09407254be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4f72405702c4db3cae43c12a95246f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4f72405702c4db3cae43c12a95246f">SYSCFG_CFGR3_VREFINT_ADC_RDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52c6a86e352651c91b2f5bddb0c5d483">SYSCFG_CFGR3_VREFINT_RDYF</a></td></tr>
<tr class="separator:ga9d4f72405702c4db3cae43c12a95246f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3899e3ffa82413fab6e8068ce883dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3899e3ffa82413fab6e8068ce883dd0">SYSCFG_CFGR3_VREFINT_COMP_RDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52c6a86e352651c91b2f5bddb0c5d483">SYSCFG_CFGR3_VREFINT_RDYF</a></td></tr>
<tr class="separator:gaf3899e3ffa82413fab6e8068ce883dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0fe2a78be5c1f4c09be20e627976fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d0fe2a78be5c1f4c09be20e627976fa">TIM_TIM2_REMAP_HSI_SUPPORT</a></td></tr>
<tr class="separator:ga4d0fe2a78be5c1f4c09be20e627976fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e7dab921f2e0b8deac9e5b2cedea0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9e7dab921f2e0b8deac9e5b2cedea0f">TIM_TIM2_REMAP_HSI48_SUPPORT</a></td></tr>
<tr class="separator:gad9e7dab921f2e0b8deac9e5b2cedea0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdca91d88f73215ab00bc9a84938584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdca91d88f73215ab00bc9a84938584">TIM_CR1_CEN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9cdca91d88f73215ab00bc9a84938584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f58b244f6d1eb12be39b714e434e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdca91d88f73215ab00bc9a84938584">TIM_CR1_CEN_Pos</a>)</td></tr>
<tr class="separator:gab39f58b244f6d1eb12be39b714e434e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a></td></tr>
<tr class="separator:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014a0f9d40c6a34b7fdf70bd8908d14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d">TIM_CR1_UDIS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga014a0f9d40c6a34b7fdf70bd8908d14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab930af301c357d666089faef3fe38982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga014a0f9d40c6a34b7fdf70bd8908d14d">TIM_CR1_UDIS_Pos</a>)</td></tr>
<tr class="separator:gab930af301c357d666089faef3fe38982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a></td></tr>
<tr class="separator:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68d9cdf8e673e01035272fa228ab239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa68d9cdf8e673e01035272fa228ab239">TIM_CR1_URS_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa68d9cdf8e673e01035272fa228ab239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b7788d2996e1a0b729c23f6c01df18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa68d9cdf8e673e01035272fa228ab239">TIM_CR1_URS_Pos</a>)</td></tr>
<tr class="separator:ga86b7788d2996e1a0b729c23f6c01df18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c997c2c23e8bef7ca07579762c113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a></td></tr>
<tr class="separator:ga06c997c2c23e8bef7ca07579762c113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cae3644294078a1a12ac19f86ece98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cae3644294078a1a12ac19f86ece98e">TIM_CR1_OPM_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2cae3644294078a1a12ac19f86ece98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fbbf98af8ecd146d7eae1874c0f115a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cae3644294078a1a12ac19f86ece98e">TIM_CR1_OPM_Pos</a>)</td></tr>
<tr class="separator:ga6fbbf98af8ecd146d7eae1874c0f115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3d1488296350af6d36fbbf71905d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a></td></tr>
<tr class="separator:ga6d3d1488296350af6d36fbbf71905d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161776b682c51f69581800125bf89a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga161776b682c51f69581800125bf89a48">TIM_CR1_DIR_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga161776b682c51f69581800125bf89a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f92c5c62905feea73880ccbf6836aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga161776b682c51f69581800125bf89a48">TIM_CR1_DIR_Pos</a>)</td></tr>
<tr class="separator:gad5f92c5c62905feea73880ccbf6836aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea10770904af189f3aaeb97b45722aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a></td></tr>
<tr class="separator:gacea10770904af189f3aaeb97b45722aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f425763d1d4c1483ca41a34cda2b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa8f425763d1d4c1483ca41a34cda2b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4916455eb6d08d131dd9ae5b8013ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>)</td></tr>
<tr class="separator:gaee4916455eb6d08d131dd9ae5b8013ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352b3c389bde13dd6049de0afdd874f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a></td></tr>
<tr class="separator:ga352b3c389bde13dd6049de0afdd874f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>)</td></tr>
<tr class="separator:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f425763d1d4c1483ca41a34cda2b2a">TIM_CR1_CMS_Pos</a>)</td></tr>
<tr class="separator:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517317561e18e823ac75a35ae05b2c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga517317561e18e823ac75a35ae05b2c29">TIM_CR1_ARPE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga517317561e18e823ac75a35ae05b2c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e508ecc8ac453c2999b2ca7885f24a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga517317561e18e823ac75a35ae05b2c29">TIM_CR1_ARPE_Pos</a>)</td></tr>
<tr class="separator:ga4e508ecc8ac453c2999b2ca7885f24a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a></td></tr>
<tr class="separator:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3940e6580a2f924894f6f2f80ca856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaee3940e6580a2f924894f6f2f80ca856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0894ca61f67f8ce59882c5a9645f68bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>)</td></tr>
<tr class="separator:ga0894ca61f67f8ce59882c5a9645f68bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a></td></tr>
<tr class="separator:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458d536d82aa3db7d227b0f00b36808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>)</td></tr>
<tr class="separator:ga458d536d82aa3db7d227b0f00b36808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee3940e6580a2f924894f6f2f80ca856">TIM_CR1_CKD_Pos</a>)</td></tr>
<tr class="separator:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159a232ac14d50dc779712b5917e2ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga159a232ac14d50dc779712b5917e2ab5">TIM_CR2_CCDS_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga159a232ac14d50dc779712b5917e2ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57abe8dfa0dc138ec4c9f4b0dd72299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga159a232ac14d50dc779712b5917e2ab5">TIM_CR2_CCDS_Pos</a>)</td></tr>
<tr class="separator:ga57abe8dfa0dc138ec4c9f4b0dd72299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade656832d3ec303a2a7a422638dd560e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a></td></tr>
<tr class="separator:gade656832d3ec303a2a7a422638dd560e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8f8be33b5a8e48b67524b93e521a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7e8f8be33b5a8e48b67524b93e521a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6c31bf38844218cb8c8ee98aef46c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="separator:ga8f6c31bf38844218cb8c8ee98aef46c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a></td></tr>
<tr class="separator:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e55308e84106d6501201e66bd46ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="separator:gaf3e55308e84106d6501201e66bd46ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="separator:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e8f8be33b5a8e48b67524b93e521a91">TIM_CR2_MMS_Pos</a>)</td></tr>
<tr class="separator:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga493bce1bb3c1243de9e4a9069c261e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga493bce1bb3c1243de9e4a9069c261e54">TIM_CR2_TI1S_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga493bce1bb3c1243de9e4a9069c261e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aef7ed878a1f55f901cfdb25d3842ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga493bce1bb3c1243de9e4a9069c261e54">TIM_CR2_TI1S_Pos</a>)</td></tr>
<tr class="separator:ga5aef7ed878a1f55f901cfdb25d3842ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07504497b70af628fa1aee8fe7ef63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a></td></tr>
<tr class="separator:gad07504497b70af628fa1aee8fe7ef63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40905e02ce0cff7e929a9e78e7f46bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga40905e02ce0cff7e929a9e78e7f46bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34db507d082a38eb597b9a27bb659ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="separator:ga34db507d082a38eb597b9a27bb659ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92349731a6107e0f3a251b44a67c7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a></td></tr>
<tr class="separator:gae92349731a6107e0f3a251b44a67c7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="separator:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="separator:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63847fc3c71f582403e6301b1229c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40905e02ce0cff7e929a9e78e7f46bcb">TIM_SMCR_SMS_Pos</a>)</td></tr>
<tr class="separator:ga63847fc3c71f582403e6301b1229c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcaa765c40260187fc144e9e8138cc4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafcaa765c40260187fc144e9e8138cc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa1e898f53a002c3bddaa336e8888b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:ga2aa1e898f53a002c3bddaa336e8888b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680e719bca2b672d850504220ae51fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a></td></tr>
<tr class="separator:ga8680e719bca2b672d850504220ae51fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb82212fcc89166a43ff97542da9182d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:gacb82212fcc89166a43ff97542da9182d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafcaa765c40260187fc144e9e8138cc4b">TIM_SMCR_TS_Pos</a>)</td></tr>
<tr class="separator:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904f429175a5ab1cfb78af1487d8b187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga904f429175a5ab1cfb78af1487d8b187">TIM_SMCR_MSM_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga904f429175a5ab1cfb78af1487d8b187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba3fb13f79aeb124c0f496bef33e4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga904f429175a5ab1cfb78af1487d8b187">TIM_SMCR_MSM_Pos</a>)</td></tr>
<tr class="separator:gafba3fb13f79aeb124c0f496bef33e4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a></td></tr>
<tr class="separator:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb493ebc2ecb4f3759eb97f9496a1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafbb493ebc2ecb4f3759eb97f9496a1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423e64cbb40275055b1b92a6d3ab0a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:ga423e64cbb40275055b1b92a6d3ab0a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a></td></tr>
<tr class="separator:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5528381fb64ffbcc719de478391ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:gafb5528381fb64ffbcc719de478391ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6082700946fc61a6f9d6209e258fcc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb493ebc2ecb4f3759eb97f9496a1dd">TIM_SMCR_ETF_Pos</a>)</td></tr>
<tr class="separator:ga6082700946fc61a6f9d6209e258fcc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f059d7026ed8c8b644ec62d416323b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac0f059d7026ed8c8b644ec62d416323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab319df2e386dc55f421f20a7f4c8a5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>)</td></tr>
<tr class="separator:gab319df2e386dc55f421f20a7f4c8a5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb9e631876435e276211d88e797386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a></td></tr>
<tr class="separator:ga0ebb9e631876435e276211d88e797386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b43cd09557a69ed10471ed76b228d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>)</td></tr>
<tr class="separator:ga00b43cd09557a69ed10471ed76b228d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf12f04862dbc92ca238d1518b27b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac0f059d7026ed8c8b644ec62d416323b">TIM_SMCR_ETPS_Pos</a>)</td></tr>
<tr class="separator:gabf12f04862dbc92ca238d1518b27b16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef2d4adcfd438a4d19ea54ef7031ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0">TIM_SMCR_ECE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaaef2d4adcfd438a4d19ea54ef7031ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaef2d4adcfd438a4d19ea54ef7031ed0">TIM_SMCR_ECE_Pos</a>)</td></tr>
<tr class="separator:ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a1d5f39d5f47b5409054e693fc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a></td></tr>
<tr class="separator:ga331a1d5f39d5f47b5409054e693fc651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5b5864ba9fe393be0bcd168e3cf439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada5b5864ba9fe393be0bcd168e3cf439">TIM_SMCR_ETP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gada5b5864ba9fe393be0bcd168e3cf439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f8984e6ac3422454b0a586a2b973e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gada5b5864ba9fe393be0bcd168e3cf439">TIM_SMCR_ETP_Pos</a>)</td></tr>
<tr class="separator:ga77f8984e6ac3422454b0a586a2b973e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a></td></tr>
<tr class="separator:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177019595c3a462255e7ea4a64cde2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga177019595c3a462255e7ea4a64cde2a6">TIM_DIER_UIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga177019595c3a462255e7ea4a64cde2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47c8f36981860ff345f922f6ba02662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga177019595c3a462255e7ea4a64cde2a6">TIM_DIER_UIE_Pos</a>)</td></tr>
<tr class="separator:gab47c8f36981860ff345f922f6ba02662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a></td></tr>
<tr class="separator:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca1de767246ce92802bca84ae436364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca1de767246ce92802bca84ae436364">TIM_DIER_CC1IE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0ca1de767246ce92802bca84ae436364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca1de767246ce92802bca84ae436364">TIM_DIER_CC1IE_Pos</a>)</td></tr>
<tr class="separator:ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a></td></tr>
<tr class="separator:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dcc06e124f3980a1d8a949787acc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5dcc06e124f3980a1d8a949787acc90">TIM_DIER_CC2IE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab5dcc06e124f3980a1d8a949787acc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db58d01a8e92e3403fb44ecc09e5e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab5dcc06e124f3980a1d8a949787acc90">TIM_DIER_CC2IE_Pos</a>)</td></tr>
<tr class="separator:ga5db58d01a8e92e3403fb44ecc09e5e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c59b690770adebf33e20d3d9dec15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a></td></tr>
<tr class="separator:ga757c59b690770adebf33e20d3d9dec15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a26f9fd83be5be909cdbbf59fb138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3a26f9fd83be5be909cdbbf59fb138d">TIM_DIER_CC3IE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae3a26f9fd83be5be909cdbbf59fb138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78bd5f90a0f2d2d34132ef5568e18779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3a26f9fd83be5be909cdbbf59fb138d">TIM_DIER_CC3IE_Pos</a>)</td></tr>
<tr class="separator:ga78bd5f90a0f2d2d34132ef5568e18779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a></td></tr>
<tr class="separator:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98032297756f6e341f92fa243278e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98032297756f6e341f92fa243278e98">TIM_DIER_CC4IE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac98032297756f6e341f92fa243278e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b5230621c6d2f44c44ff672a07ffaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac98032297756f6e341f92fa243278e98">TIM_DIER_CC4IE_Pos</a>)</td></tr>
<tr class="separator:ga66b5230621c6d2f44c44ff672a07ffaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad0f562a014572793b49fe87184338b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a></td></tr>
<tr class="separator:ga6ad0f562a014572793b49fe87184338b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa348f21e19ac18be00577cc2844941d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa348f21e19ac18be00577cc2844941d6">TIM_DIER_TIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaa348f21e19ac18be00577cc2844941d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3e781c907ca4774fae5c089e445f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa348f21e19ac18be00577cc2844941d6">TIM_DIER_TIE_Pos</a>)</td></tr>
<tr class="separator:gadf3e781c907ca4774fae5c089e445f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a></td></tr>
<tr class="separator:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5078f4d6a9f542a502194cd1499f90a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5078f4d6a9f542a502194cd1499f90a3">TIM_DIER_UDE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5078f4d6a9f542a502194cd1499f90a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66544291fb58960e9f4018509a4dee09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5078f4d6a9f542a502194cd1499f90a3">TIM_DIER_UDE_Pos</a>)</td></tr>
<tr class="separator:ga66544291fb58960e9f4018509a4dee09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f47792b1c2f123464a2955f445c811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a></td></tr>
<tr class="separator:gab9f47792b1c2f123464a2955f445c811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a2b408f82591fcffc36fb1b71e0ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4">TIM_DIER_CC1DE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga15a2b408f82591fcffc36fb1b71e0ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40247fa7b772b644df2754b599e71e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15a2b408f82591fcffc36fb1b71e0ee4">TIM_DIER_CC1DE_Pos</a>)</td></tr>
<tr class="separator:ga40247fa7b772b644df2754b599e71e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a></td></tr>
<tr class="separator:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567e807487bdcf4d7db0c50c02154420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga567e807487bdcf4d7db0c50c02154420">TIM_DIER_CC2DE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga567e807487bdcf4d7db0c50c02154420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a3a6d017bcc45df793e9b1d19c013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga567e807487bdcf4d7db0c50c02154420">TIM_DIER_CC2DE_Pos</a>)</td></tr>
<tr class="separator:ga74a3a6d017bcc45df793e9b1d19c013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f97064991095b28c91028ca3cca28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a></td></tr>
<tr class="separator:ga58f97064991095b28c91028ca3cca28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e08651981fedc16b1ed9925c4f84373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e08651981fedc16b1ed9925c4f84373">TIM_DIER_CC3DE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3e08651981fedc16b1ed9925c4f84373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e08651981fedc16b1ed9925c4f84373">TIM_DIER_CC3DE_Pos</a>)</td></tr>
<tr class="separator:gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a></td></tr>
<tr class="separator:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c72cedbdd1f3c2390f25bb181b76b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39">TIM_DIER_CC4DE_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4c72cedbdd1f3c2390f25bb181b76b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81dbfb6c7c8907ec2debd892b48e9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c72cedbdd1f3c2390f25bb181b76b39">TIM_DIER_CC4DE_Pos</a>)</td></tr>
<tr class="separator:gad81dbfb6c7c8907ec2debd892b48e9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba034412c54fa07024e516492748614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a></td></tr>
<tr class="separator:gaaba034412c54fa07024e516492748614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1014527f96f63edc7dfa3b79297557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1014527f96f63edc7dfa3b79297557">TIM_DIER_TDE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8b1014527f96f63edc7dfa3b79297557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd5aee3b64fd928be288ae86b4fa020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1014527f96f63edc7dfa3b79297557">TIM_DIER_TDE_Pos</a>)</td></tr>
<tr class="separator:gadbd5aee3b64fd928be288ae86b4fa020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a752d4295f100708df9b8be5a7f439d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a></td></tr>
<tr class="separator:ga5a752d4295f100708df9b8be5a7f439d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558df2cd4bfe780f9381149b4e0eab19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga558df2cd4bfe780f9381149b4e0eab19">TIM_SR_UIF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga558df2cd4bfe780f9381149b4e0eab19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a713154f9408c97cd7b193f23affab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga558df2cd4bfe780f9381149b4e0eab19">TIM_SR_UIF_Pos</a>)</td></tr>
<tr class="separator:ga7a713154f9408c97cd7b193f23affab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a></td></tr>
<tr class="separator:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c518804171ea0813d7dd5702adde4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61c518804171ea0813d7dd5702adde4c">TIM_SR_CC1IF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga61c518804171ea0813d7dd5702adde4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce1be8a563567338d87977ddc0aa2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga61c518804171ea0813d7dd5702adde4c">TIM_SR_CC1IF_Pos</a>)</td></tr>
<tr class="separator:ga2ce1be8a563567338d87977ddc0aa2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449a61344a97608d85384c29f003c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a></td></tr>
<tr class="separator:ga449a61344a97608d85384c29f003c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef088105198e8850e542fc8e0fd362ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef088105198e8850e542fc8e0fd362ae">TIM_SR_CC2IF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaef088105198e8850e542fc8e0fd362ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac970c8ac8779185ba8f313e280c40902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaef088105198e8850e542fc8e0fd362ae">TIM_SR_CC2IF_Pos</a>)</td></tr>
<tr class="separator:gac970c8ac8779185ba8f313e280c40902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a48bf099467169aa50464fbf462bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a></td></tr>
<tr class="separator:ga25a48bf099467169aa50464fbf462bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d4e629577fc5a15dd907a0a2d6f43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a">TIM_SR_CC3IF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad9d4e629577fc5a15dd907a0a2d6f43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b2e69acc55c8d12f789fc5bf9a5f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad9d4e629577fc5a15dd907a0a2d6f43a">TIM_SR_CC3IF_Pos</a>)</td></tr>
<tr class="separator:ga77b2e69acc55c8d12f789fc5bf9a5f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a></td></tr>
<tr class="separator:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5a114b99523c3f6766951ab28026f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f5a114b99523c3f6766951ab28026f9">TIM_SR_CC4IF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1f5a114b99523c3f6766951ab28026f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62087fa2c5fa8166d6b4be7e32c60442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f5a114b99523c3f6766951ab28026f9">TIM_SR_CC4IF_Pos</a>)</td></tr>
<tr class="separator:ga62087fa2c5fa8166d6b4be7e32c60442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacade8a06303bf216bfb03140c7e16cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a></td></tr>
<tr class="separator:gacade8a06303bf216bfb03140c7e16cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc65e5e222f7625dda796d36e0c0d563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc65e5e222f7625dda796d36e0c0d563">TIM_SR_TIF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gabc65e5e222f7625dda796d36e0c0d563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad9bed9cae745d41a987675821b202a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc65e5e222f7625dda796d36e0c0d563">TIM_SR_TIF_Pos</a>)</td></tr>
<tr class="separator:ga6ad9bed9cae745d41a987675821b202a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a></td></tr>
<tr class="separator:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3dd0efe5e5b6c21a10091bbb61d2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6">TIM_SR_CC1OF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6d3dd0efe5e5b6c21a10091bbb61d2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38020b672e525cf31f3a21a01ee680f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3dd0efe5e5b6c21a10091bbb61d2c6">TIM_SR_CC1OF_Pos</a>)</td></tr>
<tr class="separator:gae38020b672e525cf31f3a21a01ee680f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819c4b27f8fa99b537c4407521f9780c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a></td></tr>
<tr class="separator:ga819c4b27f8fa99b537c4407521f9780c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0188211bdf0406c2712d92e7d644c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0188211bdf0406c2712d92e7d644c3">TIM_SR_CC2OF_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9a0188211bdf0406c2712d92e7d644c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga772886dce929789865cf7053728488d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0188211bdf0406c2712d92e7d644c3">TIM_SR_CC2OF_Pos</a>)</td></tr>
<tr class="separator:ga772886dce929789865cf7053728488d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7798da5863d559ea9a642af6658050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a></td></tr>
<tr class="separator:ga3b7798da5863d559ea9a642af6658050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131fff23ae52a9ae98267f06f35b9abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga131fff23ae52a9ae98267f06f35b9abb">TIM_SR_CC3OF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga131fff23ae52a9ae98267f06f35b9abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d466016b806136b3e0251363e7e38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga131fff23ae52a9ae98267f06f35b9abb">TIM_SR_CC3OF_Pos</a>)</td></tr>
<tr class="separator:ga36d466016b806136b3e0251363e7e38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a2d4c831eb641ba082156e41d03358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a></td></tr>
<tr class="separator:gaf7a2d4c831eb641ba082156e41d03358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa692368f903e95550c110a8cdbece996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa692368f903e95550c110a8cdbece996">TIM_SR_CC4OF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa692368f903e95550c110a8cdbece996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36421d430d4fd0d34d02444b5da804b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa692368f903e95550c110a8cdbece996">TIM_SR_CC4OF_Pos</a>)</td></tr>
<tr class="separator:ga36421d430d4fd0d34d02444b5da804b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ba979e8309b66808e06e4de34bc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a></td></tr>
<tr class="separator:ga81ba979e8309b66808e06e4de34bc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71cd5b80d699afa003cb407a74dc0593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd5b80d699afa003cb407a74dc0593">TIM_EGR_UG_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga71cd5b80d699afa003cb407a74dc0593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff315da1492025d608eb2c71e1e4462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd5b80d699afa003cb407a74dc0593">TIM_EGR_UG_Pos</a>)</td></tr>
<tr class="separator:ga5ff315da1492025d608eb2c71e1e4462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f52a8e9aad153223405b965566ae91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a></td></tr>
<tr class="separator:ga16f52a8e9aad153223405b965566ae91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee06d20dfa5d132d221a28193dedd211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee06d20dfa5d132d221a28193dedd211">TIM_EGR_CC1G_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaee06d20dfa5d132d221a28193dedd211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7a2fa9e7341df84a32cf5d54e61ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaee06d20dfa5d132d221a28193dedd211">TIM_EGR_CC1G_Pos</a>)</td></tr>
<tr class="separator:gaba7a2fa9e7341df84a32cf5d54e61ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a></td></tr>
<tr class="separator:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49003c85e8c92b159faee96d1c6a8cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49003c85e8c92b159faee96d1c6a8cea">TIM_EGR_CC2G_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga49003c85e8c92b159faee96d1c6a8cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa4c983163836490441a78e7bf89b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49003c85e8c92b159faee96d1c6a8cea">TIM_EGR_CC2G_Pos</a>)</td></tr>
<tr class="separator:gacfa4c983163836490441a78e7bf89b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5423de00e86aeb8a4657a509af485055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a></td></tr>
<tr class="separator:ga5423de00e86aeb8a4657a509af485055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8006ffc22a9a37d21364e8023d7eb145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ffc22a9a37d21364e8023d7eb145">TIM_EGR_CC3G_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8006ffc22a9a37d21364e8023d7eb145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73c2e5ea59b860e342d2ea5f99ff672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ffc22a9a37d21364e8023d7eb145">TIM_EGR_CC3G_Pos</a>)</td></tr>
<tr class="separator:gab73c2e5ea59b860e342d2ea5f99ff672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d2030abccc099ded418fd81d6aa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a></td></tr>
<tr class="separator:ga064d2030abccc099ded418fd81d6aa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b4e300af06da863900ba29d894eb26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49b4e300af06da863900ba29d894eb26">TIM_EGR_CC4G_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga49b4e300af06da863900ba29d894eb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae87478438e43366db04ac05db1db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga49b4e300af06da863900ba29d894eb26">TIM_EGR_CC4G_Pos</a>)</td></tr>
<tr class="separator:ga8ae87478438e43366db04ac05db1db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a></td></tr>
<tr class="separator:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68094deb44a74ef649c243ec840b9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad68094deb44a74ef649c243ec840b9a2">TIM_EGR_TG_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad68094deb44a74ef649c243ec840b9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb01f674152f674c87c21b6147963d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad68094deb44a74ef649c243ec840b9a2">TIM_EGR_TG_Pos</a>)</td></tr>
<tr class="separator:gaedb01f674152f674c87c21b6147963d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabface433d6adaa2dee3df49852585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a></td></tr>
<tr class="separator:ga2eabface433d6adaa2dee3df49852585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8824b80350897e1b65c1b98f1b7e9469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8824b80350897e1b65c1b98f1b7e9469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45972a14def2a4e25e20a688e535b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>)</td></tr>
<tr class="separator:gae45972a14def2a4e25e20a688e535b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95291df1eaf532c5c996d176648938eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a></td></tr>
<tr class="separator:ga95291df1eaf532c5c996d176648938eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>)</td></tr>
<tr class="separator:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8824b80350897e1b65c1b98f1b7e9469">TIM_CCMR1_CC1S_Pos</a>)</td></tr>
<tr class="separator:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1">TIM_CCMR1_OC1FE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9383afb4e7ea68c9254f69461ec626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1">TIM_CCMR1_OC1FE_Pos</a>)</td></tr>
<tr class="separator:gaae9383afb4e7ea68c9254f69461ec626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a></td></tr>
<tr class="separator:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34f1ffb1956f71bb24fb8229d76a6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f1ffb1956f71bb24fb8229d76a6a7">TIM_CCMR1_OC1PE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf34f1ffb1956f71bb24fb8229d76a6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ad2b511f62760051b61edc1d666b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf34f1ffb1956f71bb24fb8229d76a6a7">TIM_CCMR1_OC1PE_Pos</a>)</td></tr>
<tr class="separator:gad6ad2b511f62760051b61edc1d666b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a></td></tr>
<tr class="separator:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e6a8f6b0480f58e9632780bb393c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac4e6a8f6b0480f58e9632780bb393c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e26a7685848c6cd8572038f06ceab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="separator:ga45e26a7685848c6cd8572038f06ceab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a></td></tr>
<tr class="separator:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="separator:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="separator:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac024f6b9972b940925ab5786ee38701b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4e6a8f6b0480f58e9632780bb393c4d">TIM_CCMR1_OC1M_Pos</a>)</td></tr>
<tr class="separator:gac024f6b9972b940925ab5786ee38701b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c5f97f5378df55d6b5bdf60219ecd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78c5f97f5378df55d6b5bdf60219ecd2">TIM_CCMR1_OC1CE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga78c5f97f5378df55d6b5bdf60219ecd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574f991bc328a80c9b44224e9a74d045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78c5f97f5378df55d6b5bdf60219ecd2">TIM_CCMR1_OC1CE_Pos</a>)</td></tr>
<tr class="separator:ga574f991bc328a80c9b44224e9a74d045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a></td></tr>
<tr class="separator:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e06c5ff5024706a767be3454512401e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2e06c5ff5024706a767be3454512401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df8354fa71992fddecba93c6309c7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>)</td></tr>
<tr class="separator:ga1df8354fa71992fddecba93c6309c7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a></td></tr>
<tr class="separator:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>)</td></tr>
<tr class="separator:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e06c5ff5024706a767be3454512401e">TIM_CCMR1_CC2S_Pos</a>)</td></tr>
<tr class="separator:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7240668687c24e88a8738b3a84be511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7240668687c24e88a8738b3a84be511">TIM_CCMR1_OC2FE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gab7240668687c24e88a8738b3a84be511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376f7fd88a0dc62039e03bbc2fdd9569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab7240668687c24e88a8738b3a84be511">TIM_CCMR1_OC2FE_Pos</a>)</td></tr>
<tr class="separator:ga376f7fd88a0dc62039e03bbc2fdd9569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a></td></tr>
<tr class="separator:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819513a7183766b4427cddfb08413eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819513a7183766b4427cddfb08413eb7">TIM_CCMR1_OC2PE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga819513a7183766b4427cddfb08413eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664936de978a62b290fe7da4c2b1c395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga819513a7183766b4427cddfb08413eb7">TIM_CCMR1_OC2PE_Pos</a>)</td></tr>
<tr class="separator:ga664936de978a62b290fe7da4c2b1c395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddbf508732039730125ab3e87e9d370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a></td></tr>
<tr class="separator:gabddbf508732039730125ab3e87e9d370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31265c2d3adef5873acc64f2f0045a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae31265c2d3adef5873acc64f2f0045a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7082e88c67576a8ce483e0534b0ae8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="separator:ga7082e88c67576a8ce483e0534b0ae8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a></td></tr>
<tr class="separator:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="separator:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb673b7e2c016191579de704eb842e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="separator:gaedb673b7e2c016191579de704eb842e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae31265c2d3adef5873acc64f2f0045a1">TIM_CCMR1_OC2M_Pos</a>)</td></tr>
<tr class="separator:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e30d09989e2a51517b5962e63baf1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e30d09989e2a51517b5962e63baf1dd">TIM_CCMR1_OC2CE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2e30d09989e2a51517b5962e63baf1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c788cd4e4e8549585b21e050bf91de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e30d09989e2a51517b5962e63baf1dd">TIM_CCMR1_OC2CE_Pos</a>)</td></tr>
<tr class="separator:ga3c788cd4e4e8549585b21e050bf91de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a></td></tr>
<tr class="separator:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84059edcc2ee8d02b8bc6757b667b47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga84059edcc2ee8d02b8bc6757b667b47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7ca2ec3b7bc576b7883702a45823d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>)</td></tr>
<tr class="separator:ga0a7ca2ec3b7bc576b7883702a45823d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46b7186665f5308cd2ca52acfb63e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a></td></tr>
<tr class="separator:gab46b7186665f5308cd2ca52acfb63e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05673358a44aeaa56daefca67341b29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>)</td></tr>
<tr class="separator:ga05673358a44aeaa56daefca67341b29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga84059edcc2ee8d02b8bc6757b667b47a">TIM_CCMR1_IC1PSC_Pos</a>)</td></tr>
<tr class="separator:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b270ce595ea92cabc0e62576b5cbdb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4b270ce595ea92cabc0e62576b5cbdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8750e792254e281c4999de3fbf9e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:gade8750e792254e281c4999de3fbf9e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a></td></tr>
<tr class="separator:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dde4afee556d2d8d22885f191da65a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:ga7dde4afee556d2d8d22885f191da65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201491465e6864088210bccb8491be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:ga201491465e6864088210bccb8491be84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa55ab1e0109b055cabef579c32d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:gabaa55ab1e0109b055cabef579c32d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da95530eb6d6451c7c9e451a580f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b270ce595ea92cabc0e62576b5cbdb0">TIM_CCMR1_IC1F_Pos</a>)</td></tr>
<tr class="separator:ga23da95530eb6d6451c7c9e451a580f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb62126e13b62bf9ed83bcb358532b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga5eb62126e13b62bf9ed83bcb358532b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7570c3a71156c52b0d95b4199f5d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>)</td></tr>
<tr class="separator:gafa7570c3a71156c52b0d95b4199f5d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a></td></tr>
<tr class="separator:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>)</td></tr>
<tr class="separator:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae861d74943f3c045421f9fdc8b966841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb62126e13b62bf9ed83bcb358532b3">TIM_CCMR1_IC2PSC_Pos</a>)</td></tr>
<tr class="separator:gae861d74943f3c045421f9fdc8b966841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5a16f773b95122caa60dbdd5b22964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaed5a16f773b95122caa60dbdd5b22964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1456053707716ae50feded2a118887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:ga4b1456053707716ae50feded2a118887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b942752d686c23323880ff576e7dffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a></td></tr>
<tr class="separator:ga2b942752d686c23323880ff576e7dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d75acd7072f28844074702683d8493f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:ga5d75acd7072f28844074702683d8493f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafece48b6f595ef9717d523fa23cea1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed5a16f773b95122caa60dbdd5b22964">TIM_CCMR1_IC2F_Pos</a>)</td></tr>
<tr class="separator:gafece48b6f595ef9717d523fa23cea1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab00cf673f46bb5a112370ff94d5495b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaab00cf673f46bb5a112370ff94d5495b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac236d456c1635745129611f040e50392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>)</td></tr>
<tr class="separator:gac236d456c1635745129611f040e50392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a></td></tr>
<tr class="separator:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>)</td></tr>
<tr class="separator:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bed6648aad6e8d16196246b355452dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab00cf673f46bb5a112370ff94d5495b">TIM_CCMR2_CC3S_Pos</a>)</td></tr>
<tr class="separator:ga4bed6648aad6e8d16196246b355452dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fada082e0cea460d9722f5dca1fe1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fada082e0cea460d9722f5dca1fe1a8">TIM_CCMR2_OC3FE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3fada082e0cea460d9722f5dca1fe1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7fdd716098d6370d1fbef9ec6de226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3fada082e0cea460d9722f5dca1fe1a8">TIM_CCMR2_OC3FE_Pos</a>)</td></tr>
<tr class="separator:gaef7fdd716098d6370d1fbef9ec6de226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d8d2847058747ce23a648668ce4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a></td></tr>
<tr class="separator:gae6d8d2847058747ce23a648668ce4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebdd2a0a808080fac30e5ee1514f4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ebdd2a0a808080fac30e5ee1514f4cf">TIM_CCMR2_OC3PE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5ebdd2a0a808080fac30e5ee1514f4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340c7064a44bc7478982f5ef7a7655f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ebdd2a0a808080fac30e5ee1514f4cf">TIM_CCMR2_OC3PE_Pos</a>)</td></tr>
<tr class="separator:ga340c7064a44bc7478982f5ef7a7655f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a></td></tr>
<tr class="separator:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc968db76163687538732d31cf4d4d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafc968db76163687538732d31cf4d4d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e306d8b3f5f98f8bfb6002dc2a7ff06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="separator:ga8e306d8b3f5f98f8bfb6002dc2a7ff06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52095cae524adb237339bfee92e8168a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a></td></tr>
<tr class="separator:ga52095cae524adb237339bfee92e8168a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899b26ffa9c5f30f143306b8598a537f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="separator:ga899b26ffa9c5f30f143306b8598a537f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91476ae2cc3449facafcad82569e14f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="separator:ga91476ae2cc3449facafcad82569e14f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20394da7afcada6c3fc455b05004cff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc968db76163687538732d31cf4d4d91">TIM_CCMR2_OC3M_Pos</a>)</td></tr>
<tr class="separator:ga20394da7afcada6c3fc455b05004cff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03695b16c15f57bd329b050603e11ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03695b16c15f57bd329b050603e11ff6">TIM_CCMR2_OC3CE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga03695b16c15f57bd329b050603e11ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040e81b609666fec1f0476346bb8b942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga03695b16c15f57bd329b050603e11ff6">TIM_CCMR2_OC3CE_Pos</a>)</td></tr>
<tr class="separator:ga040e81b609666fec1f0476346bb8b942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4209d414df704ce96c54abb2ea2df66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a></td></tr>
<tr class="separator:ga4209d414df704ce96c54abb2ea2df66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5774c57db57a50e9a1b7e6fa6c2833f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5774c57db57a50e9a1b7e6fa6c2833f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66957133f2ac46cacb14834a6ad46b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>)</td></tr>
<tr class="separator:ga66957133f2ac46cacb14834a6ad46b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294e216b50edd1c2f891143e1f971048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a></td></tr>
<tr class="separator:ga294e216b50edd1c2f891143e1f971048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>)</td></tr>
<tr class="separator:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6386ec77a3a451954325a1512d44f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5774c57db57a50e9a1b7e6fa6c2833f6">TIM_CCMR2_CC4S_Pos</a>)</td></tr>
<tr class="separator:ga6386ec77a3a451954325a1512d44f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ec4d183286e02653876ead0a835a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69ec4d183286e02653876ead0a835a09">TIM_CCMR2_OC4FE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga69ec4d183286e02653876ead0a835a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f0c4e1d96b5dde5af64ea95b2c3880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69ec4d183286e02653876ead0a835a09">TIM_CCMR2_OC4FE_Pos</a>)</td></tr>
<tr class="separator:ga01f0c4e1d96b5dde5af64ea95b2c3880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dc197250c2699d470aea1a7a42ad57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a></td></tr>
<tr class="separator:ga70dc197250c2699d470aea1a7a42ad57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1271844d8091a2494487cd082a585ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1271844d8091a2494487cd082a585ca">TIM_CCMR2_OC4PE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf1271844d8091a2494487cd082a585ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c07cee007c349ef4ba4a954b341ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf1271844d8091a2494487cd082a585ca">TIM_CCMR2_OC4PE_Pos</a>)</td></tr>
<tr class="separator:ga28c07cee007c349ef4ba4a954b341ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a></td></tr>
<tr class="separator:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d4d6f1f9b93ff94a941d8c574ca400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga67d4d6f1f9b93ff94a941d8c574ca400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffb46fed2d65aab83a895d8f791f84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="separator:ga0ffb46fed2d65aab83a895d8f791f84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a></td></tr>
<tr class="separator:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad866f52cce9ce32e3c0d181007b82de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="separator:gad866f52cce9ce32e3c0d181007b82de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd97b1c86dd4953f3382fea317d165af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="separator:gafd97b1c86dd4953f3382fea317d165af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67d4d6f1f9b93ff94a941d8c574ca400">TIM_CCMR2_OC4M_Pos</a>)</td></tr>
<tr class="separator:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b06f4781d9ec977f5be9f010ee44b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b06f4781d9ec977f5be9f010ee44b6b">TIM_CCMR2_OC4CE_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8b06f4781d9ec977f5be9f010ee44b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3897ea2b9197cbc75507df645faefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b06f4781d9ec977f5be9f010ee44b6b">TIM_CCMR2_OC4CE_Pos</a>)</td></tr>
<tr class="separator:ga3a3897ea2b9197cbc75507df645faefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a></td></tr>
<tr class="separator:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae531e77cc77a9a76a0f32074ad371cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae531e77cc77a9a76a0f32074ad371cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec127dfbd39286e7467a88e42b0e2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>)</td></tr>
<tr class="separator:gabec127dfbd39286e7467a88e42b0e2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a></td></tr>
<tr class="separator:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588513395cbf8be6f4749c140fbf811c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>)</td></tr>
<tr class="separator:ga588513395cbf8be6f4749c140fbf811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae531e77cc77a9a76a0f32074ad371cf2">TIM_CCMR2_IC3PSC_Pos</a>)</td></tr>
<tr class="separator:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23e70bb3dfe3c685a26e6ae00786b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf23e70bb3dfe3c685a26e6ae00786b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac13900fc61a22d5b43f579e5854fa2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:gaac13900fc61a22d5b43f579e5854fa2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad218af6bd1de72891e1b85d582b766cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a></td></tr>
<tr class="separator:gad218af6bd1de72891e1b85d582b766cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f92a3f831685d6df7ab69e68181849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:ga26f92a3f831685d6df7ab69e68181849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23e70bb3dfe3c685a26e6ae00786b62">TIM_CCMR2_IC3F_Pos</a>)</td></tr>
<tr class="separator:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df596e58e5b71467be3d85988fb302f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1df596e58e5b71467be3d85988fb302f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289328a0304739b4459fa74978be5aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>)</td></tr>
<tr class="separator:ga289328a0304739b4459fa74978be5aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a></td></tr>
<tr class="separator:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f7d206409bc551eab06819e17451e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>)</td></tr>
<tr class="separator:ga80f7d206409bc551eab06819e17451e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6690f5e98e02addd5e75643767c6d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1df596e58e5b71467be3d85988fb302f">TIM_CCMR2_IC4PSC_Pos</a>)</td></tr>
<tr class="separator:gaf6690f5e98e02addd5e75643767c6d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce62241567cc540d3b7ce61084c1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafdce62241567cc540d3b7ce61084c1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f59cf5cc82d482d733a365cc7d887c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:gaa9f59cf5cc82d482d733a365cc7d887c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51653fd06a591294d432385e794a19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a></td></tr>
<tr class="separator:gad51653fd06a591294d432385e794a19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafdce62241567cc540d3b7ce61084c1e2">TIM_CCMR2_IC4F_Pos</a>)</td></tr>
<tr class="separator:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da61acdf3f1662c2a522820260f0ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da61acdf3f1662c2a522820260f0ca1">TIM_CCER_CC1E_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6da61acdf3f1662c2a522820260f0ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871be5249ffb7666a32f4e2e60e50a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6da61acdf3f1662c2a522820260f0ca1">TIM_CCER_CC1E_Pos</a>)</td></tr>
<tr class="separator:ga871be5249ffb7666a32f4e2e60e50a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a></td></tr>
<tr class="separator:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c77329fadbcb3c84bde50fca4531fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c77329fadbcb3c84bde50fca4531fb">TIM_CCER_CC1P_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga15c77329fadbcb3c84bde50fca4531fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3006ecce72e486321261536ae385732f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15c77329fadbcb3c84bde50fca4531fb">TIM_CCER_CC1P_Pos</a>)</td></tr>
<tr class="separator:ga3006ecce72e486321261536ae385732f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca0aedba14241caff739afb3c3ee291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a></td></tr>
<tr class="separator:ga0ca0aedba14241caff739afb3c3ee291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cab7ddc6363d68c881d424dc2f95b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17cab7ddc6363d68c881d424dc2f95b3">TIM_CCER_CC1NP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga17cab7ddc6363d68c881d424dc2f95b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ca6b2d577776a67d48e9a7e1863700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17cab7ddc6363d68c881d424dc2f95b3">TIM_CCER_CC1NP_Pos</a>)</td></tr>
<tr class="separator:ga22ca6b2d577776a67d48e9a7e1863700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a></td></tr>
<tr class="separator:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7e6fef34c0f02a97140620a2429b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a7e6fef34c0f02a97140620a2429b84">TIM_CCER_CC2E_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4a7e6fef34c0f02a97140620a2429b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91010bed31fbd01d7013fe9be759b215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a7e6fef34c0f02a97140620a2429b84">TIM_CCER_CC2E_Pos</a>)</td></tr>
<tr class="separator:ga91010bed31fbd01d7013fe9be759b215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76392a4d63674cd0db0a55762458f16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a></td></tr>
<tr class="separator:ga76392a4d63674cd0db0a55762458f16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6eed48ffae9d0a886c124b2993b8a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6eed48ffae9d0a886c124b2993b8a9f">TIM_CCER_CC2P_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab6eed48ffae9d0a886c124b2993b8a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f10f70479dce9444a304a58dfa52e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab6eed48ffae9d0a886c124b2993b8a9f">TIM_CCER_CC2P_Pos</a>)</td></tr>
<tr class="separator:ga95f10f70479dce9444a304a58dfa52e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3136c6e776c6066509d298b6a9b34912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a></td></tr>
<tr class="separator:ga3136c6e776c6066509d298b6a9b34912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de88ef55a7e82a4fe7379a0568da7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab">TIM_CCER_CC2NP_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8de88ef55a7e82a4fe7379a0568da7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b294ed91060a15ee77651cd8e688e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8de88ef55a7e82a4fe7379a0568da7ab">TIM_CCER_CC2NP_Pos</a>)</td></tr>
<tr class="separator:ga1b294ed91060a15ee77651cd8e688e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387de559d8b16b16f3934fddd2aa969f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a></td></tr>
<tr class="separator:ga387de559d8b16b16f3934fddd2aa969f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee67670829d7a6333cae4b5eada7899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaee67670829d7a6333cae4b5eada7899">TIM_CCER_CC3E_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaee67670829d7a6333cae4b5eada7899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800a18a966d63d71dfc6cf7e3c18ca08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaaee67670829d7a6333cae4b5eada7899">TIM_CCER_CC3E_Pos</a>)</td></tr>
<tr class="separator:ga800a18a966d63d71dfc6cf7e3c18ca08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a></td></tr>
<tr class="separator:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92731a4de3cb45962bfc34f3986a3bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab92731a4de3cb45962bfc34f3986a3bb">TIM_CCER_CC3P_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab92731a4de3cb45962bfc34f3986a3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647aadf30c1f4c7850a025bce9e264a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab92731a4de3cb45962bfc34f3986a3bb">TIM_CCER_CC3P_Pos</a>)</td></tr>
<tr class="separator:ga647aadf30c1f4c7850a025bce9e264a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a></td></tr>
<tr class="separator:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4768173a56472e6f19ca49bb229e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc4768173a56472e6f19ca49bb229e6a">TIM_CCER_CC3NP_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gacc4768173a56472e6f19ca49bb229e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013c6bc2ba905dea2713cdef67f39c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacc4768173a56472e6f19ca49bb229e6a">TIM_CCER_CC3NP_Pos</a>)</td></tr>
<tr class="separator:ga013c6bc2ba905dea2713cdef67f39c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4029686d3307111d3f9f4400e29e4521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a></td></tr>
<tr class="separator:ga4029686d3307111d3f9f4400e29e4521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4f1890df26547229ce711eed7a30c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4f1890df26547229ce711eed7a30c3">TIM_CCER_CC4E_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8e4f1890df26547229ce711eed7a30c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f00da3ce9a145e9c7c0ece18706d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e4f1890df26547229ce711eed7a30c3">TIM_CCER_CC4E_Pos</a>)</td></tr>
<tr class="separator:gae8f00da3ce9a145e9c7c0ece18706d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940b041ab5975311f42f26d314a4b621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a></td></tr>
<tr class="separator:ga940b041ab5975311f42f26d314a4b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b16bb9029a386a09ca24796a74f7fa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b16bb9029a386a09ca24796a74f7fa8">TIM_CCER_CC4P_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0b16bb9029a386a09ca24796a74f7fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22962f81c9abfc88ae30f50b5592d3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b16bb9029a386a09ca24796a74f7fa8">TIM_CCER_CC4P_Pos</a>)</td></tr>
<tr class="separator:ga22962f81c9abfc88ae30f50b5592d3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a></td></tr>
<tr class="separator:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga451b690ca839a363b6b911bcacafffb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga451b690ca839a363b6b911bcacafffb4">TIM_CCER_CC4NP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga451b690ca839a363b6b911bcacafffb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e263b29e870a454c029f4a825f4f50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">TIM_CCER_CC4NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga451b690ca839a363b6b911bcacafffb4">TIM_CCER_CC4NP_Pos</a>)</td></tr>
<tr class="separator:ga7e263b29e870a454c029f4a825f4f50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e">TIM_CCER_CC4NP_Msk</a></td></tr>
<tr class="separator:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf110ca46cc8cf7b55f63cafa563073b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf110ca46cc8cf7b55f63cafa563073b2">TIM_CNT_CNT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf110ca46cc8cf7b55f63cafa563073b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54bb0107f222981fe8c8416af521fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf110ca46cc8cf7b55f63cafa563073b2">TIM_CNT_CNT_Pos</a>)</td></tr>
<tr class="separator:gac54bb0107f222981fe8c8416af521fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a></td></tr>
<tr class="separator:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11163ae1ef14d3e7a1f047c40a501f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11163ae1ef14d3e7a1f047c40a501f4">TIM_PSC_PSC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac11163ae1ef14d3e7a1f047c40a501f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff3a421342fafac2e25421084bd85df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac11163ae1ef14d3e7a1f047c40a501f4">TIM_PSC_PSC_Pos</a>)</td></tr>
<tr class="separator:gacff3a421342fafac2e25421084bd85df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb85e4000ddab0ada67c5964810da35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a></td></tr>
<tr class="separator:gaefb85e4000ddab0ada67c5964810da35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8430ae919aa2e98c8a4cb32049ae5c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8430ae919aa2e98c8a4cb32049ae5c3b">TIM_ARR_ARR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8430ae919aa2e98c8a4cb32049ae5c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166174bde137aa84aec495eef6907ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8430ae919aa2e98c8a4cb32049ae5c3b">TIM_ARR_ARR_Pos</a>)</td></tr>
<tr class="separator:ga166174bde137aa84aec495eef6907ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50256fdecc38f641050a4a3266e4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a></td></tr>
<tr class="separator:gace50256fdecc38f641050a4a3266e4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815f704b96c35f8f2b4a9160913e36f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga815f704b96c35f8f2b4a9160913e36f6">TIM_CCR1_CCR1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga815f704b96c35f8f2b4a9160913e36f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1052d30a540b5332d39cc9e1e23587bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga815f704b96c35f8f2b4a9160913e36f6">TIM_CCR1_CCR1_Pos</a>)</td></tr>
<tr class="separator:ga1052d30a540b5332d39cc9e1e23587bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac927cc11eff415210dcf94657d8dfbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a></td></tr>
<tr class="separator:gac927cc11eff415210dcf94657d8dfbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f43b4f1a39a8ff5124a31e2e37efbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22f43b4f1a39a8ff5124a31e2e37efbf">TIM_CCR2_CCR2_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga22f43b4f1a39a8ff5124a31e2e37efbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ef3300e4399d1b036c2e28061d9dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22f43b4f1a39a8ff5124a31e2e37efbf">TIM_CCR2_CCR2_Pos</a>)</td></tr>
<tr class="separator:gab4ef3300e4399d1b036c2e28061d9dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a></td></tr>
<tr class="separator:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a2438c905cf2e7f0c15b06090be697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69a2438c905cf2e7f0c15b06090be697">TIM_CCR3_CCR3_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga69a2438c905cf2e7f0c15b06090be697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3983e861f1f4418bf3df69d263550024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69a2438c905cf2e7f0c15b06090be697">TIM_CCR3_CCR3_Pos</a>)</td></tr>
<tr class="separator:ga3983e861f1f4418bf3df69d263550024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e85064d37d387851e95c5c1f35315a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a></td></tr>
<tr class="separator:ga4e85064d37d387851e95c5c1f35315a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812691bb8cabc5eef6093926c6afb0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga812691bb8cabc5eef6093926c6afb0fa">TIM_CCR4_CCR4_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga812691bb8cabc5eef6093926c6afb0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2e10599fa35e837f604584c742551f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga812691bb8cabc5eef6093926c6afb0fa">TIM_CCR4_CCR4_Pos</a>)</td></tr>
<tr class="separator:ga2e2e10599fa35e837f604584c742551f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c9dd67a6701b5498926ae536773eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a></td></tr>
<tr class="separator:ga15c9dd67a6701b5498926ae536773eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a306a1cb19e8538984d63e2728f18c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3a306a1cb19e8538984d63e2728f18c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603bd90bfdd7e08fb4c749c926ae8d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:ga603bd90bfdd7e08fb4c749c926ae8d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a></td></tr>
<tr class="separator:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a306a1cb19e8538984d63e2728f18c9">TIM_DCR_DBA_Pos</a>)</td></tr>
<tr class="separator:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e78721748388667766590962b29f610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2e78721748388667766590962b29f610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d5bc5ed6177c1603a35d52918e5068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga19d5bc5ed6177c1603a35d52918e5068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e197a78484567d4c6093c28265f3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a></td></tr>
<tr class="separator:gab9e197a78484567d4c6093c28265f3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677195c0b4892bb6717564c0528126a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga677195c0b4892bb6717564c0528126a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad427ba987877e491f7a2be60e320dbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:gad427ba987877e491f7a2be60e320dbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2e78721748388667766590962b29f610">TIM_DCR_DBL_Pos</a>)</td></tr>
<tr class="separator:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404a796ef83390218d4aed467f779ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga404a796ef83390218d4aed467f779ca0">TIM_DMAR_DMAB_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga404a796ef83390218d4aed467f779ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d6d71391fa416ce5c1aa65e459d92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga404a796ef83390218d4aed467f779ca0">TIM_DMAR_DMAB_Pos</a>)</td></tr>
<tr class="separator:gaa5d6d71391fa416ce5c1aa65e459d92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a></td></tr>
<tr class="separator:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2bb1415b27dab2de079fb4c19200388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2bb1415b27dab2de079fb4c19200388">TIM2_OR_ETR_RMP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac2bb1415b27dab2de079fb4c19200388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be09b0e11768ab883003adc79de5053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6be09b0e11768ab883003adc79de5053">TIM2_OR_ETR_RMP_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2bb1415b27dab2de079fb4c19200388">TIM2_OR_ETR_RMP_Pos</a>)</td></tr>
<tr class="separator:ga6be09b0e11768ab883003adc79de5053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fc0e09857ccb50a0ecebca599b2b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fc0e09857ccb50a0ecebca599b2b37">TIM2_OR_ETR_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6be09b0e11768ab883003adc79de5053">TIM2_OR_ETR_RMP_Msk</a></td></tr>
<tr class="separator:gab4fc0e09857ccb50a0ecebca599b2b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f0ab01507fec6fbc3c6879ba7bdecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38f0ab01507fec6fbc3c6879ba7bdecb">TIM2_OR_ETR_RMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2bb1415b27dab2de079fb4c19200388">TIM2_OR_ETR_RMP_Pos</a>)</td></tr>
<tr class="separator:ga38f0ab01507fec6fbc3c6879ba7bdecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a26dddb973a996c4ebe85cf0f91e759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a26dddb973a996c4ebe85cf0f91e759">TIM2_OR_ETR_RMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2bb1415b27dab2de079fb4c19200388">TIM2_OR_ETR_RMP_Pos</a>)</td></tr>
<tr class="separator:ga2a26dddb973a996c4ebe85cf0f91e759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80e400e6d0651220a22e5948de5c36f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf80e400e6d0651220a22e5948de5c36f">TIM2_OR_ETR_RMP_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac2bb1415b27dab2de079fb4c19200388">TIM2_OR_ETR_RMP_Pos</a>)</td></tr>
<tr class="separator:gaf80e400e6d0651220a22e5948de5c36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eba5fae4dde6d4a65a80f43c5d3f466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eba5fae4dde6d4a65a80f43c5d3f466">TIM2_OR_TI4_RMP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3eba5fae4dde6d4a65a80f43c5d3f466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ed43dc077f13c11c1443287afc034b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37ed43dc077f13c11c1443287afc034b">TIM2_OR_TI4_RMP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3eba5fae4dde6d4a65a80f43c5d3f466">TIM2_OR_TI4_RMP_Pos</a>)</td></tr>
<tr class="separator:ga37ed43dc077f13c11c1443287afc034b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa63524558c46f34dd892cf6127076e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa63524558c46f34dd892cf6127076e2">TIM2_OR_TI4_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37ed43dc077f13c11c1443287afc034b">TIM2_OR_TI4_RMP_Msk</a></td></tr>
<tr class="separator:gafa63524558c46f34dd892cf6127076e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f71339bf1e5f38316a5fa8e187a477e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f71339bf1e5f38316a5fa8e187a477e">TIM2_OR_TI4_RMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3eba5fae4dde6d4a65a80f43c5d3f466">TIM2_OR_TI4_RMP_Pos</a>)</td></tr>
<tr class="separator:ga1f71339bf1e5f38316a5fa8e187a477e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3a2928658830c32aeda99f2f32c6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3a2928658830c32aeda99f2f32c6a0">TIM2_OR_TI4_RMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3eba5fae4dde6d4a65a80f43c5d3f466">TIM2_OR_TI4_RMP_Pos</a>)</td></tr>
<tr class="separator:ga7d3a2928658830c32aeda99f2f32c6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ccf68aef66ff4d1e1a557ccfe9bd3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63ccf68aef66ff4d1e1a557ccfe9bd3c">TIM21_OR_ETR_RMP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga63ccf68aef66ff4d1e1a557ccfe9bd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217e17b689fb38d978250218fb75aa11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217e17b689fb38d978250218fb75aa11">TIM21_OR_ETR_RMP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga63ccf68aef66ff4d1e1a557ccfe9bd3c">TIM21_OR_ETR_RMP_Pos</a>)</td></tr>
<tr class="separator:ga217e17b689fb38d978250218fb75aa11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7846af64a6436f5fc9844fe3f7eec74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7846af64a6436f5fc9844fe3f7eec74">TIM21_OR_ETR_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga217e17b689fb38d978250218fb75aa11">TIM21_OR_ETR_RMP_Msk</a></td></tr>
<tr class="separator:gae7846af64a6436f5fc9844fe3f7eec74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c278b3bc6773bdb6282a6d3b8941458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c278b3bc6773bdb6282a6d3b8941458">TIM21_OR_ETR_RMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga63ccf68aef66ff4d1e1a557ccfe9bd3c">TIM21_OR_ETR_RMP_Pos</a>)</td></tr>
<tr class="separator:ga7c278b3bc6773bdb6282a6d3b8941458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d6982bc730d1a9218acc1e84a86c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d6982bc730d1a9218acc1e84a86c0e">TIM21_OR_ETR_RMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga63ccf68aef66ff4d1e1a557ccfe9bd3c">TIM21_OR_ETR_RMP_Pos</a>)</td></tr>
<tr class="separator:gad9d6982bc730d1a9218acc1e84a86c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c77809b478c3096ee3b8d1f90dbf001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c77809b478c3096ee3b8d1f90dbf001">TIM21_OR_TI1_RMP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9c77809b478c3096ee3b8d1f90dbf001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b894bb316439a6ebb0c6c2b2c692d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b894bb316439a6ebb0c6c2b2c692d0">TIM21_OR_TI1_RMP_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c77809b478c3096ee3b8d1f90dbf001">TIM21_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="separator:gaf8b894bb316439a6ebb0c6c2b2c692d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47355d37433be539be0edc989631238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47355d37433be539be0edc989631238">TIM21_OR_TI1_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b894bb316439a6ebb0c6c2b2c692d0">TIM21_OR_TI1_RMP_Msk</a></td></tr>
<tr class="separator:gae47355d37433be539be0edc989631238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e390415b3fa3c9e147f6e34a09b875b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e390415b3fa3c9e147f6e34a09b875b">TIM21_OR_TI1_RMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c77809b478c3096ee3b8d1f90dbf001">TIM21_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="separator:ga0e390415b3fa3c9e147f6e34a09b875b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc768d540e6e0c8654f6e593f3ca340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bc768d540e6e0c8654f6e593f3ca340">TIM21_OR_TI1_RMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c77809b478c3096ee3b8d1f90dbf001">TIM21_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="separator:ga9bc768d540e6e0c8654f6e593f3ca340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f457ff60eeda6ce10c9e21b42e1f0df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f457ff60eeda6ce10c9e21b42e1f0df">TIM21_OR_TI1_RMP_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c77809b478c3096ee3b8d1f90dbf001">TIM21_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="separator:ga0f457ff60eeda6ce10c9e21b42e1f0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed3649fd6636995657482214e0974bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed3649fd6636995657482214e0974bd">TIM21_OR_TI2_RMP_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga7ed3649fd6636995657482214e0974bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e28924118b0c4b20514224184acf99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94e28924118b0c4b20514224184acf99">TIM21_OR_TI2_RMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed3649fd6636995657482214e0974bd">TIM21_OR_TI2_RMP_Pos</a>)</td></tr>
<tr class="separator:ga94e28924118b0c4b20514224184acf99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga700ddc401a636c68276196cc51166ef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga700ddc401a636c68276196cc51166ef5">TIM21_OR_TI2_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94e28924118b0c4b20514224184acf99">TIM21_OR_TI2_RMP_Msk</a></td></tr>
<tr class="separator:ga700ddc401a636c68276196cc51166ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916568c50ecc2319dbf6f1ded517677c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga916568c50ecc2319dbf6f1ded517677c">TIM22_OR_ETR_RMP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga916568c50ecc2319dbf6f1ded517677c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac523f9e7a70e1c6e89be23d35371666c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac523f9e7a70e1c6e89be23d35371666c">TIM22_OR_ETR_RMP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga916568c50ecc2319dbf6f1ded517677c">TIM22_OR_ETR_RMP_Pos</a>)</td></tr>
<tr class="separator:gac523f9e7a70e1c6e89be23d35371666c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5522252e3c89a0e789a7480cf36e4f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5522252e3c89a0e789a7480cf36e4f54">TIM22_OR_ETR_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac523f9e7a70e1c6e89be23d35371666c">TIM22_OR_ETR_RMP_Msk</a></td></tr>
<tr class="separator:ga5522252e3c89a0e789a7480cf36e4f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f44a467c566c26949239f5b38ac5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f44a467c566c26949239f5b38ac5e5">TIM22_OR_ETR_RMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga916568c50ecc2319dbf6f1ded517677c">TIM22_OR_ETR_RMP_Pos</a>)</td></tr>
<tr class="separator:gaa2f44a467c566c26949239f5b38ac5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89da5c37371ea370234fc27535123f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf89da5c37371ea370234fc27535123f2">TIM22_OR_ETR_RMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga916568c50ecc2319dbf6f1ded517677c">TIM22_OR_ETR_RMP_Pos</a>)</td></tr>
<tr class="separator:gaf89da5c37371ea370234fc27535123f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9bf77732ba7c46f2c721cfc78490d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf9bf77732ba7c46f2c721cfc78490d8">TIM22_OR_TI1_RMP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadf9bf77732ba7c46f2c721cfc78490d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e9b43b27b83366693deed1edfc2f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4e9b43b27b83366693deed1edfc2f97">TIM22_OR_TI1_RMP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf9bf77732ba7c46f2c721cfc78490d8">TIM22_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="separator:gab4e9b43b27b83366693deed1edfc2f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4911b9ecd4fb849499534e44302f8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4911b9ecd4fb849499534e44302f8cd">TIM22_OR_TI1_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4e9b43b27b83366693deed1edfc2f97">TIM22_OR_TI1_RMP_Msk</a></td></tr>
<tr class="separator:gae4911b9ecd4fb849499534e44302f8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3496134a1f423c634a98a2af18c36aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3496134a1f423c634a98a2af18c36aae">TIM22_OR_TI1_RMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf9bf77732ba7c46f2c721cfc78490d8">TIM22_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="separator:ga3496134a1f423c634a98a2af18c36aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc20e403808a6fa96575dd7a73de851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc20e403808a6fa96575dd7a73de851">TIM22_OR_TI1_RMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf9bf77732ba7c46f2c721cfc78490d8">TIM22_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="separator:ga0bc20e403808a6fa96575dd7a73de851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc6873baf6a8caa0cf2311f02e5b5d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc6873baf6a8caa0cf2311f02e5b5d03">TIM3_OR_ETR_RMP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadc6873baf6a8caa0cf2311f02e5b5d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca5915a42c9c7cbf89397449016af9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca5915a42c9c7cbf89397449016af9d">TIM3_OR_ETR_RMP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc6873baf6a8caa0cf2311f02e5b5d03">TIM3_OR_ETR_RMP_Pos</a>)</td></tr>
<tr class="separator:ga0ca5915a42c9c7cbf89397449016af9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd496108955c8a1875f67a1e80ebf722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd496108955c8a1875f67a1e80ebf722">TIM3_OR_ETR_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca5915a42c9c7cbf89397449016af9d">TIM3_OR_ETR_RMP_Msk</a></td></tr>
<tr class="separator:gacd496108955c8a1875f67a1e80ebf722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09fef1ef7b1e37a25e8ed68924a129d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09fef1ef7b1e37a25e8ed68924a129d1">TIM3_OR_ETR_RMP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc6873baf6a8caa0cf2311f02e5b5d03">TIM3_OR_ETR_RMP_Pos</a>)</td></tr>
<tr class="separator:ga09fef1ef7b1e37a25e8ed68924a129d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5510a348689b0a7fa336be9c77b6afca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5510a348689b0a7fa336be9c77b6afca">TIM3_OR_ETR_RMP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadc6873baf6a8caa0cf2311f02e5b5d03">TIM3_OR_ETR_RMP_Pos</a>)</td></tr>
<tr class="separator:ga5510a348689b0a7fa336be9c77b6afca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ac27e01e7e2d9722f092df2833a679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56ac27e01e7e2d9722f092df2833a679">TIM3_OR_TI1_RMP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga56ac27e01e7e2d9722f092df2833a679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d6a86c934ce101f21a847359cdc628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69d6a86c934ce101f21a847359cdc628">TIM3_OR_TI1_RMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga56ac27e01e7e2d9722f092df2833a679">TIM3_OR_TI1_RMP_Pos</a>)</td></tr>
<tr class="separator:ga69d6a86c934ce101f21a847359cdc628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af79a7e01fdfb50726c40099854f3cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7af79a7e01fdfb50726c40099854f3cf">TIM3_OR_TI1_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69d6a86c934ce101f21a847359cdc628">TIM3_OR_TI1_RMP_Msk</a></td></tr>
<tr class="separator:ga7af79a7e01fdfb50726c40099854f3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b49bb33152ab8b194f406fbf73a7c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87b49bb33152ab8b194f406fbf73a7c7">TIM3_OR_TI2_RMP_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga87b49bb33152ab8b194f406fbf73a7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae66eb5320491ce04ee6eb5f21e79cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae66eb5320491ce04ee6eb5f21e79cf">TIM3_OR_TI2_RMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga87b49bb33152ab8b194f406fbf73a7c7">TIM3_OR_TI2_RMP_Pos</a>)</td></tr>
<tr class="separator:ga8ae66eb5320491ce04ee6eb5f21e79cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8237f407a09d655f05bc19ca91ed769c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8237f407a09d655f05bc19ca91ed769c">TIM3_OR_TI2_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae66eb5320491ce04ee6eb5f21e79cf">TIM3_OR_TI2_RMP_Msk</a></td></tr>
<tr class="separator:ga8237f407a09d655f05bc19ca91ed769c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31114d2850c0d2a5a7a2af4e37510ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31114d2850c0d2a5a7a2af4e37510ff5">TIM3_OR_TI4_RMP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga31114d2850c0d2a5a7a2af4e37510ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7efd378f1253fb1e039d43ae222580e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7efd378f1253fb1e039d43ae222580e6">TIM3_OR_TI4_RMP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga31114d2850c0d2a5a7a2af4e37510ff5">TIM3_OR_TI4_RMP_Pos</a>)</td></tr>
<tr class="separator:ga7efd378f1253fb1e039d43ae222580e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f4a10dda36f53a6445a56472392597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f4a10dda36f53a6445a56472392597">TIM3_OR_TI4_RMP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7efd378f1253fb1e039d43ae222580e6">TIM3_OR_TI4_RMP_Msk</a></td></tr>
<tr class="separator:ga91f4a10dda36f53a6445a56472392597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf700d9e0c196aa2c31c16219064cc576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf700d9e0c196aa2c31c16219064cc576">TSC_CR_TSCE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf700d9e0c196aa2c31c16219064cc576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ebc5401dd0ab889aad87262c7368af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48ebc5401dd0ab889aad87262c7368af">TSC_CR_TSCE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf700d9e0c196aa2c31c16219064cc576">TSC_CR_TSCE_Pos</a>)</td></tr>
<tr class="separator:ga48ebc5401dd0ab889aad87262c7368af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bed81b0f4bfd6fc705bfd0fcf1b97a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4bed81b0f4bfd6fc705bfd0fcf1b97a">TSC_CR_TSCE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48ebc5401dd0ab889aad87262c7368af">TSC_CR_TSCE_Msk</a></td></tr>
<tr class="separator:gaa4bed81b0f4bfd6fc705bfd0fcf1b97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7e1b2df8333d014097fe3f0944a318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7e1b2df8333d014097fe3f0944a318">TSC_CR_START_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6d7e1b2df8333d014097fe3f0944a318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6e0b8351215ade6a39b8c98df53d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d6e0b8351215ade6a39b8c98df53d65">TSC_CR_START_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7e1b2df8333d014097fe3f0944a318">TSC_CR_START_Pos</a>)</td></tr>
<tr class="separator:ga5d6e0b8351215ade6a39b8c98df53d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07da87c403a4cbafed1f4755a8fde2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac07da87c403a4cbafed1f4755a8fde2d">TSC_CR_START</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d6e0b8351215ade6a39b8c98df53d65">TSC_CR_START_Msk</a></td></tr>
<tr class="separator:gac07da87c403a4cbafed1f4755a8fde2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65c820c3226ddd16e0f2e5b27bc38a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa65c820c3226ddd16e0f2e5b27bc38a7">TSC_CR_AM_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa65c820c3226ddd16e0f2e5b27bc38a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421a599fd210bd35a872234ced0f59b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421a599fd210bd35a872234ced0f59b3">TSC_CR_AM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa65c820c3226ddd16e0f2e5b27bc38a7">TSC_CR_AM_Pos</a>)</td></tr>
<tr class="separator:ga421a599fd210bd35a872234ced0f59b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0929fc68617e66ccbfacd72dedcf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade0929fc68617e66ccbfacd72dedcf06">TSC_CR_AM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga421a599fd210bd35a872234ced0f59b3">TSC_CR_AM_Msk</a></td></tr>
<tr class="separator:gade0929fc68617e66ccbfacd72dedcf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf57436b2aba076785f04df45209bde8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf57436b2aba076785f04df45209bde8c">TSC_CR_SYNCPOL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf57436b2aba076785f04df45209bde8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7124e0a0d6e40193ee2700105cbf16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7124e0a0d6e40193ee2700105cbf16e">TSC_CR_SYNCPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf57436b2aba076785f04df45209bde8c">TSC_CR_SYNCPOL_Pos</a>)</td></tr>
<tr class="separator:gac7124e0a0d6e40193ee2700105cbf16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cc52adb88fc4b2ce69ad94c3a5c9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66cc52adb88fc4b2ce69ad94c3a5c9ad">TSC_CR_SYNCPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7124e0a0d6e40193ee2700105cbf16e">TSC_CR_SYNCPOL_Msk</a></td></tr>
<tr class="separator:ga66cc52adb88fc4b2ce69ad94c3a5c9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6548abe96cbe1bb410a8e7e58fe06252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6548abe96cbe1bb410a8e7e58fe06252">TSC_CR_IODEF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga6548abe96cbe1bb410a8e7e58fe06252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4eb9a941c8bac7df95f1571a511b02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4eb9a941c8bac7df95f1571a511b02d">TSC_CR_IODEF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6548abe96cbe1bb410a8e7e58fe06252">TSC_CR_IODEF_Pos</a>)</td></tr>
<tr class="separator:gac4eb9a941c8bac7df95f1571a511b02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44583200695245ec9b9ae0ee6a09f3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44583200695245ec9b9ae0ee6a09f3fb">TSC_CR_IODEF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4eb9a941c8bac7df95f1571a511b02d">TSC_CR_IODEF_Msk</a></td></tr>
<tr class="separator:ga44583200695245ec9b9ae0ee6a09f3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872a4effd720065e9d5fd4336f64d86a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872a4effd720065e9d5fd4336f64d86a">TSC_CR_MCV_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga872a4effd720065e9d5fd4336f64d86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17037b85b2ee0c7216d128214aaaa927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17037b85b2ee0c7216d128214aaaa927">TSC_CR_MCV_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga872a4effd720065e9d5fd4336f64d86a">TSC_CR_MCV_Pos</a>)</td></tr>
<tr class="separator:ga17037b85b2ee0c7216d128214aaaa927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb47d1e1d755553b5c7eb90339a4aea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb47d1e1d755553b5c7eb90339a4aea0">TSC_CR_MCV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17037b85b2ee0c7216d128214aaaa927">TSC_CR_MCV_Msk</a></td></tr>
<tr class="separator:gacb47d1e1d755553b5c7eb90339a4aea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35e6d62c7af6a159fcc04a7a524eff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae35e6d62c7af6a159fcc04a7a524eff5">TSC_CR_MCV_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga872a4effd720065e9d5fd4336f64d86a">TSC_CR_MCV_Pos</a>)</td></tr>
<tr class="separator:gae35e6d62c7af6a159fcc04a7a524eff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95311743cb5fe9d1037f57edc3666548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95311743cb5fe9d1037f57edc3666548">TSC_CR_MCV_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga872a4effd720065e9d5fd4336f64d86a">TSC_CR_MCV_Pos</a>)</td></tr>
<tr class="separator:ga95311743cb5fe9d1037f57edc3666548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9a6d5a4a9e02bf3a0ec1af61249e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb9a6d5a4a9e02bf3a0ec1af61249e49">TSC_CR_MCV_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga872a4effd720065e9d5fd4336f64d86a">TSC_CR_MCV_Pos</a>)</td></tr>
<tr class="separator:gaeb9a6d5a4a9e02bf3a0ec1af61249e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638e3c0307d74f7fdf68a4c6cad4afd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga638e3c0307d74f7fdf68a4c6cad4afd4">TSC_CR_PGPSC_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga638e3c0307d74f7fdf68a4c6cad4afd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884d91b2f01e1f5db927d9f0c8ee1e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga884d91b2f01e1f5db927d9f0c8ee1e8a">TSC_CR_PGPSC_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga638e3c0307d74f7fdf68a4c6cad4afd4">TSC_CR_PGPSC_Pos</a>)</td></tr>
<tr class="separator:ga884d91b2f01e1f5db927d9f0c8ee1e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47718eaf04b8c134760ff95b3b1a2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47718eaf04b8c134760ff95b3b1a2b7">TSC_CR_PGPSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga884d91b2f01e1f5db927d9f0c8ee1e8a">TSC_CR_PGPSC_Msk</a></td></tr>
<tr class="separator:gae47718eaf04b8c134760ff95b3b1a2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce4a4a0c8479093ee5022b4b9b9956e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce4a4a0c8479093ee5022b4b9b9956e">TSC_CR_PGPSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga638e3c0307d74f7fdf68a4c6cad4afd4">TSC_CR_PGPSC_Pos</a>)</td></tr>
<tr class="separator:ga6ce4a4a0c8479093ee5022b4b9b9956e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e2bfd176fe1ca0ed654bf31abac178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55e2bfd176fe1ca0ed654bf31abac178">TSC_CR_PGPSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga638e3c0307d74f7fdf68a4c6cad4afd4">TSC_CR_PGPSC_Pos</a>)</td></tr>
<tr class="separator:ga55e2bfd176fe1ca0ed654bf31abac178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef6afc810b582aee3a1c03afdf4e35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef6afc810b582aee3a1c03afdf4e35c">TSC_CR_PGPSC_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga638e3c0307d74f7fdf68a4c6cad4afd4">TSC_CR_PGPSC_Pos</a>)</td></tr>
<tr class="separator:ga9ef6afc810b582aee3a1c03afdf4e35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga253afb945f20c58b2cb180201af9ce5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga253afb945f20c58b2cb180201af9ce5a">TSC_CR_SSPSC_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga253afb945f20c58b2cb180201af9ce5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7cedba08dcd1e814f2cb2c24fcc5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7cedba08dcd1e814f2cb2c24fcc5ca">TSC_CR_SSPSC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga253afb945f20c58b2cb180201af9ce5a">TSC_CR_SSPSC_Pos</a>)</td></tr>
<tr class="separator:ga0a7cedba08dcd1e814f2cb2c24fcc5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa60ca84f13e44db29bcf1770e6973ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa60ca84f13e44db29bcf1770e6973ca">TSC_CR_SSPSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7cedba08dcd1e814f2cb2c24fcc5ca">TSC_CR_SSPSC_Msk</a></td></tr>
<tr class="separator:gaaa60ca84f13e44db29bcf1770e6973ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d23c6c46a05baf2a0794cadc8e1b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d23c6c46a05baf2a0794cadc8e1b0c">TSC_CR_SSE_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga53d23c6c46a05baf2a0794cadc8e1b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f37283d55c905486044b979105ae678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f37283d55c905486044b979105ae678">TSC_CR_SSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53d23c6c46a05baf2a0794cadc8e1b0c">TSC_CR_SSE_Pos</a>)</td></tr>
<tr class="separator:ga1f37283d55c905486044b979105ae678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40821762cfb92e9fbfc34d327df79339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40821762cfb92e9fbfc34d327df79339">TSC_CR_SSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f37283d55c905486044b979105ae678">TSC_CR_SSE_Msk</a></td></tr>
<tr class="separator:ga40821762cfb92e9fbfc34d327df79339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4228ef6c8b0d9099e070266cdf91822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4228ef6c8b0d9099e070266cdf91822">TSC_CR_SSD_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaf4228ef6c8b0d9099e070266cdf91822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c61f8a72a7f2c18beb991bb1c6a5ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33c61f8a72a7f2c18beb991bb1c6a5ee">TSC_CR_SSD_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4228ef6c8b0d9099e070266cdf91822">TSC_CR_SSD_Pos</a>)</td></tr>
<tr class="separator:ga33c61f8a72a7f2c18beb991bb1c6a5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga179977791be9b9b3678d4a018af6a2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga179977791be9b9b3678d4a018af6a2f4">TSC_CR_SSD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33c61f8a72a7f2c18beb991bb1c6a5ee">TSC_CR_SSD_Msk</a></td></tr>
<tr class="separator:ga179977791be9b9b3678d4a018af6a2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad25247bd394b2751fa11f7295ab83d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad25247bd394b2751fa11f7295ab83d10">TSC_CR_SSD_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4228ef6c8b0d9099e070266cdf91822">TSC_CR_SSD_Pos</a>)</td></tr>
<tr class="separator:gad25247bd394b2751fa11f7295ab83d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82bafb551613ef3b76c1bc6faa175115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82bafb551613ef3b76c1bc6faa175115">TSC_CR_SSD_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4228ef6c8b0d9099e070266cdf91822">TSC_CR_SSD_Pos</a>)</td></tr>
<tr class="separator:ga82bafb551613ef3b76c1bc6faa175115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1017ff4525ec7572ca65a1a15e424990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1017ff4525ec7572ca65a1a15e424990">TSC_CR_SSD_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4228ef6c8b0d9099e070266cdf91822">TSC_CR_SSD_Pos</a>)</td></tr>
<tr class="separator:ga1017ff4525ec7572ca65a1a15e424990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0829fda8f696eb7a83436b0381b553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d0829fda8f696eb7a83436b0381b553">TSC_CR_SSD_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4228ef6c8b0d9099e070266cdf91822">TSC_CR_SSD_Pos</a>)</td></tr>
<tr class="separator:ga2d0829fda8f696eb7a83436b0381b553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be757bc87141e2119bc288de6f3c5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be757bc87141e2119bc288de6f3c5ad">TSC_CR_SSD_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4228ef6c8b0d9099e070266cdf91822">TSC_CR_SSD_Pos</a>)</td></tr>
<tr class="separator:ga4be757bc87141e2119bc288de6f3c5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3c89d8a1a5ce9cbf24077f0d3ea6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace3c89d8a1a5ce9cbf24077f0d3ea6d6">TSC_CR_SSD_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4228ef6c8b0d9099e070266cdf91822">TSC_CR_SSD_Pos</a>)</td></tr>
<tr class="separator:gace3c89d8a1a5ce9cbf24077f0d3ea6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e21a182ce6bf1dfb8b8518df57a70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02e21a182ce6bf1dfb8b8518df57a70f">TSC_CR_SSD_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4228ef6c8b0d9099e070266cdf91822">TSC_CR_SSD_Pos</a>)</td></tr>
<tr class="separator:ga02e21a182ce6bf1dfb8b8518df57a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148d20ddcdb19610a5526c657d42c993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga148d20ddcdb19610a5526c657d42c993">TSC_CR_CTPL_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga148d20ddcdb19610a5526c657d42c993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed93043587a900045f03dc7bdb9f100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed93043587a900045f03dc7bdb9f100">TSC_CR_CTPL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga148d20ddcdb19610a5526c657d42c993">TSC_CR_CTPL_Pos</a>)</td></tr>
<tr class="separator:ga0ed93043587a900045f03dc7bdb9f100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51200f6ae20bcbd7032e5b574c272e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae51200f6ae20bcbd7032e5b574c272e3">TSC_CR_CTPL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed93043587a900045f03dc7bdb9f100">TSC_CR_CTPL_Msk</a></td></tr>
<tr class="separator:gae51200f6ae20bcbd7032e5b574c272e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6515fc3649f7e277293ef57a0cf05665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga148d20ddcdb19610a5526c657d42c993">TSC_CR_CTPL_Pos</a>)</td></tr>
<tr class="separator:ga6515fc3649f7e277293ef57a0cf05665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca1c175c904cf2b969bf9d913028361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga148d20ddcdb19610a5526c657d42c993">TSC_CR_CTPL_Pos</a>)</td></tr>
<tr class="separator:gacca1c175c904cf2b969bf9d913028361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5fd1edf6e4e89ca7685ea17e12f4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga148d20ddcdb19610a5526c657d42c993">TSC_CR_CTPL_Pos</a>)</td></tr>
<tr class="separator:ga0c5fd1edf6e4e89ca7685ea17e12f4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fc9b3da235645afd2122f7aa6ca80c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga148d20ddcdb19610a5526c657d42c993">TSC_CR_CTPL_Pos</a>)</td></tr>
<tr class="separator:gab5fc9b3da235645afd2122f7aa6ca80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1241241049f4ad19d5582ce3dc5de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1241241049f4ad19d5582ce3dc5de3">TSC_CR_CTPH_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga4b1241241049f4ad19d5582ce3dc5de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26ab445a22524376d13f0ad96d84d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf26ab445a22524376d13f0ad96d84d54">TSC_CR_CTPH_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1241241049f4ad19d5582ce3dc5de3">TSC_CR_CTPH_Pos</a>)</td></tr>
<tr class="separator:gaf26ab445a22524376d13f0ad96d84d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205e829691df257eac92cfcbd52a9234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga205e829691df257eac92cfcbd52a9234">TSC_CR_CTPH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf26ab445a22524376d13f0ad96d84d54">TSC_CR_CTPH_Msk</a></td></tr>
<tr class="separator:ga205e829691df257eac92cfcbd52a9234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd9e63fcd48bc9a5452938602b038d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd9e63fcd48bc9a5452938602b038d0">TSC_CR_CTPH_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1241241049f4ad19d5582ce3dc5de3">TSC_CR_CTPH_Pos</a>)</td></tr>
<tr class="separator:ga5dd9e63fcd48bc9a5452938602b038d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25fdddd3bc31aae8a89e5f368a90d2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25fdddd3bc31aae8a89e5f368a90d2ab">TSC_CR_CTPH_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1241241049f4ad19d5582ce3dc5de3">TSC_CR_CTPH_Pos</a>)</td></tr>
<tr class="separator:ga25fdddd3bc31aae8a89e5f368a90d2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4a6e9a1e320d513b6f790748dda426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c4a6e9a1e320d513b6f790748dda426">TSC_CR_CTPH_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1241241049f4ad19d5582ce3dc5de3">TSC_CR_CTPH_Pos</a>)</td></tr>
<tr class="separator:ga7c4a6e9a1e320d513b6f790748dda426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5145023ed1e724732390a6019ee10f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5145023ed1e724732390a6019ee10f96">TSC_CR_CTPH_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1241241049f4ad19d5582ce3dc5de3">TSC_CR_CTPH_Pos</a>)</td></tr>
<tr class="separator:ga5145023ed1e724732390a6019ee10f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48906560597e99cf4d0a0a80591bb8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48906560597e99cf4d0a0a80591bb8fc">TSC_IER_EOAIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga48906560597e99cf4d0a0a80591bb8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4bc66a6198df2ea536b5cf9f887cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea4bc66a6198df2ea536b5cf9f887cb7">TSC_IER_EOAIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48906560597e99cf4d0a0a80591bb8fc">TSC_IER_EOAIE_Pos</a>)</td></tr>
<tr class="separator:gaea4bc66a6198df2ea536b5cf9f887cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18609c2bd9f0722e09b7c2a2feb36b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18609c2bd9f0722e09b7c2a2feb36b98">TSC_IER_EOAIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea4bc66a6198df2ea536b5cf9f887cb7">TSC_IER_EOAIE_Msk</a></td></tr>
<tr class="separator:ga18609c2bd9f0722e09b7c2a2feb36b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04b09cbc975612b90fdec93b47ce90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad04b09cbc975612b90fdec93b47ce90b">TSC_IER_MCEIE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad04b09cbc975612b90fdec93b47ce90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a346fba7028395529a2b6b401f3f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75a346fba7028395529a2b6b401f3f3b">TSC_IER_MCEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad04b09cbc975612b90fdec93b47ce90b">TSC_IER_MCEIE_Pos</a>)</td></tr>
<tr class="separator:ga75a346fba7028395529a2b6b401f3f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41bcb05f4f38c3cc3ee256d70962b503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41bcb05f4f38c3cc3ee256d70962b503">TSC_IER_MCEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75a346fba7028395529a2b6b401f3f3b">TSC_IER_MCEIE_Msk</a></td></tr>
<tr class="separator:ga41bcb05f4f38c3cc3ee256d70962b503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb4336d88540410c11b7fdcd8e2f587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb4336d88540410c11b7fdcd8e2f587">TSC_ICR_EOAIC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1fb4336d88540410c11b7fdcd8e2f587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a0614611c87dd6635cae48e2000acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98a0614611c87dd6635cae48e2000acc">TSC_ICR_EOAIC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb4336d88540410c11b7fdcd8e2f587">TSC_ICR_EOAIC_Pos</a>)</td></tr>
<tr class="separator:ga98a0614611c87dd6635cae48e2000acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740bad54c77081c9a7bef94b59275dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga740bad54c77081c9a7bef94b59275dfb">TSC_ICR_EOAIC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98a0614611c87dd6635cae48e2000acc">TSC_ICR_EOAIC_Msk</a></td></tr>
<tr class="separator:ga740bad54c77081c9a7bef94b59275dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb96ca5e5b2e1de0a09881ccf6ad261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb96ca5e5b2e1de0a09881ccf6ad261">TSC_ICR_MCEIC_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2bb96ca5e5b2e1de0a09881ccf6ad261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb228f0002927a29b0abb8a88569f01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeeb228f0002927a29b0abb8a88569f01">TSC_ICR_MCEIC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb96ca5e5b2e1de0a09881ccf6ad261">TSC_ICR_MCEIC_Pos</a>)</td></tr>
<tr class="separator:gaeeb228f0002927a29b0abb8a88569f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68531ebddec02a9850d537e3b301a245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68531ebddec02a9850d537e3b301a245">TSC_ICR_MCEIC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeeb228f0002927a29b0abb8a88569f01">TSC_ICR_MCEIC_Msk</a></td></tr>
<tr class="separator:ga68531ebddec02a9850d537e3b301a245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb4088dbddfc293f3c38dd19eb2a9ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb4088dbddfc293f3c38dd19eb2a9ab7">TSC_ISR_EOAF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeb4088dbddfc293f3c38dd19eb2a9ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62167d0e5acdc7187f94ef017fbf984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab62167d0e5acdc7187f94ef017fbf984">TSC_ISR_EOAF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb4088dbddfc293f3c38dd19eb2a9ab7">TSC_ISR_EOAF_Pos</a>)</td></tr>
<tr class="separator:gab62167d0e5acdc7187f94ef017fbf984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af41466f8ec826c6d53585d7e406c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9af41466f8ec826c6d53585d7e406c94">TSC_ISR_EOAF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab62167d0e5acdc7187f94ef017fbf984">TSC_ISR_EOAF_Msk</a></td></tr>
<tr class="separator:ga9af41466f8ec826c6d53585d7e406c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88708505240f39c495e0ebe8e0b19cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88708505240f39c495e0ebe8e0b19cf9">TSC_ISR_MCEF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga88708505240f39c495e0ebe8e0b19cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949e9e2ce80648d5c80ca97ff62f9f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949e9e2ce80648d5c80ca97ff62f9f8a">TSC_ISR_MCEF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga88708505240f39c495e0ebe8e0b19cf9">TSC_ISR_MCEF_Pos</a>)</td></tr>
<tr class="separator:ga949e9e2ce80648d5c80ca97ff62f9f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08fce3de6964b2b9701254ceb90a0c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08fce3de6964b2b9701254ceb90a0c9f">TSC_ISR_MCEF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga949e9e2ce80648d5c80ca97ff62f9f8a">TSC_ISR_MCEF_Msk</a></td></tr>
<tr class="separator:ga08fce3de6964b2b9701254ceb90a0c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498a458b999e6d3a19ffe54895b06bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga498a458b999e6d3a19ffe54895b06bc3">TSC_IOHCR_G1_IO1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga498a458b999e6d3a19ffe54895b06bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad914ae8c873cbd6c90a0f85badf108ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad914ae8c873cbd6c90a0f85badf108ea">TSC_IOHCR_G1_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga498a458b999e6d3a19ffe54895b06bc3">TSC_IOHCR_G1_IO1_Pos</a>)</td></tr>
<tr class="separator:gad914ae8c873cbd6c90a0f85badf108ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25cc0d8b7f3e595bac13268e5e25fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25cc0d8b7f3e595bac13268e5e25fc8">TSC_IOHCR_G1_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad914ae8c873cbd6c90a0f85badf108ea">TSC_IOHCR_G1_IO1_Msk</a></td></tr>
<tr class="separator:gaa25cc0d8b7f3e595bac13268e5e25fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17e740b11b58609c1ba150b328e9c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac17e740b11b58609c1ba150b328e9c5e">TSC_IOHCR_G1_IO2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac17e740b11b58609c1ba150b328e9c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962c5fc27318f21d7b4dba7b4797f204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962c5fc27318f21d7b4dba7b4797f204">TSC_IOHCR_G1_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac17e740b11b58609c1ba150b328e9c5e">TSC_IOHCR_G1_IO2_Pos</a>)</td></tr>
<tr class="separator:ga962c5fc27318f21d7b4dba7b4797f204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4147c9618c6eead6c51b414e94ba7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4147c9618c6eead6c51b414e94ba7da">TSC_IOHCR_G1_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga962c5fc27318f21d7b4dba7b4797f204">TSC_IOHCR_G1_IO2_Msk</a></td></tr>
<tr class="separator:gab4147c9618c6eead6c51b414e94ba7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ce63849264828f2ed844f61fb338d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17ce63849264828f2ed844f61fb338d0">TSC_IOHCR_G1_IO3_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga17ce63849264828f2ed844f61fb338d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543fd3a284d83450f2a4ac03d83e2ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga543fd3a284d83450f2a4ac03d83e2ef2">TSC_IOHCR_G1_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga17ce63849264828f2ed844f61fb338d0">TSC_IOHCR_G1_IO3_Pos</a>)</td></tr>
<tr class="separator:ga543fd3a284d83450f2a4ac03d83e2ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8f0d29b3ef4e73ac8b2ea96f32d8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea8f0d29b3ef4e73ac8b2ea96f32d8cd">TSC_IOHCR_G1_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga543fd3a284d83450f2a4ac03d83e2ef2">TSC_IOHCR_G1_IO3_Msk</a></td></tr>
<tr class="separator:gaea8f0d29b3ef4e73ac8b2ea96f32d8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12241fab44a385affa6ab4012aae89a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12241fab44a385affa6ab4012aae89a2">TSC_IOHCR_G1_IO4_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga12241fab44a385affa6ab4012aae89a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85db0d34a6e1784899b5f503fa447137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85db0d34a6e1784899b5f503fa447137">TSC_IOHCR_G1_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12241fab44a385affa6ab4012aae89a2">TSC_IOHCR_G1_IO4_Pos</a>)</td></tr>
<tr class="separator:ga85db0d34a6e1784899b5f503fa447137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48705b45ecd5fafb8ab7dc71f2da1d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48705b45ecd5fafb8ab7dc71f2da1d5d">TSC_IOHCR_G1_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85db0d34a6e1784899b5f503fa447137">TSC_IOHCR_G1_IO4_Msk</a></td></tr>
<tr class="separator:ga48705b45ecd5fafb8ab7dc71f2da1d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39a4d8ddc128100e8a0c0dcb53909b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf39a4d8ddc128100e8a0c0dcb53909b5">TSC_IOHCR_G2_IO1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf39a4d8ddc128100e8a0c0dcb53909b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0368c722120c5fe9bc867c44770dec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0368c722120c5fe9bc867c44770dec4">TSC_IOHCR_G2_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf39a4d8ddc128100e8a0c0dcb53909b5">TSC_IOHCR_G2_IO1_Pos</a>)</td></tr>
<tr class="separator:gad0368c722120c5fe9bc867c44770dec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8681571606b6796f2cd981635559c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8681571606b6796f2cd981635559c56">TSC_IOHCR_G2_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0368c722120c5fe9bc867c44770dec4">TSC_IOHCR_G2_IO1_Msk</a></td></tr>
<tr class="separator:gac8681571606b6796f2cd981635559c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeae7d833ff8f6c090b82b468ea049d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeae7d833ff8f6c090b82b468ea049d1">TSC_IOHCR_G2_IO2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gafeae7d833ff8f6c090b82b468ea049d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71624ed452582a6a4dcdfa27b6e3c10c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71624ed452582a6a4dcdfa27b6e3c10c">TSC_IOHCR_G2_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeae7d833ff8f6c090b82b468ea049d1">TSC_IOHCR_G2_IO2_Pos</a>)</td></tr>
<tr class="separator:ga71624ed452582a6a4dcdfa27b6e3c10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904f727450371d79dd8ac2fd60b56511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga904f727450371d79dd8ac2fd60b56511">TSC_IOHCR_G2_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71624ed452582a6a4dcdfa27b6e3c10c">TSC_IOHCR_G2_IO2_Msk</a></td></tr>
<tr class="separator:ga904f727450371d79dd8ac2fd60b56511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7896ac6fc78c22c08c3ffb0f3c5f8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7896ac6fc78c22c08c3ffb0f3c5f8c2">TSC_IOHCR_G2_IO3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf7896ac6fc78c22c08c3ffb0f3c5f8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6111248a0a3e123059ff72f5ccf7e7aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6111248a0a3e123059ff72f5ccf7e7aa">TSC_IOHCR_G2_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7896ac6fc78c22c08c3ffb0f3c5f8c2">TSC_IOHCR_G2_IO3_Pos</a>)</td></tr>
<tr class="separator:ga6111248a0a3e123059ff72f5ccf7e7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c5d1e914479c16db0ded6f6bce8459a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c5d1e914479c16db0ded6f6bce8459a">TSC_IOHCR_G2_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6111248a0a3e123059ff72f5ccf7e7aa">TSC_IOHCR_G2_IO3_Msk</a></td></tr>
<tr class="separator:ga1c5d1e914479c16db0ded6f6bce8459a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972e3adb31ae7ed65b410a1f45db473d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga972e3adb31ae7ed65b410a1f45db473d">TSC_IOHCR_G2_IO4_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga972e3adb31ae7ed65b410a1f45db473d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa851496c60c087f91b6bad50d54ed10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa851496c60c087f91b6bad50d54ed10">TSC_IOHCR_G2_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga972e3adb31ae7ed65b410a1f45db473d">TSC_IOHCR_G2_IO4_Pos</a>)</td></tr>
<tr class="separator:gafa851496c60c087f91b6bad50d54ed10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d7880ae8eb9e743e428b6581fc30cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d7880ae8eb9e743e428b6581fc30cf">TSC_IOHCR_G2_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa851496c60c087f91b6bad50d54ed10">TSC_IOHCR_G2_IO4_Msk</a></td></tr>
<tr class="separator:ga19d7880ae8eb9e743e428b6581fc30cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b7a39794c03d026df7bea499dbaf33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8b7a39794c03d026df7bea499dbaf33">TSC_IOHCR_G3_IO1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad8b7a39794c03d026df7bea499dbaf33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga927fc99e1f7ec64e993ae4bfc9fedc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga927fc99e1f7ec64e993ae4bfc9fedc31">TSC_IOHCR_G3_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad8b7a39794c03d026df7bea499dbaf33">TSC_IOHCR_G3_IO1_Pos</a>)</td></tr>
<tr class="separator:ga927fc99e1f7ec64e993ae4bfc9fedc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e4c08dcf346ac63a2eb8c9116b0e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30e4c08dcf346ac63a2eb8c9116b0e75">TSC_IOHCR_G3_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga927fc99e1f7ec64e993ae4bfc9fedc31">TSC_IOHCR_G3_IO1_Msk</a></td></tr>
<tr class="separator:ga30e4c08dcf346ac63a2eb8c9116b0e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f71bf392857d84c2841087ce972f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50f71bf392857d84c2841087ce972f23">TSC_IOHCR_G3_IO2_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga50f71bf392857d84c2841087ce972f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a2279022d718d948cadd9b3384cd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94a2279022d718d948cadd9b3384cd27">TSC_IOHCR_G3_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga50f71bf392857d84c2841087ce972f23">TSC_IOHCR_G3_IO2_Pos</a>)</td></tr>
<tr class="separator:ga94a2279022d718d948cadd9b3384cd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad88991f11f855f6ccfdb134f00dede16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad88991f11f855f6ccfdb134f00dede16">TSC_IOHCR_G3_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94a2279022d718d948cadd9b3384cd27">TSC_IOHCR_G3_IO2_Msk</a></td></tr>
<tr class="separator:gad88991f11f855f6ccfdb134f00dede16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b93ab82db0c944ede6a7f864ea9793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b93ab82db0c944ede6a7f864ea9793">TSC_IOHCR_G3_IO3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga78b93ab82db0c944ede6a7f864ea9793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0de3cc891b5799e27b8c78371a9d9bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0de3cc891b5799e27b8c78371a9d9bbd">TSC_IOHCR_G3_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78b93ab82db0c944ede6a7f864ea9793">TSC_IOHCR_G3_IO3_Pos</a>)</td></tr>
<tr class="separator:ga0de3cc891b5799e27b8c78371a9d9bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1551f1d9718e48deb700eb4e37f41302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1551f1d9718e48deb700eb4e37f41302">TSC_IOHCR_G3_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0de3cc891b5799e27b8c78371a9d9bbd">TSC_IOHCR_G3_IO3_Msk</a></td></tr>
<tr class="separator:ga1551f1d9718e48deb700eb4e37f41302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6461a65b1eba1937784d95672dbad22b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6461a65b1eba1937784d95672dbad22b">TSC_IOHCR_G3_IO4_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga6461a65b1eba1937784d95672dbad22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2860b6a0748e9c0a9c8c3be4131afe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2860b6a0748e9c0a9c8c3be4131afe4">TSC_IOHCR_G3_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6461a65b1eba1937784d95672dbad22b">TSC_IOHCR_G3_IO4_Pos</a>)</td></tr>
<tr class="separator:gab2860b6a0748e9c0a9c8c3be4131afe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2ba2e5bb73229545925d8be8e2ba16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f2ba2e5bb73229545925d8be8e2ba16">TSC_IOHCR_G3_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2860b6a0748e9c0a9c8c3be4131afe4">TSC_IOHCR_G3_IO4_Msk</a></td></tr>
<tr class="separator:ga5f2ba2e5bb73229545925d8be8e2ba16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff58b95386046582573328abde19e7d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff58b95386046582573328abde19e7d5">TSC_IOHCR_G4_IO1_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaff58b95386046582573328abde19e7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0e106831adfd4d26be14e2fcc27f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f0e106831adfd4d26be14e2fcc27f16">TSC_IOHCR_G4_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff58b95386046582573328abde19e7d5">TSC_IOHCR_G4_IO1_Pos</a>)</td></tr>
<tr class="separator:ga4f0e106831adfd4d26be14e2fcc27f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5995a7a9bb38ddd5c2bd187b9f503c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5995a7a9bb38ddd5c2bd187b9f503c9f">TSC_IOHCR_G4_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f0e106831adfd4d26be14e2fcc27f16">TSC_IOHCR_G4_IO1_Msk</a></td></tr>
<tr class="separator:ga5995a7a9bb38ddd5c2bd187b9f503c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e4a6a6b20bf5c96ad4fbec4a7f38c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43e4a6a6b20bf5c96ad4fbec4a7f38c7">TSC_IOHCR_G4_IO2_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga43e4a6a6b20bf5c96ad4fbec4a7f38c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ab26ba1317a9233421d5bbbc98c65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ab26ba1317a9233421d5bbbc98c65f">TSC_IOHCR_G4_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga43e4a6a6b20bf5c96ad4fbec4a7f38c7">TSC_IOHCR_G4_IO2_Pos</a>)</td></tr>
<tr class="separator:ga83ab26ba1317a9233421d5bbbc98c65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d7e1dbd9de1e8bdce07927851a7a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d7e1dbd9de1e8bdce07927851a7a72">TSC_IOHCR_G4_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83ab26ba1317a9233421d5bbbc98c65f">TSC_IOHCR_G4_IO2_Msk</a></td></tr>
<tr class="separator:gaa0d7e1dbd9de1e8bdce07927851a7a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f16b92d4eb7a1ce41ffef4d5eaa53f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f16b92d4eb7a1ce41ffef4d5eaa53f2">TSC_IOHCR_G4_IO3_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga3f16b92d4eb7a1ce41ffef4d5eaa53f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d02a4a8239e984257fad85122f8861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d02a4a8239e984257fad85122f8861">TSC_IOHCR_G4_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f16b92d4eb7a1ce41ffef4d5eaa53f2">TSC_IOHCR_G4_IO3_Pos</a>)</td></tr>
<tr class="separator:gad7d02a4a8239e984257fad85122f8861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed99725c69d270e2d63070cffc882e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed99725c69d270e2d63070cffc882e33">TSC_IOHCR_G4_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7d02a4a8239e984257fad85122f8861">TSC_IOHCR_G4_IO3_Msk</a></td></tr>
<tr class="separator:gaed99725c69d270e2d63070cffc882e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9446ffa2858d9620769292b4070b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace9446ffa2858d9620769292b4070b7e">TSC_IOHCR_G4_IO4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gace9446ffa2858d9620769292b4070b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679df472f64e3b84144510c54a6c3488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga679df472f64e3b84144510c54a6c3488">TSC_IOHCR_G4_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gace9446ffa2858d9620769292b4070b7e">TSC_IOHCR_G4_IO4_Pos</a>)</td></tr>
<tr class="separator:ga679df472f64e3b84144510c54a6c3488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47234ba070241ad44d8220e88df6b3f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47234ba070241ad44d8220e88df6b3f8">TSC_IOHCR_G4_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga679df472f64e3b84144510c54a6c3488">TSC_IOHCR_G4_IO4_Msk</a></td></tr>
<tr class="separator:ga47234ba070241ad44d8220e88df6b3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386ee9dadd93dc662d21b3a32134a046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga386ee9dadd93dc662d21b3a32134a046">TSC_IOHCR_G5_IO1_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga386ee9dadd93dc662d21b3a32134a046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb8a1ef32f3880fdfa7ad9bbacb8c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eb8a1ef32f3880fdfa7ad9bbacb8c85">TSC_IOHCR_G5_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga386ee9dadd93dc662d21b3a32134a046">TSC_IOHCR_G5_IO1_Pos</a>)</td></tr>
<tr class="separator:ga2eb8a1ef32f3880fdfa7ad9bbacb8c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590a418cdb27fd02a4cf121e42e569b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga590a418cdb27fd02a4cf121e42e569b2">TSC_IOHCR_G5_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2eb8a1ef32f3880fdfa7ad9bbacb8c85">TSC_IOHCR_G5_IO1_Msk</a></td></tr>
<tr class="separator:ga590a418cdb27fd02a4cf121e42e569b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce791c42ec8868681231eab7fad93fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce791c42ec8868681231eab7fad93fb">TSC_IOHCR_G5_IO2_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gabce791c42ec8868681231eab7fad93fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0945252a4ad54fc2e45c265552f23b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0945252a4ad54fc2e45c265552f23b1">TSC_IOHCR_G5_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabce791c42ec8868681231eab7fad93fb">TSC_IOHCR_G5_IO2_Pos</a>)</td></tr>
<tr class="separator:gac0945252a4ad54fc2e45c265552f23b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade99d60646e3fa1517f799052a6cd5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade99d60646e3fa1517f799052a6cd5a6">TSC_IOHCR_G5_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0945252a4ad54fc2e45c265552f23b1">TSC_IOHCR_G5_IO2_Msk</a></td></tr>
<tr class="separator:gade99d60646e3fa1517f799052a6cd5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546f450f10be9f449cca36b5f81e68cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546f450f10be9f449cca36b5f81e68cd">TSC_IOHCR_G5_IO3_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga546f450f10be9f449cca36b5f81e68cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8584b8f434a451d286bfc57a580cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f8584b8f434a451d286bfc57a580cfa">TSC_IOHCR_G5_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga546f450f10be9f449cca36b5f81e68cd">TSC_IOHCR_G5_IO3_Pos</a>)</td></tr>
<tr class="separator:ga1f8584b8f434a451d286bfc57a580cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da7c42861ebff9f1368ce0b891cc0aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da7c42861ebff9f1368ce0b891cc0aa">TSC_IOHCR_G5_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f8584b8f434a451d286bfc57a580cfa">TSC_IOHCR_G5_IO3_Msk</a></td></tr>
<tr class="separator:ga1da7c42861ebff9f1368ce0b891cc0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e4444bf0f6a644c1bb24d670467b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4444bf0f6a644c1bb24d670467b92">TSC_IOHCR_G5_IO4_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gae8e4444bf0f6a644c1bb24d670467b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2e5851c2873baacdbcc9465e1b143d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace2e5851c2873baacdbcc9465e1b143d">TSC_IOHCR_G5_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4444bf0f6a644c1bb24d670467b92">TSC_IOHCR_G5_IO4_Pos</a>)</td></tr>
<tr class="separator:gace2e5851c2873baacdbcc9465e1b143d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38dc0c9e4de280da91030e4546e04bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa38dc0c9e4de280da91030e4546e04bb">TSC_IOHCR_G5_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace2e5851c2873baacdbcc9465e1b143d">TSC_IOHCR_G5_IO4_Msk</a></td></tr>
<tr class="separator:gaa38dc0c9e4de280da91030e4546e04bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a0b5a4ac4edc925725de8031fb718d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45a0b5a4ac4edc925725de8031fb718d">TSC_IOHCR_G6_IO1_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga45a0b5a4ac4edc925725de8031fb718d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea8df44aad235a3e11d1bb0e79e7892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea8df44aad235a3e11d1bb0e79e7892">TSC_IOHCR_G6_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45a0b5a4ac4edc925725de8031fb718d">TSC_IOHCR_G6_IO1_Pos</a>)</td></tr>
<tr class="separator:ga3ea8df44aad235a3e11d1bb0e79e7892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5e8601c2751fbfbcb9d09b4e4e3d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b5e8601c2751fbfbcb9d09b4e4e3d6f">TSC_IOHCR_G6_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea8df44aad235a3e11d1bb0e79e7892">TSC_IOHCR_G6_IO1_Msk</a></td></tr>
<tr class="separator:ga9b5e8601c2751fbfbcb9d09b4e4e3d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38c4894931f6ef9a67a49d354383bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac38c4894931f6ef9a67a49d354383bc1">TSC_IOHCR_G6_IO2_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac38c4894931f6ef9a67a49d354383bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1094f1f19f0e74bd6fde2d84a0eba4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1094f1f19f0e74bd6fde2d84a0eba4ae">TSC_IOHCR_G6_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac38c4894931f6ef9a67a49d354383bc1">TSC_IOHCR_G6_IO2_Pos</a>)</td></tr>
<tr class="separator:ga1094f1f19f0e74bd6fde2d84a0eba4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6994edd44c8466c73563ebcecd3c9ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6994edd44c8466c73563ebcecd3c9ab9">TSC_IOHCR_G6_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1094f1f19f0e74bd6fde2d84a0eba4ae">TSC_IOHCR_G6_IO2_Msk</a></td></tr>
<tr class="separator:ga6994edd44c8466c73563ebcecd3c9ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a310964f46da42eecccecb03b33f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a310964f46da42eecccecb03b33f24">TSC_IOHCR_G6_IO3_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga40a310964f46da42eecccecb03b33f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80b053bb58ca972fb4895848218a36a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80b053bb58ca972fb4895848218a36a">TSC_IOHCR_G6_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga40a310964f46da42eecccecb03b33f24">TSC_IOHCR_G6_IO3_Pos</a>)</td></tr>
<tr class="separator:gab80b053bb58ca972fb4895848218a36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508bd77407f2294acef566ec79680f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508bd77407f2294acef566ec79680f24">TSC_IOHCR_G6_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab80b053bb58ca972fb4895848218a36a">TSC_IOHCR_G6_IO3_Msk</a></td></tr>
<tr class="separator:ga508bd77407f2294acef566ec79680f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa37194872e8a9eb9796e6f7c30b85d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa37194872e8a9eb9796e6f7c30b85d1c">TSC_IOHCR_G6_IO4_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaa37194872e8a9eb9796e6f7c30b85d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae376d64e0cc9cde21f51f9364b1f558d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae376d64e0cc9cde21f51f9364b1f558d">TSC_IOHCR_G6_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa37194872e8a9eb9796e6f7c30b85d1c">TSC_IOHCR_G6_IO4_Pos</a>)</td></tr>
<tr class="separator:gae376d64e0cc9cde21f51f9364b1f558d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2dfee7d77600fda369e454119851b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2dfee7d77600fda369e454119851b7">TSC_IOHCR_G6_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae376d64e0cc9cde21f51f9364b1f558d">TSC_IOHCR_G6_IO4_Msk</a></td></tr>
<tr class="separator:ga9f2dfee7d77600fda369e454119851b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8bec3db2b5cc38dcb3ca6d82e5fa67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc8bec3db2b5cc38dcb3ca6d82e5fa67">TSC_IOHCR_G7_IO1_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gafc8bec3db2b5cc38dcb3ca6d82e5fa67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fce707381e8493dabfd6ad661bb4e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fce707381e8493dabfd6ad661bb4e87">TSC_IOHCR_G7_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafc8bec3db2b5cc38dcb3ca6d82e5fa67">TSC_IOHCR_G7_IO1_Pos</a>)</td></tr>
<tr class="separator:ga9fce707381e8493dabfd6ad661bb4e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084806ce2eeaea2e540a8f8eff7359e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga084806ce2eeaea2e540a8f8eff7359e8">TSC_IOHCR_G7_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fce707381e8493dabfd6ad661bb4e87">TSC_IOHCR_G7_IO1_Msk</a></td></tr>
<tr class="separator:ga084806ce2eeaea2e540a8f8eff7359e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d9cfe0b5e73b2ab412a30d74328efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37d9cfe0b5e73b2ab412a30d74328efc">TSC_IOHCR_G7_IO2_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga37d9cfe0b5e73b2ab412a30d74328efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961f8fbdbcdf9b5294126cc65d4fbde8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga961f8fbdbcdf9b5294126cc65d4fbde8">TSC_IOHCR_G7_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37d9cfe0b5e73b2ab412a30d74328efc">TSC_IOHCR_G7_IO2_Pos</a>)</td></tr>
<tr class="separator:ga961f8fbdbcdf9b5294126cc65d4fbde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904ec89e24c54b8899aa2578c38580ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga904ec89e24c54b8899aa2578c38580ce">TSC_IOHCR_G7_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga961f8fbdbcdf9b5294126cc65d4fbde8">TSC_IOHCR_G7_IO2_Msk</a></td></tr>
<tr class="separator:ga904ec89e24c54b8899aa2578c38580ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89dd6b2ad154a9d640d0b992c7a92a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac89dd6b2ad154a9d640d0b992c7a92a4">TSC_IOHCR_G7_IO3_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gac89dd6b2ad154a9d640d0b992c7a92a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1fabb7ba13605e56c89ad0bbabef4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a1fabb7ba13605e56c89ad0bbabef4c">TSC_IOHCR_G7_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac89dd6b2ad154a9d640d0b992c7a92a4">TSC_IOHCR_G7_IO3_Pos</a>)</td></tr>
<tr class="separator:ga4a1fabb7ba13605e56c89ad0bbabef4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837cd46add4c630f7d1d335564ecd41c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837cd46add4c630f7d1d335564ecd41c">TSC_IOHCR_G7_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a1fabb7ba13605e56c89ad0bbabef4c">TSC_IOHCR_G7_IO3_Msk</a></td></tr>
<tr class="separator:ga837cd46add4c630f7d1d335564ecd41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga518e68100d26f1308a46b6fcd4d6bac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga518e68100d26f1308a46b6fcd4d6bac8">TSC_IOHCR_G7_IO4_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga518e68100d26f1308a46b6fcd4d6bac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6470cae5e195d31f1519c59c8903df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6470cae5e195d31f1519c59c8903df2c">TSC_IOHCR_G7_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga518e68100d26f1308a46b6fcd4d6bac8">TSC_IOHCR_G7_IO4_Pos</a>)</td></tr>
<tr class="separator:ga6470cae5e195d31f1519c59c8903df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482cd03a685f379cc1b748f7684ce395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga482cd03a685f379cc1b748f7684ce395">TSC_IOHCR_G7_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6470cae5e195d31f1519c59c8903df2c">TSC_IOHCR_G7_IO4_Msk</a></td></tr>
<tr class="separator:ga482cd03a685f379cc1b748f7684ce395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df3b2e76e05f06f0db4e559ca4cc68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6df3b2e76e05f06f0db4e559ca4cc68d">TSC_IOHCR_G8_IO1_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga6df3b2e76e05f06f0db4e559ca4cc68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c0ab1f7e0f8078c6e7550d4e51892f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c0ab1f7e0f8078c6e7550d4e51892f8">TSC_IOHCR_G8_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6df3b2e76e05f06f0db4e559ca4cc68d">TSC_IOHCR_G8_IO1_Pos</a>)</td></tr>
<tr class="separator:ga5c0ab1f7e0f8078c6e7550d4e51892f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93a44c09f3355e4940679eb7c80a068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf93a44c09f3355e4940679eb7c80a068">TSC_IOHCR_G8_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c0ab1f7e0f8078c6e7550d4e51892f8">TSC_IOHCR_G8_IO1_Msk</a></td></tr>
<tr class="separator:gaf93a44c09f3355e4940679eb7c80a068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0814f5daa4b6901f587099e2d7938ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0814f5daa4b6901f587099e2d7938ee">TSC_IOHCR_G8_IO2_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaa0814f5daa4b6901f587099e2d7938ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9da218e2e8f46e887e3894483df4626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9da218e2e8f46e887e3894483df4626">TSC_IOHCR_G8_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0814f5daa4b6901f587099e2d7938ee">TSC_IOHCR_G8_IO2_Pos</a>)</td></tr>
<tr class="separator:gac9da218e2e8f46e887e3894483df4626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172a21291f2b7b2de95004008721f646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga172a21291f2b7b2de95004008721f646">TSC_IOHCR_G8_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9da218e2e8f46e887e3894483df4626">TSC_IOHCR_G8_IO2_Msk</a></td></tr>
<tr class="separator:ga172a21291f2b7b2de95004008721f646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbeeaff070be13ac1b5f7c4b9fd35746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbeeaff070be13ac1b5f7c4b9fd35746">TSC_IOHCR_G8_IO3_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gadbeeaff070be13ac1b5f7c4b9fd35746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d0ae7ad8bd6fb3dfa10354fc2964c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d0ae7ad8bd6fb3dfa10354fc2964c3">TSC_IOHCR_G8_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbeeaff070be13ac1b5f7c4b9fd35746">TSC_IOHCR_G8_IO3_Pos</a>)</td></tr>
<tr class="separator:gaa4d0ae7ad8bd6fb3dfa10354fc2964c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa845a5999eb2ede81a9d5c469a05c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaa845a5999eb2ede81a9d5c469a05c1">TSC_IOHCR_G8_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4d0ae7ad8bd6fb3dfa10354fc2964c3">TSC_IOHCR_G8_IO3_Msk</a></td></tr>
<tr class="separator:gadaa845a5999eb2ede81a9d5c469a05c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56ec9758db4c34dce637fe5a0522c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab56ec9758db4c34dce637fe5a0522c8e">TSC_IOHCR_G8_IO4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gab56ec9758db4c34dce637fe5a0522c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e81f525f7d6dbdb4ed7c5e1ca097a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e81f525f7d6dbdb4ed7c5e1ca097a3">TSC_IOHCR_G8_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab56ec9758db4c34dce637fe5a0522c8e">TSC_IOHCR_G8_IO4_Pos</a>)</td></tr>
<tr class="separator:gaa3e81f525f7d6dbdb4ed7c5e1ca097a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4a0f449241d88969d59660bbbdac8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4a0f449241d88969d59660bbbdac8c">TSC_IOHCR_G8_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e81f525f7d6dbdb4ed7c5e1ca097a3">TSC_IOHCR_G8_IO4_Msk</a></td></tr>
<tr class="separator:ga3c4a0f449241d88969d59660bbbdac8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeafbea410bd3f8cccfd71c96e243108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadeafbea410bd3f8cccfd71c96e243108">TSC_IOASCR_G1_IO1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadeafbea410bd3f8cccfd71c96e243108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa09269d702707c666f40524b19a623e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa09269d702707c666f40524b19a623e">TSC_IOASCR_G1_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadeafbea410bd3f8cccfd71c96e243108">TSC_IOASCR_G1_IO1_Pos</a>)</td></tr>
<tr class="separator:gaaa09269d702707c666f40524b19a623e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd82b6899411d6e78512ed519d2c9a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd82b6899411d6e78512ed519d2c9a7f">TSC_IOASCR_G1_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa09269d702707c666f40524b19a623e">TSC_IOASCR_G1_IO1_Msk</a></td></tr>
<tr class="separator:gacd82b6899411d6e78512ed519d2c9a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c64eae5c7b8de3eb8f7304fefa4dbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c64eae5c7b8de3eb8f7304fefa4dbc7">TSC_IOASCR_G1_IO2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7c64eae5c7b8de3eb8f7304fefa4dbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2d48bcbf7960828fa3e9d5f1c4b455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2d48bcbf7960828fa3e9d5f1c4b455">TSC_IOASCR_G1_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c64eae5c7b8de3eb8f7304fefa4dbc7">TSC_IOASCR_G1_IO2_Pos</a>)</td></tr>
<tr class="separator:ga8d2d48bcbf7960828fa3e9d5f1c4b455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fefef6a55f39aa48067a1c2524b4a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fefef6a55f39aa48067a1c2524b4a86">TSC_IOASCR_G1_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2d48bcbf7960828fa3e9d5f1c4b455">TSC_IOASCR_G1_IO2_Msk</a></td></tr>
<tr class="separator:ga5fefef6a55f39aa48067a1c2524b4a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687219c707e15a0cd9c1f26268e7b803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga687219c707e15a0cd9c1f26268e7b803">TSC_IOASCR_G1_IO3_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga687219c707e15a0cd9c1f26268e7b803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0262b0da8982b3b6d7bf848435f7c664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0262b0da8982b3b6d7bf848435f7c664">TSC_IOASCR_G1_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga687219c707e15a0cd9c1f26268e7b803">TSC_IOASCR_G1_IO3_Pos</a>)</td></tr>
<tr class="separator:ga0262b0da8982b3b6d7bf848435f7c664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d8ed0949d6947d14af3673b8df8bbed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d8ed0949d6947d14af3673b8df8bbed">TSC_IOASCR_G1_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0262b0da8982b3b6d7bf848435f7c664">TSC_IOASCR_G1_IO3_Msk</a></td></tr>
<tr class="separator:ga0d8ed0949d6947d14af3673b8df8bbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a97641c7751fe975543c3cc05e60af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30a97641c7751fe975543c3cc05e60af">TSC_IOASCR_G1_IO4_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga30a97641c7751fe975543c3cc05e60af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbe0176b1fedd1f4011715241f5ace0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbe0176b1fedd1f4011715241f5ace0">TSC_IOASCR_G1_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30a97641c7751fe975543c3cc05e60af">TSC_IOASCR_G1_IO4_Pos</a>)</td></tr>
<tr class="separator:ga4bbe0176b1fedd1f4011715241f5ace0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315b64a0b36129c0af07aac7d9a074a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315b64a0b36129c0af07aac7d9a074a1">TSC_IOASCR_G1_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbe0176b1fedd1f4011715241f5ace0">TSC_IOASCR_G1_IO4_Msk</a></td></tr>
<tr class="separator:ga315b64a0b36129c0af07aac7d9a074a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab198173d7c1764c85b6d4dfc84be3a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab198173d7c1764c85b6d4dfc84be3a23">TSC_IOASCR_G2_IO1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab198173d7c1764c85b6d4dfc84be3a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16591b29fba47053d84879f23cef06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae16591b29fba47053d84879f23cef06b">TSC_IOASCR_G2_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab198173d7c1764c85b6d4dfc84be3a23">TSC_IOASCR_G2_IO1_Pos</a>)</td></tr>
<tr class="separator:gae16591b29fba47053d84879f23cef06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc19a5bdb29490db6f0eb58e38b7e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc19a5bdb29490db6f0eb58e38b7e4e">TSC_IOASCR_G2_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae16591b29fba47053d84879f23cef06b">TSC_IOASCR_G2_IO1_Msk</a></td></tr>
<tr class="separator:gaddc19a5bdb29490db6f0eb58e38b7e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87363451b58d0310d827f635de557bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab87363451b58d0310d827f635de557bb">TSC_IOASCR_G2_IO2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab87363451b58d0310d827f635de557bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95cedbb5829e94fa393ce715100ed562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95cedbb5829e94fa393ce715100ed562">TSC_IOASCR_G2_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab87363451b58d0310d827f635de557bb">TSC_IOASCR_G2_IO2_Pos</a>)</td></tr>
<tr class="separator:ga95cedbb5829e94fa393ce715100ed562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e85f60dd56c94d292afe16e94f5c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e85f60dd56c94d292afe16e94f5c1f">TSC_IOASCR_G2_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95cedbb5829e94fa393ce715100ed562">TSC_IOASCR_G2_IO2_Msk</a></td></tr>
<tr class="separator:ga79e85f60dd56c94d292afe16e94f5c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca037b646cac50b9b6c33233ce99907d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca037b646cac50b9b6c33233ce99907d">TSC_IOASCR_G2_IO3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaca037b646cac50b9b6c33233ce99907d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ccee997f10fd98f9ce395c923fb7030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ccee997f10fd98f9ce395c923fb7030">TSC_IOASCR_G2_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaca037b646cac50b9b6c33233ce99907d">TSC_IOASCR_G2_IO3_Pos</a>)</td></tr>
<tr class="separator:ga0ccee997f10fd98f9ce395c923fb7030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8228c36e743309c19108ec1acd6fa2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8228c36e743309c19108ec1acd6fa2b">TSC_IOASCR_G2_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ccee997f10fd98f9ce395c923fb7030">TSC_IOASCR_G2_IO3_Msk</a></td></tr>
<tr class="separator:gad8228c36e743309c19108ec1acd6fa2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1efbe57402f6dfc4bc3515ca207b7290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1efbe57402f6dfc4bc3515ca207b7290">TSC_IOASCR_G2_IO4_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga1efbe57402f6dfc4bc3515ca207b7290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e64760d4ef874523278d5d4005c7769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e64760d4ef874523278d5d4005c7769">TSC_IOASCR_G2_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1efbe57402f6dfc4bc3515ca207b7290">TSC_IOASCR_G2_IO4_Pos</a>)</td></tr>
<tr class="separator:ga6e64760d4ef874523278d5d4005c7769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8d38ca46cc18da31ab4251d9600a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a8d38ca46cc18da31ab4251d9600a56">TSC_IOASCR_G2_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e64760d4ef874523278d5d4005c7769">TSC_IOASCR_G2_IO4_Msk</a></td></tr>
<tr class="separator:ga7a8d38ca46cc18da31ab4251d9600a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06487e95b061ec4548fcb714700e6cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06487e95b061ec4548fcb714700e6cb0">TSC_IOASCR_G3_IO1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga06487e95b061ec4548fcb714700e6cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f4ffe36024fbdf67d00cae9777047e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3f4ffe36024fbdf67d00cae9777047e">TSC_IOASCR_G3_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga06487e95b061ec4548fcb714700e6cb0">TSC_IOASCR_G3_IO1_Pos</a>)</td></tr>
<tr class="separator:gae3f4ffe36024fbdf67d00cae9777047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee85c71c1ab007caab03b89054d905e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee85c71c1ab007caab03b89054d905e7">TSC_IOASCR_G3_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f4ffe36024fbdf67d00cae9777047e">TSC_IOASCR_G3_IO1_Msk</a></td></tr>
<tr class="separator:gaee85c71c1ab007caab03b89054d905e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a19b5efcc3a4e123cf0a0bd82c605e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a19b5efcc3a4e123cf0a0bd82c605e0">TSC_IOASCR_G3_IO2_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga5a19b5efcc3a4e123cf0a0bd82c605e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b6b678df5149bb89686879263e65db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83b6b678df5149bb89686879263e65db">TSC_IOASCR_G3_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5a19b5efcc3a4e123cf0a0bd82c605e0">TSC_IOASCR_G3_IO2_Pos</a>)</td></tr>
<tr class="separator:ga83b6b678df5149bb89686879263e65db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dabef88c6eefffbfe230d2af841ab1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dabef88c6eefffbfe230d2af841ab1a">TSC_IOASCR_G3_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b6b678df5149bb89686879263e65db">TSC_IOASCR_G3_IO2_Msk</a></td></tr>
<tr class="separator:ga7dabef88c6eefffbfe230d2af841ab1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53b2eebec946923ceb9829aabc5cf80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53b2eebec946923ceb9829aabc5cf80b">TSC_IOASCR_G3_IO3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga53b2eebec946923ceb9829aabc5cf80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2d8586f095e4cc5792b56045475311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2d8586f095e4cc5792b56045475311">TSC_IOASCR_G3_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53b2eebec946923ceb9829aabc5cf80b">TSC_IOASCR_G3_IO3_Pos</a>)</td></tr>
<tr class="separator:ga0b2d8586f095e4cc5792b56045475311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c9bcda9c707d944ae3bc69ff990e0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c9bcda9c707d944ae3bc69ff990e0c1">TSC_IOASCR_G3_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b2d8586f095e4cc5792b56045475311">TSC_IOASCR_G3_IO3_Msk</a></td></tr>
<tr class="separator:ga7c9bcda9c707d944ae3bc69ff990e0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3bea03ec7d9a8b542ddbb072d68663f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3bea03ec7d9a8b542ddbb072d68663f">TSC_IOASCR_G3_IO4_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gab3bea03ec7d9a8b542ddbb072d68663f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87ca7670a4709954c37a71b02b68975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa87ca7670a4709954c37a71b02b68975">TSC_IOASCR_G3_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab3bea03ec7d9a8b542ddbb072d68663f">TSC_IOASCR_G3_IO4_Pos</a>)</td></tr>
<tr class="separator:gaa87ca7670a4709954c37a71b02b68975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9496dae3ecdea0127cc48ca1f3b9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b9496dae3ecdea0127cc48ca1f3b9bc">TSC_IOASCR_G3_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa87ca7670a4709954c37a71b02b68975">TSC_IOASCR_G3_IO4_Msk</a></td></tr>
<tr class="separator:ga5b9496dae3ecdea0127cc48ca1f3b9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2ba9733fd039d6cb1702e43385bc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f2ba9733fd039d6cb1702e43385bc63">TSC_IOASCR_G4_IO1_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0f2ba9733fd039d6cb1702e43385bc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401dcce908c8dd2e3e782f8e9cffbfb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga401dcce908c8dd2e3e782f8e9cffbfb6">TSC_IOASCR_G4_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0f2ba9733fd039d6cb1702e43385bc63">TSC_IOASCR_G4_IO1_Pos</a>)</td></tr>
<tr class="separator:ga401dcce908c8dd2e3e782f8e9cffbfb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf630bc82f376391d7846b34d280abc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf630bc82f376391d7846b34d280abc94">TSC_IOASCR_G4_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga401dcce908c8dd2e3e782f8e9cffbfb6">TSC_IOASCR_G4_IO1_Msk</a></td></tr>
<tr class="separator:gaf630bc82f376391d7846b34d280abc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3402ca4922f8e7b9bee729872ab1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc3402ca4922f8e7b9bee729872ab1e0">TSC_IOASCR_G4_IO2_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gabc3402ca4922f8e7b9bee729872ab1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0c507ef19330f9cf31b0a5025132d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c0c507ef19330f9cf31b0a5025132d2">TSC_IOASCR_G4_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabc3402ca4922f8e7b9bee729872ab1e0">TSC_IOASCR_G4_IO2_Pos</a>)</td></tr>
<tr class="separator:ga6c0c507ef19330f9cf31b0a5025132d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac784e0da3d24f283c2d466c1ac100ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac784e0da3d24f283c2d466c1ac100ac7">TSC_IOASCR_G4_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c0c507ef19330f9cf31b0a5025132d2">TSC_IOASCR_G4_IO2_Msk</a></td></tr>
<tr class="separator:gac784e0da3d24f283c2d466c1ac100ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c00369e96d872958e0adecbc75f250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37c00369e96d872958e0adecbc75f250">TSC_IOASCR_G4_IO3_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga37c00369e96d872958e0adecbc75f250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e69bb653b51d1861578ba8c73a95b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73e69bb653b51d1861578ba8c73a95b9">TSC_IOASCR_G4_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga37c00369e96d872958e0adecbc75f250">TSC_IOASCR_G4_IO3_Pos</a>)</td></tr>
<tr class="separator:ga73e69bb653b51d1861578ba8c73a95b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43060d8fa5382ba390da40a1386b93ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43060d8fa5382ba390da40a1386b93ff">TSC_IOASCR_G4_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73e69bb653b51d1861578ba8c73a95b9">TSC_IOASCR_G4_IO3_Msk</a></td></tr>
<tr class="separator:ga43060d8fa5382ba390da40a1386b93ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2f9f120bed2b093a769673833b0cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e2f9f120bed2b093a769673833b0cac">TSC_IOASCR_G4_IO4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga0e2f9f120bed2b093a769673833b0cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c17e45ef43f63f08bcf41492c70210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84c17e45ef43f63f08bcf41492c70210">TSC_IOASCR_G4_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e2f9f120bed2b093a769673833b0cac">TSC_IOASCR_G4_IO4_Pos</a>)</td></tr>
<tr class="separator:ga84c17e45ef43f63f08bcf41492c70210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd55955f843445f11d1c7d75c024ddaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd55955f843445f11d1c7d75c024ddaf">TSC_IOASCR_G4_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84c17e45ef43f63f08bcf41492c70210">TSC_IOASCR_G4_IO4_Msk</a></td></tr>
<tr class="separator:gadd55955f843445f11d1c7d75c024ddaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43e0ff23ee9667b6ccdd777bdfd0ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf43e0ff23ee9667b6ccdd777bdfd0ebf">TSC_IOASCR_G5_IO1_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf43e0ff23ee9667b6ccdd777bdfd0ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad34a714d41af8b7cdc4ec7d5773f246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad34a714d41af8b7cdc4ec7d5773f246">TSC_IOASCR_G5_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf43e0ff23ee9667b6ccdd777bdfd0ebf">TSC_IOASCR_G5_IO1_Pos</a>)</td></tr>
<tr class="separator:gaad34a714d41af8b7cdc4ec7d5773f246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea67e6299dd4afdd1fbddfb9e810400b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea67e6299dd4afdd1fbddfb9e810400b">TSC_IOASCR_G5_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad34a714d41af8b7cdc4ec7d5773f246">TSC_IOASCR_G5_IO1_Msk</a></td></tr>
<tr class="separator:gaea67e6299dd4afdd1fbddfb9e810400b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9545d79a352548dc05cfac88dffef98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9545d79a352548dc05cfac88dffef98d">TSC_IOASCR_G5_IO2_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga9545d79a352548dc05cfac88dffef98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3762f9820146f0f36a8e513e33f7efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3762f9820146f0f36a8e513e33f7efd">TSC_IOASCR_G5_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9545d79a352548dc05cfac88dffef98d">TSC_IOASCR_G5_IO2_Pos</a>)</td></tr>
<tr class="separator:gaa3762f9820146f0f36a8e513e33f7efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac473ea3827fd3b8be7f680e2312c2c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac473ea3827fd3b8be7f680e2312c2c7b">TSC_IOASCR_G5_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3762f9820146f0f36a8e513e33f7efd">TSC_IOASCR_G5_IO2_Msk</a></td></tr>
<tr class="separator:gac473ea3827fd3b8be7f680e2312c2c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ced670a307f143c078350f74338c445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ced670a307f143c078350f74338c445">TSC_IOASCR_G5_IO3_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8ced670a307f143c078350f74338c445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d35a0a520577e30094465abae4821fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d35a0a520577e30094465abae4821fd">TSC_IOASCR_G5_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ced670a307f143c078350f74338c445">TSC_IOASCR_G5_IO3_Pos</a>)</td></tr>
<tr class="separator:ga7d35a0a520577e30094465abae4821fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ead086568ecc51e20d0b7b1854e1cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ead086568ecc51e20d0b7b1854e1cbe">TSC_IOASCR_G5_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d35a0a520577e30094465abae4821fd">TSC_IOASCR_G5_IO3_Msk</a></td></tr>
<tr class="separator:ga4ead086568ecc51e20d0b7b1854e1cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4429aa3cdb894e64722d7a29a83fc990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4429aa3cdb894e64722d7a29a83fc990">TSC_IOASCR_G5_IO4_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga4429aa3cdb894e64722d7a29a83fc990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbbc7d3ac2bf5ccd39fb67376d15ce3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbbc7d3ac2bf5ccd39fb67376d15ce3b">TSC_IOASCR_G5_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4429aa3cdb894e64722d7a29a83fc990">TSC_IOASCR_G5_IO4_Pos</a>)</td></tr>
<tr class="separator:gacbbc7d3ac2bf5ccd39fb67376d15ce3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712c84f43d1f00a89d3a351142588cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712c84f43d1f00a89d3a351142588cb">TSC_IOASCR_G5_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbbc7d3ac2bf5ccd39fb67376d15ce3b">TSC_IOASCR_G5_IO4_Msk</a></td></tr>
<tr class="separator:gaf712c84f43d1f00a89d3a351142588cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961ddb6315c7f591673955a3a38c42e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga961ddb6315c7f591673955a3a38c42e5">TSC_IOASCR_G6_IO1_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga961ddb6315c7f591673955a3a38c42e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aed3c04dc60408ca9b1654ca7df9bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8aed3c04dc60408ca9b1654ca7df9bfc">TSC_IOASCR_G6_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga961ddb6315c7f591673955a3a38c42e5">TSC_IOASCR_G6_IO1_Pos</a>)</td></tr>
<tr class="separator:ga8aed3c04dc60408ca9b1654ca7df9bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57e0cb1a489a65adcece563c1b2b657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab57e0cb1a489a65adcece563c1b2b657">TSC_IOASCR_G6_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aed3c04dc60408ca9b1654ca7df9bfc">TSC_IOASCR_G6_IO1_Msk</a></td></tr>
<tr class="separator:gab57e0cb1a489a65adcece563c1b2b657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac433725129e5d718a3714dc45cf5faa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac433725129e5d718a3714dc45cf5faa2">TSC_IOASCR_G6_IO2_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac433725129e5d718a3714dc45cf5faa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b7565f413adf8873d3d1c6585c8e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3b7565f413adf8873d3d1c6585c8e75">TSC_IOASCR_G6_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac433725129e5d718a3714dc45cf5faa2">TSC_IOASCR_G6_IO2_Pos</a>)</td></tr>
<tr class="separator:gab3b7565f413adf8873d3d1c6585c8e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486fc83799f0b599a86535ac648f1966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486fc83799f0b599a86535ac648f1966">TSC_IOASCR_G6_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3b7565f413adf8873d3d1c6585c8e75">TSC_IOASCR_G6_IO2_Msk</a></td></tr>
<tr class="separator:ga486fc83799f0b599a86535ac648f1966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c7b56a3cfa7655b8b3760e85b93e3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48c7b56a3cfa7655b8b3760e85b93e3f">TSC_IOASCR_G6_IO3_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga48c7b56a3cfa7655b8b3760e85b93e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad396c410ad97506ad10e5758b0fd7211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad396c410ad97506ad10e5758b0fd7211">TSC_IOASCR_G6_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga48c7b56a3cfa7655b8b3760e85b93e3f">TSC_IOASCR_G6_IO3_Pos</a>)</td></tr>
<tr class="separator:gad396c410ad97506ad10e5758b0fd7211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13390ab79e7b1b53019e41476648a6cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13390ab79e7b1b53019e41476648a6cb">TSC_IOASCR_G6_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad396c410ad97506ad10e5758b0fd7211">TSC_IOASCR_G6_IO3_Msk</a></td></tr>
<tr class="separator:ga13390ab79e7b1b53019e41476648a6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046fbdd7aa63b5df7a6cd68e9b881ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga046fbdd7aa63b5df7a6cd68e9b881ed5">TSC_IOASCR_G6_IO4_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga046fbdd7aa63b5df7a6cd68e9b881ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67124969348e0d0f75f4c737cc7043e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa67124969348e0d0f75f4c737cc7043e">TSC_IOASCR_G6_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga046fbdd7aa63b5df7a6cd68e9b881ed5">TSC_IOASCR_G6_IO4_Pos</a>)</td></tr>
<tr class="separator:gaa67124969348e0d0f75f4c737cc7043e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc48485735d1d84555a9b0f9a2bbf63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc48485735d1d84555a9b0f9a2bbf63c">TSC_IOASCR_G6_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa67124969348e0d0f75f4c737cc7043e">TSC_IOASCR_G6_IO4_Msk</a></td></tr>
<tr class="separator:gacc48485735d1d84555a9b0f9a2bbf63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e3cd02e83651a59f83118e773d8b1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e3cd02e83651a59f83118e773d8b1a5">TSC_IOASCR_G7_IO1_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga3e3cd02e83651a59f83118e773d8b1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139f7858e8d4530a951a83ea11ed0216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139f7858e8d4530a951a83ea11ed0216">TSC_IOASCR_G7_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e3cd02e83651a59f83118e773d8b1a5">TSC_IOASCR_G7_IO1_Pos</a>)</td></tr>
<tr class="separator:ga139f7858e8d4530a951a83ea11ed0216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa6583c19f4cccd7408c0640d9a527b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafa6583c19f4cccd7408c0640d9a527b">TSC_IOASCR_G7_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga139f7858e8d4530a951a83ea11ed0216">TSC_IOASCR_G7_IO1_Msk</a></td></tr>
<tr class="separator:gaafa6583c19f4cccd7408c0640d9a527b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7195c95b53f9b5f8dc118d3ddbd397c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7195c95b53f9b5f8dc118d3ddbd397c5">TSC_IOASCR_G7_IO2_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga7195c95b53f9b5f8dc118d3ddbd397c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f1279e16bcf3017f87fed1cf121480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9f1279e16bcf3017f87fed1cf121480">TSC_IOASCR_G7_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7195c95b53f9b5f8dc118d3ddbd397c5">TSC_IOASCR_G7_IO2_Pos</a>)</td></tr>
<tr class="separator:gae9f1279e16bcf3017f87fed1cf121480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f18b8a1325536d2a6b6d4419201a88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f18b8a1325536d2a6b6d4419201a88d">TSC_IOASCR_G7_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9f1279e16bcf3017f87fed1cf121480">TSC_IOASCR_G7_IO2_Msk</a></td></tr>
<tr class="separator:ga8f18b8a1325536d2a6b6d4419201a88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f1d62df899f8004873076900eb1015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f1d62df899f8004873076900eb1015">TSC_IOASCR_G7_IO3_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga07f1d62df899f8004873076900eb1015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde272e6f06a5b19c7ec89d7e1ad912b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafde272e6f06a5b19c7ec89d7e1ad912b">TSC_IOASCR_G7_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga07f1d62df899f8004873076900eb1015">TSC_IOASCR_G7_IO3_Pos</a>)</td></tr>
<tr class="separator:gafde272e6f06a5b19c7ec89d7e1ad912b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b2a03cdd4a4e1c9698d6b8269c9b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81b2a03cdd4a4e1c9698d6b8269c9b0e">TSC_IOASCR_G7_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafde272e6f06a5b19c7ec89d7e1ad912b">TSC_IOASCR_G7_IO3_Msk</a></td></tr>
<tr class="separator:ga81b2a03cdd4a4e1c9698d6b8269c9b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2903e2f369136d878ff301c8a49ef42f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2903e2f369136d878ff301c8a49ef42f">TSC_IOASCR_G7_IO4_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga2903e2f369136d878ff301c8a49ef42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f57b238fbda53139212d5abf1021b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f57b238fbda53139212d5abf1021b1">TSC_IOASCR_G7_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2903e2f369136d878ff301c8a49ef42f">TSC_IOASCR_G7_IO4_Pos</a>)</td></tr>
<tr class="separator:ga00f57b238fbda53139212d5abf1021b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc37ecf4d213bfe1e6a7eadad1ef712e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc37ecf4d213bfe1e6a7eadad1ef712e">TSC_IOASCR_G7_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00f57b238fbda53139212d5abf1021b1">TSC_IOASCR_G7_IO4_Msk</a></td></tr>
<tr class="separator:gacc37ecf4d213bfe1e6a7eadad1ef712e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336c7ca56104aec5dff932b916df5f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga336c7ca56104aec5dff932b916df5f2c">TSC_IOASCR_G8_IO1_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga336c7ca56104aec5dff932b916df5f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683c3aa8078685026f6e1ea60842056b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga683c3aa8078685026f6e1ea60842056b">TSC_IOASCR_G8_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga336c7ca56104aec5dff932b916df5f2c">TSC_IOASCR_G8_IO1_Pos</a>)</td></tr>
<tr class="separator:ga683c3aa8078685026f6e1ea60842056b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bcfcacd23e4066b94e96123dfe3550f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bcfcacd23e4066b94e96123dfe3550f">TSC_IOASCR_G8_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga683c3aa8078685026f6e1ea60842056b">TSC_IOASCR_G8_IO1_Msk</a></td></tr>
<tr class="separator:ga0bcfcacd23e4066b94e96123dfe3550f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d07920665adccf67a3b251c10f7ff61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d07920665adccf67a3b251c10f7ff61">TSC_IOASCR_G8_IO2_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga5d07920665adccf67a3b251c10f7ff61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aba7a06cc8e84782422517cf6224619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0aba7a06cc8e84782422517cf6224619">TSC_IOASCR_G8_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d07920665adccf67a3b251c10f7ff61">TSC_IOASCR_G8_IO2_Pos</a>)</td></tr>
<tr class="separator:ga0aba7a06cc8e84782422517cf6224619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf488334e8d87ba645f797bcf0f52387b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf488334e8d87ba645f797bcf0f52387b">TSC_IOASCR_G8_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0aba7a06cc8e84782422517cf6224619">TSC_IOASCR_G8_IO2_Msk</a></td></tr>
<tr class="separator:gaf488334e8d87ba645f797bcf0f52387b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90351592cbeeba4acf489929429f7ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90351592cbeeba4acf489929429f7ad2">TSC_IOASCR_G8_IO3_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga90351592cbeeba4acf489929429f7ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57559d29e05611e3bb967a2846efcf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57559d29e05611e3bb967a2846efcf75">TSC_IOASCR_G8_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga90351592cbeeba4acf489929429f7ad2">TSC_IOASCR_G8_IO3_Pos</a>)</td></tr>
<tr class="separator:ga57559d29e05611e3bb967a2846efcf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe93979868348844bde9664877060414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe93979868348844bde9664877060414">TSC_IOASCR_G8_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57559d29e05611e3bb967a2846efcf75">TSC_IOASCR_G8_IO3_Msk</a></td></tr>
<tr class="separator:gabe93979868348844bde9664877060414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae117adb53c73d98f7a1a02a137bde1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae117adb53c73d98f7a1a02a137bde1f1">TSC_IOASCR_G8_IO4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:gae117adb53c73d98f7a1a02a137bde1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73fadd629ba04109a01bbc9f796cf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf73fadd629ba04109a01bbc9f796cf02">TSC_IOASCR_G8_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae117adb53c73d98f7a1a02a137bde1f1">TSC_IOASCR_G8_IO4_Pos</a>)</td></tr>
<tr class="separator:gaf73fadd629ba04109a01bbc9f796cf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab85fdad743c240d1d8d0baaaec875298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab85fdad743c240d1d8d0baaaec875298">TSC_IOASCR_G8_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf73fadd629ba04109a01bbc9f796cf02">TSC_IOASCR_G8_IO4_Msk</a></td></tr>
<tr class="separator:gab85fdad743c240d1d8d0baaaec875298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0933864f319ec8af3793f310a623eeb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0933864f319ec8af3793f310a623eeb2">TSC_IOSCR_G1_IO1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0933864f319ec8af3793f310a623eeb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7ff8fe8f8e9a66ca9672b87620c936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7ff8fe8f8e9a66ca9672b87620c936">TSC_IOSCR_G1_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0933864f319ec8af3793f310a623eeb2">TSC_IOSCR_G1_IO1_Pos</a>)</td></tr>
<tr class="separator:gaae7ff8fe8f8e9a66ca9672b87620c936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7c90514a2b21ef121eb157ee318ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee7c90514a2b21ef121eb157ee318ba9">TSC_IOSCR_G1_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae7ff8fe8f8e9a66ca9672b87620c936">TSC_IOSCR_G1_IO1_Msk</a></td></tr>
<tr class="separator:gaee7c90514a2b21ef121eb157ee318ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b098ab964e408786c87b3a1cc7eb117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b098ab964e408786c87b3a1cc7eb117">TSC_IOSCR_G1_IO2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4b098ab964e408786c87b3a1cc7eb117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a2f13637fb1b60c88339cff4b6846d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a2f13637fb1b60c88339cff4b6846d">TSC_IOSCR_G1_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b098ab964e408786c87b3a1cc7eb117">TSC_IOSCR_G1_IO2_Pos</a>)</td></tr>
<tr class="separator:ga37a2f13637fb1b60c88339cff4b6846d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a670311bcc0188d80a2836eb58a573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07a670311bcc0188d80a2836eb58a573">TSC_IOSCR_G1_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37a2f13637fb1b60c88339cff4b6846d">TSC_IOSCR_G1_IO2_Msk</a></td></tr>
<tr class="separator:ga07a670311bcc0188d80a2836eb58a573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6691f95a3c0c106316bde88b3bc1b241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6691f95a3c0c106316bde88b3bc1b241">TSC_IOSCR_G1_IO3_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6691f95a3c0c106316bde88b3bc1b241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c13e0a928b3bfb225c632c83df17fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62c13e0a928b3bfb225c632c83df17fa">TSC_IOSCR_G1_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6691f95a3c0c106316bde88b3bc1b241">TSC_IOSCR_G1_IO3_Pos</a>)</td></tr>
<tr class="separator:ga62c13e0a928b3bfb225c632c83df17fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ccc80420fa141c83253ec8d0d5d8c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ccc80420fa141c83253ec8d0d5d8c75">TSC_IOSCR_G1_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62c13e0a928b3bfb225c632c83df17fa">TSC_IOSCR_G1_IO3_Msk</a></td></tr>
<tr class="separator:ga1ccc80420fa141c83253ec8d0d5d8c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed723c350d2860393f212a02f8377a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed723c350d2860393f212a02f8377a24">TSC_IOSCR_G1_IO4_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaed723c350d2860393f212a02f8377a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f79d7e177e5ef12b9b24cffdff837a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f79d7e177e5ef12b9b24cffdff837a8">TSC_IOSCR_G1_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed723c350d2860393f212a02f8377a24">TSC_IOSCR_G1_IO4_Pos</a>)</td></tr>
<tr class="separator:ga9f79d7e177e5ef12b9b24cffdff837a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d7a5de5458401ef7f637ac791bd03e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d7a5de5458401ef7f637ac791bd03e">TSC_IOSCR_G1_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f79d7e177e5ef12b9b24cffdff837a8">TSC_IOSCR_G1_IO4_Msk</a></td></tr>
<tr class="separator:gae3d7a5de5458401ef7f637ac791bd03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63b6f87c0f3ac575404c82fbb4b51f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab63b6f87c0f3ac575404c82fbb4b51f3">TSC_IOSCR_G2_IO1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab63b6f87c0f3ac575404c82fbb4b51f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd2e2ec9e78afcccc386072f3c659a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50cd2e2ec9e78afcccc386072f3c659a">TSC_IOSCR_G2_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab63b6f87c0f3ac575404c82fbb4b51f3">TSC_IOSCR_G2_IO1_Pos</a>)</td></tr>
<tr class="separator:ga50cd2e2ec9e78afcccc386072f3c659a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2642e94fd0535556cb1214b25ab54e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2642e94fd0535556cb1214b25ab54e82">TSC_IOSCR_G2_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50cd2e2ec9e78afcccc386072f3c659a">TSC_IOSCR_G2_IO1_Msk</a></td></tr>
<tr class="separator:ga2642e94fd0535556cb1214b25ab54e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33870634d0891daefe4dbc5fe550dddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33870634d0891daefe4dbc5fe550dddc">TSC_IOSCR_G2_IO2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga33870634d0891daefe4dbc5fe550dddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04885cf284fad1f9af14eb4a49820b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa04885cf284fad1f9af14eb4a49820b4">TSC_IOSCR_G2_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga33870634d0891daefe4dbc5fe550dddc">TSC_IOSCR_G2_IO2_Pos</a>)</td></tr>
<tr class="separator:gaa04885cf284fad1f9af14eb4a49820b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7fdcf0810e671eae57b7fa808bb1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7fdcf0810e671eae57b7fa808bb1e1">TSC_IOSCR_G2_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa04885cf284fad1f9af14eb4a49820b4">TSC_IOSCR_G2_IO2_Msk</a></td></tr>
<tr class="separator:ga0a7fdcf0810e671eae57b7fa808bb1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4ecb71bcb1f84462875221472874852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4ecb71bcb1f84462875221472874852">TSC_IOSCR_G2_IO3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad4ecb71bcb1f84462875221472874852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40f5012709a3535f8a581d1c8397554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40f5012709a3535f8a581d1c8397554">TSC_IOSCR_G2_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4ecb71bcb1f84462875221472874852">TSC_IOSCR_G2_IO3_Pos</a>)</td></tr>
<tr class="separator:gae40f5012709a3535f8a581d1c8397554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d07ef55b7a38154430c79df3792ef85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d07ef55b7a38154430c79df3792ef85">TSC_IOSCR_G2_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae40f5012709a3535f8a581d1c8397554">TSC_IOSCR_G2_IO3_Msk</a></td></tr>
<tr class="separator:ga4d07ef55b7a38154430c79df3792ef85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84e1956cdb94adce9678364d102bf51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab84e1956cdb94adce9678364d102bf51">TSC_IOSCR_G2_IO4_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab84e1956cdb94adce9678364d102bf51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7955bcf502358391fed1d90388e26b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7955bcf502358391fed1d90388e26b1">TSC_IOSCR_G2_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab84e1956cdb94adce9678364d102bf51">TSC_IOSCR_G2_IO4_Pos</a>)</td></tr>
<tr class="separator:gae7955bcf502358391fed1d90388e26b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5701fea4de413a0446bb50299db78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5701fea4de413a0446bb50299db78e">TSC_IOSCR_G2_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7955bcf502358391fed1d90388e26b1">TSC_IOSCR_G2_IO4_Msk</a></td></tr>
<tr class="separator:ga2c5701fea4de413a0446bb50299db78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4604a600fc72342d51376b9f9372a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4604a600fc72342d51376b9f9372a84">TSC_IOSCR_G3_IO1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae4604a600fc72342d51376b9f9372a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e31b548e3d044006179b16761e9292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e31b548e3d044006179b16761e9292">TSC_IOSCR_G3_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae4604a600fc72342d51376b9f9372a84">TSC_IOSCR_G3_IO1_Pos</a>)</td></tr>
<tr class="separator:gaf7e31b548e3d044006179b16761e9292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd5b56543201db684a3c3cf840fe9b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd5b56543201db684a3c3cf840fe9b4">TSC_IOSCR_G3_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e31b548e3d044006179b16761e9292">TSC_IOSCR_G3_IO1_Msk</a></td></tr>
<tr class="separator:gafbd5b56543201db684a3c3cf840fe9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda8a09fe020d87b8f811ab418da4f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabda8a09fe020d87b8f811ab418da4f7c">TSC_IOSCR_G3_IO2_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gabda8a09fe020d87b8f811ab418da4f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98e962b11b5b11e8bf38028a95af823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae98e962b11b5b11e8bf38028a95af823">TSC_IOSCR_G3_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabda8a09fe020d87b8f811ab418da4f7c">TSC_IOSCR_G3_IO2_Pos</a>)</td></tr>
<tr class="separator:gae98e962b11b5b11e8bf38028a95af823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521dd998ded4c56b5ae57a3bc7a73969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga521dd998ded4c56b5ae57a3bc7a73969">TSC_IOSCR_G3_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae98e962b11b5b11e8bf38028a95af823">TSC_IOSCR_G3_IO2_Msk</a></td></tr>
<tr class="separator:ga521dd998ded4c56b5ae57a3bc7a73969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b54f43508e2797fa011951e9d1bc81c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b54f43508e2797fa011951e9d1bc81c">TSC_IOSCR_G3_IO3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga4b54f43508e2797fa011951e9d1bc81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f29c92008db0f471237c00c1e2d2d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f29c92008db0f471237c00c1e2d2d85">TSC_IOSCR_G3_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b54f43508e2797fa011951e9d1bc81c">TSC_IOSCR_G3_IO3_Pos</a>)</td></tr>
<tr class="separator:ga8f29c92008db0f471237c00c1e2d2d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42558ab59e1d8fe5b95d9c9d608926e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42558ab59e1d8fe5b95d9c9d608926e8">TSC_IOSCR_G3_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f29c92008db0f471237c00c1e2d2d85">TSC_IOSCR_G3_IO3_Msk</a></td></tr>
<tr class="separator:ga42558ab59e1d8fe5b95d9c9d608926e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b62056310eb9cb7f560fb4645e76c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9b62056310eb9cb7f560fb4645e76c9">TSC_IOSCR_G3_IO4_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gac9b62056310eb9cb7f560fb4645e76c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a444353be81a4b2b7510f44be736fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a444353be81a4b2b7510f44be736fca">TSC_IOSCR_G3_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac9b62056310eb9cb7f560fb4645e76c9">TSC_IOSCR_G3_IO4_Pos</a>)</td></tr>
<tr class="separator:ga6a444353be81a4b2b7510f44be736fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd6be0181629a724bcd0ff9927ef3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd6be0181629a724bcd0ff9927ef3d8">TSC_IOSCR_G3_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a444353be81a4b2b7510f44be736fca">TSC_IOSCR_G3_IO4_Msk</a></td></tr>
<tr class="separator:ga1fd6be0181629a724bcd0ff9927ef3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5456d1ea1fa5288e72759991f3313b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5456d1ea1fa5288e72759991f3313b61">TSC_IOSCR_G4_IO1_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga5456d1ea1fa5288e72759991f3313b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe02bf1d436cd1b3a80ea7eaa3cd2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe02bf1d436cd1b3a80ea7eaa3cd2c1">TSC_IOSCR_G4_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5456d1ea1fa5288e72759991f3313b61">TSC_IOSCR_G4_IO1_Pos</a>)</td></tr>
<tr class="separator:ga0fe02bf1d436cd1b3a80ea7eaa3cd2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f14899ff5b049f17080ab4ad73a78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f14899ff5b049f17080ab4ad73a78e">TSC_IOSCR_G4_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe02bf1d436cd1b3a80ea7eaa3cd2c1">TSC_IOSCR_G4_IO1_Msk</a></td></tr>
<tr class="separator:gaa8f14899ff5b049f17080ab4ad73a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53de385108f24a26b2fc884f718d52b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53de385108f24a26b2fc884f718d52b3">TSC_IOSCR_G4_IO2_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga53de385108f24a26b2fc884f718d52b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30bb5c84572928683b1e3726645a47bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30bb5c84572928683b1e3726645a47bf">TSC_IOSCR_G4_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53de385108f24a26b2fc884f718d52b3">TSC_IOSCR_G4_IO2_Pos</a>)</td></tr>
<tr class="separator:ga30bb5c84572928683b1e3726645a47bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edd6df22a62893fd06d623eed97818f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0edd6df22a62893fd06d623eed97818f">TSC_IOSCR_G4_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30bb5c84572928683b1e3726645a47bf">TSC_IOSCR_G4_IO2_Msk</a></td></tr>
<tr class="separator:ga0edd6df22a62893fd06d623eed97818f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bdece00404661f0dff3822bf31691c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bdece00404661f0dff3822bf31691c4">TSC_IOSCR_G4_IO3_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8bdece00404661f0dff3822bf31691c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52af0e483b4c0f16ebd978762f359c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52af0e483b4c0f16ebd978762f359c79">TSC_IOSCR_G4_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8bdece00404661f0dff3822bf31691c4">TSC_IOSCR_G4_IO3_Pos</a>)</td></tr>
<tr class="separator:ga52af0e483b4c0f16ebd978762f359c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce6cc8fb0bbfe02e85987ddf5fa5621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce6cc8fb0bbfe02e85987ddf5fa5621">TSC_IOSCR_G4_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52af0e483b4c0f16ebd978762f359c79">TSC_IOSCR_G4_IO3_Msk</a></td></tr>
<tr class="separator:ga6ce6cc8fb0bbfe02e85987ddf5fa5621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76e0a186d3d800557655b0453ca29ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76e0a186d3d800557655b0453ca29ef">TSC_IOSCR_G4_IO4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaf76e0a186d3d800557655b0453ca29ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada625217dddcaaa2cbbd23fb0be80a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada625217dddcaaa2cbbd23fb0be80a4d">TSC_IOSCR_G4_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf76e0a186d3d800557655b0453ca29ef">TSC_IOSCR_G4_IO4_Pos</a>)</td></tr>
<tr class="separator:gada625217dddcaaa2cbbd23fb0be80a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f71a21108c7bdf517abe879ef990cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f71a21108c7bdf517abe879ef990cd">TSC_IOSCR_G4_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada625217dddcaaa2cbbd23fb0be80a4d">TSC_IOSCR_G4_IO4_Msk</a></td></tr>
<tr class="separator:ga56f71a21108c7bdf517abe879ef990cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0986b78f64dfc34c478b1b597f244f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0986b78f64dfc34c478b1b597f244f5a">TSC_IOSCR_G5_IO1_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga0986b78f64dfc34c478b1b597f244f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e95d0f4b101b7bb7e70e48945833612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e95d0f4b101b7bb7e70e48945833612">TSC_IOSCR_G5_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0986b78f64dfc34c478b1b597f244f5a">TSC_IOSCR_G5_IO1_Pos</a>)</td></tr>
<tr class="separator:ga9e95d0f4b101b7bb7e70e48945833612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33091ef62bc05b2f348482a75d545593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33091ef62bc05b2f348482a75d545593">TSC_IOSCR_G5_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e95d0f4b101b7bb7e70e48945833612">TSC_IOSCR_G5_IO1_Msk</a></td></tr>
<tr class="separator:ga33091ef62bc05b2f348482a75d545593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed848a136412fe57ac1b0e6ee52ed612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed848a136412fe57ac1b0e6ee52ed612">TSC_IOSCR_G5_IO2_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaed848a136412fe57ac1b0e6ee52ed612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0878d85e59ea87465f5f7a565c33cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0878d85e59ea87465f5f7a565c33cb7">TSC_IOSCR_G5_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed848a136412fe57ac1b0e6ee52ed612">TSC_IOSCR_G5_IO2_Pos</a>)</td></tr>
<tr class="separator:gac0878d85e59ea87465f5f7a565c33cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10aec0233213b68740bb80772a1930f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10aec0233213b68740bb80772a1930f">TSC_IOSCR_G5_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0878d85e59ea87465f5f7a565c33cb7">TSC_IOSCR_G5_IO2_Msk</a></td></tr>
<tr class="separator:gaa10aec0233213b68740bb80772a1930f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4cbe9a249b40e4279a3ebb4f65c6cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4cbe9a249b40e4279a3ebb4f65c6cbe">TSC_IOSCR_G5_IO3_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gae4cbe9a249b40e4279a3ebb4f65c6cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d58564c4873af55be6e9aaf7e94b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d58564c4873af55be6e9aaf7e94b93">TSC_IOSCR_G5_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae4cbe9a249b40e4279a3ebb4f65c6cbe">TSC_IOSCR_G5_IO3_Pos</a>)</td></tr>
<tr class="separator:gab8d58564c4873af55be6e9aaf7e94b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ba5a303406fdf8c9fb1bf25e074c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87ba5a303406fdf8c9fb1bf25e074c0f">TSC_IOSCR_G5_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d58564c4873af55be6e9aaf7e94b93">TSC_IOSCR_G5_IO3_Msk</a></td></tr>
<tr class="separator:ga87ba5a303406fdf8c9fb1bf25e074c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4dc42241846a28a1592535adec32e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4dc42241846a28a1592535adec32e4b">TSC_IOSCR_G5_IO4_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gab4dc42241846a28a1592535adec32e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66167169ade2aecfa807d195f77004f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66167169ade2aecfa807d195f77004f">TSC_IOSCR_G5_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab4dc42241846a28a1592535adec32e4b">TSC_IOSCR_G5_IO4_Pos</a>)</td></tr>
<tr class="separator:gaa66167169ade2aecfa807d195f77004f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cf2c83b88ec100e948aaee0b1c7bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7cf2c83b88ec100e948aaee0b1c7bb9">TSC_IOSCR_G5_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa66167169ade2aecfa807d195f77004f">TSC_IOSCR_G5_IO4_Msk</a></td></tr>
<tr class="separator:gab7cf2c83b88ec100e948aaee0b1c7bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaba83f542f754ee2d8266713d5ddcf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaba83f542f754ee2d8266713d5ddcf9">TSC_IOSCR_G6_IO1_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaeaba83f542f754ee2d8266713d5ddcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac707ab1cd11f782bc4a90d09fc344c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac707ab1cd11f782bc4a90d09fc344c84">TSC_IOSCR_G6_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeaba83f542f754ee2d8266713d5ddcf9">TSC_IOSCR_G6_IO1_Pos</a>)</td></tr>
<tr class="separator:gac707ab1cd11f782bc4a90d09fc344c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed2e2b03e262d35c994f14cfb5f172d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed2e2b03e262d35c994f14cfb5f172d">TSC_IOSCR_G6_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac707ab1cd11f782bc4a90d09fc344c84">TSC_IOSCR_G6_IO1_Msk</a></td></tr>
<tr class="separator:ga4ed2e2b03e262d35c994f14cfb5f172d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab268d87aea7f6c6f6c46c33a877bf014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab268d87aea7f6c6f6c46c33a877bf014">TSC_IOSCR_G6_IO2_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gab268d87aea7f6c6f6c46c33a877bf014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10910084daf3742e31d946000a2e08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac10910084daf3742e31d946000a2e08f">TSC_IOSCR_G6_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab268d87aea7f6c6f6c46c33a877bf014">TSC_IOSCR_G6_IO2_Pos</a>)</td></tr>
<tr class="separator:gac10910084daf3742e31d946000a2e08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f210fae3d97341f2d94e753538a5ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f210fae3d97341f2d94e753538a5ef1">TSC_IOSCR_G6_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac10910084daf3742e31d946000a2e08f">TSC_IOSCR_G6_IO2_Msk</a></td></tr>
<tr class="separator:ga5f210fae3d97341f2d94e753538a5ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9160ca884395b794ba191076c893476a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9160ca884395b794ba191076c893476a">TSC_IOSCR_G6_IO3_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga9160ca884395b794ba191076c893476a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1fb9b9531ffd2f18a83296dcdbbe5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1fb9b9531ffd2f18a83296dcdbbe5c">TSC_IOSCR_G6_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9160ca884395b794ba191076c893476a">TSC_IOSCR_G6_IO3_Pos</a>)</td></tr>
<tr class="separator:gaaa1fb9b9531ffd2f18a83296dcdbbe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd96d6ff53e6ab99a00904cc71117022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd96d6ff53e6ab99a00904cc71117022">TSC_IOSCR_G6_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1fb9b9531ffd2f18a83296dcdbbe5c">TSC_IOSCR_G6_IO3_Msk</a></td></tr>
<tr class="separator:gacd96d6ff53e6ab99a00904cc71117022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b700bb9e498a5dca641e0defd4503e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b700bb9e498a5dca641e0defd4503e8">TSC_IOSCR_G6_IO4_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga9b700bb9e498a5dca641e0defd4503e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b53ffcb149360f9af8e16fa1fd5284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03b53ffcb149360f9af8e16fa1fd5284">TSC_IOSCR_G6_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9b700bb9e498a5dca641e0defd4503e8">TSC_IOSCR_G6_IO4_Pos</a>)</td></tr>
<tr class="separator:ga03b53ffcb149360f9af8e16fa1fd5284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39c8dcda3f5d1c74ddedbaf709741d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab39c8dcda3f5d1c74ddedbaf709741d5">TSC_IOSCR_G6_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03b53ffcb149360f9af8e16fa1fd5284">TSC_IOSCR_G6_IO4_Msk</a></td></tr>
<tr class="separator:gab39c8dcda3f5d1c74ddedbaf709741d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76690c03061290c884dc07209efcadcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76690c03061290c884dc07209efcadcc">TSC_IOSCR_G7_IO1_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga76690c03061290c884dc07209efcadcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb749eb1546b62e01407c49b533caedd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb749eb1546b62e01407c49b533caedd">TSC_IOSCR_G7_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga76690c03061290c884dc07209efcadcc">TSC_IOSCR_G7_IO1_Pos</a>)</td></tr>
<tr class="separator:gaeb749eb1546b62e01407c49b533caedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3385f46a99278be65b40c3586ee86c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3385f46a99278be65b40c3586ee86c52">TSC_IOSCR_G7_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb749eb1546b62e01407c49b533caedd">TSC_IOSCR_G7_IO1_Msk</a></td></tr>
<tr class="separator:ga3385f46a99278be65b40c3586ee86c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8faf93170552b0f50da926911a0064f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8faf93170552b0f50da926911a0064f">TSC_IOSCR_G7_IO2_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaf8faf93170552b0f50da926911a0064f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f0b7faf6608525baf7f8e823928704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05f0b7faf6608525baf7f8e823928704">TSC_IOSCR_G7_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8faf93170552b0f50da926911a0064f">TSC_IOSCR_G7_IO2_Pos</a>)</td></tr>
<tr class="separator:ga05f0b7faf6608525baf7f8e823928704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b39ba39a76106db42595b8db7c5e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b39ba39a76106db42595b8db7c5e4b">TSC_IOSCR_G7_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05f0b7faf6608525baf7f8e823928704">TSC_IOSCR_G7_IO2_Msk</a></td></tr>
<tr class="separator:ga50b39ba39a76106db42595b8db7c5e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb4d1acb667140f56af6bdc85c87b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb4d1acb667140f56af6bdc85c87b8a">TSC_IOSCR_G7_IO3_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga5eb4d1acb667140f56af6bdc85c87b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8327b6d4d3003b1df036a8b2d921c538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8327b6d4d3003b1df036a8b2d921c538">TSC_IOSCR_G7_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eb4d1acb667140f56af6bdc85c87b8a">TSC_IOSCR_G7_IO3_Pos</a>)</td></tr>
<tr class="separator:ga8327b6d4d3003b1df036a8b2d921c538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3de8ce4041a5aab4e1de11ba4bc1aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3de8ce4041a5aab4e1de11ba4bc1aec">TSC_IOSCR_G7_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8327b6d4d3003b1df036a8b2d921c538">TSC_IOSCR_G7_IO3_Msk</a></td></tr>
<tr class="separator:gae3de8ce4041a5aab4e1de11ba4bc1aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6195fb25f08aaa41b5ea5f1cc5f98d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6195fb25f08aaa41b5ea5f1cc5f98d0">TSC_IOSCR_G7_IO4_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gae6195fb25f08aaa41b5ea5f1cc5f98d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d08886637658b11527e3fc2d4a24aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d08886637658b11527e3fc2d4a24aef">TSC_IOSCR_G7_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6195fb25f08aaa41b5ea5f1cc5f98d0">TSC_IOSCR_G7_IO4_Pos</a>)</td></tr>
<tr class="separator:ga9d08886637658b11527e3fc2d4a24aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a494df48044ec17a5963f05dc22757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8a494df48044ec17a5963f05dc22757">TSC_IOSCR_G7_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d08886637658b11527e3fc2d4a24aef">TSC_IOSCR_G7_IO4_Msk</a></td></tr>
<tr class="separator:gab8a494df48044ec17a5963f05dc22757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b26ba6231cbba2ea736933b2a6142bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b26ba6231cbba2ea736933b2a6142bf">TSC_IOSCR_G8_IO1_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga2b26ba6231cbba2ea736933b2a6142bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1104c6bb629bbb3f8dfce46dc5e9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1104c6bb629bbb3f8dfce46dc5e9b5">TSC_IOSCR_G8_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b26ba6231cbba2ea736933b2a6142bf">TSC_IOSCR_G8_IO1_Pos</a>)</td></tr>
<tr class="separator:ga3d1104c6bb629bbb3f8dfce46dc5e9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d54f4e80ce860f644918a08577125f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69d54f4e80ce860f644918a08577125f">TSC_IOSCR_G8_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1104c6bb629bbb3f8dfce46dc5e9b5">TSC_IOSCR_G8_IO1_Msk</a></td></tr>
<tr class="separator:ga69d54f4e80ce860f644918a08577125f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511d6f49e47ba247bfe2f7c54b7af980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga511d6f49e47ba247bfe2f7c54b7af980">TSC_IOSCR_G8_IO2_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga511d6f49e47ba247bfe2f7c54b7af980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760772c6d1f913965ec00689e13e8de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga760772c6d1f913965ec00689e13e8de1">TSC_IOSCR_G8_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga511d6f49e47ba247bfe2f7c54b7af980">TSC_IOSCR_G8_IO2_Pos</a>)</td></tr>
<tr class="separator:ga760772c6d1f913965ec00689e13e8de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0f96e7bbe62fb765286e5af061bd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c0f96e7bbe62fb765286e5af061bd5c">TSC_IOSCR_G8_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga760772c6d1f913965ec00689e13e8de1">TSC_IOSCR_G8_IO2_Msk</a></td></tr>
<tr class="separator:ga0c0f96e7bbe62fb765286e5af061bd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0203566b817afcf38581b3efb2a0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad0203566b817afcf38581b3efb2a0d8">TSC_IOSCR_G8_IO3_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaad0203566b817afcf38581b3efb2a0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5082ac40b6fa0567cdb35dfcec67fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5082ac40b6fa0567cdb35dfcec67fc7">TSC_IOSCR_G8_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaad0203566b817afcf38581b3efb2a0d8">TSC_IOSCR_G8_IO3_Pos</a>)</td></tr>
<tr class="separator:gaa5082ac40b6fa0567cdb35dfcec67fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf54d34d7bb01be0253b7a38f9a00de76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf54d34d7bb01be0253b7a38f9a00de76">TSC_IOSCR_G8_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5082ac40b6fa0567cdb35dfcec67fc7">TSC_IOSCR_G8_IO3_Msk</a></td></tr>
<tr class="separator:gaf54d34d7bb01be0253b7a38f9a00de76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92be7d1d0075625317e0a6b7ebdcfd30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92be7d1d0075625317e0a6b7ebdcfd30">TSC_IOSCR_G8_IO4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga92be7d1d0075625317e0a6b7ebdcfd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1328638fe293d6d0d5d4f578d847df0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1328638fe293d6d0d5d4f578d847df0">TSC_IOSCR_G8_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92be7d1d0075625317e0a6b7ebdcfd30">TSC_IOSCR_G8_IO4_Pos</a>)</td></tr>
<tr class="separator:gaf1328638fe293d6d0d5d4f578d847df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978a6c0ce3c2748fdd73a015512b33ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga978a6c0ce3c2748fdd73a015512b33ff">TSC_IOSCR_G8_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1328638fe293d6d0d5d4f578d847df0">TSC_IOSCR_G8_IO4_Msk</a></td></tr>
<tr class="separator:ga978a6c0ce3c2748fdd73a015512b33ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c98b57f11000c65e44fba420c73cefe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c98b57f11000c65e44fba420c73cefe">TSC_IOCCR_G1_IO1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7c98b57f11000c65e44fba420c73cefe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc766def6bc8b7f38e409fcdda26d3ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc766def6bc8b7f38e409fcdda26d3ac">TSC_IOCCR_G1_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c98b57f11000c65e44fba420c73cefe">TSC_IOCCR_G1_IO1_Pos</a>)</td></tr>
<tr class="separator:gacc766def6bc8b7f38e409fcdda26d3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72b81eebb75e5eb63d86e79e0a230db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab72b81eebb75e5eb63d86e79e0a230db">TSC_IOCCR_G1_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc766def6bc8b7f38e409fcdda26d3ac">TSC_IOCCR_G1_IO1_Msk</a></td></tr>
<tr class="separator:gab72b81eebb75e5eb63d86e79e0a230db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86e0b86b3e63a2f6223cda9b6fadc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad86e0b86b3e63a2f6223cda9b6fadc94">TSC_IOCCR_G1_IO2_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad86e0b86b3e63a2f6223cda9b6fadc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a44c8c440d6c806bd80e8190621340c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a44c8c440d6c806bd80e8190621340c">TSC_IOCCR_G1_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad86e0b86b3e63a2f6223cda9b6fadc94">TSC_IOCCR_G1_IO2_Pos</a>)</td></tr>
<tr class="separator:ga6a44c8c440d6c806bd80e8190621340c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed313819c3f07d83f966a707e71006a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed313819c3f07d83f966a707e71006a3">TSC_IOCCR_G1_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a44c8c440d6c806bd80e8190621340c">TSC_IOCCR_G1_IO2_Msk</a></td></tr>
<tr class="separator:gaed313819c3f07d83f966a707e71006a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7922435dc0dacb0fadefda6754c3e65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7922435dc0dacb0fadefda6754c3e65e">TSC_IOCCR_G1_IO3_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7922435dc0dacb0fadefda6754c3e65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33266be848627b8bd7e31919ef105af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33266be848627b8bd7e31919ef105af5">TSC_IOCCR_G1_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7922435dc0dacb0fadefda6754c3e65e">TSC_IOCCR_G1_IO3_Pos</a>)</td></tr>
<tr class="separator:ga33266be848627b8bd7e31919ef105af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd978624dad34d428b0588fa6eda6940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd978624dad34d428b0588fa6eda6940">TSC_IOCCR_G1_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33266be848627b8bd7e31919ef105af5">TSC_IOCCR_G1_IO3_Msk</a></td></tr>
<tr class="separator:gadd978624dad34d428b0588fa6eda6940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b8e164d127fd0599327fcefadbc93a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7b8e164d127fd0599327fcefadbc93a">TSC_IOCCR_G1_IO4_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac7b8e164d127fd0599327fcefadbc93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad676b978fd7f34ba827b8b0792c530a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad676b978fd7f34ba827b8b0792c530a0">TSC_IOCCR_G1_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac7b8e164d127fd0599327fcefadbc93a">TSC_IOCCR_G1_IO4_Pos</a>)</td></tr>
<tr class="separator:gad676b978fd7f34ba827b8b0792c530a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c929d5e60d13b71ff1d6745e281c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c929d5e60d13b71ff1d6745e281c4f">TSC_IOCCR_G1_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad676b978fd7f34ba827b8b0792c530a0">TSC_IOCCR_G1_IO4_Msk</a></td></tr>
<tr class="separator:ga41c929d5e60d13b71ff1d6745e281c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6863957b6a06070ae1d1fe5c0a79277c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6863957b6a06070ae1d1fe5c0a79277c">TSC_IOCCR_G2_IO1_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga6863957b6a06070ae1d1fe5c0a79277c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce859a4764f32f1e5ab0ee1ef0dcbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce859a4764f32f1e5ab0ee1ef0dcbbd">TSC_IOCCR_G2_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6863957b6a06070ae1d1fe5c0a79277c">TSC_IOCCR_G2_IO1_Pos</a>)</td></tr>
<tr class="separator:ga7ce859a4764f32f1e5ab0ee1ef0dcbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5754aa934264634361e0dda64c67f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5754aa934264634361e0dda64c67f72">TSC_IOCCR_G2_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce859a4764f32f1e5ab0ee1ef0dcbbd">TSC_IOCCR_G2_IO1_Msk</a></td></tr>
<tr class="separator:gaa5754aa934264634361e0dda64c67f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab730a62937490969417618082cc2ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab730a62937490969417618082cc2ddd">TSC_IOCCR_G2_IO2_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaab730a62937490969417618082cc2ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a2dcd8c6f546142aebf9a19c41da60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4a2dcd8c6f546142aebf9a19c41da60">TSC_IOCCR_G2_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaab730a62937490969417618082cc2ddd">TSC_IOCCR_G2_IO2_Pos</a>)</td></tr>
<tr class="separator:gae4a2dcd8c6f546142aebf9a19c41da60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6bd0a2c23d06434ce49b8271df3c6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6bd0a2c23d06434ce49b8271df3c6a5">TSC_IOCCR_G2_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4a2dcd8c6f546142aebf9a19c41da60">TSC_IOCCR_G2_IO2_Msk</a></td></tr>
<tr class="separator:gad6bd0a2c23d06434ce49b8271df3c6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf557dec14e6c3ea88717577faf3f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bf557dec14e6c3ea88717577faf3f23">TSC_IOCCR_G2_IO3_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5bf557dec14e6c3ea88717577faf3f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20f493734669ce077066c7bd56231a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab20f493734669ce077066c7bd56231a2">TSC_IOCCR_G2_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bf557dec14e6c3ea88717577faf3f23">TSC_IOCCR_G2_IO3_Pos</a>)</td></tr>
<tr class="separator:gab20f493734669ce077066c7bd56231a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66346940b2e277bb02afb360614a0e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66346940b2e277bb02afb360614a0e8a">TSC_IOCCR_G2_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab20f493734669ce077066c7bd56231a2">TSC_IOCCR_G2_IO3_Msk</a></td></tr>
<tr class="separator:ga66346940b2e277bb02afb360614a0e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213493bd815273f379f6528726f14e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga213493bd815273f379f6528726f14e89">TSC_IOCCR_G2_IO4_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga213493bd815273f379f6528726f14e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a4636b9e1448e80181d2d1d0c24f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a4636b9e1448e80181d2d1d0c24f57">TSC_IOCCR_G2_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga213493bd815273f379f6528726f14e89">TSC_IOCCR_G2_IO4_Pos</a>)</td></tr>
<tr class="separator:gaf2a4636b9e1448e80181d2d1d0c24f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4078647a88048212fa079fb24dddbbd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4078647a88048212fa079fb24dddbbd4">TSC_IOCCR_G2_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a4636b9e1448e80181d2d1d0c24f57">TSC_IOCCR_G2_IO4_Msk</a></td></tr>
<tr class="separator:ga4078647a88048212fa079fb24dddbbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593f0ec97f59b3b76a91a14b82c33b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga593f0ec97f59b3b76a91a14b82c33b45">TSC_IOCCR_G3_IO1_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga593f0ec97f59b3b76a91a14b82c33b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d00466c6d53eefd70916d523c3a6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0d00466c6d53eefd70916d523c3a6c3">TSC_IOCCR_G3_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga593f0ec97f59b3b76a91a14b82c33b45">TSC_IOCCR_G3_IO1_Pos</a>)</td></tr>
<tr class="separator:gad0d00466c6d53eefd70916d523c3a6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753ebf022dcbf06c303d3bf21eb3518f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga753ebf022dcbf06c303d3bf21eb3518f">TSC_IOCCR_G3_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0d00466c6d53eefd70916d523c3a6c3">TSC_IOCCR_G3_IO1_Msk</a></td></tr>
<tr class="separator:ga753ebf022dcbf06c303d3bf21eb3518f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f828aef9b25f69d88c7f34f070d3044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f828aef9b25f69d88c7f34f070d3044">TSC_IOCCR_G3_IO2_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7f828aef9b25f69d88c7f34f070d3044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0a21d88b6caa0577a3518aa22fec80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0a21d88b6caa0577a3518aa22fec80">TSC_IOCCR_G3_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f828aef9b25f69d88c7f34f070d3044">TSC_IOCCR_G3_IO2_Pos</a>)</td></tr>
<tr class="separator:gafb0a21d88b6caa0577a3518aa22fec80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c5c738f9eda3f412821c588fc7ca7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8c5c738f9eda3f412821c588fc7ca7d">TSC_IOCCR_G3_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0a21d88b6caa0577a3518aa22fec80">TSC_IOCCR_G3_IO2_Msk</a></td></tr>
<tr class="separator:gab8c5c738f9eda3f412821c588fc7ca7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ec4501479758c04821b9055f6de660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62ec4501479758c04821b9055f6de660">TSC_IOCCR_G3_IO3_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga62ec4501479758c04821b9055f6de660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab393cf3406cfc3defe5363c42da28bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab393cf3406cfc3defe5363c42da28bc2">TSC_IOCCR_G3_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga62ec4501479758c04821b9055f6de660">TSC_IOCCR_G3_IO3_Pos</a>)</td></tr>
<tr class="separator:gab393cf3406cfc3defe5363c42da28bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff45a42f7cb42606c71a6e31117e87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff45a42f7cb42606c71a6e31117e87c">TSC_IOCCR_G3_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab393cf3406cfc3defe5363c42da28bc2">TSC_IOCCR_G3_IO3_Msk</a></td></tr>
<tr class="separator:ga0ff45a42f7cb42606c71a6e31117e87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ec2b638f1f2b5751cb4d5bc9c09561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47ec2b638f1f2b5751cb4d5bc9c09561">TSC_IOCCR_G3_IO4_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga47ec2b638f1f2b5751cb4d5bc9c09561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64616fba6e56d37976d801e100cd484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64616fba6e56d37976d801e100cd484e">TSC_IOCCR_G3_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga47ec2b638f1f2b5751cb4d5bc9c09561">TSC_IOCCR_G3_IO4_Pos</a>)</td></tr>
<tr class="separator:ga64616fba6e56d37976d801e100cd484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f69b350a1c5606bcdbfa92bb5065c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f69b350a1c5606bcdbfa92bb5065c29">TSC_IOCCR_G3_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64616fba6e56d37976d801e100cd484e">TSC_IOCCR_G3_IO4_Msk</a></td></tr>
<tr class="separator:ga3f69b350a1c5606bcdbfa92bb5065c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0cc85a32a330c72a64471de2732f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c0cc85a32a330c72a64471de2732f02">TSC_IOCCR_G4_IO1_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8c0cc85a32a330c72a64471de2732f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3218b0cb4b6397958bfbd8af6a9a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed3218b0cb4b6397958bfbd8af6a9a0c">TSC_IOCCR_G4_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c0cc85a32a330c72a64471de2732f02">TSC_IOCCR_G4_IO1_Pos</a>)</td></tr>
<tr class="separator:gaed3218b0cb4b6397958bfbd8af6a9a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625564916e51f7c314c9697fb846407d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625564916e51f7c314c9697fb846407d">TSC_IOCCR_G4_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed3218b0cb4b6397958bfbd8af6a9a0c">TSC_IOCCR_G4_IO1_Msk</a></td></tr>
<tr class="separator:ga625564916e51f7c314c9697fb846407d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01bb739487b1ffc7933410d10525df59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01bb739487b1ffc7933410d10525df59">TSC_IOCCR_G4_IO2_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga01bb739487b1ffc7933410d10525df59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a6cfa5ac41df0bdff1781687702f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a6cfa5ac41df0bdff1781687702f6d">TSC_IOCCR_G4_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga01bb739487b1ffc7933410d10525df59">TSC_IOCCR_G4_IO2_Pos</a>)</td></tr>
<tr class="separator:gab3a6cfa5ac41df0bdff1781687702f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3079a52ff10b641604f4a0f6e9feb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3079a52ff10b641604f4a0f6e9feb39">TSC_IOCCR_G4_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3a6cfa5ac41df0bdff1781687702f6d">TSC_IOCCR_G4_IO2_Msk</a></td></tr>
<tr class="separator:gae3079a52ff10b641604f4a0f6e9feb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0221c5883cf19489e87af7a75c54163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0221c5883cf19489e87af7a75c54163">TSC_IOCCR_G4_IO3_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gab0221c5883cf19489e87af7a75c54163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73353b8af78f6ceb6e5f319adb810d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73353b8af78f6ceb6e5f319adb810d97">TSC_IOCCR_G4_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab0221c5883cf19489e87af7a75c54163">TSC_IOCCR_G4_IO3_Pos</a>)</td></tr>
<tr class="separator:ga73353b8af78f6ceb6e5f319adb810d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc53df7e1044fb53600ae195f2ca2d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc53df7e1044fb53600ae195f2ca2d4b">TSC_IOCCR_G4_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73353b8af78f6ceb6e5f319adb810d97">TSC_IOCCR_G4_IO3_Msk</a></td></tr>
<tr class="separator:gafc53df7e1044fb53600ae195f2ca2d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b7cee0a7043c294839b2773c78e896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9b7cee0a7043c294839b2773c78e896">TSC_IOCCR_G4_IO4_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab9b7cee0a7043c294839b2773c78e896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393761f1b497329a4dc3be452dc95489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393761f1b497329a4dc3be452dc95489">TSC_IOCCR_G4_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab9b7cee0a7043c294839b2773c78e896">TSC_IOCCR_G4_IO4_Pos</a>)</td></tr>
<tr class="separator:ga393761f1b497329a4dc3be452dc95489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261d0ef6bfce853e8b015cb02968365b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261d0ef6bfce853e8b015cb02968365b">TSC_IOCCR_G4_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga393761f1b497329a4dc3be452dc95489">TSC_IOCCR_G4_IO4_Msk</a></td></tr>
<tr class="separator:ga261d0ef6bfce853e8b015cb02968365b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d456f6e2c9519609434715237dd5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12d456f6e2c9519609434715237dd5fd">TSC_IOCCR_G5_IO1_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga12d456f6e2c9519609434715237dd5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85d976f21fdc89965a46d2e117d1240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa85d976f21fdc89965a46d2e117d1240">TSC_IOCCR_G5_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga12d456f6e2c9519609434715237dd5fd">TSC_IOCCR_G5_IO1_Pos</a>)</td></tr>
<tr class="separator:gaa85d976f21fdc89965a46d2e117d1240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7282fe34b896af2a10d956b296d6721e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7282fe34b896af2a10d956b296d6721e">TSC_IOCCR_G5_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa85d976f21fdc89965a46d2e117d1240">TSC_IOCCR_G5_IO1_Msk</a></td></tr>
<tr class="separator:ga7282fe34b896af2a10d956b296d6721e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45e42a0ef8189e049f59fb9f96c3f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac45e42a0ef8189e049f59fb9f96c3f6d">TSC_IOCCR_G5_IO2_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gac45e42a0ef8189e049f59fb9f96c3f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220db925a6a897ed29f7693e16c00382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga220db925a6a897ed29f7693e16c00382">TSC_IOCCR_G5_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac45e42a0ef8189e049f59fb9f96c3f6d">TSC_IOCCR_G5_IO2_Pos</a>)</td></tr>
<tr class="separator:ga220db925a6a897ed29f7693e16c00382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdff67a963895adb140a7097a33d9eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdff67a963895adb140a7097a33d9eb7">TSC_IOCCR_G5_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga220db925a6a897ed29f7693e16c00382">TSC_IOCCR_G5_IO2_Msk</a></td></tr>
<tr class="separator:gafdff67a963895adb140a7097a33d9eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67775753477da4a4d758113a2d70f1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67775753477da4a4d758113a2d70f1d9">TSC_IOCCR_G5_IO3_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga67775753477da4a4d758113a2d70f1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa23c36b7b88c9a3d8b7b8dcd0f9e221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa23c36b7b88c9a3d8b7b8dcd0f9e221">TSC_IOCCR_G5_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga67775753477da4a4d758113a2d70f1d9">TSC_IOCCR_G5_IO3_Pos</a>)</td></tr>
<tr class="separator:gafa23c36b7b88c9a3d8b7b8dcd0f9e221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b69671302430ce7d25ea62c9db1eb7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b69671302430ce7d25ea62c9db1eb7e">TSC_IOCCR_G5_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa23c36b7b88c9a3d8b7b8dcd0f9e221">TSC_IOCCR_G5_IO3_Msk</a></td></tr>
<tr class="separator:ga1b69671302430ce7d25ea62c9db1eb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af333be233b37fe5f259fa09e9843c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8af333be233b37fe5f259fa09e9843c7">TSC_IOCCR_G5_IO4_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga8af333be233b37fe5f259fa09e9843c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499b4fb92bc126b6933648955241c304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499b4fb92bc126b6933648955241c304">TSC_IOCCR_G5_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8af333be233b37fe5f259fa09e9843c7">TSC_IOCCR_G5_IO4_Pos</a>)</td></tr>
<tr class="separator:ga499b4fb92bc126b6933648955241c304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246a8e90cd92cdcadbbe9cd6229de582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga246a8e90cd92cdcadbbe9cd6229de582">TSC_IOCCR_G5_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga499b4fb92bc126b6933648955241c304">TSC_IOCCR_G5_IO4_Msk</a></td></tr>
<tr class="separator:ga246a8e90cd92cdcadbbe9cd6229de582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1485af75534855cfa8d61119f6c63356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1485af75534855cfa8d61119f6c63356">TSC_IOCCR_G6_IO1_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga1485af75534855cfa8d61119f6c63356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe81857d2e901e0974eaa49de013dbf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe81857d2e901e0974eaa49de013dbf7">TSC_IOCCR_G6_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1485af75534855cfa8d61119f6c63356">TSC_IOCCR_G6_IO1_Pos</a>)</td></tr>
<tr class="separator:gabe81857d2e901e0974eaa49de013dbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eadf59ed3695683921fe7de6bf95d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eadf59ed3695683921fe7de6bf95d12">TSC_IOCCR_G6_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe81857d2e901e0974eaa49de013dbf7">TSC_IOCCR_G6_IO1_Msk</a></td></tr>
<tr class="separator:ga1eadf59ed3695683921fe7de6bf95d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf92f1bbe10ee6e23cde08f8c04006a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf92f1bbe10ee6e23cde08f8c04006a40">TSC_IOCCR_G6_IO2_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaf92f1bbe10ee6e23cde08f8c04006a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dcc75c66b5287af8534c37434fcbb68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dcc75c66b5287af8534c37434fcbb68">TSC_IOCCR_G6_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf92f1bbe10ee6e23cde08f8c04006a40">TSC_IOCCR_G6_IO2_Pos</a>)</td></tr>
<tr class="separator:ga8dcc75c66b5287af8534c37434fcbb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ca002c2c5c77326e9f4ede0e6e2ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ca002c2c5c77326e9f4ede0e6e2ff0">TSC_IOCCR_G6_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dcc75c66b5287af8534c37434fcbb68">TSC_IOCCR_G6_IO2_Msk</a></td></tr>
<tr class="separator:gaf6ca002c2c5c77326e9f4ede0e6e2ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4ef99b3c69d653d404f06a4c9ef063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb4ef99b3c69d653d404f06a4c9ef063">TSC_IOCCR_G6_IO3_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gafb4ef99b3c69d653d404f06a4c9ef063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886a2c8170bee68546a617cf525b928b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga886a2c8170bee68546a617cf525b928b">TSC_IOCCR_G6_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafb4ef99b3c69d653d404f06a4c9ef063">TSC_IOCCR_G6_IO3_Pos</a>)</td></tr>
<tr class="separator:ga886a2c8170bee68546a617cf525b928b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeead1322b93830f3d62e940d7240e2f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeead1322b93830f3d62e940d7240e2f3">TSC_IOCCR_G6_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga886a2c8170bee68546a617cf525b928b">TSC_IOCCR_G6_IO3_Msk</a></td></tr>
<tr class="separator:gaeead1322b93830f3d62e940d7240e2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca65f1e2035f7d50524598e9a7022b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ca65f1e2035f7d50524598e9a7022b5">TSC_IOCCR_G6_IO4_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga4ca65f1e2035f7d50524598e9a7022b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc869043f6068e14c3a6bd3998b0ca34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc869043f6068e14c3a6bd3998b0ca34">TSC_IOCCR_G6_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4ca65f1e2035f7d50524598e9a7022b5">TSC_IOCCR_G6_IO4_Pos</a>)</td></tr>
<tr class="separator:gadc869043f6068e14c3a6bd3998b0ca34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5115b9bdeb46a1cf8d3d69ab064d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd5115b9bdeb46a1cf8d3d69ab064d4c">TSC_IOCCR_G6_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc869043f6068e14c3a6bd3998b0ca34">TSC_IOCCR_G6_IO4_Msk</a></td></tr>
<tr class="separator:gadd5115b9bdeb46a1cf8d3d69ab064d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1118c2d15493ac663efa59fc8b3e2c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1118c2d15493ac663efa59fc8b3e2c93">TSC_IOCCR_G7_IO1_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga1118c2d15493ac663efa59fc8b3e2c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3f751970b553e2d0ce3061e185093b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3f751970b553e2d0ce3061e185093b">TSC_IOCCR_G7_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1118c2d15493ac663efa59fc8b3e2c93">TSC_IOCCR_G7_IO1_Pos</a>)</td></tr>
<tr class="separator:gaad3f751970b553e2d0ce3061e185093b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf1cc88082b9e690efa07ebf84f86a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadf1cc88082b9e690efa07ebf84f86a6">TSC_IOCCR_G7_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad3f751970b553e2d0ce3061e185093b">TSC_IOCCR_G7_IO1_Msk</a></td></tr>
<tr class="separator:gaadf1cc88082b9e690efa07ebf84f86a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768a1eecec78ae2e395d349afb063129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga768a1eecec78ae2e395d349afb063129">TSC_IOCCR_G7_IO2_Pos</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga768a1eecec78ae2e395d349afb063129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89740a411ce7de48719a9538113d85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae89740a411ce7de48719a9538113d85e">TSC_IOCCR_G7_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga768a1eecec78ae2e395d349afb063129">TSC_IOCCR_G7_IO2_Pos</a>)</td></tr>
<tr class="separator:gae89740a411ce7de48719a9538113d85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c9394233e52ad08b5a331878d5f0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c9394233e52ad08b5a331878d5f0b8">TSC_IOCCR_G7_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae89740a411ce7de48719a9538113d85e">TSC_IOCCR_G7_IO2_Msk</a></td></tr>
<tr class="separator:gad7c9394233e52ad08b5a331878d5f0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cdcf46239be64cb93a6ab9bcc22b2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cdcf46239be64cb93a6ab9bcc22b2be">TSC_IOCCR_G7_IO3_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga7cdcf46239be64cb93a6ab9bcc22b2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e367b7fed70b4861269a875024aa978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e367b7fed70b4861269a875024aa978">TSC_IOCCR_G7_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7cdcf46239be64cb93a6ab9bcc22b2be">TSC_IOCCR_G7_IO3_Pos</a>)</td></tr>
<tr class="separator:ga0e367b7fed70b4861269a875024aa978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55ddd0d3ee2fdfca995f82982396ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55ddd0d3ee2fdfca995f82982396ba7">TSC_IOCCR_G7_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e367b7fed70b4861269a875024aa978">TSC_IOCCR_G7_IO3_Msk</a></td></tr>
<tr class="separator:gab55ddd0d3ee2fdfca995f82982396ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6daedc9770434c47e45c3da5cb258e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6daedc9770434c47e45c3da5cb258e64">TSC_IOCCR_G7_IO4_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga6daedc9770434c47e45c3da5cb258e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea698982cfe54dd98f9fb1a9910ac53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea698982cfe54dd98f9fb1a9910ac53c">TSC_IOCCR_G7_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6daedc9770434c47e45c3da5cb258e64">TSC_IOCCR_G7_IO4_Pos</a>)</td></tr>
<tr class="separator:gaea698982cfe54dd98f9fb1a9910ac53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a35ca0ae1a952d2058adc0cbed163f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35ca0ae1a952d2058adc0cbed163f4">TSC_IOCCR_G7_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea698982cfe54dd98f9fb1a9910ac53c">TSC_IOCCR_G7_IO4_Msk</a></td></tr>
<tr class="separator:ga9a35ca0ae1a952d2058adc0cbed163f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5811b6823b03b4fb2546448ec39c2b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5811b6823b03b4fb2546448ec39c2b65">TSC_IOCCR_G8_IO1_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga5811b6823b03b4fb2546448ec39c2b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99285fcff4714b49b2154531c4573d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99285fcff4714b49b2154531c4573d5d">TSC_IOCCR_G8_IO1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5811b6823b03b4fb2546448ec39c2b65">TSC_IOCCR_G8_IO1_Pos</a>)</td></tr>
<tr class="separator:ga99285fcff4714b49b2154531c4573d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505d18ed8927c2ef746006682f671344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga505d18ed8927c2ef746006682f671344">TSC_IOCCR_G8_IO1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99285fcff4714b49b2154531c4573d5d">TSC_IOCCR_G8_IO1_Msk</a></td></tr>
<tr class="separator:ga505d18ed8927c2ef746006682f671344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26973c73653476ba006dfecdb3fe292a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26973c73653476ba006dfecdb3fe292a">TSC_IOCCR_G8_IO2_Pos</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga26973c73653476ba006dfecdb3fe292a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea719cdd5a40b4bcaccbb2823d23c6e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea719cdd5a40b4bcaccbb2823d23c6e1">TSC_IOCCR_G8_IO2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga26973c73653476ba006dfecdb3fe292a">TSC_IOCCR_G8_IO2_Pos</a>)</td></tr>
<tr class="separator:gaea719cdd5a40b4bcaccbb2823d23c6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03064c73fd25c29ead1dd1c361a6b911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03064c73fd25c29ead1dd1c361a6b911">TSC_IOCCR_G8_IO2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea719cdd5a40b4bcaccbb2823d23c6e1">TSC_IOCCR_G8_IO2_Msk</a></td></tr>
<tr class="separator:ga03064c73fd25c29ead1dd1c361a6b911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd30ca8cd8fbb85626c7abbb4f51bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd30ca8cd8fbb85626c7abbb4f51bd1">TSC_IOCCR_G8_IO3_Pos</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gadbd30ca8cd8fbb85626c7abbb4f51bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31663888ed7a52678cdf5a70b540a2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31663888ed7a52678cdf5a70b540a2d8">TSC_IOCCR_G8_IO3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbd30ca8cd8fbb85626c7abbb4f51bd1">TSC_IOCCR_G8_IO3_Pos</a>)</td></tr>
<tr class="separator:ga31663888ed7a52678cdf5a70b540a2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a8c3cead6d177c759df7f09f2a4152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6a8c3cead6d177c759df7f09f2a4152">TSC_IOCCR_G8_IO3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31663888ed7a52678cdf5a70b540a2d8">TSC_IOCCR_G8_IO3_Msk</a></td></tr>
<tr class="separator:gab6a8c3cead6d177c759df7f09f2a4152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300ec5995ecbc4f6e649de15ab7f6e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga300ec5995ecbc4f6e649de15ab7f6e1e">TSC_IOCCR_G8_IO4_Pos</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga300ec5995ecbc4f6e649de15ab7f6e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf4c0c84830281f611eeabe9a3345800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf4c0c84830281f611eeabe9a3345800">TSC_IOCCR_G8_IO4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga300ec5995ecbc4f6e649de15ab7f6e1e">TSC_IOCCR_G8_IO4_Pos</a>)</td></tr>
<tr class="separator:gabf4c0c84830281f611eeabe9a3345800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad69b9268364a0c32da12dccc2f33ffac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad69b9268364a0c32da12dccc2f33ffac">TSC_IOCCR_G8_IO4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf4c0c84830281f611eeabe9a3345800">TSC_IOCCR_G8_IO4_Msk</a></td></tr>
<tr class="separator:gad69b9268364a0c32da12dccc2f33ffac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b659cf8d7d5e349fb3dfd9a86a9b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b659cf8d7d5e349fb3dfd9a86a9b23">TSC_IOGCSR_G1E_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa0b659cf8d7d5e349fb3dfd9a86a9b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f21087070fcd6dada1007960035bd33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f21087070fcd6dada1007960035bd33">TSC_IOGCSR_G1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b659cf8d7d5e349fb3dfd9a86a9b23">TSC_IOGCSR_G1E_Pos</a>)</td></tr>
<tr class="separator:ga5f21087070fcd6dada1007960035bd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c3723e70c9f2fd76ee3b077cd6b491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18c3723e70c9f2fd76ee3b077cd6b491">TSC_IOGCSR_G1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f21087070fcd6dada1007960035bd33">TSC_IOGCSR_G1E_Msk</a></td></tr>
<tr class="separator:ga18c3723e70c9f2fd76ee3b077cd6b491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9e65d9755773f9875309850cba7e42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e9e65d9755773f9875309850cba7e42">TSC_IOGCSR_G2E_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8e9e65d9755773f9875309850cba7e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b7bd9d1522f1243ac1bae1e9c9a69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b7bd9d1522f1243ac1bae1e9c9a69f">TSC_IOGCSR_G2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e9e65d9755773f9875309850cba7e42">TSC_IOGCSR_G2E_Pos</a>)</td></tr>
<tr class="separator:ga34b7bd9d1522f1243ac1bae1e9c9a69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f40198e18f4fda5b1aa9a8c77e67f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f40198e18f4fda5b1aa9a8c77e67f10">TSC_IOGCSR_G2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34b7bd9d1522f1243ac1bae1e9c9a69f">TSC_IOGCSR_G2E_Msk</a></td></tr>
<tr class="separator:ga5f40198e18f4fda5b1aa9a8c77e67f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5cf786904073de0297f740a4d2214a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe5cf786904073de0297f740a4d2214a">TSC_IOGCSR_G3E_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gabe5cf786904073de0297f740a4d2214a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71ce1fb59a0f35865122534d4b260fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad71ce1fb59a0f35865122534d4b260fa">TSC_IOGCSR_G3E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabe5cf786904073de0297f740a4d2214a">TSC_IOGCSR_G3E_Pos</a>)</td></tr>
<tr class="separator:gad71ce1fb59a0f35865122534d4b260fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa19847b92a1cf45e004f0567fe867f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa19847b92a1cf45e004f0567fe867f">TSC_IOGCSR_G3E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad71ce1fb59a0f35865122534d4b260fa">TSC_IOGCSR_G3E_Msk</a></td></tr>
<tr class="separator:ga2fa19847b92a1cf45e004f0567fe867f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b35195c52abeab7c7fd26e5d634b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b35195c52abeab7c7fd26e5d634b6b">TSC_IOGCSR_G4E_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf5b35195c52abeab7c7fd26e5d634b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d028fd6f7ea711eb4f47c2c0063d4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d028fd6f7ea711eb4f47c2c0063d4ae">TSC_IOGCSR_G4E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b35195c52abeab7c7fd26e5d634b6b">TSC_IOGCSR_G4E_Pos</a>)</td></tr>
<tr class="separator:ga5d028fd6f7ea711eb4f47c2c0063d4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486b5c9d1448b68e82321c2a06679157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486b5c9d1448b68e82321c2a06679157">TSC_IOGCSR_G4E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d028fd6f7ea711eb4f47c2c0063d4ae">TSC_IOGCSR_G4E_Msk</a></td></tr>
<tr class="separator:ga486b5c9d1448b68e82321c2a06679157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c671c9a12524b71610984a7caa68168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c671c9a12524b71610984a7caa68168">TSC_IOGCSR_G5E_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4c671c9a12524b71610984a7caa68168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8658c22b99568a8ec9f3b7cae1202d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8658c22b99568a8ec9f3b7cae1202d62">TSC_IOGCSR_G5E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c671c9a12524b71610984a7caa68168">TSC_IOGCSR_G5E_Pos</a>)</td></tr>
<tr class="separator:ga8658c22b99568a8ec9f3b7cae1202d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0350f2951a8932f68644cc46e0768b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c0350f2951a8932f68644cc46e0768b">TSC_IOGCSR_G5E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8658c22b99568a8ec9f3b7cae1202d62">TSC_IOGCSR_G5E_Msk</a></td></tr>
<tr class="separator:ga6c0350f2951a8932f68644cc46e0768b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1f2a00dd0e046eca2aba5a585c869e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f1f2a00dd0e046eca2aba5a585c869e">TSC_IOGCSR_G6E_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga5f1f2a00dd0e046eca2aba5a585c869e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75285f522404179e701e62721ea23a13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75285f522404179e701e62721ea23a13">TSC_IOGCSR_G6E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f1f2a00dd0e046eca2aba5a585c869e">TSC_IOGCSR_G6E_Pos</a>)</td></tr>
<tr class="separator:ga75285f522404179e701e62721ea23a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31fa42d25ae9646ec8a0d6a53023ffff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31fa42d25ae9646ec8a0d6a53023ffff">TSC_IOGCSR_G6E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75285f522404179e701e62721ea23a13">TSC_IOGCSR_G6E_Msk</a></td></tr>
<tr class="separator:ga31fa42d25ae9646ec8a0d6a53023ffff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d961fd8a7e0a93a7fba9eb54b1a0d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d961fd8a7e0a93a7fba9eb54b1a0d71">TSC_IOGCSR_G7E_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8d961fd8a7e0a93a7fba9eb54b1a0d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff2cdb078ee27ab4337fc41628a70cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff2cdb078ee27ab4337fc41628a70cd9">TSC_IOGCSR_G7E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d961fd8a7e0a93a7fba9eb54b1a0d71">TSC_IOGCSR_G7E_Pos</a>)</td></tr>
<tr class="separator:gaff2cdb078ee27ab4337fc41628a70cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d928b53c999dd82c372e340e369402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15d928b53c999dd82c372e340e369402">TSC_IOGCSR_G7E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff2cdb078ee27ab4337fc41628a70cd9">TSC_IOGCSR_G7E_Msk</a></td></tr>
<tr class="separator:ga15d928b53c999dd82c372e340e369402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f175deaf2a8186c25edae134390143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f175deaf2a8186c25edae134390143">TSC_IOGCSR_G8E_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga87f175deaf2a8186c25edae134390143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943c9ca7a6bf2cdc3346e3749c27a95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943c9ca7a6bf2cdc3346e3749c27a95f">TSC_IOGCSR_G8E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga87f175deaf2a8186c25edae134390143">TSC_IOGCSR_G8E_Pos</a>)</td></tr>
<tr class="separator:ga943c9ca7a6bf2cdc3346e3749c27a95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9736702559c92cf102b195cb85737431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9736702559c92cf102b195cb85737431">TSC_IOGCSR_G8E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga943c9ca7a6bf2cdc3346e3749c27a95f">TSC_IOGCSR_G8E_Msk</a></td></tr>
<tr class="separator:ga9736702559c92cf102b195cb85737431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5718f3621ef203f283b650801e6563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5718f3621ef203f283b650801e6563">TSC_IOGCSR_G1S_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6d5718f3621ef203f283b650801e6563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf57b3cef584f063a8eac29331102412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf57b3cef584f063a8eac29331102412">TSC_IOGCSR_G1S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5718f3621ef203f283b650801e6563">TSC_IOGCSR_G1S_Pos</a>)</td></tr>
<tr class="separator:gabf57b3cef584f063a8eac29331102412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86fdc03c565bec02f1f5e32c5df65459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86fdc03c565bec02f1f5e32c5df65459">TSC_IOGCSR_G1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf57b3cef584f063a8eac29331102412">TSC_IOGCSR_G1S_Msk</a></td></tr>
<tr class="separator:ga86fdc03c565bec02f1f5e32c5df65459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc9813a1c796a51aa3e88ca4ac47de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbc9813a1c796a51aa3e88ca4ac47de4">TSC_IOGCSR_G2S_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gafbc9813a1c796a51aa3e88ca4ac47de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb8e3daceffa8a453f8fef78b4eff74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb8e3daceffa8a453f8fef78b4eff74">TSC_IOGCSR_G2S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafbc9813a1c796a51aa3e88ca4ac47de4">TSC_IOGCSR_G2S_Pos</a>)</td></tr>
<tr class="separator:gaedb8e3daceffa8a453f8fef78b4eff74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabb77752f29df4122ed3e7d146ecfbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaabb77752f29df4122ed3e7d146ecfbd">TSC_IOGCSR_G2S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedb8e3daceffa8a453f8fef78b4eff74">TSC_IOGCSR_G2S_Msk</a></td></tr>
<tr class="separator:gaaabb77752f29df4122ed3e7d146ecfbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb06308e79f9f494b4ad65927ffbcbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbb06308e79f9f494b4ad65927ffbcbf">TSC_IOGCSR_G3S_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gacbb06308e79f9f494b4ad65927ffbcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188040db0594a1afdb879605c0db4df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga188040db0594a1afdb879605c0db4df7">TSC_IOGCSR_G3S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gacbb06308e79f9f494b4ad65927ffbcbf">TSC_IOGCSR_G3S_Pos</a>)</td></tr>
<tr class="separator:ga188040db0594a1afdb879605c0db4df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0efba4a5e486fb9085528cebfa27d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0efba4a5e486fb9085528cebfa27d93">TSC_IOGCSR_G3S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga188040db0594a1afdb879605c0db4df7">TSC_IOGCSR_G3S_Msk</a></td></tr>
<tr class="separator:gaa0efba4a5e486fb9085528cebfa27d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed6a6008d0d3e27d41ce8671a5ab868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed6a6008d0d3e27d41ce8671a5ab868">TSC_IOGCSR_G4S_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga5ed6a6008d0d3e27d41ce8671a5ab868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15112e6e2ba56ad049927272187e5e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15112e6e2ba56ad049927272187e5e88">TSC_IOGCSR_G4S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed6a6008d0d3e27d41ce8671a5ab868">TSC_IOGCSR_G4S_Pos</a>)</td></tr>
<tr class="separator:ga15112e6e2ba56ad049927272187e5e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2430ab8b88a76cf62aced0c8bb1efd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2430ab8b88a76cf62aced0c8bb1efd9a">TSC_IOGCSR_G4S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15112e6e2ba56ad049927272187e5e88">TSC_IOGCSR_G4S_Msk</a></td></tr>
<tr class="separator:ga2430ab8b88a76cf62aced0c8bb1efd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59fd0561b2286aa52ca0e43244d164a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac59fd0561b2286aa52ca0e43244d164a">TSC_IOGCSR_G5S_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gac59fd0561b2286aa52ca0e43244d164a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599e152092c66662d0525bcc5cc8f635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga599e152092c66662d0525bcc5cc8f635">TSC_IOGCSR_G5S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac59fd0561b2286aa52ca0e43244d164a">TSC_IOGCSR_G5S_Pos</a>)</td></tr>
<tr class="separator:ga599e152092c66662d0525bcc5cc8f635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86780b4dc1a9d63b9bafb358ee0e87ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86780b4dc1a9d63b9bafb358ee0e87ed">TSC_IOGCSR_G5S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga599e152092c66662d0525bcc5cc8f635">TSC_IOGCSR_G5S_Msk</a></td></tr>
<tr class="separator:ga86780b4dc1a9d63b9bafb358ee0e87ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35d028398cca01230a911c0e2f787a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad35d028398cca01230a911c0e2f787a9">TSC_IOGCSR_G6S_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gad35d028398cca01230a911c0e2f787a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21020c4a6977314ffbeeaf2b05134170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21020c4a6977314ffbeeaf2b05134170">TSC_IOGCSR_G6S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad35d028398cca01230a911c0e2f787a9">TSC_IOGCSR_G6S_Pos</a>)</td></tr>
<tr class="separator:ga21020c4a6977314ffbeeaf2b05134170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71d10228aa7a2440394403cf31f5519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf71d10228aa7a2440394403cf31f5519">TSC_IOGCSR_G6S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21020c4a6977314ffbeeaf2b05134170">TSC_IOGCSR_G6S_Msk</a></td></tr>
<tr class="separator:gaf71d10228aa7a2440394403cf31f5519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f65677d51ef7ed8c2f2f8e744e4fc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f65677d51ef7ed8c2f2f8e744e4fc45">TSC_IOGCSR_G7S_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga1f65677d51ef7ed8c2f2f8e744e4fc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646101f5a31d62a1a7a7b15873e8ee5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646101f5a31d62a1a7a7b15873e8ee5c">TSC_IOGCSR_G7S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f65677d51ef7ed8c2f2f8e744e4fc45">TSC_IOGCSR_G7S_Pos</a>)</td></tr>
<tr class="separator:ga646101f5a31d62a1a7a7b15873e8ee5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a59bde1aa432fbae77923c67cd9eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a59bde1aa432fbae77923c67cd9eb2">TSC_IOGCSR_G7S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga646101f5a31d62a1a7a7b15873e8ee5c">TSC_IOGCSR_G7S_Msk</a></td></tr>
<tr class="separator:ga03a59bde1aa432fbae77923c67cd9eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4330693756081ae5c055b4a47d82f964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4330693756081ae5c055b4a47d82f964">TSC_IOGCSR_G8S_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga4330693756081ae5c055b4a47d82f964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1449bd63454fcce6742b285748ca3caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1449bd63454fcce6742b285748ca3caf">TSC_IOGCSR_G8S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4330693756081ae5c055b4a47d82f964">TSC_IOGCSR_G8S_Pos</a>)</td></tr>
<tr class="separator:ga1449bd63454fcce6742b285748ca3caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2291afe0635f467c88e0b364304f159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2291afe0635f467c88e0b364304f159">TSC_IOGCSR_G8S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1449bd63454fcce6742b285748ca3caf">TSC_IOGCSR_G8S_Msk</a></td></tr>
<tr class="separator:gad2291afe0635f467c88e0b364304f159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d28ff2f87c701b382c408f2ef1e9aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d28ff2f87c701b382c408f2ef1e9aea">TSC_IOGXCR_CNT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8d28ff2f87c701b382c408f2ef1e9aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645148609fb21a6bac2b5f3279c907eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga645148609fb21a6bac2b5f3279c907eb">TSC_IOGXCR_CNT_Msk</a>&#160;&#160;&#160;(0x3FFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d28ff2f87c701b382c408f2ef1e9aea">TSC_IOGXCR_CNT_Pos</a>)</td></tr>
<tr class="separator:ga645148609fb21a6bac2b5f3279c907eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38399b5dcfbab2a1766fd39be2f35b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38399b5dcfbab2a1766fd39be2f35b8d">TSC_IOGXCR_CNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga645148609fb21a6bac2b5f3279c907eb">TSC_IOGXCR_CNT_Msk</a></td></tr>
<tr class="separator:ga38399b5dcfbab2a1766fd39be2f35b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f40c78bbc597ada96c2ec828722eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb">USART_CR1_UE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga64f40c78bbc597ada96c2ec828722eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b32c050e6d9482a819e0107ceb9f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb">USART_CR1_UE_Pos</a>)</td></tr>
<tr class="separator:gab8b32c050e6d9482a819e0107ceb9f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a></td></tr>
<tr class="separator:ga2bb650676aaae4a5203f372d497d5947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099541a7c10ddc409196eb14e87897a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga099541a7c10ddc409196eb14e87897a0">USART_CR1_UESM_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga099541a7c10ddc409196eb14e87897a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1b9313fa3cc9ed8f080deb97c42abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe">USART_CR1_UESM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga099541a7c10ddc409196eb14e87897a0">USART_CR1_UESM_Pos</a>)</td></tr>
<tr class="separator:ga0c1b9313fa3cc9ed8f080deb97c42abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf035f3a6674183945975fdda9e5d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a">USART_CR1_UESM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe">USART_CR1_UESM_Msk</a></td></tr>
<tr class="separator:ga1bf035f3a6674183945975fdda9e5d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678b98c07ad61dec17131716d1ddfa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58">USART_CR1_RE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga678b98c07ad61dec17131716d1ddfa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625927bbfd40ce911de7183cae92e682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58">USART_CR1_RE_Pos</a>)</td></tr>
<tr class="separator:ga625927bbfd40ce911de7183cae92e682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a></td></tr>
<tr class="separator:gada0d5d407a22264de847bc1b40a17aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53df187761bfed354686b47e0a691564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564">USART_CR1_TE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga53df187761bfed354686b47e0a691564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5e02008c2fde7c5f0070d94ee77bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564">USART_CR1_TE_Pos</a>)</td></tr>
<tr class="separator:ga0c5e02008c2fde7c5f0070d94ee77bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a></td></tr>
<tr class="separator:gade7f090b04fd78b755b43357ecaa9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba3e0fc695108b77498a9fdbacc95d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3">USART_CR1_IDLEIE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5ba3e0fc695108b77498a9fdbacc95d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad37a38ae2c8a059a922f5b33c5c2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3">USART_CR1_IDLEIE_Pos</a>)</td></tr>
<tr class="separator:ga8ad37a38ae2c8a059a922f5b33c5c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a></td></tr>
<tr class="separator:ga5221d09eebd12445a20f221bf98066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2232ea76bad178a6e945fe573c2dc984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2232ea76bad178a6e945fe573c2dc984">USART_CR1_RXNEIE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2232ea76bad178a6e945fe573c2dc984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e4ba1ab97599cbf7f182d2cfc80543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2232ea76bad178a6e945fe573c2dc984">USART_CR1_RXNEIE_Pos</a>)</td></tr>
<tr class="separator:gac2e4ba1ab97599cbf7f182d2cfc80543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91118f867adfdb2e805beea86666de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</a></td></tr>
<tr class="separator:ga91118f867adfdb2e805beea86666de04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee92ad658865410023fc8508325024a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a">USART_CR1_TCIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3ee92ad658865410023fc8508325024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ff7666f8e81e2cf6d40bebaf0a84b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a">USART_CR1_TCIE_Pos</a>)</td></tr>
<tr class="separator:gad3ff7666f8e81e2cf6d40bebaf0a84b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a></td></tr>
<tr class="separator:gaa17130690a1ca95b972429eb64d4254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6931210415f36d727f75bfc856aed9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6931210415f36d727f75bfc856aed9ef">USART_CR1_TXEIE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6931210415f36d727f75bfc856aed9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65436dd25155a36250ee090dd940caa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6931210415f36d727f75bfc856aed9ef">USART_CR1_TXEIE_Pos</a>)</td></tr>
<tr class="separator:ga65436dd25155a36250ee090dd940caa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70422871d15f974b464365e7fe1877e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</a></td></tr>
<tr class="separator:ga70422871d15f974b464365e7fe1877e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a693e8924defd8e57b0b08323afa0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b">USART_CR1_PEIE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga46a693e8924defd8e57b0b08323afa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fb4719a46d6d1d423d7ffe7ce06e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b">USART_CR1_PEIE_Pos</a>)</td></tr>
<tr class="separator:gad99fb4719a46d6d1d423d7ffe7ce06e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a></td></tr>
<tr class="separator:ga27405d413b6d355ccdb076d52fef6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e65e62ab989658fec2bdaad7892c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16">USART_CR1_PS_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf2e65e62ab989658fec2bdaad7892c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08638afebc30caad3337f1faac6d904e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16">USART_CR1_PS_Pos</a>)</td></tr>
<tr class="separator:ga08638afebc30caad3337f1faac6d904e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a></td></tr>
<tr class="separator:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1029c679b6ce540fc8343e074387fa5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b">USART_CR1_PCE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1029c679b6ce540fc8343e074387fa5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60894c2937928b5ca83fe73e60e1c9c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b">USART_CR1_PCE_Pos</a>)</td></tr>
<tr class="separator:ga60894c2937928b5ca83fe73e60e1c9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a></td></tr>
<tr class="separator:ga60f8fcf084f9a8514efafb617c70b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cc2060fef5dc3ce6820e31f0156492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492">USART_CR1_WAKE_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga86cc2060fef5dc3ce6820e31f0156492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0bc41f3a11fced743f19684211eacd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492">USART_CR1_WAKE_Pos</a>)</td></tr>
<tr class="separator:gab0bc41f3a11fced743f19684211eacd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a></td></tr>
<tr class="separator:gad831dfc169fcf14b7284984dbecf322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b16c1bf94dba8a889397c5933322308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308">USART_CR1_M_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8b16c1bf94dba8a889397c5933322308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5f5bc798207f9cc9e54ab080637634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a>&#160;&#160;&#160;(0x10001UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308">USART_CR1_M_Pos</a>)</td></tr>
<tr class="separator:ga3b5f5bc798207f9cc9e54ab080637634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a></td></tr>
<tr class="separator:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45131329617759787a4866ce988d35e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45131329617759787a4866ce988d35e3">USART_CR1_M0_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga45131329617759787a4866ce988d35e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50313a1d273a0fdbeea56839fb97996d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50313a1d273a0fdbeea56839fb97996d">USART_CR1_M0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga45131329617759787a4866ce988d35e3">USART_CR1_M0_Pos</a>)</td></tr>
<tr class="separator:ga50313a1d273a0fdbeea56839fb97996d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf15ab248c1ff14e344bf95a494c3ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8">USART_CR1_M0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50313a1d273a0fdbeea56839fb97996d">USART_CR1_M0_Msk</a></td></tr>
<tr class="separator:gaaf15ab248c1ff14e344bf95a494c3ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a0428a58ed317ba2baf6362123930f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68a0428a58ed317ba2baf6362123930f">USART_CR1_MME_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga68a0428a58ed317ba2baf6362123930f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1337df7835fb7605f567f8c23336510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510">USART_CR1_MME_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga68a0428a58ed317ba2baf6362123930f">USART_CR1_MME_Pos</a>)</td></tr>
<tr class="separator:gaf1337df7835fb7605f567f8c23336510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae32b0c22f90fa8295d2ed96c2fd54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">USART_CR1_MME</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510">USART_CR1_MME_Msk</a></td></tr>
<tr class="separator:ga4ae32b0c22f90fa8295d2ed96c2fd54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac313f7deb7198a2c0d53446c418e434b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac313f7deb7198a2c0d53446c418e434b">USART_CR1_CMIE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac313f7deb7198a2c0d53446c418e434b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5174025558ca07302b4cbd4c3a3c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93">USART_CR1_CMIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac313f7deb7198a2c0d53446c418e434b">USART_CR1_CMIE_Pos</a>)</td></tr>
<tr class="separator:ga7b5174025558ca07302b4cbd4c3a3c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6e25c121fc78142f8866809bc98aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">USART_CR1_CMIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93">USART_CR1_CMIE_Msk</a></td></tr>
<tr class="separator:gaac6e25c121fc78142f8866809bc98aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f51c380de00d417c76712183070ff01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01">USART_CR1_OVER8_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga7f51c380de00d417c76712183070ff01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac009e53008167c20955efe87a147ea02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">USART_CR1_OVER8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01">USART_CR1_OVER8_Pos</a>)</td></tr>
<tr class="separator:gac009e53008167c20955efe87a147ea02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02">USART_CR1_OVER8_Msk</a></td></tr>
<tr class="separator:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf30bbaacca54d128b14fc80293a3fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gadf30bbaacca54d128b14fc80293a3fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9847feffa692f728663f3c612cbf4f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e">USART_CR1_DEDT_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>)</td></tr>
<tr class="separator:ga9847feffa692f728663f3c612cbf4f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d95af966e08146e1172c4b828bda38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">USART_CR1_DEDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e">USART_CR1_DEDT_Msk</a></td></tr>
<tr class="separator:gab2d95af966e08146e1172c4b828bda38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b664114104da4e943d96b59ba37142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142">USART_CR1_DEDT_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>)</td></tr>
<tr class="separator:ga01b664114104da4e943d96b59ba37142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9691b8bc3d8dcc892379bf7d920b6396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396">USART_CR1_DEDT_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>)</td></tr>
<tr class="separator:ga9691b8bc3d8dcc892379bf7d920b6396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeafaf7f6ddcceffd20558f162dd9c8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1">USART_CR1_DEDT_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>)</td></tr>
<tr class="separator:gaeafaf7f6ddcceffd20558f162dd9c8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe2670a86aa9a616ff375b6930ffa70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b">USART_CR1_DEDT_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>)</td></tr>
<tr class="separator:gafe2670a86aa9a616ff375b6930ffa70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa005f970098bde194883b57529b0d306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306">USART_CR1_DEDT_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9">USART_CR1_DEDT_Pos</a>)</td></tr>
<tr class="separator:gaa005f970098bde194883b57529b0d306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7640a539139354f68939dd6c4213eeda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga7640a539139354f68939dd6c4213eeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf428b58fe78a921cec6d585556253c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7">USART_CR1_DEAT_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>)</td></tr>
<tr class="separator:gacf428b58fe78a921cec6d585556253c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdc2e80e4545996ecb5901915d13e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">USART_CR1_DEAT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7">USART_CR1_DEAT_Msk</a></td></tr>
<tr class="separator:ga6bdc2e80e4545996ecb5901915d13e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c5a5427a9d6f31a4dff944079379c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3">USART_CR1_DEAT_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>)</td></tr>
<tr class="separator:gab3c5a5427a9d6f31a4dff944079379c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915c67729309721386a3211e7ef9c097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097">USART_CR1_DEAT_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>)</td></tr>
<tr class="separator:ga915c67729309721386a3211e7ef9c097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37334305484b5177eb2b0c0fbd38f333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333">USART_CR1_DEAT_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>)</td></tr>
<tr class="separator:ga37334305484b5177eb2b0c0fbd38f333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9044f6093b026dae8651416935dd2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a">USART_CR1_DEAT_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>)</td></tr>
<tr class="separator:gaad9044f6093b026dae8651416935dd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21679d47bc5412b3ff3821da03d3695e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e">USART_CR1_DEAT_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda">USART_CR1_DEAT_Pos</a>)</td></tr>
<tr class="separator:ga21679d47bc5412b3ff3821da03d3695e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a808309c2809d8b08f0782fb321ae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91a808309c2809d8b08f0782fb321ae8">USART_CR1_RTOIE_Pos</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga91a808309c2809d8b08f0782fb321ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1575795973e3e34e3fe4bb420a8d58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58">USART_CR1_RTOIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga91a808309c2809d8b08f0782fb321ae8">USART_CR1_RTOIE_Pos</a>)</td></tr>
<tr class="separator:gacb1575795973e3e34e3fe4bb420a8d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe55005a97f8ea7ca8e630e6c08912d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">USART_CR1_RTOIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58">USART_CR1_RTOIE_Msk</a></td></tr>
<tr class="separator:gabfe55005a97f8ea7ca8e630e6c08912d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d4b4a174a7e19ee43b94891582b703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d4b4a174a7e19ee43b94891582b703">USART_CR1_EOBIE_Pos</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab8d4b4a174a7e19ee43b94891582b703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5a159ef2d22e88ce651ee3b9ea54a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6">USART_CR1_EOBIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab8d4b4a174a7e19ee43b94891582b703">USART_CR1_EOBIE_Pos</a>)</td></tr>
<tr class="separator:ga4c5a159ef2d22e88ce651ee3b9ea54a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae527749fded038f642974711b1d53ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">USART_CR1_EOBIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6">USART_CR1_EOBIE_Msk</a></td></tr>
<tr class="separator:gae527749fded038f642974711b1d53ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747b341323db9d1a6f4f6524ff93725e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga747b341323db9d1a6f4f6524ff93725e">USART_CR1_M1_Pos</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga747b341323db9d1a6f4f6524ff93725e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c47c9950e9e8727dfc74abaf4be164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c47c9950e9e8727dfc74abaf4be164">USART_CR1_M1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga747b341323db9d1a6f4f6524ff93725e">USART_CR1_M1_Pos</a>)</td></tr>
<tr class="separator:ga93c47c9950e9e8727dfc74abaf4be164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19a4c9577dfb1569cf6f564fe6c4949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae19a4c9577dfb1569cf6f564fe6c4949">USART_CR1_M1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93c47c9950e9e8727dfc74abaf4be164">USART_CR1_M1_Msk</a></td></tr>
<tr class="separator:gae19a4c9577dfb1569cf6f564fe6c4949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c518cae1eaa9ae594ebff5b7a1bf9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c518cae1eaa9ae594ebff5b7a1bf9c">USART_CR2_ADDM7_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac6c518cae1eaa9ae594ebff5b7a1bf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d874b6e6c6b5631df3733e355ed295a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a">USART_CR2_ADDM7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac6c518cae1eaa9ae594ebff5b7a1bf9c">USART_CR2_ADDM7_Pos</a>)</td></tr>
<tr class="separator:ga3d874b6e6c6b5631df3733e355ed295a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8588feb26d8b36054a060d6b691823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">USART_CR2_ADDM7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a">USART_CR2_ADDM7_Msk</a></td></tr>
<tr class="separator:ga2d8588feb26d8b36054a060d6b691823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0b33cd8b6a3eb4a21bb6c34922a624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624">USART_CR2_LBDL_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gadf0b33cd8b6a3eb4a21bb6c34922a624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d54a2e633ef8dda121c9d5670a5de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624">USART_CR2_LBDL_Pos</a>)</td></tr>
<tr class="separator:gad8d54a2e633ef8dda121c9d5670a5de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</a></td></tr>
<tr class="separator:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9af36362bd69d0008e46a7ea7633b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f">USART_CR2_LBDIE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae9af36362bd69d0008e46a7ea7633b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55383a0b8d928fd50c18c62faf44a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f">USART_CR2_LBDIE_Pos</a>)</td></tr>
<tr class="separator:gad55383a0b8d928fd50c18c62faf44a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</a></td></tr>
<tr class="separator:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0262849ac25bc43d23d46945c85851b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0">USART_CR2_LBCL_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0262849ac25bc43d23d46945c85851b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d515f33359c44365712bfbcf34c7e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0">USART_CR2_LBCL_Pos</a>)</td></tr>
<tr class="separator:ga3d515f33359c44365712bfbcf34c7e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a></td></tr>
<tr class="separator:ga4a62e93ae7864e89622bdd92508b615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4188976dbf7f6455ba79d1afd830cf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a">USART_CR2_CPHA_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga4188976dbf7f6455ba79d1afd830cf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c8198c5780edaa8ef67706d7d1ea34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a">USART_CR2_CPHA_Pos</a>)</td></tr>
<tr class="separator:ga65c8198c5780edaa8ef67706d7d1ea34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a></td></tr>
<tr class="separator:ga362976ce813e58310399d113d2cf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110f164794e57c70b9d7b0b26577e86a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a">USART_CR2_CPOL_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga110f164794e57c70b9d7b0b26577e86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182e2b837ab775c53868a37a1e4eb05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a">USART_CR2_CPOL_Pos</a>)</td></tr>
<tr class="separator:ga182e2b837ab775c53868a37a1e4eb05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a></td></tr>
<tr class="separator:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff740ebbb84ac8db332d177cd6cc9235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235">USART_CR2_CLKEN_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaff740ebbb84ac8db332d177cd6cc9235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6a20180f8b2ad531009b33ecec1ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235">USART_CR2_CLKEN_Pos</a>)</td></tr>
<tr class="separator:ga2f6a20180f8b2ad531009b33ecec1ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a></td></tr>
<tr class="separator:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a46b8272a2fe5ae5e5ce7123db22d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4a46b8272a2fe5ae5e5ce7123db22d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73b228efa85f04a6b9a42e01b7f916c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>)</td></tr>
<tr class="separator:gaf73b228efa85f04a6b9a42e01b7f916c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a></td></tr>
<tr class="separator:gaf993e483318ebcecffd18649de766dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>)</td></tr>
<tr class="separator:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51">USART_CR2_STOP_Pos</a>)</td></tr>
<tr class="separator:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f06b1d9300507573ffbf99f9a6ee57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f">USART_CR2_LINEN_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4f06b1d9300507573ffbf99f9a6ee57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500c59de0f57986002b962dc9bccfbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f">USART_CR2_LINEN_Pos</a>)</td></tr>
<tr class="separator:ga500c59de0f57986002b962dc9bccfbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</a></td></tr>
<tr class="separator:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222983c0ec62822a37a0da9d114fb75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga222983c0ec62822a37a0da9d114fb75e">USART_CR2_SWAP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga222983c0ec62822a37a0da9d114fb75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f4501114beca5a00c44cd2182a979eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb">USART_CR2_SWAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga222983c0ec62822a37a0da9d114fb75e">USART_CR2_SWAP_Pos</a>)</td></tr>
<tr class="separator:ga4f4501114beca5a00c44cd2182a979eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aecba5721df1c1adb6d0264625accad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">USART_CR2_SWAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb">USART_CR2_SWAP_Msk</a></td></tr>
<tr class="separator:ga4aecba5721df1c1adb6d0264625accad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8bba63d44a14e161f561a5a3591dff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8bba63d44a14e161f561a5a3591dff4">USART_CR2_RXINV_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae8bba63d44a14e161f561a5a3591dff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be966e1261f1182e90a9727ae00fed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8">USART_CR2_RXINV_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae8bba63d44a14e161f561a5a3591dff4">USART_CR2_RXINV_Pos</a>)</td></tr>
<tr class="separator:ga4be966e1261f1182e90a9727ae00fed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff10115e1adb07c00f42627cedf01e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">USART_CR2_RXINV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8">USART_CR2_RXINV_Msk</a></td></tr>
<tr class="separator:gafff10115e1adb07c00f42627cedf01e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e85095255df25708af3998bfbc0f840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e85095255df25708af3998bfbc0f840">USART_CR2_TXINV_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga1e85095255df25708af3998bfbc0f840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bdf6d30f688b739455d262344d9145d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d">USART_CR2_TXINV_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e85095255df25708af3998bfbc0f840">USART_CR2_TXINV_Pos</a>)</td></tr>
<tr class="separator:ga3bdf6d30f688b739455d262344d9145d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2ad93cdc6d8f138f455a2fb671a211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">USART_CR2_TXINV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d">USART_CR2_TXINV_Msk</a></td></tr>
<tr class="separator:gadc2ad93cdc6d8f138f455a2fb671a211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedc64f34c6631efb738a4c3146d4717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabedc64f34c6631efb738a4c3146d4717">USART_CR2_DATAINV_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gabedc64f34c6631efb738a4c3146d4717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12a526b2f220467ea5f83c7d5e1f0ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded">USART_CR2_DATAINV_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabedc64f34c6631efb738a4c3146d4717">USART_CR2_DATAINV_Pos</a>)</td></tr>
<tr class="separator:ga12a526b2f220467ea5f83c7d5e1f0ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f743bbd3df209bd1d434b17e08a78fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">USART_CR2_DATAINV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded">USART_CR2_DATAINV_Msk</a></td></tr>
<tr class="separator:ga8f743bbd3df209bd1d434b17e08a78fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9bbd90c0d8c06613b8babdf7a1f2b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9bbd90c0d8c06613b8babdf7a1f2b08">USART_CR2_MSBFIRST_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gaf9bbd90c0d8c06613b8babdf7a1f2b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32464cf4e8b224ac8f6dc9e8ca8ee46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">USART_CR2_MSBFIRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9bbd90c0d8c06613b8babdf7a1f2b08">USART_CR2_MSBFIRST_Pos</a>)</td></tr>
<tr class="separator:ga32464cf4e8b224ac8f6dc9e8ca8ee46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7342ab16574cebf157aa885a79986812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">USART_CR2_MSBFIRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f">USART_CR2_MSBFIRST_Msk</a></td></tr>
<tr class="separator:ga7342ab16574cebf157aa885a79986812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd50e8338e173588e3e228cd36fea49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd50e8338e173588e3e228cd36fea49b">USART_CR2_ABREN_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gabd50e8338e173588e3e228cd36fea49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b8b21a9bb234c28cba2ba46eb91d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47">USART_CR2_ABREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gabd50e8338e173588e3e228cd36fea49b">USART_CR2_ABREN_Pos</a>)</td></tr>
<tr class="separator:ga01b8b21a9bb234c28cba2ba46eb91d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa290a89959d43fecf43f89d66123a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">USART_CR2_ABREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47">USART_CR2_ABREN_Msk</a></td></tr>
<tr class="separator:gaaa290a89959d43fecf43f89d66123a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aec992473cfdf90375f5156816361e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7">USART_CR2_ABRMODE_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga9aec992473cfdf90375f5156816361e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07277ae996d117d7ad0dd6039b550bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee">USART_CR2_ABRMODE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7">USART_CR2_ABRMODE_Pos</a>)</td></tr>
<tr class="separator:ga07277ae996d117d7ad0dd6039b550bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0a61926b32b1bbe136944c4133d2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">USART_CR2_ABRMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee">USART_CR2_ABRMODE_Msk</a></td></tr>
<tr class="separator:ga7b0a61926b32b1bbe136944c4133d2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a9e3740bd087f5170c58b85bc4e689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689">USART_CR2_ABRMODE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7">USART_CR2_ABRMODE_Pos</a>)</td></tr>
<tr class="separator:ga74a9e3740bd087f5170c58b85bc4e689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac439d0281ee2e6f20261076a50314cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff">USART_CR2_ABRMODE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7">USART_CR2_ABRMODE_Pos</a>)</td></tr>
<tr class="separator:gac439d0281ee2e6f20261076a50314cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c059ff69b8b03c14958fb24a214192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c059ff69b8b03c14958fb24a214192">USART_CR2_RTOEN_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gae6c059ff69b8b03c14958fb24a214192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca386418170bcbfd458e6976c29deed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3">USART_CR2_RTOEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae6c059ff69b8b03c14958fb24a214192">USART_CR2_RTOEN_Pos</a>)</td></tr>
<tr class="separator:gaca386418170bcbfd458e6976c29deed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89524eda63950f55bc47208a66b7dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">USART_CR2_RTOEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3">USART_CR2_RTOEN_Msk</a></td></tr>
<tr class="separator:gab89524eda63950f55bc47208a66b7dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1320f17e2f61e21a867e538c737ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">USART_CR2_ADD_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga2d1320f17e2f61e21a867e538c737ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ee87cc9cdc865b0f5a61af0c26ec28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3">USART_CR2_ADD_Pos</a>)</td></tr>
<tr class="separator:gad7ee87cc9cdc865b0f5a61af0c26ec28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a></td></tr>
<tr class="separator:ga3ee77fac25142271ad56d49685e518b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb00f27cc04dab7e9bcca92d6e7ad9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e">USART_CR3_EIE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafeb00f27cc04dab7e9bcca92d6e7ad9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0414669386ae8dd26b993ddf96d7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e">USART_CR3_EIE_Pos</a>)</td></tr>
<tr class="separator:gaac0414669386ae8dd26b993ddf96d7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a></td></tr>
<tr class="separator:gaaed1a39c551b1641128f81893ff558d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ce6319d8acdb4a57215aeb933c7a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57">USART_CR3_IREN_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga22ce6319d8acdb4a57215aeb933c7a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c0575491453dbd478d5a3413ac759c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57">USART_CR3_IREN_Pos</a>)</td></tr>
<tr class="separator:gad3c0575491453dbd478d5a3413ac759c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c66373bfbae7724c836ac63b8411dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</a></td></tr>
<tr class="separator:ga31c66373bfbae7724c836ac63b8411dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73290a1bb7594fc2016662ba4b927dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5">USART_CR3_IRLP_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga73290a1bb7594fc2016662ba4b927dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67262b96751aebc3a04d3a6d46213633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5">USART_CR3_IRLP_Pos</a>)</td></tr>
<tr class="separator:ga67262b96751aebc3a04d3a6d46213633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22af8d399f1adda62e31186f0309af80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</a></td></tr>
<tr class="separator:ga22af8d399f1adda62e31186f0309af80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df0071641a9cc2d70e4957c28f923c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9">USART_CR3_HDSEL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7df0071641a9cc2d70e4957c28f923c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5553c10996ceb918244202407347848d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9">USART_CR3_HDSEL_Pos</a>)</td></tr>
<tr class="separator:ga5553c10996ceb918244202407347848d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a></td></tr>
<tr class="separator:gac71129810fab0b46d91161a39e3f8d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818bd165232f86477503e8f9bc9de049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049">USART_CR3_NACK_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga818bd165232f86477503e8f9bc9de049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214ed21d5354e7a14f013fd4954e4d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049">USART_CR3_NACK_Pos</a>)</td></tr>
<tr class="separator:ga214ed21d5354e7a14f013fd4954e4d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</a></td></tr>
<tr class="separator:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae269fb759007c1043534a3794f7b98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d">USART_CR3_SCEN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaae269fb759007c1043534a3794f7b98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff592b0d891ba78201de2e08cd9305b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d">USART_CR3_SCEN_Pos</a>)</td></tr>
<tr class="separator:gaff592b0d891ba78201de2e08cd9305b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</a></td></tr>
<tr class="separator:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173f2f38fdb5ba3db30d3b2686bd9773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773">USART_CR3_DMAR_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga173f2f38fdb5ba3db30d3b2686bd9773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd0232a385ce9760635c92556c3eadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773">USART_CR3_DMAR_Pos</a>)</td></tr>
<tr class="separator:ga4dd0232a385ce9760635c92556c3eadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff130f15493c765353ec2fd605667c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a></td></tr>
<tr class="separator:gaff130f15493c765353ec2fd605667c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00afc87870cbe74aabf127179dedca3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f">USART_CR3_DMAT_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga00afc87870cbe74aabf127179dedca3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114a52251ccd0dae87055bbd336add29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f">USART_CR3_DMAT_Pos</a>)</td></tr>
<tr class="separator:ga114a52251ccd0dae87055bbd336add29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a></td></tr>
<tr class="separator:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790491b1c83dd6a84a6f86945cf74563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563">USART_CR3_RTSE_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga790491b1c83dd6a84a6f86945cf74563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20cda51a847495ad5f32c5f5c252152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563">USART_CR3_RTSE_Pos</a>)</td></tr>
<tr class="separator:gae20cda51a847495ad5f32c5f5c252152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a></td></tr>
<tr class="separator:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bfa28091d9c8781aeb03fcb371dd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01">USART_CR3_CTSE_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae3bfa28091d9c8781aeb03fcb371dd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e4c254d292233d827a898bda170fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01">USART_CR3_CTSE_Pos</a>)</td></tr>
<tr class="separator:ga97e4c254d292233d827a898bda170fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a></td></tr>
<tr class="separator:gaa125f026b1ca2d76eab48b191baed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660c0090fb7c6c17bce5f15a7b07ce7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d">USART_CR3_CTSIE_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga660c0090fb7c6c17bce5f15a7b07ce7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca77aa980a93f5b35bf318c20f500cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d">USART_CR3_CTSIE_Pos</a>)</td></tr>
<tr class="separator:ga8ca77aa980a93f5b35bf318c20f500cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a></td></tr>
<tr class="separator:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9eb170fd3fa98254e243f588e5a068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068">USART_CR3_ONEBIT_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga8d9eb170fd3fa98254e243f588e5a068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3e99ce53ca74ca3396b63a51f18ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">USART_CR3_ONEBIT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068">USART_CR3_ONEBIT_Pos</a>)</td></tr>
<tr class="separator:ga09e3e99ce53ca74ca3396b63a51f18ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac">USART_CR3_ONEBIT_Msk</a></td></tr>
<tr class="separator:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102a294cf149c9a0ef423a5c5178f51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102a294cf149c9a0ef423a5c5178f51e">USART_CR3_OVRDIS_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga102a294cf149c9a0ef423a5c5178f51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c80447cea2eb076e1213e1d9a3a9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1">USART_CR3_OVRDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga102a294cf149c9a0ef423a5c5178f51e">USART_CR3_OVRDIS_Pos</a>)</td></tr>
<tr class="separator:ga69c80447cea2eb076e1213e1d9a3a9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d63c7953788124179cd18a8890a91a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">USART_CR3_OVRDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1">USART_CR3_OVRDIS_Msk</a></td></tr>
<tr class="separator:ga33d63c7953788124179cd18a8890a91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315eff6532631e01c4b46241b8203120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315eff6532631e01c4b46241b8203120">USART_CR3_DDRE_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga315eff6532631e01c4b46241b8203120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508139f92a04e0324a84c6173b5afbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7">USART_CR3_DDRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga315eff6532631e01c4b46241b8203120">USART_CR3_DDRE_Pos</a>)</td></tr>
<tr class="separator:ga508139f92a04e0324a84c6173b5afbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f1b53b09336e82958755747853a753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">USART_CR3_DDRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7">USART_CR3_DDRE_Msk</a></td></tr>
<tr class="separator:gae1f1b53b09336e82958755747853a753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502aaea0f34e2ab34624ff66f1c8b101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502aaea0f34e2ab34624ff66f1c8b101">USART_CR3_DEM_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga502aaea0f34e2ab34624ff66f1c8b101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a24555d522b37f1bef42cb08539ff6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f">USART_CR3_DEM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga502aaea0f34e2ab34624ff66f1c8b101">USART_CR3_DEM_Pos</a>)</td></tr>
<tr class="separator:ga9a24555d522b37f1bef42cb08539ff6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd65f9fd10ee8e99db1118828deb0441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">USART_CR3_DEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f">USART_CR3_DEM_Msk</a></td></tr>
<tr class="separator:gacd65f9fd10ee8e99db1118828deb0441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35291bee983f8af47b6ad7193a06cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab35291bee983f8af47b6ad7193a06cc7">USART_CR3_DEP_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab35291bee983f8af47b6ad7193a06cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf5c087ecc921b7b5c18b5682b12245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245">USART_CR3_DEP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab35291bee983f8af47b6ad7193a06cc7">USART_CR3_DEP_Pos</a>)</td></tr>
<tr class="separator:gacaf5c087ecc921b7b5c18b5682b12245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2000c42015289291da1c58fe27800d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">USART_CR3_DEP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245">USART_CR3_DEP_Msk</a></td></tr>
<tr class="separator:ga2000c42015289291da1c58fe27800d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4008eaf6e81fd47fdde1570d040a9383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">USART_CR3_SCARCNT_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga4008eaf6e81fd47fdde1570d040a9383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0f17cc3f0bad54811dd313232e3afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b0f17cc3f0bad54811dd313232e3afc">USART_CR3_SCARCNT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">USART_CR3_SCARCNT_Pos</a>)</td></tr>
<tr class="separator:ga9b0f17cc3f0bad54811dd313232e3afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63401e737dd8c4ac061a67e092fbece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece">USART_CR3_SCARCNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b0f17cc3f0bad54811dd313232e3afc">USART_CR3_SCARCNT_Msk</a></td></tr>
<tr class="separator:gac63401e737dd8c4ac061a67e092fbece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41fee0ce74f648c1da1bdf5afb0f88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e">USART_CR3_SCARCNT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">USART_CR3_SCARCNT_Pos</a>)</td></tr>
<tr class="separator:gab41fee0ce74f648c1da1bdf5afb0f88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236904fec78373f4fa02948bbf1db56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a">USART_CR3_SCARCNT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">USART_CR3_SCARCNT_Pos</a>)</td></tr>
<tr class="separator:ga236904fec78373f4fa02948bbf1db56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81fd59d184128d73b8b82d249614cb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27">USART_CR3_SCARCNT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383">USART_CR3_SCARCNT_Pos</a>)</td></tr>
<tr class="separator:ga81fd59d184128d73b8b82d249614cb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce25836b875af6532f3f25463c4665e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e">USART_CR3_WUS_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga6ce25836b875af6532f3f25463c4665e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b2294e603dc3950aa2615678db8d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4b2294e603dc3950aa2615678db8d17">USART_CR3_WUS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e">USART_CR3_WUS_Pos</a>)</td></tr>
<tr class="separator:gaa4b2294e603dc3950aa2615678db8d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d102b464f15cbe18b0d83b61150293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293">USART_CR3_WUS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4b2294e603dc3950aa2615678db8d17">USART_CR3_WUS_Msk</a></td></tr>
<tr class="separator:ga76d102b464f15cbe18b0d83b61150293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cfcb3873910e786d2ead7e7d4fb6bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf">USART_CR3_WUS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e">USART_CR3_WUS_Pos</a>)</td></tr>
<tr class="separator:ga37cfcb3873910e786d2ead7e7d4fb6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3187bcba3c2e213f8a0523aa02837b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32">USART_CR3_WUS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e">USART_CR3_WUS_Pos</a>)</td></tr>
<tr class="separator:ga3187bcba3c2e213f8a0523aa02837b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c">USART_CR3_WUFIE_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga690139593d7b232c96b0427fcc088d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga690139593d7b232c96b0427fcc088d15">USART_CR3_WUFIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c">USART_CR3_WUFIE_Pos</a>)</td></tr>
<tr class="separator:ga690139593d7b232c96b0427fcc088d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8006ca5d160f9805977f2c77f146a75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c">USART_CR3_WUFIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga690139593d7b232c96b0427fcc088d15">USART_CR3_WUFIE_Msk</a></td></tr>
<tr class="separator:ga8006ca5d160f9805977f2c77f146a75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e46a3deb97899a51bce22fd5a3f64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72e46a3deb97899a51bce22fd5a3f64d">USART_CR3_UCESM_Pos</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga72e46a3deb97899a51bce22fd5a3f64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991d97d122d02582264e56427abafe25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga991d97d122d02582264e56427abafe25">USART_CR3_UCESM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga72e46a3deb97899a51bce22fd5a3f64d">USART_CR3_UCESM_Pos</a>)</td></tr>
<tr class="separator:ga991d97d122d02582264e56427abafe25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef05c9c30c2040e0e9a74526f12641e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef05c9c30c2040e0e9a74526f12641e">USART_CR3_UCESM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga991d97d122d02582264e56427abafe25">USART_CR3_UCESM_Msk</a></td></tr>
<tr class="separator:ga9ef05c9c30c2040e0e9a74526f12641e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4da3df12337bdcb5b93129db2719a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da3df12337bdcb5b93129db2719a5e">USART_BRR_DIV_FRACTION_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa4da3df12337bdcb5b93129db2719a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d26e25a2acc22989a0522951e1c406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406">USART_BRR_DIV_FRACTION_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da3df12337bdcb5b93129db2719a5e">USART_BRR_DIV_FRACTION_Pos</a>)</td></tr>
<tr class="separator:ga27d26e25a2acc22989a0522951e1c406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7dd57632bcc0f7f3b635da39b4be3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">USART_BRR_DIV_FRACTION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406">USART_BRR_DIV_FRACTION_Msk</a></td></tr>
<tr class="separator:ga2d7dd57632bcc0f7f3b635da39b4be3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38af4d54f6346fc7998ecd0618c22f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf38af4d54f6346fc7998ecd0618c22f3">USART_BRR_DIV_MANTISSA_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf38af4d54f6346fc7998ecd0618c22f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8739f2a9ca35ed93f81353a7a206a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b">USART_BRR_DIV_MANTISSA_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf38af4d54f6346fc7998ecd0618c22f3">USART_BRR_DIV_MANTISSA_Pos</a>)</td></tr>
<tr class="separator:gae8739f2a9ca35ed93f81353a7a206a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">USART_BRR_DIV_MANTISSA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b">USART_BRR_DIV_MANTISSA_Msk</a></td></tr>
<tr class="separator:gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09117d544d70ca803eb3831fc86b4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab09117d544d70ca803eb3831fc86b4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742100366bd139204afb3402a052a588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2">USART_GTPR_PSC_Pos</a>)</td></tr>
<tr class="separator:ga742100366bd139204afb3402a052a588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a></td></tr>
<tr class="separator:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219c2c6c797f288ff792f0b6c792070b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">USART_GTPR_GT_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga219c2c6c797f288ff792f0b6c792070b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc06fc01cf5031610706007672f2780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b">USART_GTPR_GT_Pos</a>)</td></tr>
<tr class="separator:gaddc06fc01cf5031610706007672f2780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e927fad0bfa430f54007e158e01f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a></td></tr>
<tr class="separator:ga8e927fad0bfa430f54007e158e01f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8121420c036e48c9ec89bba961aef3ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8121420c036e48c9ec89bba961aef3ec">USART_RTOR_RTO_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8121420c036e48c9ec89bba961aef3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37e9b1afb41db79336ba8c3878df0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac">USART_RTOR_RTO_Msk</a>&#160;&#160;&#160;(0xFFFFFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8121420c036e48c9ec89bba961aef3ec">USART_RTOR_RTO_Pos</a>)</td></tr>
<tr class="separator:gab37e9b1afb41db79336ba8c3878df0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6cdc5aefbbb5959a978588c1a6047e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">USART_RTOR_RTO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac">USART_RTOR_RTO_Msk</a></td></tr>
<tr class="separator:ga5f6cdc5aefbbb5959a978588c1a6047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb201e32d29f6b998571d687448139e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb201e32d29f6b998571d687448139e6">USART_RTOR_BLEN_Pos</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gadb201e32d29f6b998571d687448139e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f1b7f22208b8cbe9bb08aa8b232b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58">USART_RTOR_BLEN_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb201e32d29f6b998571d687448139e6">USART_RTOR_BLEN_Pos</a>)</td></tr>
<tr class="separator:ga87f1b7f22208b8cbe9bb08aa8b232b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f65309076ce671d0efac5265eb276d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d">USART_RTOR_BLEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58">USART_RTOR_BLEN_Msk</a></td></tr>
<tr class="separator:ga14f65309076ce671d0efac5265eb276d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d640bc5319f4f68f3438235bd4cbfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d640bc5319f4f68f3438235bd4cbfd">USART_RQR_ABRRQ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad2d640bc5319f4f68f3438235bd4cbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be4966a4dbf9dac2d188e9d22e7b088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088">USART_RQR_ABRRQ_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad2d640bc5319f4f68f3438235bd4cbfd">USART_RQR_ABRRQ_Pos</a>)</td></tr>
<tr class="separator:ga6be4966a4dbf9dac2d188e9d22e7b088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad261e1474dfb5329b5520e22790b026b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b">USART_RQR_ABRRQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088">USART_RQR_ABRRQ_Msk</a></td></tr>
<tr class="separator:gad261e1474dfb5329b5520e22790b026b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de9d4cabae19eeb28765da49a8b0314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2de9d4cabae19eeb28765da49a8b0314">USART_RQR_SBKRQ_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2de9d4cabae19eeb28765da49a8b0314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d25e0fe4eee65b95095bfaac60209f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f">USART_RQR_SBKRQ_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2de9d4cabae19eeb28765da49a8b0314">USART_RQR_SBKRQ_Pos</a>)</td></tr>
<tr class="separator:ga70d25e0fe4eee65b95095bfaac60209f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1a36c6b492c425b4e5cc94d983ecf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1">USART_RQR_SBKRQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f">USART_RQR_SBKRQ_Msk</a></td></tr>
<tr class="separator:ga2d1a36c6b492c425b4e5cc94d983ecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaade6b015b7e223054a2b88234cba8910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaade6b015b7e223054a2b88234cba8910">USART_RQR_MMRQ_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaade6b015b7e223054a2b88234cba8910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c2d00c30c9e4ce60ceaad9e9f79a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d">USART_RQR_MMRQ_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaade6b015b7e223054a2b88234cba8910">USART_RQR_MMRQ_Pos</a>)</td></tr>
<tr class="separator:gac6c2d00c30c9e4ce60ceaad9e9f79a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aae0f4fb0a74822ce212ea7d9b8463a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a">USART_RQR_MMRQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d">USART_RQR_MMRQ_Msk</a></td></tr>
<tr class="separator:ga2aae0f4fb0a74822ce212ea7d9b8463a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c7c905709ca36248badab45642727c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51c7c905709ca36248badab45642727c">USART_RQR_RXFRQ_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga51c7c905709ca36248badab45642727c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d7f833b412f9dc19d62f39873deae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4">USART_RQR_RXFRQ_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga51c7c905709ca36248badab45642727c">USART_RQR_RXFRQ_Pos</a>)</td></tr>
<tr class="separator:gae3d7f833b412f9dc19d62f39873deae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b148ee7c697bbcf836648063613612a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a">USART_RQR_RXFRQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4">USART_RQR_RXFRQ_Msk</a></td></tr>
<tr class="separator:ga7b148ee7c697bbcf836648063613612a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5c280ade2bd8610db7e50d4c3a4161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5c280ade2bd8610db7e50d4c3a4161">USART_RQR_TXFRQ_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaeb5c280ade2bd8610db7e50d4c3a4161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86eecea8a18aa3405e5b165c2ab0d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae86eecea8a18aa3405e5b165c2ab0d83">USART_RQR_TXFRQ_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5c280ade2bd8610db7e50d4c3a4161">USART_RQR_TXFRQ_Pos</a>)</td></tr>
<tr class="separator:gae86eecea8a18aa3405e5b165c2ab0d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40d2e52b5955b30c9399eb3dec769e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8">USART_RQR_TXFRQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae86eecea8a18aa3405e5b165c2ab0d83">USART_RQR_TXFRQ_Msk</a></td></tr>
<tr class="separator:gaa40d2e52b5955b30c9399eb3dec769e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55ce53d1486d4ca5a13183e4d78418d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55ce53d1486d4ca5a13183e4d78418d">USART_ISR_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac55ce53d1486d4ca5a13183e4d78418d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b9eb35da82f39c93d867ef97354973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973">USART_ISR_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac55ce53d1486d4ca5a13183e4d78418d">USART_ISR_PE_Pos</a>)</td></tr>
<tr class="separator:gae7b9eb35da82f39c93d867ef97354973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10e69d231b67d698ab59db3d338baa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">USART_ISR_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973">USART_ISR_PE_Msk</a></td></tr>
<tr class="separator:gaa10e69d231b67d698ab59db3d338baa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4876c9c39ec5710f92c15328d11af9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4876c9c39ec5710f92c15328d11af9e">USART_ISR_FE_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae4876c9c39ec5710f92c15328d11af9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15aa492a3f8ad47d62541e2f8ef4b9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4">USART_ISR_FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae4876c9c39ec5710f92c15328d11af9e">USART_ISR_FE_Pos</a>)</td></tr>
<tr class="separator:ga15aa492a3f8ad47d62541e2f8ef4b9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cc4dfb6d5e817a69c80471b87deb4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">USART_ISR_FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4">USART_ISR_FE_Msk</a></td></tr>
<tr class="separator:ga27cc4dfb6d5e817a69c80471b87deb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f6dcfb6db7c74a338ec1d3eec9dbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f6dcfb6db7c74a338ec1d3eec9dbaa">USART_ISR_NE_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga14f6dcfb6db7c74a338ec1d3eec9dbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015a59198487b53f88535babb98ae0a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3">USART_ISR_NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga14f6dcfb6db7c74a338ec1d3eec9dbaa">USART_ISR_NE_Pos</a>)</td></tr>
<tr class="separator:ga015a59198487b53f88535babb98ae0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c7d19477a091689f50bd0ef5b6a3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">USART_ISR_NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3">USART_ISR_NE_Msk</a></td></tr>
<tr class="separator:ga09c7d19477a091689f50bd0ef5b6a3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7ac40cfc963f125654ba13d8ac6baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7ac40cfc963f125654ba13d8ac6baf">USART_ISR_ORE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gade7ac40cfc963f125654ba13d8ac6baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3251573623cdc120a509cc5bb7a8f542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542">USART_ISR_ORE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gade7ac40cfc963f125654ba13d8ac6baf">USART_ISR_ORE_Pos</a>)</td></tr>
<tr class="separator:ga3251573623cdc120a509cc5bb7a8f542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5b4a08e3655bed8ec3022947cfc542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">USART_ISR_ORE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542">USART_ISR_ORE_Msk</a></td></tr>
<tr class="separator:ga9e5b4a08e3655bed8ec3022947cfc542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b64bc708038630eaf4f5ecf83d468b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04b64bc708038630eaf4f5ecf83d468b">USART_ISR_IDLE_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga04b64bc708038630eaf4f5ecf83d468b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab963ebe456544ea82d31400edd16f1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1">USART_ISR_IDLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga04b64bc708038630eaf4f5ecf83d468b">USART_ISR_IDLE_Pos</a>)</td></tr>
<tr class="separator:gab963ebe456544ea82d31400edd16f1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee745b19e0a6073280d234fdc96e627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627">USART_ISR_IDLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1">USART_ISR_IDLE_Msk</a></td></tr>
<tr class="separator:gacee745b19e0a6073280d234fdc96e627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga324397c50b4fedce2e5762305a10a977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga324397c50b4fedce2e5762305a10a977">USART_ISR_RXNE_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga324397c50b4fedce2e5762305a10a977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4f6c9b26f5024994031f93cf2b0982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982">USART_ISR_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga324397c50b4fedce2e5762305a10a977">USART_ISR_RXNE_Pos</a>)</td></tr>
<tr class="separator:gaee4f6c9b26f5024994031f93cf2b0982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39da7549976e5a5c91deff40e6044f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">USART_ISR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982">USART_ISR_RXNE_Msk</a></td></tr>
<tr class="separator:ga39da7549976e5a5c91deff40e6044f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0b0f21e1afde54bf44f4188f20bb72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0b0f21e1afde54bf44f4188f20bb72">USART_ISR_TC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7c0b0f21e1afde54bf44f4188f20bb72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga544469a72f23eb8f779ba88a1340b0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db">USART_ISR_TC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0b0f21e1afde54bf44f4188f20bb72">USART_ISR_TC_Pos</a>)</td></tr>
<tr class="separator:ga544469a72f23eb8f779ba88a1340b0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41e8667b30453a6b966aded9f5e8cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">USART_ISR_TC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db">USART_ISR_TC_Msk</a></td></tr>
<tr class="separator:gaa41e8667b30453a6b966aded9f5e8cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56e7c8d903c127689186bd32dc9b20b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad56e7c8d903c127689186bd32dc9b20b">USART_ISR_TXE_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad56e7c8d903c127689186bd32dc9b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7656f40932ea96165e47eeb35472b5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba">USART_ISR_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad56e7c8d903c127689186bd32dc9b20b">USART_ISR_TXE_Pos</a>)</td></tr>
<tr class="separator:ga7656f40932ea96165e47eeb35472b5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59be9f02a6e304a82da3e298c6a72ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">USART_ISR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba">USART_ISR_TXE_Msk</a></td></tr>
<tr class="separator:gab59be9f02a6e304a82da3e298c6a72ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbcca0fdb67c0c3094eb73142bd4d4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbcca0fdb67c0c3094eb73142bd4d4fd">USART_ISR_LBDF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadbcca0fdb67c0c3094eb73142bd4d4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29c9402e7e831f8133c378ce663801e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac29c9402e7e831f8133c378ce663801e">USART_ISR_LBDF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadbcca0fdb67c0c3094eb73142bd4d4fd">USART_ISR_LBDF_Pos</a>)</td></tr>
<tr class="separator:gac29c9402e7e831f8133c378ce663801e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00a820cca1d3bb31f9f4f602f070c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44">USART_ISR_LBDF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac29c9402e7e831f8133c378ce663801e">USART_ISR_LBDF_Msk</a></td></tr>
<tr class="separator:gaf00a820cca1d3bb31f9f4f602f070c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11421aa78a5d3f93b40b96a43170b128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11421aa78a5d3f93b40b96a43170b128">USART_ISR_CTSIF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga11421aa78a5d3f93b40b96a43170b128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f1e26361131f3e1be62de88e1c06d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1">USART_ISR_CTSIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga11421aa78a5d3f93b40b96a43170b128">USART_ISR_CTSIF_Pos</a>)</td></tr>
<tr class="separator:ga62f1e26361131f3e1be62de88e1c06d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb259765d41183dc3c5fd36831358d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1">USART_ISR_CTSIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1">USART_ISR_CTSIF_Msk</a></td></tr>
<tr class="separator:ga9fb259765d41183dc3c5fd36831358d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6">USART_ISR_CTS_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac402a118b5a829c25754df846ab7b492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492">USART_ISR_CTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6">USART_ISR_CTS_Pos</a>)</td></tr>
<tr class="separator:gac402a118b5a829c25754df846ab7b492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89131b07184422c83fda07ca20d4ce4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c">USART_ISR_CTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492">USART_ISR_CTS_Msk</a></td></tr>
<tr class="separator:ga89131b07184422c83fda07ca20d4ce4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74ca11e1c042b629896dfcfb7032a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74ca11e1c042b629896dfcfb7032a53">USART_ISR_RTOF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa74ca11e1c042b629896dfcfb7032a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa529be006a377dfbafebe935763db981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981">USART_ISR_RTOF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa74ca11e1c042b629896dfcfb7032a53">USART_ISR_RTOF_Pos</a>)</td></tr>
<tr class="separator:gaa529be006a377dfbafebe935763db981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f8a368294fb6a5c47de1193484f3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">USART_ISR_RTOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981">USART_ISR_RTOF_Msk</a></td></tr>
<tr class="separator:ga09f8a368294fb6a5c47de1193484f3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99892796221d4d032b270b42e2a1b085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99892796221d4d032b270b42e2a1b085">USART_ISR_EOBF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga99892796221d4d032b270b42e2a1b085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041e9e09aa899892e8173dc61d40c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac041e9e09aa899892e8173dc61d40c0c">USART_ISR_EOBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga99892796221d4d032b270b42e2a1b085">USART_ISR_EOBF_Pos</a>)</td></tr>
<tr class="separator:gac041e9e09aa899892e8173dc61d40c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ba49f7fad9ab499c6f2a1a1780c904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904">USART_ISR_EOBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac041e9e09aa899892e8173dc61d40c0c">USART_ISR_EOBF_Msk</a></td></tr>
<tr class="separator:ga32ba49f7fad9ab499c6f2a1a1780c904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6146e8fb3e393dce355eeda7757b8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6146e8fb3e393dce355eeda7757b8a6">USART_ISR_ABRE_Pos</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaf6146e8fb3e393dce355eeda7757b8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97cda0ddd3329946d67b46214d96cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac">USART_ISR_ABRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6146e8fb3e393dce355eeda7757b8a6">USART_ISR_ABRE_Pos</a>)</td></tr>
<tr class="separator:gac97cda0ddd3329946d67b46214d96cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae762a0bed3b7ecde26377eccd40d1e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10">USART_ISR_ABRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac">USART_ISR_ABRE_Msk</a></td></tr>
<tr class="separator:gae762a0bed3b7ecde26377eccd40d1e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1543863e600874b79a1892e0074bd0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1543863e600874b79a1892e0074bd0c">USART_ISR_ABRF_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gac1543863e600874b79a1892e0074bd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8b15750ee8b3a0ed3cf3a2dc1bce70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">USART_ISR_ABRF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac1543863e600874b79a1892e0074bd0c">USART_ISR_ABRF_Pos</a>)</td></tr>
<tr class="separator:ga8e8b15750ee8b3a0ed3cf3a2dc1bce70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbfac6c1ba908d265572184b02daed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2">USART_ISR_ABRF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70">USART_ISR_ABRF_Msk</a></td></tr>
<tr class="separator:gafbbfac6c1ba908d265572184b02daed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008b5798e4bfb597a04f07a614145620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga008b5798e4bfb597a04f07a614145620">USART_ISR_BUSY_Pos</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga008b5798e4bfb597a04f07a614145620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8dedfdce1809a617b2c5b13ab89d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09">USART_ISR_BUSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga008b5798e4bfb597a04f07a614145620">USART_ISR_BUSY_Pos</a>)</td></tr>
<tr class="separator:ga2d8dedfdce1809a617b2c5b13ab89d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7fb858e7f0dec99740570ecfb922cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc">USART_ISR_BUSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09">USART_ISR_BUSY_Msk</a></td></tr>
<tr class="separator:gafb7fb858e7f0dec99740570ecfb922cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3a66fe3b38311ff9c23d8b20331b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3a66fe3b38311ff9c23d8b20331b0e">USART_ISR_CMF_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga3c3a66fe3b38311ff9c23d8b20331b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6c248ec80835fb56ee72dfced7e405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405">USART_ISR_CMF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c3a66fe3b38311ff9c23d8b20331b0e">USART_ISR_CMF_Pos</a>)</td></tr>
<tr class="separator:ga8e6c248ec80835fb56ee72dfced7e405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8199e4dab14311318c87b77ef758c2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9">USART_ISR_CMF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405">USART_ISR_CMF_Msk</a></td></tr>
<tr class="separator:ga8199e4dab14311318c87b77ef758c2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c66fcd9f462060dd82dd252f69b45bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c66fcd9f462060dd82dd252f69b45bf">USART_ISR_SBKF_Pos</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8c66fcd9f462060dd82dd252f69b45bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adfc9ed603cc7747ba2613a25429b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c">USART_ISR_SBKF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c66fcd9f462060dd82dd252f69b45bf">USART_ISR_SBKF_Pos</a>)</td></tr>
<tr class="separator:ga9adfc9ed603cc7747ba2613a25429b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74aecf8406973a8fd5c02615d8a7b2d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1">USART_ISR_SBKF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c">USART_ISR_SBKF_Msk</a></td></tr>
<tr class="separator:ga74aecf8406973a8fd5c02615d8a7b2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4755fb0a6f9532f17cfe1346feb80bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4755fb0a6f9532f17cfe1346feb80bf">USART_ISR_RWU_Pos</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gad4755fb0a6f9532f17cfe1346feb80bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedbe8b2dbf38c7bec1e82d00f23a8a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2">USART_ISR_RWU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gad4755fb0a6f9532f17cfe1346feb80bf">USART_ISR_RWU_Pos</a>)</td></tr>
<tr class="separator:gafedbe8b2dbf38c7bec1e82d00f23a8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df19201dd47f3bd43954621c88ef4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3">USART_ISR_RWU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2">USART_ISR_RWU_Msk</a></td></tr>
<tr class="separator:ga0df19201dd47f3bd43954621c88ef4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed75b8d511abd83bb3ff1a0ed150abd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed75b8d511abd83bb3ff1a0ed150abd5">USART_ISR_WUF_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaed75b8d511abd83bb3ff1a0ed150abd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad628ee3720d183f191e3c1d677b4bcd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad628ee3720d183f191e3c1d677b4bcd4">USART_ISR_WUF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaed75b8d511abd83bb3ff1a0ed150abd5">USART_ISR_WUF_Pos</a>)</td></tr>
<tr class="separator:gad628ee3720d183f191e3c1d677b4bcd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ea420fd72b3f22e3ae5c22242c6b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72">USART_ISR_WUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad628ee3720d183f191e3c1d677b4bcd4">USART_ISR_WUF_Msk</a></td></tr>
<tr class="separator:gad8ea420fd72b3f22e3ae5c22242c6b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b2fb8a12f5e7e470d7d5d685cb167d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b2fb8a12f5e7e470d7d5d685cb167d">USART_ISR_TEACK_Pos</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga39b2fb8a12f5e7e470d7d5d685cb167d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43418a8f527a186c95e5ceda1768ac59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59">USART_ISR_TEACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga39b2fb8a12f5e7e470d7d5d685cb167d">USART_ISR_TEACK_Pos</a>)</td></tr>
<tr class="separator:ga43418a8f527a186c95e5ceda1768ac59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1433ae77d20ec6da645117cde536f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">USART_ISR_TEACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59">USART_ISR_TEACK_Msk</a></td></tr>
<tr class="separator:gaf1433ae77d20ec6da645117cde536f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4830253f0b83aa34e8945ec1f2b990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b4830253f0b83aa34e8945ec1f2b990">USART_ISR_REACK_Pos</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga8b4830253f0b83aa34e8945ec1f2b990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d1c2dde620b507955a50a0a3c57cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda">USART_ISR_REACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga8b4830253f0b83aa34e8945ec1f2b990">USART_ISR_REACK_Pos</a>)</td></tr>
<tr class="separator:ga47d1c2dde620b507955a50a0a3c57cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa513c61dd111de0945d8dd0778e70ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5">USART_ISR_REACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda">USART_ISR_REACK_Msk</a></td></tr>
<tr class="separator:gaa513c61dd111de0945d8dd0778e70ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa925c201b665549469a6858d1040638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa925c201b665549469a6858d1040638">USART_ICR_PECF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafa925c201b665549469a6858d1040638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae5c3629d557d5168f585cf9283f87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d">USART_ICR_PECF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gafa925c201b665549469a6858d1040638">USART_ICR_PECF_Pos</a>)</td></tr>
<tr class="separator:ga3ae5c3629d557d5168f585cf9283f87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404185136eb68f679e82e0187d66e411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411">USART_ICR_PECF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d">USART_ICR_PECF_Msk</a></td></tr>
<tr class="separator:ga404185136eb68f679e82e0187d66e411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565b3f9f5a5afd87a14435aec128a4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga565b3f9f5a5afd87a14435aec128a4af">USART_ICR_FECF_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga565b3f9f5a5afd87a14435aec128a4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1db0b71d6de4f3f03923402ea0663c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c">USART_ICR_FECF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga565b3f9f5a5afd87a14435aec128a4af">USART_ICR_FECF_Pos</a>)</td></tr>
<tr class="separator:gaaa1db0b71d6de4f3f03923402ea0663c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8400b4500c41800e5f18fc7291a64c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f">USART_ICR_FECF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c">USART_ICR_FECF_Msk</a></td></tr>
<tr class="separator:ga8400b4500c41800e5f18fc7291a64c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95c095d0ca00e8ec7255a2464c1a6051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95c095d0ca00e8ec7255a2464c1a6051">USART_ICR_NCF_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga95c095d0ca00e8ec7255a2464c1a6051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2faba1e087606d5678064ed5dac19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f">USART_ICR_NCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga95c095d0ca00e8ec7255a2464c1a6051">USART_ICR_NCF_Pos</a>)</td></tr>
<tr class="separator:ga3c2faba1e087606d5678064ed5dac19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50b0d2460df1cbddd9576c2f4637312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312">USART_ICR_NCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f">USART_ICR_NCF_Msk</a></td></tr>
<tr class="separator:gad50b0d2460df1cbddd9576c2f4637312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd88555415ddcd62e99f62175c4157f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd88555415ddcd62e99f62175c4157f">USART_ICR_ORECF_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gadcd88555415ddcd62e99f62175c4157f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa973cb1d530a801f5ddbce2bb08f6500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500">USART_ICR_ORECF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gadcd88555415ddcd62e99f62175c4157f">USART_ICR_ORECF_Pos</a>)</td></tr>
<tr class="separator:gaa973cb1d530a801f5ddbce2bb08f6500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375f76b0670ffeb5d2691592d9e7c422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422">USART_ICR_ORECF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500">USART_ICR_ORECF_Msk</a></td></tr>
<tr class="separator:ga375f76b0670ffeb5d2691592d9e7c422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf8e10f0165224f11b0349044d4aea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf8e10f0165224f11b0349044d4aea5">USART_ICR_IDLECF_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1bf8e10f0165224f11b0349044d4aea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263b55ba3b39d7be9c6564b80ffa3db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8">USART_ICR_IDLECF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf8e10f0165224f11b0349044d4aea5">USART_ICR_IDLECF_Pos</a>)</td></tr>
<tr class="separator:ga263b55ba3b39d7be9c6564b80ffa3db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4d7675c0d36ce4347c3509d27c0760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760">USART_ICR_IDLECF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8">USART_ICR_IDLECF_Msk</a></td></tr>
<tr class="separator:ga9d4d7675c0d36ce4347c3509d27c0760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78258e16838bdce42ad7fedce636127a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78258e16838bdce42ad7fedce636127a">USART_ICR_TCCF_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga78258e16838bdce42ad7fedce636127a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af980293332522d448518b1b900b410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410">USART_ICR_TCCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga78258e16838bdce42ad7fedce636127a">USART_ICR_TCCF_Pos</a>)</td></tr>
<tr class="separator:ga5af980293332522d448518b1b900b410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf92ea54425a962dde662b10b61d0250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250">USART_ICR_TCCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410">USART_ICR_TCCF_Msk</a></td></tr>
<tr class="separator:gacf92ea54425a962dde662b10b61d0250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d30a95fd19badc0897ca81f40793283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d30a95fd19badc0897ca81f40793283">USART_ICR_LBDCF_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2d30a95fd19badc0897ca81f40793283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1537d0f3d76831a93415c9c8a423240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1537d0f3d76831a93415c9c8a423240">USART_ICR_LBDCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d30a95fd19badc0897ca81f40793283">USART_ICR_LBDCF_Pos</a>)</td></tr>
<tr class="separator:gae1537d0f3d76831a93415c9c8a423240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7d1bc407d9e4168d7059043fe8e50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f">USART_ICR_LBDCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1537d0f3d76831a93415c9c8a423240">USART_ICR_LBDCF_Msk</a></td></tr>
<tr class="separator:gaae7d1bc407d9e4168d7059043fe8e50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd73e9063595dc3781c6b23a52672ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecd73e9063595dc3781c6b23a52672ae">USART_ICR_CTSCF_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaecd73e9063595dc3781c6b23a52672ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e99d6521968fbc8d2c54411ec22ceb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7">USART_ICR_CTSCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaecd73e9063595dc3781c6b23a52672ae">USART_ICR_CTSCF_Pos</a>)</td></tr>
<tr class="separator:ga8e99d6521968fbc8d2c54411ec22ceb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a630d4a5e4ce10ad6fdb9da47126f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f">USART_ICR_CTSCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7">USART_ICR_CTSCF_Msk</a></td></tr>
<tr class="separator:ga8a630d4a5e4ce10ad6fdb9da47126f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f7558be732121ccde59529915144e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31f7558be732121ccde59529915144e0">USART_ICR_RTOCF_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga31f7558be732121ccde59529915144e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22f99c4160ffe0d1b69fe1cc54bc820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820">USART_ICR_RTOCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga31f7558be732121ccde59529915144e0">USART_ICR_RTOCF_Pos</a>)</td></tr>
<tr class="separator:gaf22f99c4160ffe0d1b69fe1cc54bc820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2a589246fecc7a05607c22ea7e7ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3">USART_ICR_RTOCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820">USART_ICR_RTOCF_Msk</a></td></tr>
<tr class="separator:ga3d2a589246fecc7a05607c22ea7e7ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e50712646964e9dede476adfa73278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30e50712646964e9dede476adfa73278">USART_ICR_EOBCF_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga30e50712646964e9dede476adfa73278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887888dd86afede52295a519069de826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga887888dd86afede52295a519069de826">USART_ICR_EOBCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga30e50712646964e9dede476adfa73278">USART_ICR_EOBCF_Pos</a>)</td></tr>
<tr class="separator:ga887888dd86afede52295a519069de826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42bb71b7141c9fe56a06377a0071b616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616">USART_ICR_EOBCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga887888dd86afede52295a519069de826">USART_ICR_EOBCF_Msk</a></td></tr>
<tr class="separator:ga42bb71b7141c9fe56a06377a0071b616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca9109c65632fd5615eab3c1364a744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca9109c65632fd5615eab3c1364a744">USART_ICR_CMCF_Pos</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga1ca9109c65632fd5615eab3c1364a744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec57e194646688f2e0c948d9a67746ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff">USART_ICR_CMCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ca9109c65632fd5615eab3c1364a744">USART_ICR_CMCF_Pos</a>)</td></tr>
<tr class="separator:gaec57e194646688f2e0c948d9a67746ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5478360c2639166c4d645b64cbf371be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be">USART_ICR_CMCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff">USART_ICR_CMCF_Msk</a></td></tr>
<tr class="separator:ga5478360c2639166c4d645b64cbf371be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3118346ef1a57410585d7e005f94aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3118346ef1a57410585d7e005f94aa1">USART_ICR_WUCF_Pos</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae3118346ef1a57410585d7e005f94aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcdc69e2f8586917570a36557be4483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbcdc69e2f8586917570a36557be4483">USART_ICR_WUCF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae3118346ef1a57410585d7e005f94aa1">USART_ICR_WUCF_Pos</a>)</td></tr>
<tr class="separator:gafbcdc69e2f8586917570a36557be4483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0526db5696016ae784e46b80027044fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa">USART_ICR_WUCF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbcdc69e2f8586917570a36557be4483">USART_ICR_WUCF_Msk</a></td></tr>
<tr class="separator:ga0526db5696016ae784e46b80027044fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93fffe176d75c707e6bef9d15406331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac93fffe176d75c707e6bef9d15406331">USART_ICR_NECF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312">USART_ICR_NCF</a></td></tr>
<tr class="separator:gac93fffe176d75c707e6bef9d15406331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a6f5a3b7ec5d7942edb63c33eb31d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69a6f5a3b7ec5d7942edb63c33eb31d4">USART_RDR_RDR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga69a6f5a3b7ec5d7942edb63c33eb31d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f1d9dce9a56259f3e4fd169dc1f35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43f1d9dce9a56259f3e4fd169dc1f35d">USART_RDR_RDR_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga69a6f5a3b7ec5d7942edb63c33eb31d4">USART_RDR_RDR_Pos</a>)</td></tr>
<tr class="separator:ga43f1d9dce9a56259f3e4fd169dc1f35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1e63e26cd15479d01a5f13991e1184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184">USART_RDR_RDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43f1d9dce9a56259f3e4fd169dc1f35d">USART_RDR_RDR_Msk</a></td></tr>
<tr class="separator:gaec1e63e26cd15479d01a5f13991e1184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b9e3f8c33baf080e823b37be46e396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b9e3f8c33baf080e823b37be46e396">USART_TDR_TDR_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa5b9e3f8c33baf080e823b37be46e396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada03ee92e9e0d55959dbd64f19c5c43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada03ee92e9e0d55959dbd64f19c5c43d">USART_TDR_TDR_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b9e3f8c33baf080e823b37be46e396">USART_TDR_TDR_Pos</a>)</td></tr>
<tr class="separator:gada03ee92e9e0d55959dbd64f19c5c43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab55732f51dc738c19c3d5b6d6d9d081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081">USART_TDR_TDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada03ee92e9e0d55959dbd64f19c5c43d">USART_TDR_TDR_Msk</a></td></tr>
<tr class="separator:gaab55732f51dc738c19c3d5b6d6d9d081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>&#160;&#160;&#160;(0x40005C00U)</td></tr>
<tr class="separator:gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585d11c200331336de28671243833198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga585d11c200331336de28671243833198">USB_PMAADDR_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga585d11c200331336de28671243833198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc885bcbe933d79f0e31305f46fd504d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc885bcbe933d79f0e31305f46fd504d">USB_PMAADDR_Msk</a>&#160;&#160;&#160;(0x20003UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga585d11c200331336de28671243833198">USB_PMAADDR_Pos</a>)</td></tr>
<tr class="separator:gacc885bcbe933d79f0e31305f46fd504d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf992dfdd5707568c5cb5506e2347e808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf992dfdd5707568c5cb5506e2347e808">USB_PMAADDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc885bcbe933d79f0e31305f46fd504d">USB_PMAADDR_Msk</a></td></tr>
<tr class="separator:gaf992dfdd5707568c5cb5506e2347e808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc349ce7f05e6b3f5b145f6028a94c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cc349ce7f05e6b3f5b145f6028a94c2">USB_CNTR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x40)</td></tr>
<tr class="separator:ga7cc349ce7f05e6b3f5b145f6028a94c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769561ae9ae56710f5162bd0b3a9dae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769561ae9ae56710f5162bd0b3a9dae2">USB_ISTR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x44)</td></tr>
<tr class="separator:ga769561ae9ae56710f5162bd0b3a9dae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623fdc71ce1b8664ad4aaab3c39da1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga623fdc71ce1b8664ad4aaab3c39da1b1">USB_FNR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x48)</td></tr>
<tr class="separator:ga623fdc71ce1b8664ad4aaab3c39da1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6448f82d8b7f71fd9b43943cb3795a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6448f82d8b7f71fd9b43943cb3795a62">USB_DADDR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x4C)</td></tr>
<tr class="separator:ga6448f82d8b7f71fd9b43943cb3795a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45443e042bfc52776584a88f504331be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45443e042bfc52776584a88f504331be">USB_BTABLE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x50)</td></tr>
<tr class="separator:ga45443e042bfc52776584a88f504331be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4610894bb79650baf51b9d6928290966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4610894bb79650baf51b9d6928290966">USB_LPMCSR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x54)</td></tr>
<tr class="separator:ga4610894bb79650baf51b9d6928290966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8b73896cbe7fa316562c88e4b91384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace8b73896cbe7fa316562c88e4b91384">USB_BCDR</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x58)</td></tr>
<tr class="separator:gace8b73896cbe7fa316562c88e4b91384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f60ffd5846c9e50d93ae095290c575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</a>&#160;&#160;&#160;((uint16_t)0x8000U)</td></tr>
<tr class="separator:gaf7f60ffd5846c9e50d93ae095290c575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4581fce2e7008ea4be136cdfc3936e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</a>&#160;&#160;&#160;((uint16_t)0x4000U)</td></tr>
<tr class="separator:gaa4581fce2e7008ea4be136cdfc3936e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50875e0075a050305a676eadcf6a5c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</a>&#160;&#160;&#160;((uint16_t)0x2000U)</td></tr>
<tr class="separator:ga50875e0075a050305a676eadcf6a5c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e13c7c106d028a20a8af0244f66532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</a>&#160;&#160;&#160;((uint16_t)0x1000U)</td></tr>
<tr class="separator:ga84e13c7c106d028a20a8af0244f66532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4853d529d9326e3d24ef5fd2861b7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</a>&#160;&#160;&#160;((uint16_t)0x0800U)</td></tr>
<tr class="separator:gaa4853d529d9326e3d24ef5fd2861b7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga937fa6afcc3a8fa3b3597ac81b39216b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</a>&#160;&#160;&#160;((uint16_t)0x0400U)</td></tr>
<tr class="separator:ga937fa6afcc3a8fa3b3597ac81b39216b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91395f98d9e70d3addcfa2aaca531529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</a>&#160;&#160;&#160;((uint16_t)0x0200U)</td></tr>
<tr class="separator:ga91395f98d9e70d3addcfa2aaca531529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b163b7bdc25b4f0671ec2c79cf10c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</a>&#160;&#160;&#160;((uint16_t)0x0100U)</td></tr>
<tr class="separator:ga7b163b7bdc25b4f0671ec2c79cf10c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d55976b79b67bfec9a3872a038e3fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d55976b79b67bfec9a3872a038e3fb8">USB_ISTR_L1REQ</a>&#160;&#160;&#160;((uint16_t)0x0080U)</td></tr>
<tr class="separator:ga1d55976b79b67bfec9a3872a038e3fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c3cbe7072f6821b808037365962a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">USB_ISTR_DIR</a>&#160;&#160;&#160;((uint16_t)0x0010U)</td></tr>
<tr class="separator:ga81c3cbe7072f6821b808037365962a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aaa1c2bc97b02f8eac69a9a565ad73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">USB_ISTR_EP_ID</a>&#160;&#160;&#160;((uint16_t)0x000FU)</td></tr>
<tr class="separator:ga7aaa1c2bc97b02f8eac69a9a565ad73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483446b1b8554ab6f52952e9675bafd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga483446b1b8554ab6f52952e9675bafd5">USB_CLR_CTR</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</a>)</td></tr>
<tr class="separator:ga483446b1b8554ab6f52952e9675bafd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee52820a57ed10514256fffc8ee43a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee52820a57ed10514256fffc8ee43a0b">USB_CLR_PMAOVR</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</a>)</td></tr>
<tr class="separator:gaee52820a57ed10514256fffc8ee43a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga102c85c08687565b646120709c4aba00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga102c85c08687565b646120709c4aba00">USB_CLR_ERR</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</a>)</td></tr>
<tr class="separator:ga102c85c08687565b646120709c4aba00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97df00f9f0b994a4f4c93c2c125c37cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97df00f9f0b994a4f4c93c2c125c37cd">USB_CLR_WKUP</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</a>)</td></tr>
<tr class="separator:ga97df00f9f0b994a4f4c93c2c125c37cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7985dec6c1f9cca1d033e2e17cafa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f7985dec6c1f9cca1d033e2e17cafa1">USB_CLR_SUSP</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</a>)</td></tr>
<tr class="separator:ga3f7985dec6c1f9cca1d033e2e17cafa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2770b092707b0ca34af9a7e13f966d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2770b092707b0ca34af9a7e13f966d90">USB_CLR_RESET</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</a>)</td></tr>
<tr class="separator:ga2770b092707b0ca34af9a7e13f966d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916c28ed7a77bb3916b6f1ae6a7f464d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga916c28ed7a77bb3916b6f1ae6a7f464d">USB_CLR_SOF</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</a>)</td></tr>
<tr class="separator:ga916c28ed7a77bb3916b6f1ae6a7f464d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4190548352ae71b0f50cd63545d7b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4190548352ae71b0f50cd63545d7b79">USB_CLR_ESOF</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</a>)</td></tr>
<tr class="separator:gad4190548352ae71b0f50cd63545d7b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64ccd364ae61a6d770366dc7ba4e11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa64ccd364ae61a6d770366dc7ba4e11a">USB_CLR_L1REQ</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d55976b79b67bfec9a3872a038e3fb8">USB_ISTR_L1REQ</a>)</td></tr>
<tr class="separator:gaa64ccd364ae61a6d770366dc7ba4e11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00ba2990a5f24fb0e05802d82f24abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">USB_CNTR_CTRM</a>&#160;&#160;&#160;((uint16_t)0x8000U)</td></tr>
<tr class="separator:gaf00ba2990a5f24fb0e05802d82f24abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2a125a2e5bc4362faa7be62f6dafc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">USB_CNTR_PMAOVRM</a>&#160;&#160;&#160;((uint16_t)0x4000U)</td></tr>
<tr class="separator:gaaf2a125a2e5bc4362faa7be62f6dafc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f7187f084256a9445a3cac84b11cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">USB_CNTR_ERRM</a>&#160;&#160;&#160;((uint16_t)0x2000U)</td></tr>
<tr class="separator:gaa5f7187f084256a9445a3cac84b11cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88ca8d955846272e2541b8e13f29343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">USB_CNTR_WKUPM</a>&#160;&#160;&#160;((uint16_t)0x1000U)</td></tr>
<tr class="separator:gaa88ca8d955846272e2541b8e13f29343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae46eb0e83618bc7267543b7e6beaea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">USB_CNTR_SUSPM</a>&#160;&#160;&#160;((uint16_t)0x0800U)</td></tr>
<tr class="separator:ga0ae46eb0e83618bc7267543b7e6beaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4542414ab68ac0a722f9f3853b5c7a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">USB_CNTR_RESETM</a>&#160;&#160;&#160;((uint16_t)0x0400U)</td></tr>
<tr class="separator:ga4542414ab68ac0a722f9f3853b5c7a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21d26a7822bae0b6cc512782a75d44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">USB_CNTR_SOFM</a>&#160;&#160;&#160;((uint16_t)0x0200U)</td></tr>
<tr class="separator:gae21d26a7822bae0b6cc512782a75d44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fe7bddc1d39bf24e1bca420210f31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">USB_CNTR_ESOFM</a>&#160;&#160;&#160;((uint16_t)0x0100U)</td></tr>
<tr class="separator:ga71fe7bddc1d39bf24e1bca420210f31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32604e5f0d7fbce212bd68b368ac9bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32604e5f0d7fbce212bd68b368ac9bbd">USB_CNTR_L1REQM</a>&#160;&#160;&#160;((uint16_t)0x0080U)</td></tr>
<tr class="separator:ga32604e5f0d7fbce212bd68b368ac9bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f6dad421c9c8ba00826ae26f8f67c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3f6dad421c9c8ba00826ae26f8f67c9">USB_CNTR_L1RESUME</a>&#160;&#160;&#160;((uint16_t)0x0020U)</td></tr>
<tr class="separator:gac3f6dad421c9c8ba00826ae26f8f67c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfc6611f4a04fd70dbe993d81d421e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">USB_CNTR_RESUME</a>&#160;&#160;&#160;((uint16_t)0x0010U)</td></tr>
<tr class="separator:ga4dfc6611f4a04fd70dbe993d81d421e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec679add6d4151c3b39e43a33e05466a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">USB_CNTR_FSUSP</a>&#160;&#160;&#160;((uint16_t)0x0008U)</td></tr>
<tr class="separator:gaec679add6d4151c3b39e43a33e05466a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25da382cac21d0c8e552bf2eb8b6777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25da382cac21d0c8e552bf2eb8b6777">USB_CNTR_LPMODE</a>&#160;&#160;&#160;((uint16_t)0x0004U)</td></tr>
<tr class="separator:gaa25da382cac21d0c8e552bf2eb8b6777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2829af32a785e947b469b2bb0702ac8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">USB_CNTR_PDWN</a>&#160;&#160;&#160;((uint16_t)0x0002U)</td></tr>
<tr class="separator:ga2829af32a785e947b469b2bb0702ac8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c68275445560edf0ccb7aa76bc769f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">USB_CNTR_FRES</a>&#160;&#160;&#160;((uint16_t)0x0001U)</td></tr>
<tr class="separator:ga36c68275445560edf0ccb7aa76bc769f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae5b8e24e1bcdcd1b4a5101c556d170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae5b8e24e1bcdcd1b4a5101c556d170">USB_BCDR_DPPU</a>&#160;&#160;&#160;((uint16_t)0x8000U)</td></tr>
<tr class="separator:ga9ae5b8e24e1bcdcd1b4a5101c556d170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408587c27d5beadd2793c418768f845e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga408587c27d5beadd2793c418768f845e">USB_BCDR_PS2DET</a>&#160;&#160;&#160;((uint16_t)0x0080U)</td></tr>
<tr class="separator:ga408587c27d5beadd2793c418768f845e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5624b3e0be2076f4141ac78e92c68f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5624b3e0be2076f4141ac78e92c68f1c">USB_BCDR_SDET</a>&#160;&#160;&#160;((uint16_t)0x0040U)</td></tr>
<tr class="separator:ga5624b3e0be2076f4141ac78e92c68f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3282088559cb25f46e7962ecbdcf2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3282088559cb25f46e7962ecbdcf2c">USB_BCDR_PDET</a>&#160;&#160;&#160;((uint16_t)0x0020U)</td></tr>
<tr class="separator:ga5d3282088559cb25f46e7962ecbdcf2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6b72056e5b9c320de00a089aa3ecce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf6b72056e5b9c320de00a089aa3ecce">USB_BCDR_DCDET</a>&#160;&#160;&#160;((uint16_t)0x0010U)</td></tr>
<tr class="separator:gabf6b72056e5b9c320de00a089aa3ecce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27c9a544ddb1b0c2aa8a769cdb95cc24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27c9a544ddb1b0c2aa8a769cdb95cc24">USB_BCDR_SDEN</a>&#160;&#160;&#160;((uint16_t)0x0008U)</td></tr>
<tr class="separator:ga27c9a544ddb1b0c2aa8a769cdb95cc24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab043599cc0ebabfa9840522f04cf6092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab043599cc0ebabfa9840522f04cf6092">USB_BCDR_PDEN</a>&#160;&#160;&#160;((uint16_t)0x0004U)</td></tr>
<tr class="separator:gab043599cc0ebabfa9840522f04cf6092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fb11e62c9ee1f4e020a250c2a63469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0fb11e62c9ee1f4e020a250c2a63469">USB_BCDR_DCDEN</a>&#160;&#160;&#160;((uint16_t)0x0002U)</td></tr>
<tr class="separator:gae0fb11e62c9ee1f4e020a250c2a63469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed8c13f3970a0cdee124029721012ea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed8c13f3970a0cdee124029721012ea3">USB_BCDR_BCDEN</a>&#160;&#160;&#160;((uint16_t)0x0001U)</td></tr>
<tr class="separator:gaed8c13f3970a0cdee124029721012ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898ef87a3f72b4a8809754f0d5180022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga898ef87a3f72b4a8809754f0d5180022">USB_LPMCSR_BESL</a>&#160;&#160;&#160;((uint16_t)0x00F0U)</td></tr>
<tr class="separator:ga898ef87a3f72b4a8809754f0d5180022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc1c8014130ce3b116f0955df4d7839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbc1c8014130ce3b116f0955df4d7839">USB_LPMCSR_REMWAKE</a>&#160;&#160;&#160;((uint16_t)0x0008U)</td></tr>
<tr class="separator:gafbc1c8014130ce3b116f0955df4d7839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58202ab6174c4440d47ec3fc9bbfcd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58202ab6174c4440d47ec3fc9bbfcd32">USB_LPMCSR_LPMACK</a>&#160;&#160;&#160;((uint16_t)0x0002U)</td></tr>
<tr class="separator:ga58202ab6174c4440d47ec3fc9bbfcd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0189ae280500d7781445c619ea8cf80c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0189ae280500d7781445c619ea8cf80c">USB_LPMCSR_LMPEN</a>&#160;&#160;&#160;((uint16_t)0x0001U)</td></tr>
<tr class="separator:ga0189ae280500d7781445c619ea8cf80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5d46bbb39223fc1b5fda13cfa8f933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">USB_FNR_RXDP</a>&#160;&#160;&#160;((uint16_t)0x8000U)</td></tr>
<tr class="separator:gaac5d46bbb39223fc1b5fda13cfa8f933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111fda8e4479562f1de1891f33e795e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">USB_FNR_RXDM</a>&#160;&#160;&#160;((uint16_t)0x4000U)</td></tr>
<tr class="separator:ga111fda8e4479562f1de1891f33e795e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a3b491dc96066d1123013fad4d2212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">USB_FNR_LCK</a>&#160;&#160;&#160;((uint16_t)0x2000U)</td></tr>
<tr class="separator:gaa1a3b491dc96066d1123013fad4d2212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea5d4b642e7fb5143bbc4e87c1bcf77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">USB_FNR_LSOF</a>&#160;&#160;&#160;((uint16_t)0x1800U)</td></tr>
<tr class="separator:ga2ea5d4b642e7fb5143bbc4e87c1bcf77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3be7ef58e1f59a72987d64aa5659b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">USB_FNR_FN</a>&#160;&#160;&#160;((uint16_t)0x07FFU)</td></tr>
<tr class="separator:ga5d3be7ef58e1f59a72987d64aa5659b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6ef86b3dba82f6bd83c6ae7d02645a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">USB_DADDR_EF</a>&#160;&#160;&#160;((uint8_t)0x80U)</td></tr>
<tr class="separator:gadf6ef86b3dba82f6bd83c6ae7d02645a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcd696a8caca19577208704a7e42052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">USB_DADDR_ADD</a>&#160;&#160;&#160;((uint8_t)0x7FU)</td></tr>
<tr class="separator:gaabcd696a8caca19577208704a7e42052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad434eeb02a8823100fa7ba8580cfd952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952">USB_EP0R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a></td></tr>
<tr class="separator:gad434eeb02a8823100fa7ba8580cfd952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a96c0e9412e89039136a0b10fa59307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307">USB_EP1R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x04)</td></tr>
<tr class="separator:ga1a96c0e9412e89039136a0b10fa59307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbcc8339607f939322e1300c1e0c0ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4">USB_EP2R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x08)</td></tr>
<tr class="separator:gacbcc8339607f939322e1300c1e0c0ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b32a4853877d93b18882db7af3820e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2">USB_EP3R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x0C)</td></tr>
<tr class="separator:ga4b32a4853877d93b18882db7af3820e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d67b84647007953ea2a74c988198e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2">USB_EP4R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x10)</td></tr>
<tr class="separator:ga68d67b84647007953ea2a74c988198e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcf8722242954ad6a66bb2c7f80c21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b">USB_EP5R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x14)</td></tr>
<tr class="separator:ga9fcf8722242954ad6a66bb2c7f80c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f1eb20865b02ec7ff86e63cdcd9592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592">USB_EP6R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x18)</td></tr>
<tr class="separator:ga12f1eb20865b02ec7ff86e63cdcd9592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430f6d23a755b5db38f5d8634b7deada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada">USB_EP7R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x1C)</td></tr>
<tr class="separator:ga430f6d23a755b5db38f5d8634b7deada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6cc205ecfc51c2fbc530ee90fe2f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d">USB_EP_CTR_RX</a>&#160;&#160;&#160;((uint16_t)0x8000U)</td></tr>
<tr class="separator:gaab6cc205ecfc51c2fbc530ee90fe2f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d536830ca5bf3f9c1cdf462cce190a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8">USB_EP_DTOG_RX</a>&#160;&#160;&#160;((uint16_t)0x4000U)</td></tr>
<tr class="separator:ga9d536830ca5bf3f9c1cdf462cce190a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8adf3cd0b3eaca5eb9939769451707e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2">USB_EPRX_STAT</a>&#160;&#160;&#160;((uint16_t)0x3000U)</td></tr>
<tr class="separator:ga8adf3cd0b3eaca5eb9939769451707e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa529fb3ed5f1db7e47d2b38a592873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873">USB_EP_SETUP</a>&#160;&#160;&#160;((uint16_t)0x0800U)</td></tr>
<tr class="separator:ga3aa529fb3ed5f1db7e47d2b38a592873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dec65ff359fac0e385539a8d7beb66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</a>&#160;&#160;&#160;((uint16_t)0x0600U)</td></tr>
<tr class="separator:ga73dec65ff359fac0e385539a8d7beb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf841b5618e3e5f1fd02093e58dc91a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</a>&#160;&#160;&#160;((uint16_t)0x0100U)</td></tr>
<tr class="separator:gaf841b5618e3e5f1fd02093e58dc91a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6975fe92ee5c652bc0665b04e2eff07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e">USB_EP_CTR_TX</a>&#160;&#160;&#160;((uint16_t)0x0080U)</td></tr>
<tr class="separator:ga6975fe92ee5c652bc0665b04e2eff07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08898338fa030d2b0ba781ba718b9e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f">USB_EP_DTOG_TX</a>&#160;&#160;&#160;((uint16_t)0x0040U)</td></tr>
<tr class="separator:ga08898338fa030d2b0ba781ba718b9e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846f5dd6f595075c0fd9189331fc090e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e">USB_EPTX_STAT</a>&#160;&#160;&#160;((uint16_t)0x0030U)</td></tr>
<tr class="separator:ga846f5dd6f595075c0fd9189331fc090e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881e0a0a9cb32eb3f9975fe0b5b577e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1">USB_EPADDR_FIELD</a>&#160;&#160;&#160;((uint16_t)0x000FU)</td></tr>
<tr class="separator:ga881e0a0a9cb32eb3f9975fe0b5b577e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb58a6f5ba8710ef9f1b1970f9e81156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d">USB_EP_CTR_RX</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873">USB_EP_SETUP</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e">USB_EP_CTR_TX</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1">USB_EPADDR_FIELD</a>)</td></tr>
<tr class="separator:gadb58a6f5ba8710ef9f1b1970f9e81156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0990fd5e1046bb06f9d84bfe81ffa49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f">USB_EP_TYPE_MASK</a>&#160;&#160;&#160;((uint16_t)0x0600U)</td></tr>
<tr class="separator:ga0990fd5e1046bb06f9d84bfe81ffa49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb6534247e1a0ac44e2eeb5b3a6934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f">USB_EP_BULK</a>&#160;&#160;&#160;((uint16_t)0x0000U)</td></tr>
<tr class="separator:ga4bb6534247e1a0ac44e2eeb5b3a6934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c33c0c20c57a68596e55b00a6302b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7">USB_EP_CONTROL</a>&#160;&#160;&#160;((uint16_t)0x0200U)</td></tr>
<tr class="separator:gac0c33c0c20c57a68596e55b00a6302b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2defbb9d8ba5374954dfcd55afdc45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b">USB_EP_ISOCHRONOUS</a>&#160;&#160;&#160;((uint16_t)0x0400U)</td></tr>
<tr class="separator:gaa2defbb9d8ba5374954dfcd55afdc45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf51a3af3807dd55e340c1ddbc3f2d352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352">USB_EP_INTERRUPT</a>&#160;&#160;&#160;((uint16_t)0x0600U)</td></tr>
<tr class="separator:gaf51a3af3807dd55e340c1ddbc3f2d352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ff2c3f4fa5acd6a659160054dd5cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9ff2c3f4fa5acd6a659160054dd5cde">USB_EP_T_MASK</a>&#160;&#160;&#160;((uint16_t) ~<a class="el" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</a> &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:gad9ff2c3f4fa5acd6a659160054dd5cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30320016064387ec4bbfb359009d528a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30320016064387ec4bbfb359009d528a">USB_EPKIND_MASK</a>&#160;&#160;&#160;((uint16_t)~<a class="el" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</a> &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:ga30320016064387ec4bbfb359009d528a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0f23898f2be6e6b63e855adbbbfcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2">USB_EP_TX_DIS</a>&#160;&#160;&#160;((uint16_t)0x0000U)</td></tr>
<tr class="separator:ga8d0f23898f2be6e6b63e855adbbbfcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab289fb344cf4105d80d942e2816206bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc">USB_EP_TX_STALL</a>&#160;&#160;&#160;((uint16_t)0x0010U)</td></tr>
<tr class="separator:gab289fb344cf4105d80d942e2816206bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2329b1b850bdfb41318ddd4bebd4950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950">USB_EP_TX_NAK</a>&#160;&#160;&#160;((uint16_t)0x0020U)</td></tr>
<tr class="separator:gad2329b1b850bdfb41318ddd4bebd4950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a9ddeb7f81251b6f2d0925276c6a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70">USB_EP_TX_VALID</a>&#160;&#160;&#160;((uint16_t)0x0030U)</td></tr>
<tr class="separator:ga11a9ddeb7f81251b6f2d0925276c6a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad667dfa506d6f6378cbcd533ed021464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464">USB_EPTX_DTOG1</a>&#160;&#160;&#160;((uint16_t)0x0010U)</td></tr>
<tr class="separator:gad667dfa506d6f6378cbcd533ed021464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f1aed9f3f2828fae6ac5ce05ea4037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037">USB_EPTX_DTOG2</a>&#160;&#160;&#160;((uint16_t)0x0020U)</td></tr>
<tr class="separator:ga38f1aed9f3f2828fae6ac5ce05ea4037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf9f25a70dca84ec8fd665fc9477d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf9f25a70dca84ec8fd665fc9477d76">USB_EPTX_DTOGMASK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e">USB_EPTX_STAT</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:ga8bf9f25a70dca84ec8fd665fc9477d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c8c80d9b7e43cdc4cf73a689e469c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c">USB_EP_RX_DIS</a>&#160;&#160;&#160;((uint16_t)0x0000U)</td></tr>
<tr class="separator:gafe3c8c80d9b7e43cdc4cf73a689e469c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc6c48637bea26ef78fc17d30be5ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6">USB_EP_RX_STALL</a>&#160;&#160;&#160;((uint16_t)0x1000U)</td></tr>
<tr class="separator:ga4cc6c48637bea26ef78fc17d30be5ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c3fbf5e0967184721faa13308967d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9">USB_EP_RX_NAK</a>&#160;&#160;&#160;((uint16_t)0x2000U)</td></tr>
<tr class="separator:gab2c3fbf5e0967184721faa13308967d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad864bbce320889427dd9d96c0efcabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf">USB_EP_RX_VALID</a>&#160;&#160;&#160;((uint16_t)0x3000U)</td></tr>
<tr class="separator:gaad864bbce320889427dd9d96c0efcabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae4d9c869227d23681be7248d6b30ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce">USB_EPRX_DTOG1</a>&#160;&#160;&#160;((uint16_t)0x1000U)</td></tr>
<tr class="separator:ga2ae4d9c869227d23681be7248d6b30ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d21ead5b2a61b36b0346eee04c4cf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86">USB_EPRX_DTOG2</a>&#160;&#160;&#160;((uint16_t)0x2000U)</td></tr>
<tr class="separator:ga8d21ead5b2a61b36b0346eee04c4cf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa939afb1c3ed0eda4001142cc60548f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa939afb1c3ed0eda4001142cc60548f0">USB_EPRX_DTOGMASK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2">USB_EPRX_STAT</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:gaa939afb1c3ed0eda4001142cc60548f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1da6274cc0fb20e75dfbe1a20ab62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1a1da6274cc0fb20e75dfbe1a20ab62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8676c7d294b92a9ea0d0f1b088308ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:gaa8676c7d294b92a9ea0d0f1b088308ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a></td></tr>
<tr class="separator:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305c0da4633020b9696d64a1785fa29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga305c0da4633020b9696d64a1785fa29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e5ea3baea1e37b0446e56e910c3409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga44e5ea3baea1e37b0446e56e910c3409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ede5bff80b5b979a44d073205f5930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga64ede5bff80b5b979a44d073205f5930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f41b8c9b91c0632521373203bcb5b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga9f41b8c9b91c0632521373203bcb5b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1da6274cc0fb20e75dfbe1a20ab62e">WWDG_CR_T_Pos</a>)</td></tr>
<tr class="separator:ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d510237467b8e10ca1001574671ad8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a></td></tr>
<tr class="separator:ga4d510237467b8e10ca1001574671ad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a></td></tr>
<tr class="separator:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a></td></tr>
<tr class="separator:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e344f4a12c60e57cb643511379b261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a></td></tr>
<tr class="separator:gab1e344f4a12c60e57cb643511379b261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a></td></tr>
<tr class="separator:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a></td></tr>
<tr class="separator:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a493575c9a7c6006a3af9d13399268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a></td></tr>
<tr class="separator:gab3a493575c9a7c6006a3af9d13399268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b9fed94bc5fdbc67446173e1b3676c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51b9fed94bc5fdbc67446173e1b3676c">WWDG_CR_WDGA_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga51b9fed94bc5fdbc67446173e1b3676c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06bd586be3859790f803c1275ea52390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga51b9fed94bc5fdbc67446173e1b3676c">WWDG_CR_WDGA_Pos</a>)</td></tr>
<tr class="separator:ga06bd586be3859790f803c1275ea52390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a></td></tr>
<tr class="separator:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c98c783bea6069765360fcd6df341b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae9c98c783bea6069765360fcd6df341b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aed21af49014ce535798f9beead136d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga3aed21af49014ce535798f9beead136d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a></td></tr>
<tr class="separator:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f4016f9990c2657acdf7521233d16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga26f4016f9990c2657acdf7521233d16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546410b3ec62e976c0f590cf9f216bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga546410b3ec62e976c0f590cf9f216bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3de841283deaea061d977392805211d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:gac3de841283deaea061d977392805211d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25594b7ced3e1277b636caf02416a4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga25594b7ced3e1277b636caf02416a4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c98c783bea6069765360fcd6df341b">WWDG_CFR_W_Pos</a>)</td></tr>
<tr class="separator:ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a></td></tr>
<tr class="separator:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698b68239773862647ef5f9d963b80c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a></td></tr>
<tr class="separator:ga698b68239773862647ef5f9d963b80c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166845425e89d01552bac0baeec686d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a></td></tr>
<tr class="separator:ga166845425e89d01552bac0baeec686d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344253edc9710aa6db6047b76cce723b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a></td></tr>
<tr class="separator:ga344253edc9710aa6db6047b76cce723b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a></td></tr>
<tr class="separator:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a></td></tr>
<tr class="separator:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106cdb96da03ce192628f54cefcbec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a></td></tr>
<tr class="separator:ga106cdb96da03ce192628f54cefcbec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496363a4b305b4aa94d9ec6c80d232f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga496363a4b305b4aa94d9ec6c80d232f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627018d443463abccf249b1b848e2b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>)</td></tr>
<tr class="separator:ga627018d443463abccf249b1b848e2b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067b1d8238f1d5613481aba71a946638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a></td></tr>
<tr class="separator:ga067b1d8238f1d5613481aba71a946638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab94b761166186987f91d342a5f79695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>)</td></tr>
<tr class="separator:gaab94b761166186987f91d342a5f79695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9120ceb094ab327ec766a06fc66ef401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga496363a4b305b4aa94d9ec6c80d232f1">WWDG_CFR_WDGTB_Pos</a>)</td></tr>
<tr class="separator:ga9120ceb094ab327ec766a06fc66ef401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4858525604534e493b8a09e0b04ace61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a></td></tr>
<tr class="separator:ga4858525604534e493b8a09e0b04ace61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a></td></tr>
<tr class="separator:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4e702f6496841d60bc7ada8d68d648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e702f6496841d60bc7ada8d68d648">WWDG_CFR_EWI_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6b4e702f6496841d60bc7ada8d68d648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4ed7e970421b1b4b4b0f94e3296117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e702f6496841d60bc7ada8d68d648">WWDG_CFR_EWI_Pos</a>)</td></tr>
<tr class="separator:gaca4ed7e970421b1b4b4b0f94e3296117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a></td></tr>
<tr class="separator:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c37d2819f82d4cec6c8c9a9250ee43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4c37d2819f82d4cec6c8c9a9250ee43">WWDG_SR_EWIF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac4c37d2819f82d4cec6c8c9a9250ee43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284cdb5e7c17598a03a9a0790dd7508c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#gac4c37d2819f82d4cec6c8c9a9250ee43">WWDG_SR_EWIF_Pos</a>)</td></tr>
<tr class="separator:ga284cdb5e7c17598a03a9a0790dd7508c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a></td></tr>
<tr class="separator:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2204b62b378bcf08b3b9006c184c7c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga2204b62b378bcf08b3b9006c184c7c23">IS_ADC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="separator:ga2204b62b378bcf08b3b9006c184c7c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a5831c786b6b265531b890a194cbe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad8a5831c786b6b265531b890a194cbe2">IS_ADC_COMMON_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gaf1919c64fc774aab31190346fd5457e2">ADC1_COMMON</a>)</td></tr>
<tr class="separator:gad8a5831c786b6b265531b890a194cbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa161742156617f25fb34aec6354427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaefa161742156617f25fb34aec6354427">IS_COMP_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaefa161742156617f25fb34aec6354427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c8a0729f6b2a35ce000556078fa737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaa7c8a0729f6b2a35ce000556078fa737">IS_COMP_COMMON_INSTANCE</a>(COMMON_INSTANCE)&#160;&#160;&#160;((COMMON_INSTANCE) == <a class="el" href="group___peripheral__memory__map.html#ga7c0dbc759386dc94597d1ab7b798e75f">COMP12_COMMON</a>)</td></tr>
<tr class="separator:gaa7c8a0729f6b2a35ce000556078fa737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaa514941a7f02f65eb27450c05e4e8dd1">IS_CRC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>)</td></tr>
<tr class="separator:gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94426b97cc5f1644d67f291cbcdba6d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga94426b97cc5f1644d67f291cbcdba6d8">IS_DAC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>)</td></tr>
<tr class="separator:ga94426b97cc5f1644d67f291cbcdba6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40beb02b397c5f47e22a83fc28034afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga40beb02b397c5f47e22a83fc28034afe">IS_DMA_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga40beb02b397c5f47e22a83fc28034afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783626dd2431afebea836a102e318957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga783626dd2431afebea836a102e318957">IS_GPIO_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga783626dd2431afebea836a102e318957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2e0c4bb80b983730a3a5d98d56f535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga9d2e0c4bb80b983730a3a5d98d56f535">IS_GPIO_AF_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga9d2e0c4bb80b983730a3a5d98d56f535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacdf0149a4e8c41a6814c13613c38a6b2">IS_I2C_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf692bda16bac3264bccff7f59ddaab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gadf692bda16bac3264bccff7f59ddaab9">IS_I2C_WAKEUP_FROMSTOP_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gadf692bda16bac3264bccff7f59ddaab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b35685911e3c7a38ee89e5cdc5a82fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0b35685911e3c7a38ee89e5cdc5a82fa">IS_I2S_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga0b35685911e3c7a38ee89e5cdc5a82fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7369db258c1b8931b427262d0673751f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7369db258c1b8931b427262d0673751f">IS_RNG_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f">RNG</a>)</td></tr>
<tr class="separator:ga7369db258c1b8931b427262d0673751f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4230e8bd4d88adc4250f041d67375ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab4230e8bd4d88adc4250f041d67375ce">IS_RTC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gab4230e8bd4d88adc4250f041d67375ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8726db4d490e175592f5ad49df10ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga1c8726db4d490e175592f5ad49df10ed">IS_SMBUS_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga1c8726db4d490e175592f5ad49df10ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga59c7619a86c03df3ebeb4bd8aaef982c">IS_SPI_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a90af30828ab8e254ea2a3c27e8077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga61a90af30828ab8e254ea2a3c27e8077">IS_LPTIM_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga02dc619f9b5ac74c5b90f1d17560d16a">LPTIM1</a>)</td></tr>
<tr class="separator:ga61a90af30828ab8e254ea2a3c27e8077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ff4023b7203725591b34e0cfa00f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab1ff4023b7203725591b34e0cfa00f19">IS_LPTIM_ENCODER_INTERFACE_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga02dc619f9b5ac74c5b90f1d17560d16a">LPTIM1</a>)</td></tr>
<tr class="separator:gab1ff4023b7203725591b34e0cfa00f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba506eb03409b21388d7c5a6401a4f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaba506eb03409b21388d7c5a6401a4f98">IS_TIM_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaba506eb03409b21388d7c5a6401a4f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0c02efc77b1bfb640d7f6593f58ad464">IS_TIM_CC1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef84d278cf917c7e420b94687b39c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6ef84d278cf917c7e420b94687b39c7c">IS_TIM_CC2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6ef84d278cf917c7e420b94687b39c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0c37cb8f925fd43622cce7a4c00fd95e">IS_TIM_CC3_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72b7182a73d81c33196265b31091c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gae72b7182a73d81c33196265b31091c07">IS_TIM_CC4_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gae72b7182a73d81c33196265b31091c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51d77b3bcc12a3a5c308d727b561371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad51d77b3bcc12a3a5c308d727b561371">IS_TIM_DMA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad51d77b3bcc12a3a5c308d727b561371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80a186286ce3daa92249a8d52111aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad80a186286ce3daa92249a8d52111aaf">IS_TIM_DMA_CC_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad80a186286ce3daa92249a8d52111aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga1ed43d4e9823446a1b9d43afc452f42e">IS_TIM_DMABURST_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6517a51ea79512a42bc53c718a77f18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6517a51ea79512a42bc53c718a77f18e">IS_TIM_CCX_INSTANCE</a>(INSTANCE,  CHANNEL)</td></tr>
<tr class="separator:ga6517a51ea79512a42bc53c718a77f18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac54b9f42e8ab07c41abe7d96d13d698a">IS_TIM_CLOCK_DIVISION_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca20886f56bf7611ad511433b9caade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga0ca20886f56bf7611ad511433b9caade">IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0ca20886f56bf7611ad511433b9caade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7beb8f84094e6a1567d10177cc4fdae9">IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd23fd1f9f73dc249b16c89131a671c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacbd23fd1f9f73dc249b16c89131a671c">IS_TIM_CLOCKSOURCE_TIX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacbd23fd1f9f73dc249b16c89131a671c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df">IS_TIM_CLOCKSOURCE_ITRX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be">IS_TIM_COUNTER_MODE_SELECT_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb14170c4996e004849647d8cb626402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacb14170c4996e004849647d8cb626402">IS_TIM_ENCODER_INTERFACE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacb14170c4996e004849647d8cb626402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71942c3817f1a893ef84fefe69496b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac71942c3817f1a893ef84fefe69496b7">IS_TIM_ETR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gac71942c3817f1a893ef84fefe69496b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98104b1522d066b0c20205ca179d0eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga98104b1522d066b0c20205ca179d0eba">IS_TIM_MASTER_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98104b1522d066b0c20205ca179d0eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga3ba7d4187dba8dfb4ffd610312e8af14">IS_TIM_SLAVE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb03cf116b07bfe1bd527f8ab61a7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9">IS_TIM_REMAP_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6bb03cf116b07bfe1bd527f8ab61a7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf2abf939c55a4c8284c184735accdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7bf2abf939c55a4c8284c184735accdc">IS_TIM_OCXREF_CLEAR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7bf2abf939c55a4c8284c184735accdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e06388143bb7bb111c78a3686dd753a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6e06388143bb7bb111c78a3686dd753a">IS_TIM_XOR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6e06388143bb7bb111c78a3686dd753a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29af2609f6b7748104a965262e95475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaf29af2609f6b7748104a965262e95475">IS_TSC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga42ba4ed22c45ffcf7f1c3ede1c761894">TSC</a>)</td></tr>
<tr class="separator:gaf29af2609f6b7748104a965262e95475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd2efab4cd39d4867c4dbeacb87e84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gacbd2efab4cd39d4867c4dbeacb87e84b">IS_UART_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacbd2efab4cd39d4867c4dbeacb87e84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbce654f84a7c994817453695ac91cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gafbce654f84a7c994817453695ac91cbe">IS_USART_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gafbce654f84a7c994817453695ac91cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4130cef42f8cada5a91c38b85f76939e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga4130cef42f8cada5a91c38b85f76939e">IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga4130cef42f8cada5a91c38b85f76939e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f122ffe4d77f03a13f682301e2d596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga98f122ffe4d77f03a13f682301e2d596">IS_UART_DRIVER_ENABLE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98f122ffe4d77f03a13f682301e2d596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">IS_UART_HALFDUPLEX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2763df993c77cfa6e249ec7bc80482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga7d2763df993c77cfa6e249ec7bc80482">IS_UART_LIN_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7d2763df993c77cfa6e249ec7bc80482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6303097822ab1977cc83f05319a10f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga6303097822ab1977cc83f05319a10f1e">IS_UART_WAKEUP_FROMSTOP_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6303097822ab1977cc83f05319a10f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a11d0720f3efa780126414a4ac50ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gaf9a11d0720f3efa780126414a4ac50ad">IS_UART_HWFLOW_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaf9a11d0720f3efa780126414a4ac50ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2734c105403831749ccb34eeb058988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab2734c105403831749ccb34eeb058988">IS_SMARTCARD_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gab2734c105403831749ccb34eeb058988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ae6698dc54d8441fce553a65bf5429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga98ae6698dc54d8441fce553a65bf5429">IS_IRDA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98ae6698dc54d8441fce553a65bf5429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1d97ef8a001d77efa0d7633e7a42de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gabe1d97ef8a001d77efa0d7633e7a42de">IS_LPUART_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9">LPUART1</a>)</td></tr>
<tr class="separator:gabe1d97ef8a001d77efa0d7633e7a42de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gad9ec4c52f0572ee67d043e006f1d5e39">IS_IWDG_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>)</td></tr>
<tr class="separator:gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763f287042e73e61b91e12bb065777cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga763f287042e73e61b91e12bb065777cd">IS_USB_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b">USB</a>)</td></tr>
<tr class="separator:ga763f287042e73e61b91e12bb065777cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga724d83a3d14d744ac367aa25a89853d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#ga724d83a3d14d744ac367aa25a89853d8">IS_PCD_ALL_INSTANCE</a>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga763f287042e73e61b91e12bb065777cd">IS_USB_ALL_INSTANCE</a></td></tr>
<tr class="separator:ga724d83a3d14d744ac367aa25a89853d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a8aaec233e19987232455643a04d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gac2a8aaec233e19987232455643a04d6f">IS_WWDG_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>)</td></tr>
<tr class="separator:gac2a8aaec233e19987232455643a04d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d694aaa5c10f07fdfd6be38b526076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macros.html#gab7d694aaa5c10f07fdfd6be38b526076">IS_LCD_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gabf2d80992dcfabfd1668184c3dff2733">LCD</a>)</td></tr>
<tr class="separator:gab7d694aaa5c10f07fdfd6be38b526076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ae19e2cd84e17e99a07f0cc8a89d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#ga81ae19e2cd84e17e99a07f0cc8a89d3f">LPUART1_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54">RNG_LPUART1_IRQn</a></td></tr>
<tr class="separator:ga81ae19e2cd84e17e99a07f0cc8a89d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5fdc327d0f445a069a0006bd09331bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#gac5fdc327d0f445a069a0006bd09331bf">AES_LPUART1_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54">RNG_LPUART1_IRQn</a></td></tr>
<tr class="separator:gac5fdc327d0f445a069a0006bd09331bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509c3ed7f9046b16727f307fe03973ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#ga509c3ed7f9046b16727f307fe03973ff">AES_RNG_LPUART1_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54">RNG_LPUART1_IRQn</a></td></tr>
<tr class="separator:ga509c3ed7f9046b16727f307fe03973ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b30b9f4d374c506d31c9d4c6cce8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#ga16b30b9f4d374c506d31c9d4c6cce8a1">TIM6_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></td></tr>
<tr class="separator:ga16b30b9f4d374c506d31c9d4c6cce8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae92cbf893c67700dbc28d2ca87eac9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#gaae92cbf893c67700dbc28d2ca87eac9d">RCC_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a></td></tr>
<tr class="separator:gaae92cbf893c67700dbc28d2ca87eac9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a41592e06a61cdced6514b54e1ceb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#ga35a41592e06a61cdced6514b54e1ceb3">DMA1_Channel4_5_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">DMA1_Channel4_5_6_7_IRQn</a></td></tr>
<tr class="separator:ga35a41592e06a61cdced6514b54e1ceb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d642ec0ffe7089d01841fe5992321c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#gaa7d642ec0ffe7089d01841fe5992321c">ADC1_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a></td></tr>
<tr class="separator:gaa7d642ec0ffe7089d01841fe5992321c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9068427e76715a79a7676cea82c868d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#gaf9068427e76715a79a7676cea82c868d">LPUART1_IRQHandler</a>&#160;&#160;&#160;RNG_LPUART1_IRQHandler</td></tr>
<tr class="separator:gaf9068427e76715a79a7676cea82c868d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920c0dd2183d96d34c061ce7b17021ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#ga920c0dd2183d96d34c061ce7b17021ff">AES_LPUART1_IRQHandler</a>&#160;&#160;&#160;RNG_LPUART1_IRQHandler</td></tr>
<tr class="separator:ga920c0dd2183d96d34c061ce7b17021ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466c5ac7a574b622aa29b7278f86db68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#ga466c5ac7a574b622aa29b7278f86db68">AES_RNG_LPUART1_IRQHandler</a>&#160;&#160;&#160;RNG_LPUART1_IRQHandler</td></tr>
<tr class="separator:ga466c5ac7a574b622aa29b7278f86db68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30e35a563a952a284f3f54d7f164ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#gae30e35a563a952a284f3f54d7f164ccd">TIM6_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="stm32l0xx__it_8c.html#a0839a45f331c4c067939b9c4533bbf4d">TIM6_DAC_IRQHandler</a></td></tr>
<tr class="separator:gae30e35a563a952a284f3f54d7f164ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6d083fa78461da86a717b28973e009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#ga5a6d083fa78461da86a717b28973e009">RCC_IRQHandler</a>&#160;&#160;&#160;RCC_CRS_IRQHandler</td></tr>
<tr class="separator:ga5a6d083fa78461da86a717b28973e009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e40c40e17f156c06448e594bf54eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#gac0e40c40e17f156c06448e594bf54eaf">DMA1_Channel4_5_IRQHandler</a>&#160;&#160;&#160;DMA1_Channel4_5_6_7_IRQHandler</td></tr>
<tr class="separator:gac0e40c40e17f156c06448e594bf54eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfad9f182b248bceb2ebedd9ae366546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32l073xx.html#gacfad9f182b248bceb2ebedd9ae366546">ADC1_IRQHandler</a>&#160;&#160;&#160;ADC1_COMP_IRQHandler</td></tr>
<tr class="separator:gacfad9f182b248bceb2ebedd9ae366546"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> { <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a> = -5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 2
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a> = 4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a> = 8
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a> = 10
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">DMA1_Channel4_5_6_7_IRQn</a> = 11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a> = 12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aeafaf5d84e0368791721c7b671c7223b">USART4_5_IRQn</a> = 14
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 15
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 18
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af1d77ddfbb64b6c022c3acc9e6bba635">TIM21_IRQn</a> = 20
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1d30be994da68615d715e55ea0fd688">I2C3_IRQn</a> = 21
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f51825a681f2698e065b7ab11ad2877">TIM22_IRQn</a> = 22
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a> = 24
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54">RNG_LPUART1_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568">LCD_IRQn</a> = 30
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a> = 31
<br />
 }</td></tr>
<tr class="memdesc:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">stm32l073xx Interrupt Number Definition, according to the selected device in <a class="el" href="group___library__configuration__section.html">Library_configuration_section</a>  <a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">More...</a><br /></td></tr>
<tr class="separator:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >CMSIS Cortex-M0+ Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for stm32l073xx devices. <br  />
 </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<p>This file contains:</p><ul>
<li>Data structures and the address mapping for all peripherals</li>
<li>Peripheral's registers declarations and bits definition</li>
<li>Macros to access peripheral's registers hardware</li>
</ul>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright(c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p >This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4c4cf36c2d9eea2521e35a4672d1c86e.html">workspace_1.7.0__</a></li><li class="navelem"><a class="el" href="dir_06a561f76b6164bcfdeee1e6f6a62760.html">curtain-manage-prototype</a></li><li class="navelem"><a class="el" href="dir_2006ca96eb118cba51e99ac6b565d4b2.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_382470e179c82e002fca6262a1f41a95.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_d4ce25226cc04f132d10441b0060d6a6.html">Device</a></li><li class="navelem"><a class="el" href="dir_61e97c75f15976b8b363ccbac71b623f.html">ST</a></li><li class="navelem"><a class="el" href="dir_65635472db8af3790a2485e646f6fb58.html">STM32L0xx</a></li><li class="navelem"><a class="el" href="dir_17bb294ac8b6094f80d0eb4c9f9e4d4a.html">Include</a></li><li class="navelem"><a class="el" href="stm32l073xx_8h.html">stm32l073xx.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
