

================================================================
== Vivado HLS Report for 'conv_1_16_18_s'
================================================================
* Date:           Sun Nov  3 11:23:02 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.854 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   143921|   143921| 1.439 ms | 1.439 ms |  143921|  143921|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |   143920|   143920|      8995|          -|          -|    16|    no    |
        | + Loop 1.1              |     8992|     8992|       562|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |      560|      560|        35|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |       33|       33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |        9|        9|         3|          -|          -|     3|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.loopexit" [./layer.h:61]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%n_0 = phi i5 [ 0, %0 ], [ %n, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%icmp_ln61 = icmp eq i5 %n_0, -16" [./layer.h:61]   --->   Operation 12 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%n = add i5 %n_0, 1" [./layer.h:61]   --->   Operation 14 'add' 'n' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %1, label %.preheader92.preheader" [./layer.h:61]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %n_0 to i64" [./layer.h:68]   --->   Operation 16 'zext' 'zext_ln68' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%threshold_conv1_V_ad = getelementptr [16 x i4]* @threshold_conv1_V, i64 0, i64 %zext_ln68" [./layer.h:73]   --->   Operation 17 'getelementptr' 'threshold_conv1_V_ad' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.25ns)   --->   "%threshold_conv1_V_lo = load i4* %threshold_conv1_V_ad, align 1" [./layer.h:73]   --->   Operation 18 'load' 'threshold_conv1_V_lo' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 144> <ROM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [./layer.h:77]   --->   Operation 19 'ret' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln68_12 = zext i5 %n_0 to i8" [./layer.h:68]   --->   Operation 20 'zext' 'zext_ln68_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %n_0, i2 0)" [./layer.h:68]   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln68_13 = zext i7 %tmp to i8" [./layer.h:68]   --->   Operation 22 'zext' 'zext_ln68_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.87ns)   --->   "%sub_ln68 = sub i8 %zext_ln68_13, %zext_ln68_12" [./layer.h:68]   --->   Operation 23 'sub' 'sub_ln68' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i8 %sub_ln68 to i9" [./layer.h:68]   --->   Operation 24 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %n_0, i4 0)" [./layer.h:73]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln895 = zext i9 %tmp_s to i10" [./layer.h:73]   --->   Operation 26 'zext' 'zext_ln895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%threshold_conv1_V_lo = load i4* %threshold_conv1_V_ad, align 1" [./layer.h:73]   --->   Operation 27 'load' 'threshold_conv1_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 144> <ROM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i4 %threshold_conv1_V_lo to i16" [./layer.h:62]   --->   Operation 28 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader92" [./layer.h:62]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%x_0 = phi i5 [ 0, %.preheader92.preheader ], [ %x, %.preheader92.loopexit ]"   --->   Operation 30 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln62 = icmp eq i5 %x_0, -16" [./layer.h:62]   --->   Operation 31 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 32 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.78ns)   --->   "%x = add i5 %x_0, 1" [./layer.h:62]   --->   Operation 33 'add' 'x' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %.loopexit.loopexit, label %.preheader91.preheader" [./layer.h:62]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i5 %x_0 to i14" [./layer.h:63]   --->   Operation 35 'zext' 'zext_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader91" [./layer.h:63]   --->   Operation 36 'br' <Predicate = (!icmp_ln62)> <Delay = 1.76>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 37 'br' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.78>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%y_0 = phi i5 [ %y, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader91.preheader ]"   --->   Operation 38 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.36ns)   --->   "%icmp_ln63 = icmp eq i5 %y_0, -16" [./layer.h:63]   --->   Operation 39 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 40 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.78ns)   --->   "%y = add i5 %y_0, 1" [./layer.h:63]   --->   Operation 41 'add' 'y' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader92.loopexit, label %.preheader90.preheader" [./layer.h:63]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader90" [./layer.h:65]   --->   Operation 43 'br' <Predicate = (!icmp_ln63)> <Delay = 1.76>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader92"   --->   Operation 44 'br' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.76>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%p_014_0 = phi i16 [ %p_014_1, %.preheader90.loopexit ], [ 0, %.preheader90.preheader ]" [./layer.h:68]   --->   Operation 45 'phi' 'p_014_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ %c, %.preheader90.loopexit ], [ 0, %.preheader90.preheader ]"   --->   Operation 46 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i2 %c_0 to i5" [./layer.h:65]   --->   Operation 47 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.95ns)   --->   "%icmp_ln65 = icmp eq i2 %c_0, -1" [./layer.h:65]   --->   Operation 48 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 49 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.56ns)   --->   "%c = add i2 %c_0, 1" [./layer.h:65]   --->   Operation 50 'add' 'c' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %.preheader89.preheader" [./layer.h:65]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.78ns)   --->   "%add_ln68 = add i5 %zext_ln65, %x_0" [./layer.h:68]   --->   Operation 52 'add' 'add_ln68' <Predicate = (!icmp_ln65)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln68_14 = zext i5 %add_ln68 to i10" [./layer.h:68]   --->   Operation 53 'zext' 'zext_ln68_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i2 %c_0 to i9" [./layer.h:66]   --->   Operation 54 'zext' 'zext_ln66_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader89" [./layer.h:66]   --->   Operation 55 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node accum_V)   --->   "%shl_ln1503 = shl i16 %p_014_0, 1" [./layer.h:72]   --->   Operation 56 'shl' 'shl_ln1503' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (2.07ns) (out node of the LUT)   --->   "%accum_V = add i16 -9, %shl_ln1503" [./layer.h:72]   --->   Operation 57 'add' 'accum_V' <Predicate = (icmp_ln65)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (2.42ns)   --->   "%icmp_ln895 = icmp sgt i16 %accum_V, %sext_ln62" [./layer.h:73]   --->   Operation 58 'icmp' 'icmp_ln895' <Predicate = (icmp_ln65)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %y_0 to i10" [./layer.h:73]   --->   Operation 59 'zext' 'zext_ln73' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.82ns)   --->   "%add_ln73 = add i10 %zext_ln895, %zext_ln73" [./layer.h:73]   --->   Operation 60 'add' 'add_ln73' <Predicate = (icmp_ln65)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_36_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %add_ln73, i4 0)" [./layer.h:73]   --->   Operation 61 'bitconcatenate' 'tmp_36_cast' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.81ns)   --->   "%add_ln73_2 = add i14 %tmp_36_cast, %zext_ln63" [./layer.h:73]   --->   Operation 62 'add' 'add_ln73_2' <Predicate = (icmp_ln65)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i14 %add_ln73_2 to i64" [./layer.h:73]   --->   Operation 63 'zext' 'zext_ln73_3' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [4096 x i1]* %output_r, i64 0, i64 %zext_ln73_3" [./layer.h:73]   --->   Operation 64 'getelementptr' 'output_addr' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (3.25ns)   --->   "store i1 %icmp_ln895, i1* %output_addr, align 1" [./layer.h:73]   --->   Operation 65 'store' <Predicate = (icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4096> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader91" [./layer.h:63]   --->   Operation 66 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.85>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%p_014_1 = phi i16 [ %add_ln700, %.preheader.preheader ], [ %p_014_0, %.preheader89.preheader ]" [./layer.h:68]   --->   Operation 67 'phi' 'p_014_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ %r, %.preheader.preheader ], [ 0, %.preheader89.preheader ]"   --->   Operation 68 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i2 %r_0 to i5" [./layer.h:66]   --->   Operation 69 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.95ns)   --->   "%icmp_ln66 = icmp eq i2 %r_0, -1" [./layer.h:66]   --->   Operation 70 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 71 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.56ns)   --->   "%r = add i2 %r_0, 1" [./layer.h:66]   --->   Operation 72 'add' 'r' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %.preheader90.loopexit, label %.preheader.preheader" [./layer.h:66]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.78ns)   --->   "%add_ln68_2 = add i5 %y_0, %zext_ln66" [./layer.h:68]   --->   Operation 74 'add' 'add_ln68_2' <Predicate = (!icmp_ln66)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln68_2, i4 0)" [./layer.h:68]   --->   Operation 75 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln68_15 = zext i9 %tmp_3 to i10" [./layer.h:68]   --->   Operation 76 'zext' 'zext_ln68_15' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln68_2, i1 false)" [./layer.h:68]   --->   Operation 77 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln68_16 = zext i6 %tmp_4 to i10" [./layer.h:68]   --->   Operation 78 'zext' 'zext_ln68_16' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_9 = add i10 %zext_ln68_15, %zext_ln68_16" [./layer.h:68]   --->   Operation 79 'add' 'add_ln68_9' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 80 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln68_10 = add i10 %zext_ln68_14, %add_ln68_9" [./layer.h:68]   --->   Operation 80 'add' 'add_ln68_10' <Predicate = (!icmp_ln66)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln68_17 = zext i10 %add_ln68_10 to i64" [./layer.h:68]   --->   Operation 81 'zext' 'zext_ln68_17' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [324 x i1]* %input_0, i64 0, i64 %zext_ln68_17" [./layer.h:68]   --->   Operation 82 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln68_18 = zext i2 %r_0 to i9" [./layer.h:68]   --->   Operation 83 'zext' 'zext_ln68_18' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.91ns)   --->   "%add_ln68_11 = add i9 %zext_ln68_18, %sext_ln68" [./layer.h:68]   --->   Operation 84 'add' 'add_ln68_11' <Predicate = (!icmp_ln66)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln68 = shl i9 %add_ln68_11, 2" [./layer.h:68]   --->   Operation 85 'shl' 'shl_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln68_2 = sub i9 %shl_ln68, %add_ln68_11" [./layer.h:68]   --->   Operation 86 'sub' 'sub_ln68_2' <Predicate = (!icmp_ln66)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 87 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln68_12 = add i9 %zext_ln66_2, %sub_ln68_2" [./layer.h:68]   --->   Operation 87 'add' 'add_ln68_12' <Predicate = (!icmp_ln66)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [2/2] (2.34ns)   --->   "%input_0_load = load i1* %input_0_addr, align 1" [./layer.h:68]   --->   Operation 88 'load' 'input_0_load' <Predicate = (!icmp_ln66)> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4096> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader90"   --->   Operation 89 'br' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln68_19 = zext i9 %add_ln68_12 to i64" [./layer.h:68]   --->   Operation 90 'zext' 'zext_ln68_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%w_conv1_0_addr = getelementptr [144 x i1]* @w_conv1_0, i64 0, i64 %zext_ln68_19" [./layer.h:68]   --->   Operation 91 'getelementptr' 'w_conv1_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/2] (2.34ns)   --->   "%input_0_load = load i1* %input_0_addr, align 1" [./layer.h:68]   --->   Operation 92 'load' 'input_0_load' <Predicate = true> <Delay = 2.34> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4096> <RAM>
ST_8 : Operation 93 [2/2] (3.25ns)   --->   "%w_conv1_0_load = load i1* %w_conv1_0_addr, align 1" [./layer.h:68]   --->   Operation 93 'load' 'w_conv1_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 144> <ROM>

State 9 <SV = 8> <Delay = 5.33>
ST_9 : Operation 94 [1/2] (3.25ns)   --->   "%w_conv1_0_load = load i1* %w_conv1_0_addr, align 1" [./layer.h:68]   --->   Operation 94 'load' 'w_conv1_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 144> <ROM>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln68 = xor i1 %w_conv1_0_load, true" [./layer.h:68]   --->   Operation 95 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%xor_ln68_2 = xor i1 %input_0_load, %xor_ln68" [./layer.h:68]   --->   Operation 96 'xor' 'xor_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln700)   --->   "%zext_ln700 = zext i1 %xor_ln68_2 to i16" [./layer.h:68]   --->   Operation 97 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln700 = add i16 %zext_ln700, %p_014_1" [./layer.h:68]   --->   Operation 98 'add' 'add_ln700' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader89" [./layer.h:66]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n', ./layer.h:61) [9]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', ./layer.h:61) [9]  (0 ns)
	'getelementptr' operation ('threshold_conv1_V_ad', ./layer.h:73) [23]  (0 ns)
	'load' operation ('threshold_conv1_V_lo', ./layer.h:73) on array 'threshold_conv1_V' [24]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('threshold_conv1_V_lo', ./layer.h:73) on array 'threshold_conv1_V' [24]  (3.25 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', ./layer.h:62) [28]  (0 ns)
	'add' operation ('x', ./layer.h:62) [31]  (1.78 ns)

 <State 5>: 1.78ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', ./layer.h:63) [37]  (0 ns)
	'add' operation ('y', ./layer.h:63) [40]  (1.78 ns)

 <State 6>: 7.76ns
The critical path consists of the following:
	'phi' operation ('p_014_0', ./layer.h:68) with incoming values : ('add_ln700', ./layer.h:68) [45]  (0 ns)
	'shl' operation ('shl_ln1503', ./layer.h:72) [92]  (0 ns)
	'add' operation ('accum.V', ./layer.h:72) [93]  (2.08 ns)
	'icmp' operation ('icmp_ln895', ./layer.h:73) [94]  (2.43 ns)
	'store' operation ('store_ln73', ./layer.h:73) of variable 'icmp_ln895', ./layer.h:73 on array 'output_r' [101]  (3.25 ns)

 <State 7>: 7.85ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', ./layer.h:66) [59]  (0 ns)
	'add' operation ('add_ln68_2', ./layer.h:68) [66]  (1.78 ns)
	'add' operation ('add_ln68_9', ./layer.h:68) [71]  (0 ns)
	'add' operation ('add_ln68_10', ./layer.h:68) [72]  (3.73 ns)
	'getelementptr' operation ('input_0_addr', ./layer.h:68) [74]  (0 ns)
	'load' operation ('input_0_load', ./layer.h:68) on array 'input_0' [82]  (2.35 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_conv1_0_addr', ./layer.h:68) [81]  (0 ns)
	'load' operation ('w_conv1_0_load', ./layer.h:68) on array 'w_conv1_0' [83]  (3.25 ns)

 <State 9>: 5.33ns
The critical path consists of the following:
	'load' operation ('w_conv1_0_load', ./layer.h:68) on array 'w_conv1_0' [83]  (3.25 ns)
	'xor' operation ('xor_ln68', ./layer.h:68) [84]  (0 ns)
	'xor' operation ('xor_ln68_2', ./layer.h:68) [85]  (0 ns)
	'add' operation ('add_ln700', ./layer.h:68) [87]  (2.08 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
