{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561745761391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561745761392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 15:16:01 2019 " "Processing started: Fri Jun 28 15:16:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561745761392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561745761392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx_serial -c tx_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx_serial -c tx_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561745761393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561745761566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561745761566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_baudrate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_baudrate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_baudrate-ifsc " "Found design unit 1: gera_baudrate-ifsc" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561745772193 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_baudrate " "Found entity 1: gera_baudrate" {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561745772193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561745772193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-ifsc " "Found design unit 1: entrada-ifsc" {  } { { "entrada.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/entrada.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561745772194 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/entrada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561745772194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561745772194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_paralelo_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_paralelo_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_paralelo_serial-ifsc " "Found design unit 1: conv_paralelo_serial-ifsc" {  } { { "conv_paralelo_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561745772194 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_paralelo_serial " "Found entity 1: conv_paralelo_serial" {  } { { "conv_paralelo_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561745772194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561745772194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial-ifsc " "Found design unit 1: tx_serial-ifsc" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561745772195 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial " "Found entity 1: tx_serial" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561745772195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561745772195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_paridade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_paridade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_paridade-gerador_paridade_v1 " "Found design unit 1: gerador_paridade-gerador_paridade_v1" {  } { { "gerador_paridade.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561745772195 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_paridade " "Found entity 1: gerador_paridade" {  } { { "gerador_paridade.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561745772195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561745772195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx_serial " "Elaborating entity \"tx_serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561745772251 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "baudrate_tx tx_serial.vhd(29) " "VHDL Signal Declaration warning at tx_serial.vhd(29): used implicit default value for signal \"baudrate_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561745772252 "|tx_serial"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_baud tx_serial.vhd(95) " "Verilog HDL or VHDL warning at tx_serial.vhd(95): object \"clk_baud\" assigned a value but never read" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561745772252 "|tx_serial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada entrada:ent " "Elaborating entity \"entrada\" for hierarchy \"entrada:ent\"" {  } { { "tx_serial.vhd" "ent" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561745772253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_paralelo_serial conv_paralelo_serial:conv " "Elaborating entity \"conv_paralelo_serial\" for hierarchy \"conv_paralelo_serial:conv\"" {  } { { "tx_serial.vhd" "conv" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561745772257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_paridade conv_paralelo_serial:conv\|gerador_paridade:paridade " "Elaborating entity \"gerador_paridade\" for hierarchy \"conv_paralelo_serial:conv\|gerador_paridade:paridade\"" {  } { { "conv_paralelo_serial.vhd" "paridade" { Text "/home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561745772258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_baudrate gera_baudrate:gdb " "Elaborating entity \"gera_baudrate\" for hierarchy \"gera_baudrate:gdb\"" {  } { { "tx_serial.vhd" "gdb" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561745772259 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "baudrate_gbd gera_baudrate.vhd(16) " "VHDL Signal Declaration warning at gera_baudrate.vhd(16): used implicit default value for signal \"baudrate_gbd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561745772259 "|tx_serial|gera_baudrate:gdb"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_baudrate_gbd1 gera_baudrate.vhd(17) " "VHDL Signal Declaration warning at gera_baudrate.vhd(17): used implicit default value for signal \"led_baudrate_gbd1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561745772259 "|tx_serial|gera_baudrate:gdb"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_baudrate_gbd2 gera_baudrate.vhd(18) " "VHDL Signal Declaration warning at gera_baudrate.vhd(18): used implicit default value for signal \"led_baudrate_gbd2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561745772259 "|tx_serial|gera_baudrate:gdb"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_baudrate_gbd3 gera_baudrate.vhd(19) " "VHDL Signal Declaration warning at gera_baudrate.vhd(19): used implicit default value for signal \"led_baudrate_gbd3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561745772259 "|tx_serial|gera_baudrate:gdb"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_baudrate_gbd4 gera_baudrate.vhd(20) " "VHDL Signal Declaration warning at gera_baudrate.vhd(20): used implicit default value for signal \"led_baudrate_gbd4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gera_baudrate.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561745772259 "|tx_serial|gera_baudrate:gdb"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_tx\[0\] GND " "Pin \"out_tx\[0\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|out_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_tx\[4\] GND " "Pin \"out_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|out_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_tx\[6\] VCC " "Pin \"out_tx\[6\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|out_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_tx\[9\] VCC " "Pin \"out_tx\[9\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|out_tx[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_tx\[10\] VCC " "Pin \"out_tx\[10\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|out_tx[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[0\] VCC " "Pin \"ssd1_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd1_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[1\] GND " "Pin \"ssd1_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd1_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[2\] GND " "Pin \"ssd1_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd1_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[3\] GND " "Pin \"ssd1_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd1_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[4\] GND " "Pin \"ssd1_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd1_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[5\] GND " "Pin \"ssd1_tx\[5\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd1_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1_tx\[6\] GND " "Pin \"ssd1_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd1_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[0\] VCC " "Pin \"ssd2_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd2_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[1\] GND " "Pin \"ssd2_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd2_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[2\] GND " "Pin \"ssd2_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd2_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[3\] GND " "Pin \"ssd2_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd2_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[4\] GND " "Pin \"ssd2_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd2_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[5\] GND " "Pin \"ssd2_tx\[5\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd2_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2_tx\[6\] GND " "Pin \"ssd2_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd2_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[0\] VCC " "Pin \"ssd3_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd3_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[1\] GND " "Pin \"ssd3_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd3_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[2\] GND " "Pin \"ssd3_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd3_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[3\] GND " "Pin \"ssd3_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd3_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[4\] GND " "Pin \"ssd3_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd3_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[5\] GND " "Pin \"ssd3_tx\[5\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd3_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3_tx\[6\] GND " "Pin \"ssd3_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd3_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[0\] VCC " "Pin \"ssd4_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd4_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[1\] GND " "Pin \"ssd4_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd4_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[2\] GND " "Pin \"ssd4_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd4_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[3\] GND " "Pin \"ssd4_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd4_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[4\] GND " "Pin \"ssd4_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd4_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[5\] GND " "Pin \"ssd4_tx\[5\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd4_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4_tx\[6\] GND " "Pin \"ssd4_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd4_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[0\] VCC " "Pin \"ssd5_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd5_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[1\] GND " "Pin \"ssd5_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd5_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[2\] GND " "Pin \"ssd5_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd5_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[3\] GND " "Pin \"ssd5_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd5_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[4\] GND " "Pin \"ssd5_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd5_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[5\] GND " "Pin \"ssd5_tx\[5\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd5_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd5_tx\[6\] GND " "Pin \"ssd5_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd5_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[0\] GND " "Pin \"ssd6_tx\[0\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd6_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[1\] GND " "Pin \"ssd6_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd6_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[2\] GND " "Pin \"ssd6_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd6_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[3\] GND " "Pin \"ssd6_tx\[3\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd6_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[4\] VCC " "Pin \"ssd6_tx\[4\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd6_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[5\] VCC " "Pin \"ssd6_tx\[5\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd6_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd6_tx\[6\] GND " "Pin \"ssd6_tx\[6\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd6_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[0\] VCC " "Pin \"ssd7_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd7_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[1\] GND " "Pin \"ssd7_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd7_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[2\] VCC " "Pin \"ssd7_tx\[2\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd7_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[3\] VCC " "Pin \"ssd7_tx\[3\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd7_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[4\] GND " "Pin \"ssd7_tx\[4\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd7_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[5\] VCC " "Pin \"ssd7_tx\[5\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd7_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd7_tx\[6\] VCC " "Pin \"ssd7_tx\[6\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd7_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[0\] VCC " "Pin \"ssd8_tx\[0\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd8_tx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[1\] GND " "Pin \"ssd8_tx\[1\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd8_tx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[2\] GND " "Pin \"ssd8_tx\[2\]\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd8_tx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[3\] VCC " "Pin \"ssd8_tx\[3\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd8_tx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[4\] VCC " "Pin \"ssd8_tx\[4\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd8_tx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[5\] VCC " "Pin \"ssd8_tx\[5\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd8_tx[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd8_tx\[6\] VCC " "Pin \"ssd8_tx\[6\]\" is stuck at VCC" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|ssd8_tx[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "baudrate_tx GND " "Pin \"baudrate_tx\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|baudrate_tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_baudrate_tx1 GND " "Pin \"led_baudrate_tx1\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|led_baudrate_tx1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_baudrate_tx2 GND " "Pin \"led_baudrate_tx2\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|led_baudrate_tx2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_baudrate_tx3 GND " "Pin \"led_baudrate_tx3\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|led_baudrate_tx3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_baudrate_tx4 GND " "Pin \"led_baudrate_tx4\" is stuck at GND" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561745772540 "|tx_serial|led_baudrate_tx4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561745772540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561745772581 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561745772723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561745772790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561745772790 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_tx " "No output dependent on input pin \"rst_tx\"" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561745772825 "|tx_serial|rst_tx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_baudrate_tx\[0\] " "No output dependent on input pin \"sel_baudrate_tx\[0\]\"" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561745772825 "|tx_serial|sel_baudrate_tx[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_baudrate_tx\[1\] " "No output dependent on input pin \"sel_baudrate_tx\[1\]\"" {  } { { "tx_serial.vhd" "" { Text "/home/aluno/Projeto_Final_DLP1/tx_serial.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561745772825 "|tx_serial|sel_baudrate_tx[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561745772825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561745772825 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561745772825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561745772825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561745772825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1282 " "Peak virtual memory: 1282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561745772833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 15:16:12 2019 " "Processing ended: Fri Jun 28 15:16:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561745772833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561745772833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561745772833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561745772833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561745780934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561745780935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 15:16:20 2019 " "Processing started: Fri Jun 28 15:16:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561745780935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1561745780935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp tx_serial -c tx_serial --netlist_type=sgate " "Command: quartus_npp tx_serial -c tx_serial --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1561745780935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1561745781038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1075 " "Peak virtual memory: 1075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561745781084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 15:16:21 2019 " "Processing ended: Fri Jun 28 15:16:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561745781084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561745781084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561745781084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1561745781084 ""}
