Loading plugins phase: Elapsed time ==> 0s.299ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.169ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.076ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  C-CAN.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 C-CAN.v -verilog
======================================================================

======================================================================
Compiling:  C-CAN.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 C-CAN.v -verilog
======================================================================

======================================================================
Compiling:  C-CAN.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 -verilog C-CAN.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jun 12 18:59:03 2017


======================================================================
Compiling:  C-CAN.v
Program  :   vpp
Options  :    -yv2 -q10 C-CAN.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jun 12 18:59:03 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'C-CAN.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C-CAN.v (line 1305, col 79):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  C-CAN.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 -verilog C-CAN.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jun 12 18:59:03 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\codegentemp\C-CAN.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\codegentemp\C-CAN.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  C-CAN.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 -verilog C-CAN.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jun 12 18:59:03 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\codegentemp\C-CAN.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\codegentemp\C-CAN.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CAN_1:Net_31\
	\CAN_1:Net_30\
	\Timer_1:Net_260\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	Net_1620
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:lt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:gt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:gte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:lte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:neq\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\ADC_SAR_1:Net_221\
	\ADC_SAR_1:Net_381\
	\BasicCounter:MODULE_3:b_31\
	\BasicCounter:MODULE_3:b_30\
	\BasicCounter:MODULE_3:b_29\
	\BasicCounter:MODULE_3:b_28\
	\BasicCounter:MODULE_3:b_27\
	\BasicCounter:MODULE_3:b_26\
	\BasicCounter:MODULE_3:b_25\
	\BasicCounter:MODULE_3:b_24\
	\BasicCounter:MODULE_3:b_23\
	\BasicCounter:MODULE_3:b_22\
	\BasicCounter:MODULE_3:b_21\
	\BasicCounter:MODULE_3:b_20\
	\BasicCounter:MODULE_3:b_19\
	\BasicCounter:MODULE_3:b_18\
	\BasicCounter:MODULE_3:b_17\
	\BasicCounter:MODULE_3:b_16\
	\BasicCounter:MODULE_3:b_15\
	\BasicCounter:MODULE_3:b_14\
	\BasicCounter:MODULE_3:b_13\
	\BasicCounter:MODULE_3:b_12\
	\BasicCounter:MODULE_3:b_11\
	\BasicCounter:MODULE_3:b_10\
	\BasicCounter:MODULE_3:b_9\
	\BasicCounter:MODULE_3:b_8\
	\BasicCounter:MODULE_3:b_7\
	\BasicCounter:MODULE_3:b_6\
	\BasicCounter:MODULE_3:b_5\
	\BasicCounter:MODULE_3:b_4\
	\BasicCounter:MODULE_3:b_3\
	\BasicCounter:MODULE_3:b_2\
	\BasicCounter:MODULE_3:b_1\
	\BasicCounter:MODULE_3:b_0\
	\BasicCounter:MODULE_3:g2:a0:a_31\
	\BasicCounter:MODULE_3:g2:a0:a_30\
	\BasicCounter:MODULE_3:g2:a0:a_29\
	\BasicCounter:MODULE_3:g2:a0:a_28\
	\BasicCounter:MODULE_3:g2:a0:a_27\
	\BasicCounter:MODULE_3:g2:a0:a_26\
	\BasicCounter:MODULE_3:g2:a0:a_25\
	\BasicCounter:MODULE_3:g2:a0:a_24\
	\BasicCounter:MODULE_3:g2:a0:b_31\
	\BasicCounter:MODULE_3:g2:a0:b_30\
	\BasicCounter:MODULE_3:g2:a0:b_29\
	\BasicCounter:MODULE_3:g2:a0:b_28\
	\BasicCounter:MODULE_3:g2:a0:b_27\
	\BasicCounter:MODULE_3:g2:a0:b_26\
	\BasicCounter:MODULE_3:g2:a0:b_25\
	\BasicCounter:MODULE_3:g2:a0:b_24\
	\BasicCounter:MODULE_3:g2:a0:b_23\
	\BasicCounter:MODULE_3:g2:a0:b_22\
	\BasicCounter:MODULE_3:g2:a0:b_21\
	\BasicCounter:MODULE_3:g2:a0:b_20\
	\BasicCounter:MODULE_3:g2:a0:b_19\
	\BasicCounter:MODULE_3:g2:a0:b_18\
	\BasicCounter:MODULE_3:g2:a0:b_17\
	\BasicCounter:MODULE_3:g2:a0:b_16\
	\BasicCounter:MODULE_3:g2:a0:b_15\
	\BasicCounter:MODULE_3:g2:a0:b_14\
	\BasicCounter:MODULE_3:g2:a0:b_13\
	\BasicCounter:MODULE_3:g2:a0:b_12\
	\BasicCounter:MODULE_3:g2:a0:b_11\
	\BasicCounter:MODULE_3:g2:a0:b_10\
	\BasicCounter:MODULE_3:g2:a0:b_9\
	\BasicCounter:MODULE_3:g2:a0:b_8\
	\BasicCounter:MODULE_3:g2:a0:b_7\
	\BasicCounter:MODULE_3:g2:a0:b_6\
	\BasicCounter:MODULE_3:g2:a0:b_5\
	\BasicCounter:MODULE_3:g2:a0:b_4\
	\BasicCounter:MODULE_3:g2:a0:b_3\
	\BasicCounter:MODULE_3:g2:a0:b_2\
	\BasicCounter:MODULE_3:g2:a0:b_1\
	\BasicCounter:MODULE_3:g2:a0:b_0\
	\BasicCounter:MODULE_3:g2:a0:s_31\
	\BasicCounter:MODULE_3:g2:a0:s_30\
	\BasicCounter:MODULE_3:g2:a0:s_29\
	\BasicCounter:MODULE_3:g2:a0:s_28\
	\BasicCounter:MODULE_3:g2:a0:s_27\
	\BasicCounter:MODULE_3:g2:a0:s_26\
	\BasicCounter:MODULE_3:g2:a0:s_25\
	\BasicCounter:MODULE_3:g2:a0:s_24\
	\BasicCounter:MODULE_3:g2:a0:s_23\
	\BasicCounter:MODULE_3:g2:a0:s_22\
	\BasicCounter:MODULE_3:g2:a0:s_21\
	\BasicCounter:MODULE_3:g2:a0:s_20\
	\BasicCounter:MODULE_3:g2:a0:s_19\
	\BasicCounter:MODULE_3:g2:a0:s_18\
	\BasicCounter:MODULE_3:g2:a0:s_17\
	\BasicCounter:MODULE_3:g2:a0:s_16\
	\BasicCounter:MODULE_3:g2:a0:s_15\
	\BasicCounter:MODULE_3:g2:a0:s_14\
	\BasicCounter:MODULE_3:g2:a0:s_13\
	\BasicCounter:MODULE_3:g2:a0:s_12\
	\BasicCounter:MODULE_3:g2:a0:s_11\
	\BasicCounter:MODULE_3:g2:a0:s_10\
	\BasicCounter:MODULE_3:g2:a0:s_9\
	\BasicCounter:MODULE_3:g2:a0:s_8\
	\BasicCounter:MODULE_3:g2:a0:s_7\
	\BasicCounter:MODULE_3:g2:a0:s_6\
	\BasicCounter:MODULE_3:g2:a0:s_5\
	\BasicCounter:MODULE_3:g2:a0:s_4\
	\BasicCounter:MODULE_3:g2:a0:s_3\
	\BasicCounter:MODULE_3:g2:a0:s_2\
	\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Comp_1:Net_9\
	\MODULE_4:g1:a0:gx:u0:albi_1\
	\MODULE_4:g1:a0:gx:u0:agbi_1\
	\MODULE_4:g1:a0:gx:u0:lt_0\
	\MODULE_4:g1:a0:gx:u0:gt_0\
	\MODULE_4:g1:a0:gx:u0:lt_1\
	\MODULE_4:g1:a0:gx:u0:gt_1\
	\MODULE_4:g1:a0:gx:u0:lti_0\
	\MODULE_4:g1:a0:gx:u0:gti_0\
	\MODULE_4:g1:a0:gx:u0:albi_0\
	\MODULE_4:g1:a0:gx:u0:agbi_0\
	\MODULE_4:g1:a0:xneq\
	\MODULE_4:g1:a0:xlt\
	\MODULE_4:g1:a0:xlte\
	\MODULE_4:g1:a0:xgt\
	\MODULE_4:g1:a0:xgte\
	\MODULE_4:lt\
	\MODULE_4:gt\
	\MODULE_4:gte\
	\MODULE_4:lte\
	\MODULE_4:neq\

    Synthesized names
	\BasicCounter:add_vi_vv_MODGEN_4_31\
	\BasicCounter:add_vi_vv_MODGEN_4_30\
	\BasicCounter:add_vi_vv_MODGEN_4_29\
	\BasicCounter:add_vi_vv_MODGEN_4_28\
	\BasicCounter:add_vi_vv_MODGEN_4_27\
	\BasicCounter:add_vi_vv_MODGEN_4_26\
	\BasicCounter:add_vi_vv_MODGEN_4_25\
	\BasicCounter:add_vi_vv_MODGEN_4_24\
	\BasicCounter:add_vi_vv_MODGEN_4_23\
	\BasicCounter:add_vi_vv_MODGEN_4_22\
	\BasicCounter:add_vi_vv_MODGEN_4_21\
	\BasicCounter:add_vi_vv_MODGEN_4_20\
	\BasicCounter:add_vi_vv_MODGEN_4_19\
	\BasicCounter:add_vi_vv_MODGEN_4_18\
	\BasicCounter:add_vi_vv_MODGEN_4_17\
	\BasicCounter:add_vi_vv_MODGEN_4_16\
	\BasicCounter:add_vi_vv_MODGEN_4_15\
	\BasicCounter:add_vi_vv_MODGEN_4_14\
	\BasicCounter:add_vi_vv_MODGEN_4_13\
	\BasicCounter:add_vi_vv_MODGEN_4_12\
	\BasicCounter:add_vi_vv_MODGEN_4_11\
	\BasicCounter:add_vi_vv_MODGEN_4_10\
	\BasicCounter:add_vi_vv_MODGEN_4_9\
	\BasicCounter:add_vi_vv_MODGEN_4_8\
	\BasicCounter:add_vi_vv_MODGEN_4_7\
	\BasicCounter:add_vi_vv_MODGEN_4_6\
	\BasicCounter:add_vi_vv_MODGEN_4_5\
	\BasicCounter:add_vi_vv_MODGEN_4_4\
	\BasicCounter:add_vi_vv_MODGEN_4_3\
	\BasicCounter:add_vi_vv_MODGEN_4_2\

Deleted 164 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__three_net_0
Aliasing tmpOE__one_net_0 to tmpOE__three_net_0
Aliasing tmpOE__four_net_0 to tmpOE__three_net_0
Aliasing tmpOE__two_net_0 to tmpOE__three_net_0
Aliasing tmpOE__RX_2_net_0 to tmpOE__three_net_0
Aliasing tmpOE__TX_2_net_0 to tmpOE__three_net_0
Aliasing tmpOE__placeholder_net_0 to tmpOE__three_net_0
Aliasing Net_1594 to zero
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_0\ to tmpOE__three_net_0
Aliasing \Timer_1:TimerUDB:trigger_enable\ to tmpOE__three_net_0
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__three_net_0
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODIN3_1\ to \Timer_1:TimerUDB:sIntCapCount:MODIN1_1\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODIN3_0\ to \Timer_1:TimerUDB:sIntCapCount:MODIN1_0\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__three_net_0
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing AMux_1_Decoder_enable to tmpOE__three_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:tmpOE__Bypass_net_0\ to tmpOE__three_net_0
Aliasing Net_1539 to zero
Aliasing Net_1541 to tmpOE__three_net_0
Aliasing \BasicCounter:MODULE_3:g2:a0:a_23\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_22\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_21\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_20\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_19\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_18\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_17\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_16\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_15\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_14\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_13\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_12\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_11\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_10\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_9\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_8\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_7\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_6\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_5\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_4\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_3\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:a_2\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__three_net_0
Aliasing MODIN5_1 to \BasicCounter:MODIN4_1\
Aliasing MODIN5_0 to \BasicCounter:MODIN4_0\
Aliasing \MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__three_net_0
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing AMux_1_Decoder_old_id_1D to \BasicCounter:MODIN4_1\
Aliasing AMux_1_Decoder_old_id_0D to \BasicCounter:MODIN4_0\
Removing Lhs of wire one[7] = tmpOE__three_net_0[1]
Removing Lhs of wire tmpOE__one_net_0[10] = tmpOE__three_net_0[1]
Removing Lhs of wire tmpOE__four_net_0[17] = tmpOE__three_net_0[1]
Removing Lhs of wire tmpOE__two_net_0[24] = tmpOE__three_net_0[1]
Removing Lhs of wire tmpOE__RX_2_net_0[31] = tmpOE__three_net_0[1]
Removing Lhs of wire tmpOE__TX_2_net_0[37] = tmpOE__three_net_0[1]
Removing Lhs of wire tmpOE__placeholder_net_0[52] = tmpOE__three_net_0[1]
Removing Lhs of wire Net_1594[58] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_83\[60] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_81\[61] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_82\[62] = zero[2]
Removing Rhs of wire Net_1595[69] = \Timer_1:Net_55\[70]
Removing Rhs of wire Net_1600[71] = \Timer_1:Net_53\[72]
Removing Rhs of wire Net_1600[71] = \Timer_1:TimerUDB:tc_reg_i\[105]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[86] = \Timer_1:TimerUDB:control_7\[78]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[88] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_0\[89] = tmpOE__three_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ic_1\[92] = \Timer_1:TimerUDB:control_1\[84]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ic_0\[93] = \Timer_1:TimerUDB:control_0\[85]
Removing Rhs of wire Net_1598[95] = \Comp_1:Net_1\[591]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[98] = \Timer_1:TimerUDB:runmode_enable\[171]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[99] = \Timer_1:TimerUDB:hwEnable\[100]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[99] = \Timer_1:TimerUDB:control_7\[78]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[102] = tmpOE__three_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[104] = \Timer_1:TimerUDB:status_tc\[101]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_1\[110] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[149]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_1\[111] = \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\[166]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_0\[113] = \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\[167]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[115] = \Timer_1:TimerUDB:capt_int_temp\[114]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\[116] = \Timer_1:TimerUDB:sIntCapCount:MODIN1_1\[117]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN1_1\[117] = \Timer_1:TimerUDB:int_capt_count_1\[109]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\[118] = \Timer_1:TimerUDB:sIntCapCount:MODIN1_0\[119]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN1_0\[119] = \Timer_1:TimerUDB:int_capt_count_0\[112]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\[120] = \Timer_1:TimerUDB:sIntCapCount:MODIN2_1\[121]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN2_1\[121] = \Timer_1:TimerUDB:control_1\[84]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\[122] = \Timer_1:TimerUDB:sIntCapCount:MODIN2_0\[123]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN2_0\[123] = \Timer_1:TimerUDB:control_0\[85]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\[124] = \Timer_1:TimerUDB:int_capt_count_1\[109]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\[125] = \Timer_1:TimerUDB:int_capt_count_0\[112]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\[126] = \Timer_1:TimerUDB:control_1\[84]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\[127] = \Timer_1:TimerUDB:control_0\[85]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\[128] = \Timer_1:TimerUDB:int_capt_count_1\[109]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\[129] = \Timer_1:TimerUDB:int_capt_count_0\[112]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\[130] = \Timer_1:TimerUDB:control_1\[84]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\[131] = \Timer_1:TimerUDB:control_0\[85]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\[134] = tmpOE__three_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\[135] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\[133]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\[137] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\[136]
Removing Rhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[149] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\[138]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\[160] = \Timer_1:TimerUDB:int_capt_count_1\[109]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN3_1\[161] = \Timer_1:TimerUDB:int_capt_count_1\[109]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\[162] = \Timer_1:TimerUDB:int_capt_count_0\[112]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN3_0\[163] = \Timer_1:TimerUDB:int_capt_count_0\[112]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[169] = tmpOE__three_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[170] = tmpOE__three_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[173] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[174] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[175] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[176] = \Timer_1:TimerUDB:status_tc\[101]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[177] = \Timer_1:TimerUDB:capt_int_temp\[114]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[178] = \Timer_1:TimerUDB:fifo_full\[179]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[180] = \Timer_1:TimerUDB:fifo_nempty\[181]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[183] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[184] = \Timer_1:TimerUDB:trig_reg\[172]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[185] = \Timer_1:TimerUDB:per_zero\[103]
Removing Lhs of wire AMux_1_Decoder_enable[316] = tmpOE__three_net_0[1]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[318] = \MODULE_4:g1:a0:xeq\[627]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[335] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[336] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[337] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[338] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[339] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[340] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[341] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[342] = zero[2]
Removing Lhs of wire \ADC_SAR_1:Net_188\[343] = Net_1524[319]
Removing Lhs of wire \ADC_SAR_1:soc\[348] = zero[2]
Removing Lhs of wire \ADC_SAR_1:tmpOE__Bypass_net_0\[366] = tmpOE__three_net_0[1]
Removing Lhs of wire Net_1539[384] = zero[2]
Removing Lhs of wire Net_1541[385] = tmpOE__three_net_0[1]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_4_1\[386] = \BasicCounter:MODULE_3:g2:a0:s_1\[546]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_4_0\[387] = \BasicCounter:MODULE_3:g2:a0:s_0\[547]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_23\[428] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_22\[429] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_21\[430] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_20\[431] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_19\[432] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_18\[433] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_17\[434] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_16\[435] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_15\[436] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_14\[437] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_13\[438] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_12\[439] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_11\[440] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_10\[441] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_9\[442] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_8\[443] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_7\[444] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_6\[445] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_5\[446] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_4\[447] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_3\[448] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_2\[449] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_1\[450] = \BasicCounter:MODIN4_1\[451]
Removing Lhs of wire \BasicCounter:MODIN4_1\[451] = Net_1536_1[321]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:a_0\[452] = \BasicCounter:MODIN4_0\[453]
Removing Lhs of wire \BasicCounter:MODIN4_0\[453] = Net_1536_0[323]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[585] = tmpOE__three_net_0[1]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[586] = tmpOE__three_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:newa_1\[594] = Net_1536_1[321]
Removing Lhs of wire MODIN5_1[595] = Net_1536_1[321]
Removing Lhs of wire \MODULE_4:g1:a0:newa_0\[596] = Net_1536_0[323]
Removing Lhs of wire MODIN5_0[597] = Net_1536_0[323]
Removing Lhs of wire \MODULE_4:g1:a0:newb_1\[598] = MODIN6_1[599]
Removing Lhs of wire MODIN6_1[599] = AMux_1_Decoder_old_id_1[320]
Removing Lhs of wire \MODULE_4:g1:a0:newb_0\[600] = MODIN6_0[601]
Removing Lhs of wire MODIN6_0[601] = AMux_1_Decoder_old_id_0[322]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_1\[602] = Net_1536_1[321]
Removing Lhs of wire \MODULE_4:g1:a0:dataa_0\[603] = Net_1536_0[323]
Removing Lhs of wire \MODULE_4:g1:a0:datab_1\[604] = AMux_1_Decoder_old_id_1[320]
Removing Lhs of wire \MODULE_4:g1:a0:datab_0\[605] = AMux_1_Decoder_old_id_0[322]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_1\[606] = Net_1536_1[321]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:a_0\[607] = Net_1536_0[323]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_1\[608] = AMux_1_Decoder_old_id_1[320]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:b_0\[609] = AMux_1_Decoder_old_id_0[322]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:aeqb_0\[612] = tmpOE__three_net_0[1]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eq_0\[613] = \MODULE_4:g1:a0:gx:u0:xnor_array_0\[611]
Removing Lhs of wire \MODULE_4:g1:a0:gx:u0:eqi_0\[615] = \MODULE_4:g1:a0:gx:u0:eq_1\[614]
Removing Rhs of wire \MODULE_4:g1:a0:xeq\[627] = \MODULE_4:g1:a0:gx:u0:aeqb_1\[616]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[638] = Net_1598[95]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[639] = \Timer_1:TimerUDB:status_tc\[101]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[640] = \Timer_1:TimerUDB:control_7\[78]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[641] = \Timer_1:TimerUDB:capt_fifo_load\[97]
Removing Lhs of wire AMux_1_Decoder_old_id_1D[645] = Net_1536_1[321]
Removing Lhs of wire AMux_1_Decoder_old_id_0D[647] = Net_1536_0[323]

------------------------------------------------------
Aliased 0 equations, 136 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__three_net_0' (cost = 0):
tmpOE__three_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_1:TimerUDB:fifo_load_polarized\ <= ((not \Timer_1:TimerUDB:capture_last\ and Net_1598));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (\Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_1\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\' (cost = 60):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_1\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_1:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\ <= (not \Timer_1:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_1536_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:s_0\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:s_0\ <= (not Net_1536_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_1536_1 and Net_1536_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= ((not AMux_1_Decoder_old_id_1 and not Net_1536_1)
	OR (AMux_1_Decoder_old_id_1 and Net_1536_1));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not AMux_1_Decoder_old_id_0 and not Net_1536_0)
	OR (AMux_1_Decoder_old_id_0 and Net_1536_0));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_4:g1:a0:gx:u0:eq_1\ <= ((not AMux_1_Decoder_old_id_1 and not Net_1536_1 and not AMux_1_Decoder_old_id_0 and not Net_1536_0)
	OR (not AMux_1_Decoder_old_id_1 and not Net_1536_1 and AMux_1_Decoder_old_id_0 and Net_1536_0)
	OR (not AMux_1_Decoder_old_id_0 and not Net_1536_0 and AMux_1_Decoder_old_id_1 and Net_1536_1)
	OR (AMux_1_Decoder_old_id_1 and Net_1536_1 and AMux_1_Decoder_old_id_0 and Net_1536_0));


Substituting virtuals - pass 2:

Note:  Virtual signal \Timer_1:TimerUDB:capt_fifo_load\ with ( cost: 112 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Timer_1:TimerUDB:capt_fifo_load\ <= ((not \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:control_7\ and Net_1598));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\' (cost = 8):
\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\ <= ((not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\MODULE_4:g1:a0:xeq\' (cost = 4):
\MODULE_4:g1:a0:xeq\ <= ((not AMux_1_Decoder_old_id_1 and not Net_1536_1 and not AMux_1_Decoder_old_id_0 and not Net_1536_0)
	OR (not AMux_1_Decoder_old_id_1 and not Net_1536_1 and AMux_1_Decoder_old_id_0 and Net_1536_0)
	OR (not AMux_1_Decoder_old_id_0 and not Net_1536_0 and AMux_1_Decoder_old_id_1 and Net_1536_1)
	OR (AMux_1_Decoder_old_id_1 and Net_1536_1 and AMux_1_Decoder_old_id_0 and Net_1536_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:s_1\' (cost = 2):
\BasicCounter:MODULE_3:g2:a0:s_1\ <= ((not Net_1536_0 and Net_1536_1)
	OR (not Net_1536_1 and Net_1536_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'AMux_1_Decoder_is_active' (cost = 64):
AMux_1_Decoder_is_active <= ((not AMux_1_Decoder_old_id_1 and not Net_1536_1 and not AMux_1_Decoder_old_id_0 and not Net_1536_0)
	OR (not AMux_1_Decoder_old_id_1 and not Net_1536_1 and AMux_1_Decoder_old_id_0 and Net_1536_0)
	OR (not AMux_1_Decoder_old_id_0 and not Net_1536_0 and AMux_1_Decoder_old_id_1 and Net_1536_1)
	OR (AMux_1_Decoder_old_id_1 and Net_1536_1 and AMux_1_Decoder_old_id_0 and Net_1536_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 39 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[172] = \Timer_1:TimerUDB:control_7\[78]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[556] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[566] = zero[2]
Removing Lhs of wire \BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[576] = zero[2]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 C-CAN.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.749ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Monday, 12 June 2017 18:59:03
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\UNCAMotorsports-2017\C-CAN\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -d CY8C5888LTI-LP097 C-CAN.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
Assigning clock CAN_1_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_4'. Fanout=7, Signal=Net_1524
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=3, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \ADC_SAR_1:ADC_SAR\:sarcell.next
        Effective Clock: \ADC_SAR_1:ADC_SAR\:sarcell.next
        Enable Signal: True
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: placeholder(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = three(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => three(0)__PA ,
            analog_term => Net_1550 ,
            pad => three(0)_PAD );
        Properties:
        {
        }

    Pin : Name = one(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => one(0)__PA ,
            analog_term => Net_1557 ,
            pad => one(0)_PAD ,
            input => AMux_1_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = four(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => four(0)__PA ,
            analog_term => Net_1612 ,
            pad => four(0)_PAD ,
            input => AMux_1_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = two(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => two(0)__PA ,
            analog_term => Net_1610 ,
            pad => two(0)_PAD ,
            input => AMux_1_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = RX_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_2(0)__PA ,
            fb => Net_11 ,
            pad => RX_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_2(0)__PA ,
            input => Net_12 ,
            pad => TX_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = placeholder(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => placeholder(0)__PA ,
            analog_term => Net_1611 ,
            pad => placeholder(0)_PAD ,
            input => AMux_1_Decoder_one_hot_2 );

    Pin : Name = \ADC_SAR_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_1:Net_210\ ,
            pad => \ADC_SAR_1:Bypass(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * Net_1598 * 
              !\Timer_1:TimerUDB:capture_last\
        );
        Output = \Timer_1:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1598
        );
        Output = \Timer_1:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=Net_1600, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_1600 (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\
            + \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:capt_fifo_load\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=AMux_1_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1524) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1536_1
        );
        Output = AMux_1_Decoder_old_id_1 (fanout=4)

    MacroCell: Name=Net_1536_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1542)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1536_0
        );
        Output = Net_1536_1 (fanout=5)

    MacroCell: Name=AMux_1_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1524) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1536_0
        );
        Output = AMux_1_Decoder_old_id_0 (fanout=4)

    MacroCell: Name=Net_1536_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1542)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_1536_0 (fanout=6)

    MacroCell: Name=AMux_1_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1524) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMux_1_Decoder_old_id_1 * !Net_1536_1 * 
              !AMux_1_Decoder_old_id_0 * !Net_1536_0
        );
        Output = AMux_1_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMux_1_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1524) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMux_1_Decoder_old_id_1 * !Net_1536_1 * 
              AMux_1_Decoder_old_id_0 * Net_1536_0
        );
        Output = AMux_1_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMux_1_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1524) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMux_1_Decoder_old_id_1 * Net_1536_1 * !AMux_1_Decoder_old_id_0 * 
              !Net_1536_0
        );
        Output = AMux_1_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMux_1_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1524) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMux_1_Decoder_old_id_1 * Net_1536_1 * AMux_1_Decoder_old_id_0 * 
              Net_1536_0
        );
        Output = AMux_1_Decoder_one_hot_3 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_1 => \Timer_1:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_1595 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_1533 ,
            termin => zero ,
            termout => Net_1535 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_836 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_capture
        PORT MAP (
            interrupt => Net_1595 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_1533 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =zero_rpm
        PORT MAP (
            interrupt => Net_1600 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   11 :   37 :   48 : 22.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   15 :  177 :  192 :  7.81 %
  Unique P-terms              :   20 :  364 :  384 :  5.21 %
  Total P-terms               :   22 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.055ms
Tech Mapping phase: Elapsed time ==> 0s.127ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(1)][IoId=(4)] : RX_2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : TX_2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_4@[IOP=(3)][IoId=(4)] : four(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : one(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : three(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : two(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\
IO_5@[IOP=(3)][IoId=(5)] : placeholder(0)
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 69% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(1)][IoId=(4)] : RX_2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : TX_2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_4@[IOP=(3)][IoId=(4)] : four(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : one(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : three(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : two(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_1:viDAC8\
IO_5@[IOP=(0)][IoId=(5)] : placeholder(0)

Analog Placement phase: Elapsed time ==> 2s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_771 {
    sar_0_vplus
  }
  Net: Net_1557 {
    p3_0
  }
  Net: Net_1610 {
    p3_1
  }
  Net: Net_1611 {
    p15_0
  }
  Net: Net_1612 {
    p3_4
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_SAR_1:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: Net_1550 {
    p3_3
    agr7_x_p3_3
    agr7
    agr7_x_comp_3_vplus
    comp_3_vplus
  }
  Net: Net_1552 {
    vidac_1_vout
    agr1_x_vidac_1_vout
    agr1
    agr1_x_comp_3_vminus
    comp_3_vminus
  }
  Net: \VDAC8_1:Net_77\ {
  }
  Net: AmuxNet::AMux_1 {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_agr5
    agr5
    agr5_x_p3_1
    agr5_x_vidac_3_vout
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agr4_x_p3_0
    agr4_x_p3_4
    agr4_x_p15_0
    p3_1
    p3_0
    p3_4
    p15_0
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  p0_4                                             -> \ADC_SAR_1:Net_210\
  p0_4_exvref                                      -> \ADC_SAR_1:Net_210\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_0_vref                                       -> \ADC_SAR_1:Net_235\
  p3_3                                             -> Net_1550
  agr7_x_p3_3                                      -> Net_1550
  agr7                                             -> Net_1550
  agr7_x_comp_3_vplus                              -> Net_1550
  comp_3_vplus                                     -> Net_1550
  vidac_1_vout                                     -> Net_1552
  agr1_x_vidac_1_vout                              -> Net_1552
  agr1                                             -> Net_1552
  agr1_x_comp_3_vminus                             -> Net_1552
  comp_3_vminus                                    -> Net_1552
  sar_0_vplus                                      -> Net_771
  p3_0                                             -> Net_1557
  p3_1                                             -> Net_1610
  p15_0                                            -> Net_1611
  p3_4                                             -> Net_1612
  agl5_x_sar_0_vplus                               -> AmuxNet::AMux_1
  agl5                                             -> AmuxNet::AMux_1
  agl5_x_agr5                                      -> AmuxNet::AMux_1
  agr5                                             -> AmuxNet::AMux_1
  agr5_x_p3_1                                      -> AmuxNet::AMux_1
  agr5_x_vidac_3_vout                              -> AmuxNet::AMux_1
  vidac_3_vout                                     -> AmuxNet::AMux_1
  agr4_x_vidac_3_vout                              -> AmuxNet::AMux_1
  agr4                                             -> AmuxNet::AMux_1
  agr4_x_p3_0                                      -> AmuxNet::AMux_1
  agr4_x_p3_4                                      -> AmuxNet::AMux_1
  agr4_x_p15_0                                     -> AmuxNet::AMux_1
}
Mux Info {
  Mux: AMux_1 {
     Mouth: Net_771
     Guts:  AmuxNet::AMux_1
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1557
      Outer: agr4_x_p3_0
      Inner: __open__
      Path {
        p3_0
        agr4_x_p3_0
        agr4
        agr4_x_vidac_3_vout
        vidac_3_vout
        agr5_x_vidac_3_vout
        agr5
        agl5_x_agr5
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_1610
      Outer: agr5_x_p3_1
      Inner: __open__
      Path {
        p3_1
        agr5_x_p3_1
        agr5
        agl5_x_agr5
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_1611
      Outer: agr4_x_p15_0
      Inner: __open__
      Path {
        p15_0
        agr4_x_p15_0
        agr4
        agr4_x_vidac_3_vout
        vidac_3_vout
        agr5_x_vidac_3_vout
        agr5
        agl5_x_agr5
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_1612
      Outer: agr4_x_p3_4
      Inner: __open__
      Path {
        p3_4
        agr4_x_p3_4
        agr4
        agr4_x_vidac_3_vout
        vidac_3_vout
        agr5_x_vidac_3_vout
        agr5
        agl5_x_agr5
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.308ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :   41 :   48 :  14.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.71
                   Pterms :            3.14
               Macrocells :            2.14
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          5 :       3.40 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1600, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_1600 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * Net_1598 * 
              !\Timer_1:TimerUDB:capture_last\
        );
        Output = \Timer_1:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1598
        );
        Output = \Timer_1:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:capt_fifo_load\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\
            + \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_1 => \Timer_1:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_1595 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1536_1, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1542)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1536_0
        );
        Output = Net_1536_1 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1536_0, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1542)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_1536_0 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMux_1_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1524) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMux_1_Decoder_old_id_1 * !Net_1536_1 * 
              !AMux_1_Decoder_old_id_0 * !Net_1536_0
        );
        Output = AMux_1_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMux_1_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1524) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1536_0
        );
        Output = AMux_1_Decoder_old_id_0 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMux_1_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1524) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMux_1_Decoder_old_id_1 * !Net_1536_1 * 
              AMux_1_Decoder_old_id_0 * Net_1536_0
        );
        Output = AMux_1_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMux_1_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1524) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMux_1_Decoder_old_id_1 * Net_1536_1 * !AMux_1_Decoder_old_id_0 * 
              !Net_1536_0
        );
        Output = AMux_1_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=AMux_1_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1524) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMux_1_Decoder_old_id_1 * Net_1536_1 * AMux_1_Decoder_old_id_0 * 
              Net_1536_0
        );
        Output = AMux_1_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMux_1_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1524) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1536_1
        );
        Output = AMux_1_Decoder_old_id_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_1533 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_capture
        PORT MAP (
            interrupt => Net_1595 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =zero_rpm
        PORT MAP (
            interrupt => Net_1600 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_836 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_1
        PORT MAP (
            dmareq => Net_1533 ,
            termin => zero ,
            termout => Net_1535 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \ADC_SAR_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_1:Net_210\ ,
        pad => \ADC_SAR_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = RX_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_2(0)__PA ,
        fb => Net_11 ,
        pad => RX_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TX_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_2(0)__PA ,
        input => Net_12 ,
        pad => TX_2(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = one(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => one(0)__PA ,
        analog_term => Net_1557 ,
        pad => one(0)_PAD ,
        input => AMux_1_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = two(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => two(0)__PA ,
        analog_term => Net_1610 ,
        pad => two(0)_PAD ,
        input => AMux_1_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = three(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => three(0)__PA ,
        analog_term => Net_1550 ,
        pad => three(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = four(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => four(0)__PA ,
        analog_term => Net_1612 ,
        pad => four(0)_PAD ,
        input => AMux_1_Decoder_one_hot_3 );
    Properties:
    {
    }

Port 12 is empty
Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = placeholder(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => placeholder(0)__PA ,
        analog_term => Net_1611 ,
        pad => placeholder(0)_PAD ,
        input => AMux_1_Decoder_one_hot_2 );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN_1:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_11 ,
            can_tx => Net_12 ,
            can_tx_en => Net_835 ,
            interrupt => Net_836 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1524 ,
            dclk_0 => Net_1524_local ,
            dclk_glb_1 => Net_10 ,
            dclk_1 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_1550 ,
            vminus => Net_1552 ,
            clk_udb => Net_10_local ,
            out => Net_1598 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_1552 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_771 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_210\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clk_udb => Net_1524_local ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_1542 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_1533 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1
        PORT MAP (
            muxin_3 => Net_1612 ,
            muxin_2 => Net_1611 ,
            muxin_1 => Net_1610 ,
            muxin_0 => Net_1557 ,
            vout => Net_771 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+-----------------------------------------------
   0 |   4 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_1:Bypass(0)\ | Analog(\ADC_SAR_1:Net_210\)
-----+-----+-------+-----------+------------------+-----------------------+-----------------------------------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL |               RX_2(0) | FB(Net_11)
     |   5 |     * |      NONE |         CMOS_OUT |               TX_2(0) | In(Net_12)
-----+-----+-------+-----------+------------------+-----------------------+-----------------------------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |                one(0) | In(AMux_1_Decoder_one_hot_0), Analog(Net_1557)
     |   1 |     * |      NONE |      HI_Z_ANALOG |                two(0) | In(AMux_1_Decoder_one_hot_1), Analog(Net_1610)
     |   3 |     * |      NONE |      HI_Z_ANALOG |              three(0) | Analog(Net_1550)
     |   4 |     * |      NONE |      HI_Z_ANALOG |               four(0) | In(AMux_1_Decoder_one_hot_3), Analog(Net_1612)
-----+-----+-------+-----------+------------------+-----------------------+-----------------------------------------------
  15 |   0 |       |      NONE |      RES_PULL_UP |        placeholder(0) | In(AMux_1_Decoder_one_hot_2), Analog(Net_1611)
--------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.931ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.518ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.658ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.097ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in C-CAN_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.326ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.272ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.273ms
API generation phase: Elapsed time ==> 2s.096ms
Dependency generation phase: Elapsed time ==> 0s.028ms
Cleanup phase: Elapsed time ==> 0s.000ms
