// Auto-generated by OpenLane
module mult8_2bits_1op_e17108(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input[7:0] A,
  input[7:0] B,
  output[15:0] P
);
endmodule
