

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Sat Nov 19 15:45:18 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4166|     4166|  41.660 us|  41.660 us|  4166|  4166|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                              |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_42                   |compute_Pipeline_VITIS_LOOP_134_1                   |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        |grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_50  |compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3  |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
        |grp_compute_Pipeline_VITIS_LOOP_150_4_fu_62                   |compute_Pipeline_VITIS_LOOP_150_4                   |       38|       38|   0.380 us|   0.380 us|    38|    38|       no|
        |grp_compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6_fu_72  |compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6  |     2052|     2052|  20.520 us|  20.520 us|  2052|  2052|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|     519|     727|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     507|    -|
|Register         |        -|     -|      28|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     547|    1234|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_42                   |compute_Pipeline_VITIS_LOOP_134_1                   |        0|   0|    9|   50|    0|
    |grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_50  |compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3  |        0|   0|   51|  155|    0|
    |grp_compute_Pipeline_VITIS_LOOP_150_4_fu_62                   |compute_Pipeline_VITIS_LOOP_150_4                   |        0|   0|  156|  116|    0|
    |grp_compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6_fu_72  |compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6  |        0|   0|  115|  180|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U54                            |hadd_16ns_16ns_16_2_full_dsp_1                      |        0|   2|   94|  113|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U55                            |hadd_16ns_16ns_16_2_full_dsp_1                      |        0|   2|   94|  113|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                         |                                                    |        0|   4|  519|  727|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  49|          9|    1|          9|
    |grp_fu_94_ce           |  14|          3|    1|          3|
    |grp_fu_94_p0           |  14|          3|   16|         48|
    |grp_fu_94_p1           |  14|          3|   16|         48|
    |grp_fu_98_ce           |  14|          3|    1|          3|
    |grp_fu_98_p0           |  14|          3|   16|         48|
    |grp_fu_98_p1           |  14|          3|   16|         48|
    |reg_file_2_0_address0  |  14|          3|   11|         33|
    |reg_file_2_0_ce0       |  14|          3|    1|          3|
    |reg_file_2_0_ce1       |   9|          2|    1|          2|
    |reg_file_2_0_we0       |   9|          2|    1|          2|
    |reg_file_2_1_address0  |  14|          3|   11|         33|
    |reg_file_2_1_ce0       |  14|          3|    1|          3|
    |reg_file_2_1_ce1       |   9|          2|    1|          2|
    |reg_file_2_1_we0       |   9|          2|    1|          2|
    |reg_file_4_0_address0  |  26|          5|   11|         55|
    |reg_file_4_0_address1  |  20|          4|   11|         44|
    |reg_file_4_0_ce0       |  26|          5|    1|          5|
    |reg_file_4_0_ce1       |  20|          4|    1|          4|
    |reg_file_4_0_d0        |  20|          4|   16|         64|
    |reg_file_4_0_we0       |  20|          4|    1|          4|
    |reg_file_4_0_we1       |   9|          2|    1|          2|
    |reg_file_4_1_address0  |  26|          5|   11|         55|
    |reg_file_4_1_address1  |  20|          4|   11|         44|
    |reg_file_4_1_ce0       |  26|          5|    1|          5|
    |reg_file_4_1_ce1       |  20|          4|    1|          4|
    |reg_file_4_1_d0        |  20|          4|   16|         64|
    |reg_file_4_1_we0       |  20|          4|    1|          4|
    |reg_file_4_1_we1       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 507|        103|  179|        643|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |   8|   0|    8|          0|
    |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_42_ap_start_reg                   |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_50_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_150_4_fu_62_ap_start_reg                   |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6_fu_72_ap_start_reg  |   1|   0|    1|          0|
    |reg_file_0_0_load_reg_89                                                   |  16|   0|   16|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |  28|   0|   28|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       compute|  return value|
|reg_file_0_0_address0  |  out|   11|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_ce0       |  out|    1|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_q0        |   in|   16|   ap_memory|  reg_file_0_0|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_we0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_d0        |  out|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_we0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_d0        |  out|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_q0        |   in|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_we1       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_d1        |  out|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_q1        |   in|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_q0        |   in|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_we1       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_d1        |  out|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_q1        |   in|   16|   ap_memory|  reg_file_4_1|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

