Solution: 

module top_module(
    input clk,
    input in,
    input reset,
    output out); //
	
    parameter A= 2'h0, B= 2'h1, C= 2'h2, D= 2'h3;
    reg [1:0] state;
    reg [1:0] n_state;
    // State transition logic
    always@(*) begin
        case(state)
            A: n_state= in? B: A;
            B: n_state= in? B: C;
            C: n_state= in? D: A;
            D: n_state= in? B: C;
        endcase
    end
    // State flip-flops with synchronous reset
    always@(posedge clk)begin
        if(reset) state<= A;
        else state<= n_state;
    end
    // Output logic
    assign out= (state== D);
endmodule
