# 0 "arch/arm64/boot/dts/freescale/imx8mp-venice-gw71xx-2x.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/imx8mp-venice-gw71xx-2x.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx8mp-clock.h" 1
# 7 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/imx8mp-power.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/imx8mp-reset.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 11 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/fsl,imx8mp.h" 1
# 12 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 13 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 14 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2

# 1 "arch/arm64/boot/dts/freescale/imx8mp-pinfunc.h" 1
# 16 "arch/arm64/boot/dts/freescale/imx8mp.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &fec;
  ethernet1 = &eqos;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  i2c4 = &i2c5;
  i2c5 = &i2c6;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  spi0 = &flexspi;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  A53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   clock-latency = <61036>;
   clocks = <&clk 287>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   nvmem-cells = <&cpu_speed_grade>;
   nvmem-cell-names = "speed_grade";
   operating-points-v2 = <&a53_opp_table>;
   #cooling-cells = <2>;
  };

  A53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clock-latency = <61036>;
   clocks = <&clk 287>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   #cooling-cells = <2>;
  };

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   clock-latency = <61036>;
   clocks = <&clk 287>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   #cooling-cells = <2>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   clock-latency = <61036>;
   clocks = <&clk 287>;
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&A53_L2>;
   operating-points-v2 = <&a53_opp_table>;
   #cooling-cells = <2>;
  };

  A53_L2: l2-cache0 {
   compatible = "cache";
   cache-unified;
   cache-level = <2>;
   cache-size = <0x80000>;
   cache-line-size = <64>;
   cache-sets = <512>;
  };
 };

 a53_opp_table: opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <850000>;
   opp-supported-hw = <0x8a0>, <0x7>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1600000000 {
   opp-hz = /bits/ 64 <1600000000>;
   opp-microvolt = <950000>;
   opp-supported-hw = <0xa0>, <0x7>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };

  opp-1800000000 {
   opp-hz = /bits/ 64 <1800000000>;
   opp-microvolt = <1000000>;
   opp-supported-hw = <0x20>, <0x3>;
   clock-latency-ns = <150000>;
   opp-suspend;
  };
 };

 osc_32k: clock-osc-32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "osc_32k";
 };

 osc_24m: clock-osc-24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "osc_24m";
 };

 clk_ext1: clock-ext1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext1";
 };

 clk_ext2: clock-ext2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext2";
 };

 clk_ext3: clock-ext3 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext3";
 };

 clk_ext4: clock-ext4 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <133000000>;
  clock-output-names = "clk_ext4";
 };

 funnel {




  compatible = "arm,coresight-static-funnel";

  in-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    ca_funnel_in_port0: endpoint {
     remote-endpoint = <&etm0_out_port>;
    };
   };

   port@1 {
    reg = <1>;

    ca_funnel_in_port1: endpoint {
     remote-endpoint = <&etm1_out_port>;
    };
   };

   port@2 {
    reg = <2>;

    ca_funnel_in_port2: endpoint {
     remote-endpoint = <&etm2_out_port>;
    };
   };

   port@3 {
    reg = <3>;

     ca_funnel_in_port3: endpoint {
     remote-endpoint = <&etm3_out_port>;
    };
   };
  };

  out-ports {
   port {

    ca_funnel_out_port0: endpoint {
     remote-endpoint = <&hugo_funnel_in_port0>;
    };
   };
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  dsp_reserved: dsp@92400000 {
   reg = <0 0x92400000 0 0x2000000>;
   no-map;
  };
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7
        ((((1 << (4)) - 1) << 8) | 4)>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tmu 0>;
   trips {
    cpu_alert0: trip0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit0: trip1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
      <&A53_0 (~0) (~0)>,
      <&A53_1 (~0) (~0)>,
      <&A53_2 (~0) (~0)>,
      <&A53_3 (~0) (~0)>;
    };
   };
  };

  soc-thermal {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tmu 1>;
   trips {
    soc_alert0: trip0 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    soc_crit0: trip1 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&soc_alert0>;
     cooling-device =
      <&A53_0 (~0) (~0)>,
      <&A53_1 (~0) (~0)>,
      <&A53_2 (~0) (~0)>,
      <&A53_3 (~0) (~0)>;
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
  clock-frequency = <8000000>;
  arm,no-tick-in-suspend;
 };

 soc: soc@0 {
  compatible = "fsl,imx8mp-soc", "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0x3e000000>;
  nvmem-cells = <&imx8mp_uid>;
  nvmem-cell-names = "soc_unique_id";

  etm0: etm@28440000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x28440000 0x1000>;
   cpu = <&A53_0>;
   clocks = <&clk 93>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     etm0_out_port: endpoint {
      remote-endpoint = <&ca_funnel_in_port0>;
     };
    };
   };
  };

  etm1: etm@28540000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x28540000 0x1000>;
   cpu = <&A53_1>;
   clocks = <&clk 93>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     etm1_out_port: endpoint {
      remote-endpoint = <&ca_funnel_in_port1>;
     };
    };
   };
  };

  etm2: etm@28640000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x28640000 0x1000>;
   cpu = <&A53_2>;
   clocks = <&clk 93>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     etm2_out_port: endpoint {
      remote-endpoint = <&ca_funnel_in_port2>;
     };
    };
   };
  };

  etm3: etm@28740000 {
   compatible = "arm,coresight-etm4x", "arm,primecell";
   reg = <0x28740000 0x1000>;
   cpu = <&A53_3>;
   clocks = <&clk 93>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     etm3_out_port: endpoint {
      remote-endpoint = <&ca_funnel_in_port3>;
     };
    };
   };
  };

  funnel@28c03000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x28c03000 0x1000>;
   clocks = <&clk 93>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     hugo_funnel_in_port0: endpoint {
      remote-endpoint = <&ca_funnel_out_port0>;
     };
    };

    port@1 {
     reg = <1>;

     hugo_funnel_in_port1: endpoint {

     };
    };

    port@2 {
     reg = <2>;

     hugo_funnel_in_port2: endpoint {

     };
    };

   };

   out-ports {
    port {
     hugo_funnel_out_port0: endpoint {
      remote-endpoint = <&etf_in_port>;
     };
    };
   };
  };

  etf@28c04000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x28c04000 0x1000>;
   clocks = <&clk 93>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     etf_in_port: endpoint {
      remote-endpoint = <&hugo_funnel_out_port0>;
     };
    };
   };

   out-ports {
    port {
     etf_out_port: endpoint {
      remote-endpoint = <&etr_in_port>;
     };
    };
   };
  };

  etr@28c06000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x28c06000 0x1000>;
   clocks = <&clk 93>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     etr_in_port: endpoint {
      remote-endpoint = <&etf_out_port>;
     };
    };
   };
  };

  aips1: bus@30000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30000000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   gpio1: gpio@30200000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30200000 0x10000>;
    interrupts = <0 64 4>,
          <0 65 4>;
    clocks = <&clk 193>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 5 30>;
   };

   gpio2: gpio@30210000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30210000 0x10000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    clocks = <&clk 194>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 35 21>;
   };

   gpio3: gpio@30220000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30220000 0x10000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    clocks = <&clk 195>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 56 26>, <&iomuxc 26 144 4>;
   };

   gpio4: gpio@30230000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30230000 0x10000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    clocks = <&clk 196>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 82 32>;
   };

   gpio5: gpio@30240000 {
    compatible = "fsl,imx8mp-gpio", "fsl,imx35-gpio";
    reg = <0x30240000 0x10000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    clocks = <&clk 197>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 114 30>;
   };

   tmu: tmu@30260000 {
    compatible = "fsl,imx8mp-tmu";
    reg = <0x30260000 0x10000>;
    clocks = <&clk 281>;
    nvmem-cells = <&tmu_calib>;
    nvmem-cell-names = "calib";
    #thermal-sensor-cells = <1>;
   };

   wdog1: watchdog@30280000 {
    compatible = "fsl,imx8mp-wdt", "fsl,imx21-wdt";
    reg = <0x30280000 0x10000>;
    interrupts = <0 78 4>;
    clocks = <&clk 259>;
    status = "disabled";
   };

   wdog2: watchdog@30290000 {
    compatible = "fsl,imx8mp-wdt", "fsl,imx21-wdt";
    reg = <0x30290000 0x10000>;
    interrupts = <0 79 4>;
    clocks = <&clk 260>;
    status = "disabled";
   };

   wdog3: watchdog@302a0000 {
    compatible = "fsl,imx8mp-wdt", "fsl,imx21-wdt";
    reg = <0x302a0000 0x10000>;
    interrupts = <0 10 4>;
    clocks = <&clk 261>;
    status = "disabled";
   };

   gpt1: timer@302d0000 {
    compatible = "fsl,imx8mp-gpt", "fsl,imx6dl-gpt";
    reg = <0x302d0000 0x10000>;
    interrupts = <0 55 4>;
    clocks = <&clk 198>, <&clk 155>;
    clock-names = "ipg", "per";
   };

   gpt2: timer@302e0000 {
    compatible = "fsl,imx8mp-gpt", "fsl,imx6dl-gpt";
    reg = <0x302e0000 0x10000>;
    interrupts = <0 54 4>;
    clocks = <&clk 199>, <&clk 156>;
    clock-names = "ipg", "per";
   };

   gpt3: timer@302f0000 {
    compatible = "fsl,imx8mp-gpt", "fsl,imx6dl-gpt";
    reg = <0x302f0000 0x10000>;
    interrupts = <0 53 4>;
    clocks = <&clk 200>, <&clk 157>;
    clock-names = "ipg", "per";
   };

   iomuxc: pinctrl@30330000 {
    compatible = "fsl,imx8mp-iomuxc";
    reg = <0x30330000 0x10000>;
   };

   gpr: syscon@30340000 {
    compatible = "fsl,imx8mp-iomuxc-gpr", "syscon";
    reg = <0x30340000 0x10000>;
   };

   ocotp: efuse@30350000 {
    compatible = "fsl,imx8mp-ocotp", "fsl,imx8mm-ocotp", "syscon";
    reg = <0x30350000 0x10000>;
    clocks = <&clk 214>;

    #address-cells = <1>;
    #size-cells = <1>;
# 668 "arch/arm64/boot/dts/freescale/imx8mp.dtsi"
    imx8mp_uid: unique-id@8 {
     reg = <0x8 0x8>;
    };

    cpu_speed_grade: speed-grade@10 {
     reg = <0x10 4>;
    };

    eth_mac1: mac-address@90 {
     reg = <0x90 6>;
    };

    eth_mac2: mac-address@96 {
     reg = <0x96 6>;
    };

    tmu_calib: calib@264 {
     reg = <0x264 0x10>;
    };
   };

   anatop: clock-controller@30360000 {
    compatible = "fsl,imx8mp-anatop", "fsl,imx8mm-anatop";
    reg = <0x30360000 0x10000>;
    #clock-cells = <1>;
   };

   snvs: snvs@30370000 {
    compatible = "fsl,sec-v4.0-mon","syscon", "simple-mfd";
    reg = <0x30370000 0x10000>;

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
           <0 20 4>;
     clocks = <&clk 249>;
     clock-names = "snvs-rtc";
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     clocks = <&clk 249>;
     clock-names = "snvs-pwrkey";
     linux,keycode = <116>;
     wakeup-source;
     status = "disabled";
    };

    snvs_lpgpr: snvs-lpgpr {
     compatible = "fsl,imx8mp-snvs-lpgpr",
           "fsl,imx7d-snvs-lpgpr";
    };
   };

   clk: clock-controller@30380000 {
    compatible = "fsl,imx8mp-ccm";
    reg = <0x30380000 0x10000>;
    #clock-cells = <1>;
    clocks = <&osc_32k>, <&osc_24m>, <&clk_ext1>, <&clk_ext2>,
      <&clk_ext3>, <&clk_ext4>;
    clock-names = "osc_32k", "osc_24m", "clk_ext1", "clk_ext2",
           "clk_ext3", "clk_ext4";
    assigned-clocks = <&clk 66>,
        <&clk 288>,
        <&clk 103>,
        <&clk 104>,
        <&clk 148>;
    assigned-clock-parents = <&clk 56>,
        <&clk 44>,
        <&clk 65>,
        <&clk 56>,
        <&clk 64>;
    assigned-clock-rates = <0>, <0>,
             <1000000000>,
             <800000000>,
             <500000000>;
   };

   src: reset-controller@30390000 {
    compatible = "fsl,imx8mp-src", "syscon";
    reg = <0x30390000 0x10000>;
    interrupts = <0 89 4>;
    #reset-cells = <1>;
   };

   gpc: gpc@303a0000 {
    compatible = "fsl,imx8mp-gpc";
    reg = <0x303a0000 0x1000>;
    interrupt-parent = <&gic>;
    interrupts = <0 87 4>;
    interrupt-controller;
    #interrupt-cells = <3>;

    pgc {
     #address-cells = <1>;
     #size-cells = <0>;

     pgc_mipi_phy1: power-domain@0 {
      #power-domain-cells = <0>;
      reg = <0>;
     };

     pgc_pcie_phy: power-domain@1 {
      #power-domain-cells = <0>;
      reg = <1>;
     };

     pgc_usb1_phy: power-domain@2 {
      #power-domain-cells = <0>;
      reg = <2>;
     };

     pgc_usb2_phy: power-domain@3 {
      #power-domain-cells = <0>;
      reg = <3>;
     };

     pgc_audio: power-domain@5 {
      #power-domain-cells = <0>;
      reg = <5>;
      clocks = <&clk 284>,
        <&clk 310>;
      assigned-clocks = <&clk 108>,
          <&clk 72>;
      assigned-clock-parents = <&clk 56>,
           <&clk 56>;
      assigned-clock-rates = <400000000>,
               <600000000>;
     };

     pgc_gpu2d: power-domain@6 {
      #power-domain-cells = <0>;
      reg = <6>;
      clocks = <&clk 247>;
      power-domains = <&pgc_gpumix>;
     };

     pgc_gpumix: power-domain@7 {
      #power-domain-cells = <0>;
      reg = <7>;
      clocks = <&clk 263>,
        <&clk 102>;
      assigned-clocks = <&clk 101>,
          <&clk 102>;
      assigned-clock-parents = <&clk 56>,
          <&clk 56>;
      assigned-clock-rates = <800000000>, <400000000>;
     };

     pgc_gpu3d: power-domain@9 {
      #power-domain-cells = <0>;
      reg = <9>;
      clocks = <&clk 248>,
        <&clk 308>;
      power-domains = <&pgc_gpumix>;
     };

     pgc_mediamix: power-domain@10 {
      #power-domain-cells = <0>;
      reg = <10>;
      clocks = <&clk 270>,
        <&clk 269>;
     };

     pgc_mipi_phy2: power-domain@16 {
      #power-domain-cells = <0>;
      reg = <16>;
     };

     pgc_hsiomix: power-domain@17 {
      #power-domain-cells = <0>;
      reg = <17>;
      clocks = <&clk 311>,
        <&clk 268>;
      assigned-clocks = <&clk 311>;
      assigned-clock-parents = <&clk 64>;
      assigned-clock-rates = <500000000>;
     };

     pgc_ispdwp: power-domain@18 {
      #power-domain-cells = <0>;
      reg = <18>;
      clocks = <&clk 276>;
     };

     pgc_vpumix: power-domain@19 {
      #power-domain-cells = <0>;
      reg = <8>;
      clocks = <&clk 282>;
     };

     pgc_vpu_g1: power-domain@20 {
      #power-domain-cells = <0>;
      power-domains = <&pgc_vpumix>;
      reg = <11>;
      clocks = <&clk 262>;
     };

     pgc_vpu_g2: power-domain@21 {
      #power-domain-cells = <0>;
      power-domains = <&pgc_vpumix>;
      reg = <12>;
      clocks = <&clk 266>;
     };

     pgc_vpu_vc8000e: power-domain@22 {
      #power-domain-cells = <0>;
      power-domains = <&pgc_vpumix>;
      reg = <13>;
      clocks = <&clk 265>;
     };

     pgc_mlmix: power-domain@24 {
      #power-domain-cells = <0>;
      reg = <4>;
      clocks = <&clk 105>,
        <&clk 106>,
        <&clk 267>;
     };
    };
   };
  };

  aips2: bus@30400000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30400000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   pwm1: pwm@30660000 {
    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
    reg = <0x30660000 0x10000>;
    interrupts = <0 81 4>;
    clocks = <&clk 220>,
      <&clk 220>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   pwm2: pwm@30670000 {
    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
    reg = <0x30670000 0x10000>;
    interrupts = <0 82 4>;
    clocks = <&clk 221>,
      <&clk 221>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   pwm3: pwm@30680000 {
    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
    reg = <0x30680000 0x10000>;
    interrupts = <0 83 4>;
    clocks = <&clk 222>,
      <&clk 222>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   pwm4: pwm@30690000 {
    compatible = "fsl,imx8mp-pwm", "fsl,imx27-pwm";
    reg = <0x30690000 0x10000>;
    interrupts = <0 84 4>;
    clocks = <&clk 223>,
      <&clk 223>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
    status = "disabled";
   };

   system_counter: timer@306a0000 {
    compatible = "nxp,sysctr-timer";
    reg = <0x306a0000 0x20000>;
    interrupts = <0 47 4>;
    clocks = <&osc_24m>;
    clock-names = "per";
   };

   gpt6: timer@306e0000 {
    compatible = "fsl,imx8mp-gpt", "fsl,imx6dl-gpt";
    reg = <0x306e0000 0x10000>;
    interrupts = <0 51 4>;
    clocks = <&clk 203>, <&clk 160>;
    clock-names = "ipg", "per";
   };

   gpt5: timer@306f0000 {
    compatible = "fsl,imx8mp-gpt", "fsl,imx6dl-gpt";
    reg = <0x306f0000 0x10000>;
    interrupts = <0 51 4>;
    clocks = <&clk 202>, <&clk 159>;
    clock-names = "ipg", "per";
   };

   gpt4: timer@30700000 {
    compatible = "fsl,imx8mp-gpt", "fsl,imx6dl-gpt";
    reg = <0x30700000 0x10000>;
    interrupts = <0 52 4>;
    clocks = <&clk 201>, <&clk 158>;
    clock-names = "ipg", "per";
   };
  };

  aips3: bus@30800000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30800000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   spba-bus@30800000 {
    compatible = "fsl,spba-bus", "simple-bus";
    reg = <0x30800000 0x100000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges;

    ecspi1: spi@30820000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx8mp-ecspi", "fsl,imx6ul-ecspi";
     reg = <0x30820000 0x10000>;
     interrupts = <0 31 4>;
     clocks = <&clk 189>,
       <&clk 189>;
     clock-names = "ipg", "per";
     assigned-clock-rates = <80000000>;
     assigned-clocks = <&clk 149>;
     assigned-clock-parents = <&clk 56>;
     dmas = <&sdma1 0 7 1>, <&sdma1 1 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi2: spi@30830000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx8mp-ecspi", "fsl,imx6ul-ecspi";
     reg = <0x30830000 0x10000>;
     interrupts = <0 32 4>;
     clocks = <&clk 190>,
       <&clk 190>;
     clock-names = "ipg", "per";
     assigned-clock-rates = <80000000>;
     assigned-clocks = <&clk 150>;
     assigned-clock-parents = <&clk 56>;
     dmas = <&sdma1 2 7 1>, <&sdma1 3 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    ecspi3: spi@30840000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx8mp-ecspi", "fsl,imx6ul-ecspi";
     reg = <0x30840000 0x10000>;
     interrupts = <0 33 4>;
     clocks = <&clk 191>,
       <&clk 191>;
     clock-names = "ipg", "per";
     assigned-clock-rates = <80000000>;
     assigned-clocks = <&clk 179>;
     assigned-clock-parents = <&clk 56>;
     dmas = <&sdma1 4 7 1>, <&sdma1 5 7 2>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart1: serial@30860000 {
     compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
     reg = <0x30860000 0x10000>;
     interrupts = <0 26 4>;
     clocks = <&clk 251>,
       <&clk 251>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 22 4 0>, <&sdma1 23 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart3: serial@30880000 {
     compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
     reg = <0x30880000 0x10000>;
     interrupts = <0 28 4>;
     clocks = <&clk 253>,
       <&clk 253>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 26 4 0>, <&sdma1 27 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    uart2: serial@30890000 {
     compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
     reg = <0x30890000 0x10000>;
     interrupts = <0 27 4>;
     clocks = <&clk 252>,
       <&clk 252>;
     clock-names = "ipg", "per";
     dmas = <&sdma1 24 4 0>, <&sdma1 25 4 0>;
     dma-names = "rx", "tx";
     status = "disabled";
    };

    flexcan1: can@308c0000 {
     compatible = "fsl,imx8mp-flexcan";
     reg = <0x308c0000 0x10000>;
     interrupts = <0 142 4>;
     clocks = <&clk 110>,
       <&clk 233>;
     clock-names = "ipg", "per";
     assigned-clocks = <&clk 116>;
     assigned-clock-parents = <&clk 48>;
     assigned-clock-rates = <40000000>;
     fsl,clk-source = /bits/ 8 <0>;
     fsl,stop-mode = <&gpr 0x10 4>;
     status = "disabled";
    };

    flexcan2: can@308d0000 {
     compatible = "fsl,imx8mp-flexcan";
     reg = <0x308d0000 0x10000>;
     interrupts = <0 144 4>;
     clocks = <&clk 110>,
       <&clk 234>;
     clock-names = "ipg", "per";
     assigned-clocks = <&clk 117>;
     assigned-clock-parents = <&clk 48>;
     assigned-clock-rates = <40000000>;
     fsl,clk-source = /bits/ 8 <0>;
     fsl,stop-mode = <&gpr 0x10 5>;
     status = "disabled";
    };
   };

   crypto: crypto@30900000 {
    compatible = "fsl,sec-v4.0";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x30900000 0x40000>;
    ranges = <0 0x30900000 0x40000>;
    interrupts = <0 91 4>;
    clocks = <&clk 107>,
      <&clk 110>;
    clock-names = "aclk", "ipg";

    sec_jr0: jr@1000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x1000 0x1000>;
     interrupts = <0 105 4>;
     status = "disabled";
    };

    sec_jr1: jr@2000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x2000 0x1000>;
     interrupts = <0 106 4>;
    };

    sec_jr2: jr@3000 {
     compatible = "fsl,sec-v4.0-job-ring";
     reg = <0x3000 0x1000>;
     interrupts = <0 114 4>;
    };
   };

   i2c1: i2c@30a20000 {
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a20000 0x10000>;
    interrupts = <0 35 4>;
    clocks = <&clk 205>;
    status = "disabled";
   };

   i2c2: i2c@30a30000 {
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a30000 0x10000>;
    interrupts = <0 36 4>;
    clocks = <&clk 206>;
    status = "disabled";
   };

   i2c3: i2c@30a40000 {
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a40000 0x10000>;
    interrupts = <0 37 4>;
    clocks = <&clk 207>;
    status = "disabled";
   };

   i2c4: i2c@30a50000 {
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30a50000 0x10000>;
    interrupts = <0 38 4>;
    clocks = <&clk 208>;
    status = "disabled";
   };

   uart4: serial@30a60000 {
    compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
    reg = <0x30a60000 0x10000>;
    interrupts = <0 29 4>;
    clocks = <&clk 254>,
      <&clk 254>;
    clock-names = "ipg", "per";
    dmas = <&sdma1 28 4 0>, <&sdma1 29 4 0>;
    dma-names = "rx", "tx";
    status = "disabled";
   };

   mu: mailbox@30aa0000 {
    compatible = "fsl,imx8mp-mu", "fsl,imx6sx-mu";
    reg = <0x30aa0000 0x10000>;
    interrupts = <0 88 4>;
    clocks = <&clk 213>;
    #mbox-cells = <2>;
   };

   mu2: mailbox@30e60000 {
    compatible = "fsl,imx8mp-mu", "fsl,imx6sx-mu";
    reg = <0x30e60000 0x10000>;
    interrupts = <0 136 4>;
    #mbox-cells = <2>;
    status = "disabled";
   };

   i2c5: i2c@30ad0000 {
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30ad0000 0x10000>;
    interrupts = <0 76 4>;
    clocks = <&clk 231>;
    status = "disabled";
   };

   i2c6: i2c@30ae0000 {
    compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
    #address-cells = <1>;
    #size-cells = <0>;
    reg = <0x30ae0000 0x10000>;
    interrupts = <0 77 4>;
    clocks = <&clk 232>;
    status = "disabled";
   };

   usdhc1: mmc@30b40000 {
    compatible = "fsl,imx8mp-usdhc", "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b40000 0x10000>;
    interrupts = <0 22 4>;
    clocks = <&clk 0>,
      <&clk 95>,
      <&clk 257>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc2: mmc@30b50000 {
    compatible = "fsl,imx8mp-usdhc", "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b50000 0x10000>;
    interrupts = <0 23 4>;
    clocks = <&clk 0>,
      <&clk 95>,
      <&clk 258>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   usdhc3: mmc@30b60000 {
    compatible = "fsl,imx8mp-usdhc", "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
    reg = <0x30b60000 0x10000>;
    interrupts = <0 24 4>;
    clocks = <&clk 0>,
      <&clk 95>,
      <&clk 277>;
    clock-names = "ipg", "ahb", "per";
    fsl,tuning-start-tap = <20>;
    fsl,tuning-step = <2>;
    bus-width = <4>;
    status = "disabled";
   };

   flexspi: spi@30bb0000 {
    compatible = "nxp,imx8mp-fspi";
    reg = <0x30bb0000 0x10000>, <0x8000000 0x10000000>;
    reg-names = "fspi_base", "fspi_mmap";
    interrupts = <0 107 4>;
    clocks = <&clk 226>,
      <&clk 226>;
    clock-names = "fspi_en", "fspi";
    assigned-clock-rates = <80000000>;
    assigned-clocks = <&clk 135>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   sdma1: dma-controller@30bd0000 {
    compatible = "fsl,imx8mp-sdma", "fsl,imx8mq-sdma";
    reg = <0x30bd0000 0x10000>;
    interrupts = <0 2 4>;
    clocks = <&clk 236>,
      <&clk 107>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   fec: ethernet@30be0000 {
    compatible = "fsl,imx8mp-fec", "fsl,imx8mq-fec", "fsl,imx6sx-fec";
    reg = <0x30be0000 0x10000>;
    interrupts = <0 118 4>,
          <0 119 4>,
          <0 120 4>,
          <0 121 4>;
    clocks = <&clk 192>,
      <&clk 242>,
      <&clk 132>,
      <&clk 131>,
      <&clk 133>;
    clock-names = "ipg", "ahb", "ptp",
           "enet_clk_ref", "enet_out";
    assigned-clocks = <&clk 94>,
        <&clk 132>,
        <&clk 131>,
        <&clk 133>;
    assigned-clock-parents = <&clk 54>,
        <&clk 58>,
        <&clk 59>,
        <&clk 57>;
    assigned-clock-rates = <0>, <100000000>, <125000000>, <0>;
    fsl,num-tx-queues = <3>;
    fsl,num-rx-queues = <3>;
    nvmem-cells = <&eth_mac1>;
    nvmem-cell-names = "mac-address";
    fsl,stop-mode = <&gpr 0x10 3>;
    status = "disabled";
   };

   eqos: ethernet@30bf0000 {
    compatible = "nxp,imx8mp-dwmac-eqos", "snps,dwmac-5.10a";
    reg = <0x30bf0000 0x10000>;
    interrupts = <0 135 4>,
          <0 134 4>;
    interrupt-names = "macirq", "eth_wake_irq";
    clocks = <&clk 237>,
      <&clk 225>,
      <&clk 130>,
      <&clk 129>;
    clock-names = "stmmaceth", "pclk", "ptp_ref", "tx";
    assigned-clocks = <&clk 94>,
        <&clk 130>,
        <&clk 129>;
    assigned-clock-parents = <&clk 54>,
        <&clk 58>,
        <&clk 59>;
    assigned-clock-rates = <0>, <100000000>, <125000000>;
    nvmem-cells = <&eth_mac2>;
    nvmem-cell-names = "mac-address";
    intf_mode = <&gpr 0x4>;
    status = "disabled";
   };
  };

  aips5: bus@30c00000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x30c00000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   spba-bus@30c00000 {
    compatible = "fsl,spba-bus", "simple-bus";
    reg = <0x30c00000 0x100000>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges;

    sai1: sai@30c10000 {
     compatible = "fsl,imx8mp-sai", "fsl,imx8mq-sai";
     reg = <0x30c10000 0x10000>;
     #sound-dai-cells = <0>;
     clocks = <&audio_blk_ctrl 0>,
       <&clk 0>,
       <&audio_blk_ctrl 1>,
       <&audio_blk_ctrl 2>,
       <&audio_blk_ctrl 3>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 0 2 0>, <&sdma2 1 2 0>;
     dma-names = "rx", "tx";
     interrupts = <0 95 4>;
     status = "disabled";
    };

    sai2: sai@30c20000 {
     compatible = "fsl,imx8mp-sai", "fsl,imx8mq-sai";
     reg = <0x30c20000 0x10000>;
     #sound-dai-cells = <0>;
     clocks = <&audio_blk_ctrl 4>,
       <&clk 0>,
       <&audio_blk_ctrl 5>,
       <&audio_blk_ctrl 6>,
       <&audio_blk_ctrl 7>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 2 2 0>, <&sdma2 3 2 0>;
     dma-names = "rx", "tx";
     interrupts = <0 96 4>;
     status = "disabled";
    };

    sai3: sai@30c30000 {
     compatible = "fsl,imx8mp-sai", "fsl,imx8mq-sai";
     reg = <0x30c30000 0x10000>;
     #sound-dai-cells = <0>;
     clocks = <&audio_blk_ctrl 8>,
       <&clk 0>,
       <&audio_blk_ctrl 9>,
       <&audio_blk_ctrl 10>,
       <&audio_blk_ctrl 11>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 4 2 0>, <&sdma2 5 2 0>;
     dma-names = "rx", "tx";
     interrupts = <0 50 4>;
     status = "disabled";
    };

    sai5: sai@30c50000 {
     compatible = "fsl,imx8mp-sai", "fsl,imx8mq-sai";
     reg = <0x30c50000 0x10000>;
     #sound-dai-cells = <0>;
     clocks = <&audio_blk_ctrl 12>,
       <&clk 0>,
       <&audio_blk_ctrl 13>,
       <&audio_blk_ctrl 14>,
       <&audio_blk_ctrl 15>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 8 2 0>, <&sdma2 9 2 0>;
     dma-names = "rx", "tx";
     interrupts = <0 90 4>;
     status = "disabled";
    };

    sai6: sai@30c60000 {
     compatible = "fsl,imx8mp-sai", "fsl,imx8mq-sai";
     reg = <0x30c60000 0x10000>;
     #sound-dai-cells = <0>;
     clocks = <&audio_blk_ctrl 16>,
       <&clk 0>,
       <&audio_blk_ctrl 17>,
       <&audio_blk_ctrl 18>,
       <&audio_blk_ctrl 19>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 10 2 0>, <&sdma2 11 2 0>;
     dma-names = "rx", "tx";
     interrupts = <0 90 4>;
     status = "disabled";
    };

    sai7: sai@30c80000 {
     compatible = "fsl,imx8mp-sai", "fsl,imx8mq-sai";
     reg = <0x30c80000 0x10000>;
     #sound-dai-cells = <0>;
     clocks = <&audio_blk_ctrl 20>,
       <&clk 0>,
       <&audio_blk_ctrl 21>,
       <&audio_blk_ctrl 22>,
       <&audio_blk_ctrl 23>;
     clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
     dmas = <&sdma2 12 2 0>, <&sdma2 13 2 0>;
     dma-names = "rx", "tx";
     interrupts = <0 111 4>;
     status = "disabled";
    };

    easrc: easrc@30c90000 {
     compatible = "fsl,imx8mp-easrc", "fsl,imx8mn-easrc";
     reg = <0x30c90000 0x10000>;
     interrupts = <0 122 4>;
     clocks = <&audio_blk_ctrl 24>;
     clock-names = "mem";
     dmas = <&sdma2 16 23 0> , <&sdma2 17 23 0>,
            <&sdma2 18 23 0> , <&sdma2 19 23 0>,
            <&sdma2 20 23 0> , <&sdma2 21 23 0>,
            <&sdma2 22 23 0> , <&sdma2 23 23 0>;
     dma-names = "ctx0_rx", "ctx0_tx",
          "ctx1_rx", "ctx1_tx",
          "ctx2_rx", "ctx2_tx",
          "ctx3_rx", "ctx3_tx";
     firmware-name = "imx/easrc/easrc-imx8mn.bin";
     fsl,asrc-rate = <8000>;
     fsl,asrc-format = <2>;
     status = "disabled";
    };

    micfil: audio-controller@30ca0000 {
     compatible = "fsl,imx8mp-micfil";
     reg = <0x30ca0000 0x10000>;
     #sound-dai-cells = <0>;
     interrupts = <0 109 4>,
           <0 110 4>,
           <0 44 4>,
           <0 45 4>;
     clocks = <&audio_blk_ctrl 25>,
       <&audio_blk_ctrl 54>,
       <&clk 38>,
       <&clk 39>,
       <&clk 6>;
     clock-names = "ipg_clk", "ipg_clk_app",
            "pll8k", "pll11k", "clkext3";
     dmas = <&sdma2 24 25 0x80000000>;
     dma-names = "rx";
     status = "disabled";
    };

   };

   sdma3: dma-controller@30e00000 {
    compatible = "fsl,imx8mp-sdma", "fsl,imx8mq-sdma";
    reg = <0x30e00000 0x10000>;
    #dma-cells = <3>;
    clocks = <&audio_blk_ctrl 27>,
      <&clk 284>;
    clock-names = "ipg", "ahb";
    interrupts = <0 34 4>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   sdma2: dma-controller@30e10000 {
    compatible = "fsl,imx8mp-sdma", "fsl,imx8mq-sdma";
    reg = <0x30e10000 0x10000>;
    #dma-cells = <3>;
    clocks = <&audio_blk_ctrl 26>,
      <&clk 284>;
    clock-names = "ipg", "ahb";
    interrupts = <0 103 4>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";
   };

   audio_blk_ctrl: clock-controller@30e20000 {
    compatible = "fsl,imx8mp-audio-blk-ctrl";
    reg = <0x30e20000 0x10000>;
    #clock-cells = <1>;
    clocks = <&clk 284>,
      <&clk 123>,
      <&clk 124>,
      <&clk 125>,
      <&clk 127>,
      <&clk 128>,
      <&clk 182>;
    clock-names = "ahb",
           "sai1", "sai2", "sai3",
           "sai5", "sai6", "sai7";
    power-domains = <&pgc_audio>;
   };
  };

  noc: interconnect@32700000 {
   compatible = "fsl,imx8mp-noc", "fsl,imx8m-noc";
   reg = <0x32700000 0x100000>;
   clocks = <&clk 103>;
   #interconnect-cells = <1>;
   operating-points-v2 = <&noc_opp_table>;

   noc_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-200000000 {
     opp-hz = /bits/ 64 <200000000>;
    };

    opp-1000000000 {
     opp-hz = /bits/ 64 <1000000000>;
    };
   };
  };

  aips4: bus@32c00000 {
   compatible = "fsl,aips-bus", "simple-bus";
   reg = <0x32c00000 0x400000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   isi_0: isi@32e00000 {
    compatible = "fsl,imx8mp-isi";
    reg = <0x32e00000 0x4000>;
    interrupts = <0 16 4>,
          <0 42 4>;
    clocks = <&clk 270>,
      <&clk 269>;
    clock-names = "axi", "apb";
    fsl,blk-ctrl = <&media_blk_ctrl>;
    power-domains = <&media_blk_ctrl 3>;
    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      isi_in_0: endpoint {
       remote-endpoint = <&mipi_csi_0_out>;
      };
     };

     port@1 {
      reg = <1>;

      isi_in_1: endpoint {
       remote-endpoint = <&mipi_csi_1_out>;
      };
     };
    };
   };

   dewarp: dwe@32e30000 {
    compatible = "nxp,imx8mp-dw100";
    reg = <0x32e30000 0x10000>;
    interrupts = <0 100 4>;
    clocks = <&clk 270>,
      <&clk 269>;
    clock-names = "axi", "ahb";
    power-domains = <&media_blk_ctrl 7>;
   };

   mipi_csi_0: csi@32e40000 {
    compatible = "fsl,imx8mp-mipi-csi2", "fsl,imx8mm-mipi-csi2";
    reg = <0x32e40000 0x10000>;
    interrupts = <0 17 4>;
    clock-frequency = <500000000>;
    clocks = <&clk 269>,
      <&clk 271>,
      <&clk 275>,
      <&clk 270>;
    clock-names = "pclk", "wrap", "phy", "axi";
    assigned-clocks = <&clk 170>;
    assigned-clock-parents = <&clk 65>;
    assigned-clock-rates = <500000000>;
    power-domains = <&media_blk_ctrl 1>;
    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
     };

     port@1 {
      reg = <1>;

      mipi_csi_0_out: endpoint {
       remote-endpoint = <&isi_in_0>;
      };
     };
    };
   };

   mipi_csi_1: csi@32e50000 {
    compatible = "fsl,imx8mp-mipi-csi2", "fsl,imx8mm-mipi-csi2";
    reg = <0x32e50000 0x10000>;
    interrupts = <0 80 4>;
    clock-frequency = <266000000>;
    clocks = <&clk 269>,
      <&clk 272>,
      <&clk 275>,
      <&clk 270>;
    clock-names = "pclk", "wrap", "phy", "axi";
    assigned-clocks = <&clk 173>;
    assigned-clock-parents = <&clk 65>;
    assigned-clock-rates = <266000000>;
    power-domains = <&media_blk_ctrl 4>;
    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
     };

     port@1 {
      reg = <1>;

      mipi_csi_1_out: endpoint {
       remote-endpoint = <&isi_in_1>;
      };
     };
    };
   };

   mipi_dsi: dsi@32e60000 {
    compatible = "fsl,imx8mp-mipi-dsim";
    reg = <0x32e60000 0x400>;
    clocks = <&clk 269>,
      <&clk 171>;
    clock-names = "bus_clk", "sclk_mipi";
    assigned-clocks = <&clk 98>,
        <&clk 171>;
    assigned-clock-parents = <&clk 56>,
        <&clk 2>;
    assigned-clock-rates = <200000000>, <24000000>;
    samsung,pll-clock-frequency = <24000000>;
    interrupts = <0 18 4>;
    power-domains = <&media_blk_ctrl 0>;
    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      dsim_from_lcdif1: endpoint {
       remote-endpoint = <&lcdif1_to_dsim>;
      };
     };
    };
   };

   lcdif1: display-controller@32e80000 {
    compatible = "fsl,imx8mp-lcdif";
    reg = <0x32e80000 0x10000>;
    clocks = <&clk 273>,
      <&clk 269>,
      <&clk 270>;
    clock-names = "pix", "axi", "disp_axi";
    interrupts = <0 5 4>;
    power-domains = <&media_blk_ctrl 2>;
    status = "disabled";

    port {
     lcdif1_to_dsim: endpoint {
      remote-endpoint = <&dsim_from_lcdif1>;
     };
    };
   };

   lcdif2: display-controller@32e90000 {
    compatible = "fsl,imx8mp-lcdif";
    reg = <0x32e90000 0x10000>;
    interrupts = <0 6 4>;
    clocks = <&clk 274>,
      <&clk 269>,
      <&clk 270>;
    clock-names = "pix", "axi", "disp_axi";
    power-domains = <&media_blk_ctrl 5>;
    status = "disabled";

    port {
     lcdif2_to_ldb: endpoint {
      remote-endpoint = <&ldb_from_lcdif2>;
     };
    };
   };

   media_blk_ctrl: blk-ctrl@32ec0000 {
    compatible = "fsl,imx8mp-media-blk-ctrl",
          "syscon";
    reg = <0x32ec0000 0x10000>;
    #address-cells = <1>;
    #size-cells = <1>;
    power-domains = <&pgc_mediamix>,
      <&pgc_mipi_phy1>,
      <&pgc_mipi_phy1>,
      <&pgc_mediamix>,
      <&pgc_mediamix>,
      <&pgc_mipi_phy2>,
      <&pgc_mediamix>,
      <&pgc_ispdwp>,
      <&pgc_ispdwp>,
      <&pgc_mipi_phy2>;
    power-domain-names = "bus", "mipi-dsi1", "mipi-csi1",
           "lcdif1", "isi", "mipi-csi2",
           "lcdif2", "isp", "dwe",
           "mipi-dsi2";
    interconnects =
     <&noc 28 &noc 27>,
     <&noc 29 &noc 27>,
     <&noc 30 &noc 27>,
     <&noc 31 &noc 27>,
     <&noc 32 &noc 27>,
     <&noc 33 &noc 27>,
     <&noc 34 &noc 27>,
     <&noc 35 &noc 27>;
    interconnect-names = "lcdif-rd", "lcdif-wr", "isi0",
           "isi1", "isi2", "isp0", "isp1",
           "dwe";
    clocks = <&clk 269>,
      <&clk 270>,
      <&clk 271>,
      <&clk 272>,
      <&clk 273>,
      <&clk 274>,
      <&clk 276>,
      <&clk 275>;
    clock-names = "apb", "axi", "cam1", "cam2",
           "disp1", "disp2", "isp", "phy";

    assigned-clocks = <&clk 97>,
        <&clk 98>,
        <&clk 172>,
        <&clk 313>,
        <&clk 20>;
    assigned-clock-parents = <&clk 65>,
        <&clk 56>,
        <&clk 40>,
        <&clk 40>;
    assigned-clock-rates = <500000000>, <200000000>,
             <0>, <0>, <1039500000>;
    #power-domain-cells = <1>;

    lvds_bridge: bridge@5c {
     compatible = "fsl,imx8mp-ldb";
     reg = <0x5c 0x4>, <0x128 0x4>;
     reg-names = "ldb", "lvds";
     clocks = <&clk 174>;
     clock-names = "ldb";
     assigned-clocks = <&clk 174>;
     assigned-clock-parents = <&clk 40>;
     status = "disabled";

     ports {
      #address-cells = <1>;
      #size-cells = <0>;

      port@0 {
       reg = <0>;

       ldb_from_lcdif2: endpoint {
        remote-endpoint = <&lcdif2_to_ldb>;
       };
      };

      port@1 {
       reg = <1>;

       ldb_lvds_ch0: endpoint {
       };
      };

      port@2 {
       reg = <2>;

       ldb_lvds_ch1: endpoint {
       };
      };
     };
    };
   };

   pcie_phy: pcie-phy@32f00000 {
    compatible = "fsl,imx8mp-pcie-phy";
    reg = <0x32f00000 0x10000>;
    resets = <&src 24>,
      <&src 25>;
    reset-names = "pciephy", "perst";
    power-domains = <&hsio_blk_ctrl 4>;
    #phy-cells = <0>;
    status = "disabled";
   };

   hsio_blk_ctrl: blk-ctrl@32f10000 {
    compatible = "fsl,imx8mp-hsio-blk-ctrl", "syscon";
    reg = <0x32f10000 0x24>;
    clocks = <&clk 255>,
      <&clk 217>;
    clock-names = "usb", "pcie";
    power-domains = <&pgc_hsiomix>, <&pgc_hsiomix>,
      <&pgc_usb1_phy>, <&pgc_usb2_phy>,
      <&pgc_hsiomix>, <&pgc_pcie_phy>;
    power-domain-names = "bus", "usb", "usb-phy1",
           "usb-phy2", "pcie", "pcie-phy";
    interconnects = <&noc 23 &noc 22>,
      <&noc 24 &noc 22>,
      <&noc 25 &noc 22>,
      <&noc 26 &noc 22>;
    interconnect-names = "noc-pcie", "usb1", "usb2", "pcie";
    #power-domain-cells = <1>;
    #clock-cells = <0>;
   };
  };

  pcie: pcie@33800000 {
   compatible = "fsl,imx8mp-pcie";
   reg = <0x33800000 0x400000>, <0x1ff00000 0x80000>;
   reg-names = "dbi", "config";
   clocks = <&clk 268>,
     <&clk 311>,
     <&clk 217>;
   clock-names = "pcie", "pcie_bus", "pcie_aux";
   assigned-clocks = <&clk 120>;
   assigned-clock-rates = <10000000>;
   assigned-clock-parents = <&clk 57>;
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   bus-range = <0x00 0xff>;
   ranges = <0x81000000 0 0x00000000 0x1ff80000 0 0x00010000>,
     <0x82000000 0 0x18000000 0x18000000 0 0x07f00000>;
   num-lanes = <1>;
   num-viewport = <4>;
   interrupts = <0 140 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &gic 0 126 4>,
     <0 0 0 2 &gic 0 125 4>,
     <0 0 0 3 &gic 0 124 4>,
     <0 0 0 4 &gic 0 123 4>;
   fsl,max-link-speed = <3>;
   linux,pci-domain = <0>;
   power-domains = <&hsio_blk_ctrl 3>;
   resets = <&src 26>,
     <&src 27>;
   reset-names = "apps", "turnoff";
   phys = <&pcie_phy>;
   phy-names = "pcie-phy";
   status = "disabled";
  };

  pcie_ep: pcie-ep@33800000 {
   compatible = "fsl,imx8mp-pcie-ep";
   reg = <0x33800000 0x000400000>, <0x18000000 0x08000000>;
   reg-names = "dbi", "addr_space";
   clocks = <&clk 268>,
     <&clk 311>,
     <&clk 217>;
   clock-names = "pcie", "pcie_bus", "pcie_aux";
   assigned-clocks = <&clk 120>;
   assigned-clock-rates = <10000000>;
   assigned-clock-parents = <&clk 57>;
   num-lanes = <1>;
   interrupts = <0 127 4>;
   interrupt-names = "dma";
   fsl,max-link-speed = <3>;
   power-domains = <&hsio_blk_ctrl 3>;
   resets = <&src 26>,
     <&src 27>;
   reset-names = "apps", "turnoff";
   phys = <&pcie_phy>;
   phy-names = "pcie-phy";
   num-ib-windows = <4>;
   num-ob-windows = <4>;
   status = "disabled";
  };

  gpu3d: gpu@38000000 {
   compatible = "vivante,gc";
   reg = <0x38000000 0x8000>;
   interrupts = <0 3 4>;
   clocks = <&clk 248>,
     <&clk 308>,
     <&clk 263>,
     <&clk 102>;
   clock-names = "core", "shader", "bus", "reg";
   assigned-clocks = <&clk 307>,
       <&clk 308>;
   assigned-clock-parents = <&clk 56>,
       <&clk 56>;
   assigned-clock-rates = <800000000>, <800000000>;
   power-domains = <&pgc_gpu3d>;
  };

  gpu2d: gpu@38008000 {
   compatible = "vivante,gc";
   reg = <0x38008000 0x8000>;
   interrupts = <0 25 4>;
   clocks = <&clk 247>,
     <&clk 263>,
     <&clk 102>;
   clock-names = "core", "bus", "reg";
   assigned-clocks = <&clk 309>;
   assigned-clock-parents = <&clk 56>;
   assigned-clock-rates = <800000000>;
   power-domains = <&pgc_gpu2d>;
  };

  vpu_g1: video-codec@38300000 {
   compatible = "nxp,imx8mm-vpu-g1";
   reg = <0x38300000 0x10000>;
   interrupts = <0 7 4>;
   clocks = <&clk 262>;
   assigned-clocks = <&clk 114>;
   assigned-clock-parents = <&clk 43>;
   assigned-clock-rates = <600000000>;
   power-domains = <&vpumix_blk_ctrl 0>;
  };

  vpu_g2: video-codec@38310000 {
   compatible = "nxp,imx8mq-vpu-g2";
   reg = <0x38310000 0x10000>;
   interrupts = <0 8 4>;
   clocks = <&clk 266>;
   assigned-clocks = <&clk 115>;
   assigned-clock-parents = <&clk 65>;
   assigned-clock-rates = <500000000>;
   power-domains = <&vpumix_blk_ctrl 1>;
  };

  vpumix_blk_ctrl: blk-ctrl@38330000 {
   compatible = "fsl,imx8mp-vpu-blk-ctrl", "syscon";
   reg = <0x38330000 0x100>;
   #power-domain-cells = <1>;
   power-domains = <&pgc_vpumix>, <&pgc_vpu_g1>,
     <&pgc_vpu_g2>, <&pgc_vpu_vc8000e>;
   power-domain-names = "bus", "g1", "g2", "vc8000e";
   clocks = <&clk 262>,
     <&clk 266>,
     <&clk 265>;
   clock-names = "g1", "g2", "vc8000e";
   assigned-clocks = <&clk 96>, <&clk 23>;
   assigned-clock-parents = <&clk 43>;
   assigned-clock-rates = <600000000>, <600000000>;
   interconnects = <&noc 37 &noc 36>,
     <&noc 38 &noc 36>,
     <&noc 39 &noc 36>;
   interconnect-names = "g1", "g2", "vc8000e";
  };

  gic: interrupt-controller@38800000 {
   compatible = "arm,gic-v3";
   reg = <0x38800000 0x10000>,
         <0x38880000 0xc0000>;
   #interrupt-cells = <3>;
   interrupt-controller;
   interrupts = <1 9 4>;
   interrupt-parent = <&gic>;
  };

  edacmc: memory-controller@3d400000 {
   compatible = "snps,ddrc-3.80a";
   reg = <0x3d400000 0x400000>;
   interrupts = <0 147 4>;
  };

  ddr-pmu@3d800000 {
   compatible = "fsl,imx8mp-ddr-pmu", "fsl,imx8m-ddr-pmu";
   reg = <0x3d800000 0x400000>;
   interrupts = <0 98 4>;
  };

  usb3_phy0: usb-phy@381f0040 {
   compatible = "fsl,imx8mp-usb-phy";
   reg = <0x381f0040 0x40>;
   clocks = <&clk 256>;
   clock-names = "phy";
   assigned-clocks = <&clk 147>;
   assigned-clock-parents = <&clk 2>;
   power-domains = <&hsio_blk_ctrl 1>;
   #phy-cells = <0>;
   status = "disabled";
  };

  usb3_0: usb@32f10100 {
   compatible = "fsl,imx8mp-dwc3";
   reg = <0x32f10100 0x8>,
         <0x381f0000 0x20>;
   clocks = <&clk 268>,
     <&clk 320>;
   clock-names = "hsio", "suspend";
   interrupts = <0 148 4>;
   power-domains = <&hsio_blk_ctrl 0>;
   #address-cells = <1>;
   #size-cells = <1>;
   dma-ranges = <0x40000000 0x40000000 0xc0000000>;
   ranges;
   status = "disabled";

   usb_dwc3_0: usb@38100000 {
    compatible = "snps,dwc3";
    reg = <0x38100000 0x10000>;
    clocks = <&clk 255>,
      <&clk 146>,
      <&clk 320>;
    clock-names = "bus_early", "ref", "suspend";
    interrupts = <0 40 4>;
    phys = <&usb3_phy0>, <&usb3_phy0>;
    phy-names = "usb2-phy", "usb3-phy";
    snps,gfladj-refclk-lpm-sel-quirk;
    snps,parkmode-disable-ss-quirk;
   };

  };

  usb3_phy1: usb-phy@382f0040 {
   compatible = "fsl,imx8mp-usb-phy";
   reg = <0x382f0040 0x40>;
   clocks = <&clk 256>;
   clock-names = "phy";
   assigned-clocks = <&clk 147>;
   assigned-clock-parents = <&clk 2>;
   power-domains = <&hsio_blk_ctrl 2>;
   #phy-cells = <0>;
   status = "disabled";
  };

  usb3_1: usb@32f10108 {
   compatible = "fsl,imx8mp-dwc3";
   reg = <0x32f10108 0x8>,
         <0x382f0000 0x20>;
   clocks = <&clk 268>,
     <&clk 320>;
   clock-names = "hsio", "suspend";
   interrupts = <0 149 4>;
   power-domains = <&hsio_blk_ctrl 0>;
   #address-cells = <1>;
   #size-cells = <1>;
   dma-ranges = <0x40000000 0x40000000 0xc0000000>;
   ranges;
   status = "disabled";

   usb_dwc3_1: usb@38200000 {
    compatible = "snps,dwc3";
    reg = <0x38200000 0x10000>;
    clocks = <&clk 255>,
      <&clk 146>,
      <&clk 320>;
    clock-names = "bus_early", "ref", "suspend";
    interrupts = <0 41 4>;
    phys = <&usb3_phy1>, <&usb3_phy1>;
    phy-names = "usb2-phy", "usb3-phy";
    snps,gfladj-refclk-lpm-sel-quirk;
    snps,parkmode-disable-ss-quirk;
   };
  };

  dsp: dsp@3b6e8000 {
   compatible = "fsl,imx8mp-dsp";
   reg = <0x3b6e8000 0x88000>;
   mbox-names = "txdb0", "txdb1",
    "rxdb0", "rxdb1";
   mboxes = <&mu2 2 0>, <&mu2 2 1>,
    <&mu2 3 0>, <&mu2 3 1>;
   memory-region = <&dsp_reserved>;
   status = "disabled";
  };
 };
};
# 9 "arch/arm64/boot/dts/freescale/imx8mp-venice-gw71xx-2x.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8mp-venice-gw702x.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8mp-venice-gw702x.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/net/ti-dp83867.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8mp-venice-gw702x.dtsi" 2

/ {
 aliases {
  ethernet0 = &eqos;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0x0 0x40000000 0 0x80000000>;
 };

 gpio-keys {
  compatible = "gpio-keys";

  key-user-pb {
   label = "user_pb";
   gpios = <&gpio 2 1>;
   linux,code = <0x100>;
  };

  key-user-pb1x {
   label = "user_pb1x";
   linux,code = <0x101>;
   interrupt-parent = <&gsc>;
   interrupts = <0>;
  };

  key-erased {
   label = "key_erased";
   linux,code = <0x102>;
   interrupt-parent = <&gsc>;
   interrupts = <1>;
  };

  key-eeprom-wp {
   label = "eeprom_wp";
   linux,code = <0x103>;
   interrupt-parent = <&gsc>;
   interrupts = <2>;
  };

  key-tamper {
   label = "tamper";
   linux,code = <0x104>;
   interrupt-parent = <&gsc>;
   interrupts = <5>;
  };

  switch-hold {
   label = "switch_hold";
   linux,code = <0x105>;
   interrupt-parent = <&gsc>;
   interrupts = <7>;
  };
 };
};

&A53_0 {
 cpu-supply = <&buck3_reg>;
};

&A53_1 {
 cpu-supply = <&buck3_reg>;
};

&A53_2 {
 cpu-supply = <&buck3_reg>;
};

&A53_3 {
 cpu-supply = <&buck3_reg>;
};

&eqos {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_eqos>;
 phy-mode = "rgmii-id";
 phy-handle = <&ethphy0>;
 status = "okay";

 mdio {
  compatible = "snps,dwmac-mdio";
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@0 {
   compatible = "ethernet-phy-ieee802.3-c22";
   pinctrl-0 = <&pinctrl_ethphy0>;
   pinctrl-names = "default";
   reg = <0x0>;
   interrupt-parent = <&gpio3>;
   interrupts = <16 2>;
   ti,rx-internal-delay = <0x7>;
   ti,tx-internal-delay = <0x7>;
   tx-fifo-depth = <0x01>;
   rx-fifo-depth = <0x01>;
  };
 };
};

&i2c1 {
 clock-frequency = <100000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c1>;
 pinctrl-1 = <&pinctrl_i2c1_gpio>;
 scl-gpios = <&gpio5 14 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 15 (0 | (2 | 4))>;
 status = "okay";

 gsc: gsc@20 {
  compatible = "gw,gsc";
  reg = <0x20>;
  pinctrl-0 = <&pinctrl_gsc>;
  interrupt-parent = <&gpio2>;
  interrupts = <6 2>;
  interrupt-controller;
  #interrupt-cells = <1>;
  #address-cells = <1>;
  #size-cells = <0>;

  adc {
   compatible = "gw,gsc-adc";
   #address-cells = <1>;
   #size-cells = <0>;

   channel@6 {
    gw,mode = <0>;
    reg = <0x06>;
    label = "temp";
   };

   channel@8 {
    gw,mode = <3>;
    reg = <0x08>;
    label = "vdd_bat";
   };

   channel@16 {
    gw,mode = <4>;
    reg = <0x16>;
    label = "fan_tach";
   };

   channel@82 {
    gw,mode = <2>;
    reg = <0x82>;
    label = "vdd_vin";
    gw,voltage-divider-ohms = <22100 1000>;
   };

   channel@84 {
    gw,mode = <2>;
    reg = <0x84>;
    label = "vdd_adc1";
    gw,voltage-divider-ohms = <10000 10000>;
   };

   channel@86 {
    gw,mode = <2>;
    reg = <0x86>;
    label = "vdd_adc2";
    gw,voltage-divider-ohms = <10000 10000>;
   };

   channel@88 {
    gw,mode = <2>;
    reg = <0x88>;
    label = "vdd_1p0";
   };

   channel@8c {
    gw,mode = <2>;
    reg = <0x8c>;
    label = "vdd_1p8";
   };

   channel@8e {
    gw,mode = <2>;
    reg = <0x8e>;
    label = "vdd_2p5";
   };

   channel@90 {
    gw,mode = <2>;
    reg = <0x90>;
    label = "vdd_3p3";
    gw,voltage-divider-ohms = <10000 10000>;
   };

   channel@92 {
    gw,mode = <2>;
    reg = <0x92>;
    label = "vdd_dram";
   };

   channel@98 {
    gw,mode = <2>;
    reg = <0x98>;
    label = "vdd_soc";
   };

   channel@9a {
    gw,mode = <2>;
    reg = <0x9a>;
    label = "vdd_arm";
   };

   channel@a2 {
    gw,mode = <2>;
    reg = <0xa2>;
    label = "vdd_gsc";
    gw,voltage-divider-ohms = <10000 10000>;
   };
  };

  fan-controller@0 {
   compatible = "gw,gsc-fan";
   reg = <0x0a>;
  };
 };

 gpio: gpio@23 {
  compatible = "nxp,pca9555";
  reg = <0x23>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&gsc>;
  interrupts = <4>;
 };

 eeprom@50 {
  compatible = "atmel,24c02";
  reg = <0x50>;
  pagesize = <16>;
 };

 eeprom@51 {
  compatible = "atmel,24c02";
  reg = <0x51>;
  pagesize = <16>;
 };

 eeprom@52 {
  compatible = "atmel,24c02";
  reg = <0x52>;
  pagesize = <16>;
 };

 eeprom@53 {
  compatible = "atmel,24c02";
  reg = <0x53>;
  pagesize = <16>;
 };

 rtc@68 {
  compatible = "dallas,ds1672";
  reg = <0x68>;
 };

 pmic@69 {
  compatible = "mps,mp5416";
  reg = <0x69>;

  regulators {

   buck1 {
    regulator-name = "buck1";
    regulator-min-microvolt = <850000>;
    regulator-max-microvolt = <1000000>;
    regulator-always-on;
    regulator-boot-on;
   };


   buck2 {
    regulator-name = "buck2";
    regulator-min-microvolt = <1100000>;
    regulator-max-microvolt = <1100000>;
    regulator-always-on;
    regulator-boot-on;
   };


   buck3_reg: buck3 {
    regulator-name = "buck3";
    regulator-min-microvolt = <850000>;
    regulator-max-microvolt = <1000000>;
    regulator-always-on;
    regulator-boot-on;
   };


   buck4 {
    regulator-name = "buck4";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-always-on;
    regulator-boot-on;
   };


   ldo1 {
    regulator-name = "ldo1";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-always-on;
    regulator-boot-on;
   };


   ldo2 {
    regulator-name = "ldo2";
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <1000000>;
    regulator-always-on;
    regulator-boot-on;
   };


   ldo3 {
    regulator-name = "ldo3";
    regulator-min-microvolt = <2500000>;
    regulator-max-microvolt = <2500000>;
    regulator-always-on;
    regulator-boot-on;
   };


   ldo4 {
    regulator-name = "ldo4";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-always-on;
    regulator-boot-on;
   };
  };
 };
};


&i2c2 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c2>;
 pinctrl-1 = <&pinctrl_i2c2_gpio>;
 scl-gpios = <&gpio5 16 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 17 (0 | (2 | 4))>;
 status = "okay";

 eeprom@52 {
  compatible = "atmel,24c32";
  reg = <0x52>;
  pagesize = <32>;
 };
};


&i2c3 {
 clock-frequency = <400000>;
 pinctrl-names = "default", "gpio";
 pinctrl-0 = <&pinctrl_i2c3>;
 pinctrl-1 = <&pinctrl_i2c3_gpio>;
 scl-gpios = <&gpio5 18 (0 | (2 | 4))>;
 sda-gpios = <&gpio5 19 (0 | (2 | 4))>;
 status = "okay";
};


&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};


&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 status = "okay";
};


&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3>;
 status = "okay";
};


&usdhc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usdhc1>;
 bus-width = <4>;
 non-removable;
 status = "okay";
 bus-width = <4>;
 non-removable;
 status = "okay";
};


&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&wdog1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_wdog>;
 fsl,ext-reset-output;
 status = "okay";
};

&iomuxc {
 pinctrl_eqos: eqosgrp {
  fsl,pins = <
   0x054 0x2B4 0x000 0x0 0x0 0x2
   0x058 0x2B8 0x590 0x0 0x1 0x2
   0x07C 0x2DC 0x000 0x0 0x0 0x90
   0x080 0x2E0 0x000 0x0 0x0 0x90
   0x084 0x2E4 0x000 0x0 0x0 0x90
   0x088 0x2E8 0x000 0x0 0x0 0x90
   0x078 0x2D8 0x000 0x0 0x0 0x90
   0x074 0x2D4 0x000 0x0 0x0 0x90
   0x068 0x2C8 0x000 0x0 0x0 0x16
   0x064 0x2C4 0x000 0x0 0x0 0x16
   0x060 0x2C0 0x000 0x0 0x0 0x16
   0x05C 0x2BC 0x000 0x0 0x0 0x16
   0x06C 0x2CC 0x000 0x0 0x0 0x16
   0x070 0x2D0 0x000 0x0 0x0 0x16
  >;
 };

 pinctrl_ethphy0: ethphy0grp {
  fsl,pins = <
   0x118 0x378 0x000 0x5 0x0 0x140
   0x120 0x380 0x000 0x5 0x0 0x150
  >;
 };

 pinctrl_gsc: gscgrp {
  fsl,pins = <
   0x0A4 0x304 0x000 0x5 0x0 0x150
  >;
 };

 pinctrl_i2c1: i2c1grp {
  fsl,pins = <
   0x200 0x460 0x5A4 0x0 0x2 0x400001c2
   0x204 0x464 0x5A8 0x0 0x2 0x400001c2
  >;
 };

 pinctrl_i2c1_gpio: i2c1gpiogrp {
  fsl,pins = <
   0x200 0x460 0x000 0x5 0x0 0x400001c2
   0x204 0x464 0x000 0x5 0x0 0x400001c2
  >;
 };

 pinctrl_i2c2: i2c2grp {
  fsl,pins = <
   0x208 0x468 0x5AC 0x0 0x2 0x400001c2
   0x20C 0x46C 0x5B0 0x0 0x2 0x400001c2
  >;
 };

 pinctrl_i2c2_gpio: i2c2gpiogrp {
  fsl,pins = <
   0x208 0x468 0x000 0x5 0x0 0x400001c2
   0x20C 0x46C 0x000 0x5 0x0 0x400001c2
  >;
 };

 pinctrl_i2c3: i2c3grp {
  fsl,pins = <
   0x210 0x470 0x5B4 0x0 0x4 0x400001c2
   0x214 0x474 0x5B8 0x0 0x4 0x400001c2
  >;
 };

 pinctrl_i2c3_gpio: i2c3gpiogrp {
  fsl,pins = <
   0x210 0x470 0x000 0x5 0x0 0x400001c2
   0x214 0x474 0x000 0x5 0x0 0x400001c2
  >;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins = <
   0x220 0x480 0x5E8 0x0 0x4 0x140
   0x224 0x484 0x000 0x0 0x0 0x140
  >;
 };

 pinctrl_uart2: uart2grp {
  fsl,pins = <
   0x228 0x488 0x5F0 0x0 0x6 0x140
   0x22C 0x48C 0x000 0x0 0x0 0x140
  >;
 };

 pinctrl_uart3: uart3grp {
  fsl,pins = <
   0x230 0x490 0x5F8 0x0 0x6 0x140
   0x234 0x494 0x000 0x0 0x0 0x140
  >;
 };

 pinctrl_usdhc1: usdhc1grp {
  fsl,pins = <
   0x08C 0x2EC 0x000 0x0 0x0 0x190
   0x090 0x2F0 0x000 0x0 0x0 0x1d0
   0x094 0x2F4 0x000 0x0 0x0 0x1d0
   0x098 0x2F8 0x000 0x0 0x0 0x1d0
   0x09C 0x2FC 0x000 0x0 0x0 0x1d0
   0x0A0 0x300 0x000 0x0 0x0 0x1d0
  >;
 };

 pinctrl_usdhc3: usdhc3grp {
  fsl,pins = <
   0x124 0x384 0x604 0x2 0x1 0x190
   0x128 0x388 0x60C 0x2 0x1 0x1d0
   0x108 0x368 0x610 0x2 0x1 0x1d0
   0x10C 0x36C 0x614 0x2 0x1 0x1d0
   0x110 0x370 0x618 0x2 0x1 0x1d0
   0x114 0x374 0x61C 0x2 0x1 0x1d0
   0x11C 0x37C 0x620 0x2 0x1 0x1d0
   0x0EC 0x34C 0x624 0x2 0x1 0x1d0
   0x0F0 0x350 0x628 0x2 0x1 0x1d0
   0x0F4 0x354 0x62C 0x2 0x1 0x1d0
   0x0E8 0x348 0x630 0x2 0x1 0x190
  >;
 };

 pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
  fsl,pins = <
   0x124 0x384 0x604 0x2 0x1 0x194
   0x128 0x388 0x60C 0x2 0x1 0x1d4
   0x108 0x368 0x610 0x2 0x1 0x1d4
   0x10C 0x36C 0x614 0x2 0x1 0x1d4
   0x110 0x370 0x618 0x2 0x1 0x1d4
   0x114 0x374 0x61C 0x2 0x1 0x1d4
   0x11C 0x37C 0x620 0x2 0x1 0x1d4
   0x0EC 0x34C 0x624 0x2 0x1 0x1d4
   0x0F0 0x350 0x628 0x2 0x1 0x1d4
   0x0F4 0x354 0x62C 0x2 0x1 0x1d4
   0x0E8 0x348 0x630 0x2 0x1 0x194
  >;
 };

 pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
  fsl,pins = <
   0x124 0x384 0x604 0x2 0x1 0x196
   0x128 0x388 0x60C 0x2 0x1 0x1d6
   0x108 0x368 0x610 0x2 0x1 0x1d6
   0x10C 0x36C 0x614 0x2 0x1 0x1d6
   0x110 0x370 0x618 0x2 0x1 0x1d6
   0x114 0x374 0x61C 0x2 0x1 0x1d6
   0x11C 0x37C 0x620 0x2 0x1 0x1d6
   0x0EC 0x34C 0x624 0x2 0x1 0x1d6
   0x0F0 0x350 0x628 0x2 0x1 0x1d6
   0x0F4 0x354 0x62C 0x2 0x1 0x1d6
   0x0E8 0x348 0x630 0x2 0x1 0x196
  >;
 };

 pinctrl_wdog: wdoggrp {
  fsl,pins = <
   0x01C 0x27C 0x000 0x1 0x0 0x166
  >;
 };
};
# 10 "arch/arm64/boot/dts/freescale/imx8mp-venice-gw71xx-2x.dts" 2
# 1 "arch/arm64/boot/dts/freescale/imx8mp-venice-gw71xx.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 8 "arch/arm64/boot/dts/freescale/imx8mp-venice-gw71xx.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-imx8-pcie.h" 1
# 9 "arch/arm64/boot/dts/freescale/imx8mp-venice-gw71xx.dtsi" 2

/ {
 led-controller {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpio_leds>;

  led-0 {
   function = "status";
   color = <2>;
   gpios = <&gpio4 1 0>;
   default-state = "on";
   linux,default-trigger = "heartbeat";
  };

  led-1 {
   function = "status";
   color = <1>;
   gpios = <&gpio4 5 0>;
   default-state = "off";
  };
 };

 pcie0_refclk: clock-pcie0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
 };

 pps {
  compatible = "pps-gpio";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pps>;
  gpios = <&gpio4 3 0>;
  status = "okay";
 };
};


&ecspi2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_spi2>;
 cs-gpios = <&gpio5 13 1>;
 status = "okay";
};

&gpio4 {
 gpio-line-names =
  "", "", "", "",
  "", "", "", "",
  "dio1", "", "", "dio0",
  "", "", "pci_usb_sel", "",
  "", "", "", "",
  "", "", "", "",
  "dio3", "", "dio2", "",
  "pci_wdis#", "", "", "";
};

&i2c2 {
 clock-frequency = <400000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c2>;
 status = "okay";

 accelerometer@19 {
  compatible = "st,lis2de12";
  reg = <0x19>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_accel>;
  st,drdy-int-pin = <1>;
  interrupt-parent = <&gpio4>;
  interrupts = <21 8>;
 };
};

&pcie_phy {
 fsl,refclk-pad-mode = <1>;
 fsl,clkreq-unsupported;
 clocks = <&pcie0_refclk>;
 clock-names = "ref";
 status = "okay";
};

&pcie {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_pcie0>;
 reset-gpio = <&gpio4 29 1>;
 status = "okay";
};


&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};


&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3>;
 status = "okay";
};


&usb3_0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usb1>;
 fsl,over-current-active-low;
 status = "okay";
};

&usb3_phy0 {
 status = "okay";
};

&usb_dwc3_0 {

 adp-disable;
 hnp-disable;
 srp-disable;
 dr_mode = "otg";
 usb-role-switch;
 role-switch-default-mode = "peripheral";
 status = "okay";

 connector {
  compatible = "gpio-usb-b-connector", "usb-b-connector";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_usbcon1>;
  type = "micro";
  label = "Type-C";
  id-gpios = <&gpio3 21 0>;
 };
};


&usb3_1 {
 fsl,permanently-attached;
 fsl,disable-port-power-control;
 status = "okay";
};

&usb3_phy1 {
 status = "okay";
};

&usb_dwc3_1 {
 dr_mode = "host";
 status = "okay";
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hog>;

 pinctrl_hog: hoggrp {
  fsl,pins = <
   0x168 0x3C8 0x000 0x5 0x0 0x40000146
   0x174 0x3D4 0x000 0x5 0x0 0x40000146
   0x180 0x3E0 0x000 0x5 0x0 0x40000106
   0x1B0 0x410 0x000 0x5 0x0 0x40000146
   0x1A8 0x408 0x000 0x5 0x0 0x40000146
   0x1B8 0x418 0x000 0x5 0x0 0x40000106
  >;
 };

 pinctrl_accel: accelgrp {
  fsl,pins = <
   0x19C 0x3FC 0x000 0x5 0x0 0x150
  >;
 };

 pinctrl_gpio_leds: gpioledgrp {
  fsl,pins = <
   0x14C 0x3AC 0x000 0x5 0x0 0x6
   0x15C 0x3BC 0x000 0x5 0x0 0x6
  >;
 };

 pinctrl_pcie0: pcie0grp {
  fsl,pins = <
   0x1BC 0x41C 0x000 0x5 0x0 0x106
  >;
 };

 pinctrl_pps: ppsgrp {
  fsl,pins = <
   0x154 0x3B4 0x000 0x5 0x0 0x146
  >;
 };

 pinctrl_usb1: usb1grp {
  fsl,pins = <
   0x048 0x2A8 0x000 0x1 0x0 0x140
  >;
 };

 pinctrl_usbcon1: usbcon1grp {
  fsl,pins = <
   0x134 0x394 0x000 0x5 0x0 0x140
  >;
 };

 pinctrl_spi2: spi2grp {
  fsl,pins = <
   0x1F0 0x450 0x568 0x0 0x1 0x140
   0x1F4 0x454 0x570 0x0 0x1 0x140
   0x1F8 0x458 0x56C 0x0 0x1 0x140
   0x1FC 0x45C 0x000 0x5 0x0 0x140
  >;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins = <
   0x220 0x480 0x5E8 0x0 0x4 0x140
   0x224 0x484 0x000 0x0 0x0 0x140
  >;
 };

 pinctrl_uart3: uart3grp {
  fsl,pins = <
   0x230 0x490 0x5F8 0x0 0x6 0x140
   0x234 0x494 0x000 0x0 0x0 0x140
  >;
 };
};
# 11 "arch/arm64/boot/dts/freescale/imx8mp-venice-gw71xx-2x.dts" 2

/ {
 model = "Gateworks Venice GW71xx-2x i.MX8MP Development Kit";
 compatible = "gateworks,imx8mp-gw71xx-2x", "fsl,imx8mp";

 chosen {
  stdout-path = &uart2;
 };
};
