

================================================================
== Vitis HLS Report for 'lz4CompressEngineRun'
================================================================
* Date:           Fri Oct 31 14:49:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  6.300 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                     |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance              |               Module               |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |lzCompress_6_4_65536_6_1_1024_64_U0  |lzCompress_6_4_65536_6_1_1024_64_s  |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |lzBestMatchFilter_6_65536_U0         |lzBestMatchFilter_6_65536_s         |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |lzBooster_255_16384_64_U0            |lzBooster_255_16384_64_s            |        ?|        ?|         ?|         ?|    ?|    ?|        no|
        |entry_proc_U0                        |entry_proc                          |        0|        0|      0 ns|      0 ns|    0|    0|        no|
        |lz4Compress_4096_8_U0                |lz4Compress_4096_8_s                |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +-------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|     693|    472|    -|
|Instance         |       92|    -|    4596|   7729|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       92|    0|    5291|   8231|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       32|    0|       4|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+
    |               Instance              |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+
    |entry_proc_U0                        |entry_proc                          |        0|   0|     3|    29|    0|
    |lz4Compress_4096_8_U0                |lz4Compress_4096_8_s                |       36|   0|  1290|  2135|    0|
    |lzBestMatchFilter_6_65536_U0         |lzBestMatchFilter_6_65536_s         |        0|   0|   667|   684|    0|
    |lzBooster_255_16384_64_U0            |lzBooster_255_16384_64_s            |        8|   0|   390|   927|    0|
    |lzCompress_6_4_65536_6_1_1024_64_U0  |lzCompress_6_4_65536_6_1_1024_64_s  |       48|   0|  2246|  3954|    0|
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                |                                    |       92|   0|  4596|  7729|    0|
    +-------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |bestMatchStream_U  |        0|  99|   0|    -|     8|   32|      256|
    |boosterStream_U    |        0|  99|   0|    -|     8|   32|      256|
    |compressdStream_U  |        0|  99|   0|    -|     8|   32|      256|
    |core_idx_c_U       |        0|  99|   0|    -|     5|   32|      160|
    |input_size_c1_U    |        0|  99|   0|    -|     2|   32|       64|
    |input_size_c2_U    |        0|  99|   0|    -|     2|   32|       64|
    |input_size_c_U     |        0|  99|   0|    -|     2|   32|       64|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |Total              |        0| 693|   0|    0|    35|  224|     1120|
    +-------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                               |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                         |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                |       and|   0|  0|   2|           1|           1|
    |lzCompress_6_4_65536_6_1_1024_64_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_lzCompress_6_4_65536_6_1_1024_64_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                 |          |   0|  0|  12|           6|           6|
    +------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                           | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                        |   9|          2|    1|          2|
    |ap_sync_reg_lzCompress_6_4_65536_6_1_1024_64_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                     |  18|          4|    2|          4|
    +----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                        |  1|   0|    1|          0|
    |ap_sync_reg_lzCompress_6_4_65536_6_1_1024_64_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     |  2|   0|    2|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|inStream_dout           |   in|    8|     ap_fifo|              inStream|       pointer|
|inStream_empty_n        |   in|    1|     ap_fifo|              inStream|       pointer|
|inStream_read           |  out|    1|     ap_fifo|              inStream|       pointer|
|lz4Out_din              |  out|    8|     ap_fifo|                lz4Out|       pointer|
|lz4Out_full_n           |   in|    1|     ap_fifo|                lz4Out|       pointer|
|lz4Out_write            |  out|    1|     ap_fifo|                lz4Out|       pointer|
|lz4Out_eos_din          |  out|    1|     ap_fifo|            lz4Out_eos|       pointer|
|lz4Out_eos_full_n       |   in|    1|     ap_fifo|            lz4Out_eos|       pointer|
|lz4Out_eos_write        |  out|    1|     ap_fifo|            lz4Out_eos|       pointer|
|lz4OutSize_din          |  out|   32|     ap_fifo|            lz4OutSize|       pointer|
|lz4OutSize_full_n       |   in|    1|     ap_fifo|            lz4OutSize|       pointer|
|lz4OutSize_write        |  out|    1|     ap_fifo|            lz4OutSize|       pointer|
|max_lit_limit_address0  |  out|    3|   ap_memory|         max_lit_limit|         array|
|max_lit_limit_ce0       |  out|    1|   ap_memory|         max_lit_limit|         array|
|max_lit_limit_d0        |  out|   32|   ap_memory|         max_lit_limit|         array|
|max_lit_limit_q0        |   in|   32|   ap_memory|         max_lit_limit|         array|
|max_lit_limit_we0       |  out|    1|   ap_memory|         max_lit_limit|         array|
|max_lit_limit_address1  |  out|    3|   ap_memory|         max_lit_limit|         array|
|max_lit_limit_ce1       |  out|    1|   ap_memory|         max_lit_limit|         array|
|max_lit_limit_d1        |  out|   32|   ap_memory|         max_lit_limit|         array|
|max_lit_limit_q1        |   in|   32|   ap_memory|         max_lit_limit|         array|
|max_lit_limit_we1       |  out|    1|   ap_memory|         max_lit_limit|         array|
|input_size              |   in|   32|     ap_none|            input_size|        scalar|
|core_idx                |   in|   32|     ap_none|              core_idx|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  lz4CompressEngineRun|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  lz4CompressEngineRun|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  lz4CompressEngineRun|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  lz4CompressEngineRun|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  lz4CompressEngineRun|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  lz4CompressEngineRun|  return value|
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 9 'read' 'input_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%core_idx_c = alloca i64 1" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 10 'alloca' 'core_idx_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_size_c2 = alloca i64 1" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 11 'alloca' 'input_size_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_size_c1 = alloca i64 1" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 12 'alloca' 'input_size_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_size_c = alloca i64 1" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 13 'alloca' 'input_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%compressdStream = alloca i64 1" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:56]   --->   Operation 14 'alloca' 'compressdStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bestMatchStream = alloca i64 1" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:57]   --->   Operation 15 'alloca' 'bestMatchStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%boosterStream = alloca i64 1" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:58]   --->   Operation 16 'alloca' 'boosterStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 17 [2/2] (3.15ns)   --->   "%call_ln68 = call void @lzCompress<6, 4, 65536, 6, 1, 1024, 64>, i8 %inStream, i32 %compressdStream, i32 %input_size_read, i32 %input_size_c2" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:68]   --->   Operation 17 'call' 'call_ln68' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln68 = call void @lzCompress<6, 4, 65536, 6, 1, 1024, 64>, i8 %inStream, i32 %compressdStream, i32 %input_size_read, i32 %input_size_c2" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:68]   --->   Operation 18 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln70 = call void @lzBestMatchFilter<6, 65536>, i32 %compressdStream, i32 %bestMatchStream, i32 %input_size_c2, i32 %input_size_c1" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:70]   --->   Operation 19 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln70 = call void @lzBestMatchFilter<6, 65536>, i32 %compressdStream, i32 %bestMatchStream, i32 %input_size_c2, i32 %input_size_c1" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:70]   --->   Operation 20 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln71 = call void @lzBooster<255, 16384, 64>, i32 %bestMatchStream, i32 %boosterStream, i32 %input_size_c1, i32 %input_size_c, i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh, i8 %nextMatchCh, i32 %match_loc_reg, i16 %skip_len_reg, i1 %matchFlag_reg, i8 %match_len_reg" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:71]   --->   Operation 21 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 3.15>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%core_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %core_idx" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 22 'read' 'core_idx_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (3.15ns)   --->   "%call_ln67 = call void @entry_proc, i32 %core_idx_read, i32 %core_idx_c" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 23 'call' 'call_ln67' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln71 = call void @lzBooster<255, 16384, 64>, i32 %bestMatchStream, i32 %boosterStream, i32 %input_size_c1, i32 %input_size_c, i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh, i8 %nextMatchCh, i32 %match_loc_reg, i16 %skip_len_reg, i1 %matchFlag_reg, i8 %match_len_reg" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:71]   --->   Operation 24 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln72 = call void @lz4Compress<4096, 8>, i32 %boosterStream, i8 %lz4Out, i32 %max_lit_limit, i32 %input_size_c, i1 %lz4Out_eos, i32 %lz4OutSize, i32 %core_idx_c" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:72]   --->   Operation 25 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @core_idx_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i32 %core_idx_c, i32 %core_idx_c" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 26 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln67 = specinterface void @_ssdm_op_SpecInterface, i32 %core_idx_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 27 'specinterface' 'specinterface_ln67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @input_size_c2_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %input_size_c2, i32 %input_size_c2" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 28 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln67 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 29 'specinterface' 'specinterface_ln67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @input_size_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %input_size_c1, i32 %input_size_c1" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 30 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln67 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 31 'specinterface' 'specinterface_ln67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @input_size_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %input_size_c, i32 %input_size_c" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 32 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln67 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 33 'specinterface' 'specinterface_ln67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln67 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_4" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67]   --->   Operation 34 'specdataflowpipeline' 'specdataflowpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln49 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:49]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lz4Out, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %lz4Out"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lz4Out_eos, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %lz4Out_eos"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lz4OutSize, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lz4OutSize"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_lit_limit, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %max_lit_limit"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_size"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %core_idx"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %core_idx, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @compressdStream_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %compressdStream, i32 %compressdStream"   --->   Operation 50 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @bestMatchStream_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %bestMatchStream, i32 %bestMatchStream"   --->   Operation 52 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @boosterStream_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i32 %boosterStream, i32 %boosterStream"   --->   Operation 54 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln64 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:64]   --->   Operation 56 'specmemcore' 'specmemcore_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln65 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:65]   --->   Operation 57 'specmemcore' 'specmemcore_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln72 = call void @lz4Compress<4096, 8>, i32 %boosterStream, i8 %lz4Out, i32 %max_lit_limit, i32 %input_size_c, i1 %lz4Out_eos, i32 %lz4OutSize, i32 %core_idx_c" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:72]   --->   Operation 58 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:74]   --->   Operation 59 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz4Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz4Out_eos]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz4OutSize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_lit_limit]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ core_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ nextMatchCh]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ match_loc_reg]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ skip_len_reg]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ matchFlag_reg]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ match_len_reg]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_size_read           (read                ) [ 001000000]
core_idx_c                (alloca              ) [ 001111111]
input_size_c2             (alloca              ) [ 011111111]
input_size_c1             (alloca              ) [ 001111111]
input_size_c              (alloca              ) [ 001111111]
compressdStream           (alloca              ) [ 011111111]
bestMatchStream           (alloca              ) [ 001111111]
boosterStream             (alloca              ) [ 001111111]
call_ln68                 (call                ) [ 000000000]
call_ln70                 (call                ) [ 000000000]
core_idx_read             (read                ) [ 000000000]
call_ln67                 (call                ) [ 000000000]
call_ln71                 (call                ) [ 000000000]
empty                     (specchannel         ) [ 000000000]
specinterface_ln67        (specinterface       ) [ 000000000]
empty_41                  (specchannel         ) [ 000000000]
specinterface_ln67        (specinterface       ) [ 000000000]
empty_42                  (specchannel         ) [ 000000000]
specinterface_ln67        (specinterface       ) [ 000000000]
empty_43                  (specchannel         ) [ 000000000]
specinterface_ln67        (specinterface       ) [ 000000000]
specdataflowpipeline_ln67 (specdataflowpipeline) [ 000000000]
spectopmodule_ln49        (spectopmodule       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_44                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_45                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
empty_46                  (specchannel         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specmemcore_ln64          (specmemcore         ) [ 000000000]
specmemcore_ln65          (specmemcore         ) [ 000000000]
call_ln72                 (call                ) [ 000000000]
ret_ln74                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lz4Out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4Out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lz4Out_eos">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4Out_eos"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lz4OutSize">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4OutSize"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_lit_limit">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_lit_limit"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="core_idx">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="core_idx"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nextMatchCh">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextMatchCh"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="match_loc_reg">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_loc_reg"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="skip_len_reg">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_len_reg"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="matchFlag_reg">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchFlag_reg"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="match_len_reg">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_len_reg"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzCompress<6, 4, 65536, 6, 1, 1024, 64>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzBestMatchFilter<6, 65536>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzBooster<255, 16384, 64>"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4Compress<4096, 8>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="core_idx_c_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c2_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c1_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressdStream_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bestMatchStream_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="core_idx_c_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="core_idx_c/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_size_c2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_size_c2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_size_c1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_size_c1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_size_c_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_size_c/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="compressdStream_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compressdStream/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="bestMatchStream_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bestMatchStream/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="boosterStream_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boosterStream/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_size_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="core_idx_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="core_idx_read/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_lzCompress_6_4_65536_6_1_1024_64_s_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="0" index="3" bw="32" slack="0"/>
<pin id="145" dir="0" index="4" bw="32" slack="0"/>
<pin id="146" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_lzBestMatchFilter_6_65536_s_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2"/>
<pin id="153" dir="0" index="2" bw="32" slack="2"/>
<pin id="154" dir="0" index="3" bw="32" slack="2"/>
<pin id="155" dir="0" index="4" bw="32" slack="2"/>
<pin id="156" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln70/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_lzBooster_255_16384_64_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="4"/>
<pin id="161" dir="0" index="2" bw="32" slack="4"/>
<pin id="162" dir="0" index="3" bw="32" slack="4"/>
<pin id="163" dir="0" index="4" bw="32" slack="4"/>
<pin id="164" dir="0" index="5" bw="1" slack="0"/>
<pin id="165" dir="0" index="6" bw="8" slack="0"/>
<pin id="166" dir="0" index="7" bw="32" slack="0"/>
<pin id="167" dir="0" index="8" bw="16" slack="0"/>
<pin id="168" dir="0" index="9" bw="1" slack="0"/>
<pin id="169" dir="0" index="10" bw="8" slack="0"/>
<pin id="170" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="call_ln67_entry_proc_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="5"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_lz4Compress_4096_8_s_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="6"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="0" index="3" bw="32" slack="0"/>
<pin id="190" dir="0" index="4" bw="32" slack="6"/>
<pin id="191" dir="0" index="5" bw="1" slack="0"/>
<pin id="192" dir="0" index="6" bw="32" slack="0"/>
<pin id="193" dir="0" index="7" bw="32" slack="6"/>
<pin id="194" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/7 "/>
</bind>
</comp>

<comp id="200" class="1005" name="input_size_read_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_size_read "/>
</bind>
</comp>

<comp id="205" class="1005" name="core_idx_c_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="5"/>
<pin id="207" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="core_idx_c "/>
</bind>
</comp>

<comp id="211" class="1005" name="input_size_c2_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="input_size_c2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="input_size_c1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="2"/>
<pin id="219" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_size_c1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="input_size_c_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="4"/>
<pin id="225" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="input_size_c "/>
</bind>
</comp>

<comp id="229" class="1005" name="compressdStream_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="compressdStream "/>
</bind>
</comp>

<comp id="235" class="1005" name="bestMatchStream_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2"/>
<pin id="237" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bestMatchStream "/>
</bind>
</comp>

<comp id="241" class="1005" name="boosterStream_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="4"/>
<pin id="243" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="boosterStream "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="128" pin="2"/><net_sink comp="140" pin=3"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="158" pin=8"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="158" pin=9"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="158" pin=10"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="134" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="185" pin=5"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="185" pin=6"/></net>

<net id="203"><net_src comp="128" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="140" pin=3"/></net>

<net id="208"><net_src comp="100" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="185" pin=7"/></net>

<net id="214"><net_src comp="104" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="150" pin=3"/></net>

<net id="220"><net_src comp="108" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="150" pin=4"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="226"><net_src comp="112" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="185" pin=4"/></net>

<net id="232"><net_src comp="116" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="238"><net_src comp="120" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="244"><net_src comp="124" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="185" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lz4Out | {7 8 }
	Port: lz4Out_eos | {7 8 }
	Port: lz4OutSize | {7 8 }
	Port: max_lit_limit | {7 8 }
	Port: guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh | {5 6 }
	Port: nextMatchCh | {5 6 }
	Port: match_loc_reg | {5 6 }
	Port: skip_len_reg | {5 6 }
	Port: matchFlag_reg | {5 6 }
	Port: match_len_reg | {5 6 }
 - Input state : 
	Port: lz4CompressEngineRun : inStream | {1 2 }
	Port: lz4CompressEngineRun : input_size | {1 }
	Port: lz4CompressEngineRun : core_idx | {6 }
	Port: lz4CompressEngineRun : guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh | {5 6 }
	Port: lz4CompressEngineRun : nextMatchCh | {5 6 }
	Port: lz4CompressEngineRun : match_loc_reg | {5 6 }
	Port: lz4CompressEngineRun : skip_len_reg | {5 6 }
	Port: lz4CompressEngineRun : matchFlag_reg | {5 6 }
	Port: lz4CompressEngineRun : match_len_reg | {5 6 }
  - Chain level:
	State 1
		call_ln68 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          | grp_lzCompress_6_4_65536_6_1_1024_64_s_fu_140 |    48   |  15.88  |   1917  |   3150  |
|          |     grp_lzBestMatchFilter_6_65536_s_fu_150    |    0    |    0    |   870   |   384   |
|   call   |      grp_lzBooster_255_16384_64_s_fu_158      |    8    |  8.4172 |   425   |   553   |
|          |          call_ln67_entry_proc_fu_178          |    0    |    0    |    0    |    0    |
|          |        grp_lz4Compress_4096_8_s_fu_185        |    0    |  1.588  |   1354  |   1163  |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   read   |          input_size_read_read_fu_128          |    0    |    0    |    0    |    0    |
|          |           core_idx_read_read_fu_134           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    56   | 25.8852 |   4566  |   5250  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|bestMatchStream_reg_235|   32   |
| boosterStream_reg_241 |   32   |
|compressdStream_reg_229|   32   |
|   core_idx_c_reg_205  |   32   |
| input_size_c1_reg_217 |   32   |
| input_size_c2_reg_211 |   32   |
|  input_size_c_reg_223 |   32   |
|input_size_read_reg_200|   32   |
+-----------------------+--------+
|         Total         |   256  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_lzCompress_6_4_65536_6_1_1024_64_s_fu_140 |  p3  |   2  |  32  |   64   ||    0    ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Total                     |      |      |      |   64   ||  1.588  ||    0    ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   56   |   25   |  4566  |  5250  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |    9   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   56   |   27   |  4822  |  5259  |
+-----------+--------+--------+--------+--------+
