Microchip MPLAB XC8 PIC(R) Assembler V2.41

Linker command line:

-W-3 \
  --edf=C:/Program Files/Microchip/MPLABX/v6.15/packs/Microchip/PIC18Fxxxx_DFP/1.4.151/xc8\pic\dat\20230323171731_en.msgs \
  -cs \
  -h+dist/default/production\corrimiento-derecha-izquierda.X.production.sym \
  --cmf=dist/default/production\corrimiento-derecha-izquierda.X.production.cmf \
  -z -Q18F4550 -oC:\Users\danib\AppData\Local\Temp\xcAs7n4.\driver_tmp_3.o \
  --fixupoverflow=error -ver=XC8 PIC(R) Assembler --fixupoverflow=lstwarn \
  -Mdist/default/production/corrimiento-derecha-izquierda.X.production.map \
  -E1 --acfsm=1493 -ACODE=00h-07FFFh -ACONST=00h-07FFFh \
  -ASMALLCONST=0800h-08FFhx120 -AMEDIUMCONST=0800h-07FFFh -ACOMRAM=00h-05Fh \
  -AABS1=00h-07FFh -ABIGRAM=00h-07FFh -ARAM=060h-0FFh,0100h-01FFhx7 \
  -ABANK0=060h-0FFh -ABANK1=0100h-01FFh -ABANK2=0200h-02FFh \
  -ABANK3=0300h-03FFh -ABANK4=0400h-04FFh -ABANK5=0500h-05FFh \
  -ABANK6=0600h-06FFh -ABANK7=0700h-07FFh -ASFR=0F60h-0FFFh \
  -ABIGSFR=0F60h-0FFFh -ACONFIG=0300000h-030000Dh -AIDLOC=0200000h-0200007h \
  -AEEDATA=0F00000h-0F000FFh build/default/production/corrimiento-der-izq.o 

Object code version is 3.11

Machine type is 18F4550



                Name                               Link     Load   Length Selector   Space Scale
build/default/production/corrimiento-der-izq.o
                inicio                             7FD8     7FD8       28     3FEC       0
                resetVec                           7FD4     7FD4        4     3FEA       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                inicio                             7FD8     7FD8       28         0
                resetVec                           7FD4     7FD4        4         0

        CLASS   CONST          

        CLASS   SMALLCONST     

        CLASS   MEDIUMCONST    

        CLASS   COMRAM         

        CLASS   ABS1           

        CLASS   BIGRAM         

        CLASS   RAM            

        CLASS   BANK0          

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   BANK4          

        CLASS   BANK5          

        CLASS   BANK6          

        CLASS   BANK7          

        CLASS   SFR            

        CLASS   BIGSFR         

        CLASS   CONFIG         

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class

                resetVec                       007FD4  000004  007FD8      3FEA       0  CODE    
                inicio                         007FD8  000028  008000      3FEC       0  CODE    


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0060-00FF             A0
        BANK1            0100-01FF            100
        BANK2            0200-02FF            100
        BANK3            0300-03FF            100
        BANK4            0400-04FF            100
        BANK5            0500-05FF            100
        BANK6            0600-06FF            100
        BANK7            0700-07FF            100
        BIGRAM           0000-07FF            800
        BIGSFR           0F60-0FFF             A0
        CODE             0000-7FD3           7FD4
        COMRAM           0000-005F             60
        CONFIG           300000-30000D              E
        CONST            0000-7FD3           7FD4
        EEDATA           F00000-F000FF            100
        IDLOC            200000-200007              8
        MEDIUMCONST      0800-7FD3           77D4
        RAM              0060-07FF            100
        SFR              0F60-0FFF             A0
        SMALLCONST       0800-7FD3            100

                                  Symbol Table

__H__absolute__ __absolute__ 0000  __Hcode         code         0000
__Hdata         data         0000  __Hedata        edata        0000
__Hinicio       inicio       0000  __HresetVec     resetVec     0000
__Hspace_0      (abs)        8000  __Hspace_1      (abs)        0000
__Hspace_3      (abs)        0000  __Hudata        udata        0000
__Hudata_acs    udata_acs    0000  __Hudata_bank0  udata_bank0  0000
__Hudata_bank1  udata_bank1  0000  __Hudata_bank2  udata_bank2  0000
__Hudata_bank3  udata_bank3  0000  __Hudata_bank4  udata_bank4  0000
__Hudata_bank5  udata_bank5  0000  __Hudata_bank6  udata_bank6  0000
__Hudata_bank7  udata_bank7  0000  __L__absolute__ __absolute__ 0000
__Lcode         code         0000  __Ldata         data         0000
__Ledata        edata        0000  __Linicio       inicio       0000
__LresetVec     resetVec     0000  __Lspace_0      (abs)        0000
__Lspace_1      (abs)        0000  __Lspace_3      (abs)        0000
__Ludata        udata        0000  __Ludata_acs    udata_acs    0000
__Ludata_bank0  udata_bank0  0000  __Ludata_bank1  udata_bank1  0000
__Ludata_bank2  udata_bank2  0000  __Ludata_bank3  udata_bank3  0000
__Ludata_bank4  udata_bank4  0000  __Ludata_bank5  udata_bank5  0000
__Ludata_bank6  udata_bank6  0000  __Ludata_bank7  udata_bank7  0000
__S0            (abs)        8000  __S1            (abs)        0000
__S3            (abs)        0000  isa$std         (abs)        0001
isa$xinst       (abs)        0000  
