
Lab 6 3-Sensors-DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007690  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08007830  08007830  00017830  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bec  08007bec  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007bec  08007bec  00017bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007bf4  08007bf4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bf4  08007bf4  00017bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007bf8  08007bf8  00017bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007bfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  200001d4  08007dd0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000438  08007dd0  00020438  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000accf  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d6e  00000000  00000000  0002af16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000918  00000000  00000000  0002cc88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006f1  00000000  00000000  0002d5a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001784e  00000000  00000000  0002dc91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bd90  00000000  00000000  000454df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00092814  00000000  00000000  0005126f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000035f0  00000000  00000000  000e3a84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000e7074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007818 	.word	0x08007818

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08007818 	.word	0x08007818

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	0000      	movs	r0, r0
	...

08000f58 <HAL_ADC_ConvCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000f58:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f5c:	b0ac      	sub	sp, #176	; 0xb0
 8000f5e:	af06      	add	r7, sp, #24
 8000f60:	6078      	str	r0, [r7, #4]
    // ADC conversion complete callback
    if (hadc == &hadc1) {
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a60      	ldr	r2, [pc, #384]	; (80010e8 <HAL_ADC_ConvCpltCallback+0x190>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	f040 80a9 	bne.w	80010be <HAL_ADC_ConvCpltCallback+0x166>
    	char string[128];
    	float voltage = (float)x[0] / 4095.0 * 3.3;
 8000f6c:	4b5f      	ldr	r3, [pc, #380]	; (80010ec <HAL_ADC_ConvCpltCallback+0x194>)
 8000f6e:	881b      	ldrh	r3, [r3, #0]
 8000f70:	ee07 3a90 	vmov	s15, r3
 8000f74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f78:	ee17 0a90 	vmov	r0, s15
 8000f7c:	f7ff faec 	bl	8000558 <__aeabi_f2d>
 8000f80:	a351      	add	r3, pc, #324	; (adr r3, 80010c8 <HAL_ADC_ConvCpltCallback+0x170>)
 8000f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f86:	f7ff fc69 	bl	800085c <__aeabi_ddiv>
 8000f8a:	4602      	mov	r2, r0
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	4610      	mov	r0, r2
 8000f90:	4619      	mov	r1, r3
 8000f92:	a34f      	add	r3, pc, #316	; (adr r3, 80010d0 <HAL_ADC_ConvCpltCallback+0x178>)
 8000f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f98:	f7ff fb36 	bl	8000608 <__aeabi_dmul>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	4610      	mov	r0, r2
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	f7ff fe08 	bl	8000bb8 <__aeabi_d2f>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    	float temp = (((float)x[1]/4095.0 *3.3) - 0.76)/0.025 + 25;
 8000fae:	4b4f      	ldr	r3, [pc, #316]	; (80010ec <HAL_ADC_ConvCpltCallback+0x194>)
 8000fb0:	885b      	ldrh	r3, [r3, #2]
 8000fb2:	ee07 3a90 	vmov	s15, r3
 8000fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fba:	ee17 0a90 	vmov	r0, s15
 8000fbe:	f7ff facb 	bl	8000558 <__aeabi_f2d>
 8000fc2:	a341      	add	r3, pc, #260	; (adr r3, 80010c8 <HAL_ADC_ConvCpltCallback+0x170>)
 8000fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc8:	f7ff fc48 	bl	800085c <__aeabi_ddiv>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	4610      	mov	r0, r2
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	a33e      	add	r3, pc, #248	; (adr r3, 80010d0 <HAL_ADC_ConvCpltCallback+0x178>)
 8000fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fda:	f7ff fb15 	bl	8000608 <__aeabi_dmul>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	4610      	mov	r0, r2
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	a33c      	add	r3, pc, #240	; (adr r3, 80010d8 <HAL_ADC_ConvCpltCallback+0x180>)
 8000fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fec:	f7ff f954 	bl	8000298 <__aeabi_dsub>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	4610      	mov	r0, r2
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	a339      	add	r3, pc, #228	; (adr r3, 80010e0 <HAL_ADC_ConvCpltCallback+0x188>)
 8000ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ffe:	f7ff fc2d 	bl	800085c <__aeabi_ddiv>
 8001002:	4602      	mov	r2, r0
 8001004:	460b      	mov	r3, r1
 8001006:	4610      	mov	r0, r2
 8001008:	4619      	mov	r1, r3
 800100a:	f04f 0200 	mov.w	r2, #0
 800100e:	4b38      	ldr	r3, [pc, #224]	; (80010f0 <HAL_ADC_ConvCpltCallback+0x198>)
 8001010:	f7ff f944 	bl	800029c <__adddf3>
 8001014:	4602      	mov	r2, r0
 8001016:	460b      	mov	r3, r1
 8001018:	4610      	mov	r0, r2
 800101a:	4619      	mov	r1, r3
 800101c:	f7ff fdcc 	bl	8000bb8 <__aeabi_d2f>
 8001020:	4603      	mov	r3, r0
 8001022:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    	float Vref = (float)x[2] / 4095.0 * 3.3;
 8001026:	4b31      	ldr	r3, [pc, #196]	; (80010ec <HAL_ADC_ConvCpltCallback+0x194>)
 8001028:	889b      	ldrh	r3, [r3, #4]
 800102a:	ee07 3a90 	vmov	s15, r3
 800102e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001032:	ee17 0a90 	vmov	r0, s15
 8001036:	f7ff fa8f 	bl	8000558 <__aeabi_f2d>
 800103a:	a323      	add	r3, pc, #140	; (adr r3, 80010c8 <HAL_ADC_ConvCpltCallback+0x170>)
 800103c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001040:	f7ff fc0c 	bl	800085c <__aeabi_ddiv>
 8001044:	4602      	mov	r2, r0
 8001046:	460b      	mov	r3, r1
 8001048:	4610      	mov	r0, r2
 800104a:	4619      	mov	r1, r3
 800104c:	a320      	add	r3, pc, #128	; (adr r3, 80010d0 <HAL_ADC_ConvCpltCallback+0x178>)
 800104e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001052:	f7ff fad9 	bl	8000608 <__aeabi_dmul>
 8001056:	4602      	mov	r2, r0
 8001058:	460b      	mov	r3, r1
 800105a:	4610      	mov	r0, r2
 800105c:	4619      	mov	r1, r3
 800105e:	f7ff fdab 	bl	8000bb8 <__aeabi_d2f>
 8001062:	4603      	mov	r3, r0
 8001064:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    	snprintf(string, sizeof(string), "Voltage: %.3f\r\nTemp: %.3f\r\nVref: %.3f\r\n", voltage, temp, Vref);
 8001068:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800106c:	f7ff fa74 	bl	8000558 <__aeabi_f2d>
 8001070:	4604      	mov	r4, r0
 8001072:	460d      	mov	r5, r1
 8001074:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8001078:	f7ff fa6e 	bl	8000558 <__aeabi_f2d>
 800107c:	4680      	mov	r8, r0
 800107e:	4689      	mov	r9, r1
 8001080:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001084:	f7ff fa68 	bl	8000558 <__aeabi_f2d>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	f107 000c 	add.w	r0, r7, #12
 8001090:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001094:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001098:	e9cd 4500 	strd	r4, r5, [sp]
 800109c:	4a15      	ldr	r2, [pc, #84]	; (80010f4 <HAL_ADC_ConvCpltCallback+0x19c>)
 800109e:	2180      	movs	r1, #128	; 0x80
 80010a0:	f004 fa4a 	bl	8005538 <sniprintf>
    	HAL_UART_Transmit(&huart2, (uint8_t*) string, strlen(string), 100);
 80010a4:	f107 030c 	add.w	r3, r7, #12
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff f8e9 	bl	8000280 <strlen>
 80010ae:	4603      	mov	r3, r0
 80010b0:	b29a      	uxth	r2, r3
 80010b2:	f107 010c 	add.w	r1, r7, #12
 80010b6:	2364      	movs	r3, #100	; 0x64
 80010b8:	480f      	ldr	r0, [pc, #60]	; (80010f8 <HAL_ADC_ConvCpltCallback+0x1a0>)
 80010ba:	f002 fd4e 	bl	8003b5a <HAL_UART_Transmit>
    }
}
 80010be:	bf00      	nop
 80010c0:	3798      	adds	r7, #152	; 0x98
 80010c2:	46bd      	mov	sp, r7
 80010c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80010c8:	00000000 	.word	0x00000000
 80010cc:	40affe00 	.word	0x40affe00
 80010d0:	66666666 	.word	0x66666666
 80010d4:	400a6666 	.word	0x400a6666
 80010d8:	851eb852 	.word	0x851eb852
 80010dc:	3fe851eb 	.word	0x3fe851eb
 80010e0:	9999999a 	.word	0x9999999a
 80010e4:	3f999999 	.word	0x3f999999
 80010e8:	200001f0 	.word	0x200001f0
 80010ec:	200002dc 	.word	0x200002dc
 80010f0:	40390000 	.word	0x40390000
 80010f4:	08007830 	.word	0x08007830
 80010f8:	20000298 	.word	0x20000298

080010fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001100:	f000 fbf2 	bl	80018e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001104:	f000 f816 	bl	8001134 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001108:	f000 f938 	bl	800137c <MX_GPIO_Init>
  MX_DMA_Init();
 800110c:	f000 f916 	bl	800133c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001110:	f000 f8ea 	bl	80012e8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001114:	f000 f87a 	bl	800120c <MX_ADC1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)x, sizeof(x)/sizeof(x[0]));
 8001118:	2203      	movs	r2, #3
 800111a:	4904      	ldr	r1, [pc, #16]	; (800112c <main+0x30>)
 800111c:	4804      	ldr	r0, [pc, #16]	; (8001130 <main+0x34>)
 800111e:	f000 fdcd 	bl	8001cbc <HAL_ADC_Start_DMA>
	  HAL_Delay(1000);
 8001122:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001126:	f000 fc51 	bl	80019cc <HAL_Delay>
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)x, sizeof(x)/sizeof(x[0]));
 800112a:	e7f5      	b.n	8001118 <main+0x1c>
 800112c:	200002dc 	.word	0x200002dc
 8001130:	200001f0 	.word	0x200001f0

08001134 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b094      	sub	sp, #80	; 0x50
 8001138:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800113a:	f107 0320 	add.w	r3, r7, #32
 800113e:	2230      	movs	r2, #48	; 0x30
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f004 fa6f 	bl	8005626 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	605a      	str	r2, [r3, #4]
 8001152:	609a      	str	r2, [r3, #8]
 8001154:	60da      	str	r2, [r3, #12]
 8001156:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001158:	2300      	movs	r3, #0
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	4b29      	ldr	r3, [pc, #164]	; (8001204 <SystemClock_Config+0xd0>)
 800115e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001160:	4a28      	ldr	r2, [pc, #160]	; (8001204 <SystemClock_Config+0xd0>)
 8001162:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001166:	6413      	str	r3, [r2, #64]	; 0x40
 8001168:	4b26      	ldr	r3, [pc, #152]	; (8001204 <SystemClock_Config+0xd0>)
 800116a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800116c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001170:	60bb      	str	r3, [r7, #8]
 8001172:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001174:	2300      	movs	r3, #0
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	4b23      	ldr	r3, [pc, #140]	; (8001208 <SystemClock_Config+0xd4>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001180:	4a21      	ldr	r2, [pc, #132]	; (8001208 <SystemClock_Config+0xd4>)
 8001182:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001186:	6013      	str	r3, [r2, #0]
 8001188:	4b1f      	ldr	r3, [pc, #124]	; (8001208 <SystemClock_Config+0xd4>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001190:	607b      	str	r3, [r7, #4]
 8001192:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001194:	2302      	movs	r3, #2
 8001196:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001198:	2301      	movs	r3, #1
 800119a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800119c:	2310      	movs	r3, #16
 800119e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a0:	2302      	movs	r3, #2
 80011a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011a4:	2300      	movs	r3, #0
 80011a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80011a8:	2310      	movs	r3, #16
 80011aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011ac:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80011b0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011b2:	2304      	movs	r3, #4
 80011b4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011b6:	2307      	movs	r3, #7
 80011b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ba:	f107 0320 	add.w	r3, r7, #32
 80011be:	4618      	mov	r0, r3
 80011c0:	f001 ffe6 	bl	8003190 <HAL_RCC_OscConfig>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80011ca:	f000 f945 	bl	8001458 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ce:	230f      	movs	r3, #15
 80011d0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011d2:	2302      	movs	r3, #2
 80011d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011de:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011e4:	f107 030c 	add.w	r3, r7, #12
 80011e8:	2102      	movs	r1, #2
 80011ea:	4618      	mov	r0, r3
 80011ec:	f002 fa48 	bl	8003680 <HAL_RCC_ClockConfig>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80011f6:	f000 f92f 	bl	8001458 <Error_Handler>
  }
}
 80011fa:	bf00      	nop
 80011fc:	3750      	adds	r7, #80	; 0x50
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40023800 	.word	0x40023800
 8001208:	40007000 	.word	0x40007000

0800120c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001212:	463b      	mov	r3, r7
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
 800121a:	609a      	str	r2, [r3, #8]
 800121c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800121e:	4b2f      	ldr	r3, [pc, #188]	; (80012dc <MX_ADC1_Init+0xd0>)
 8001220:	4a2f      	ldr	r2, [pc, #188]	; (80012e0 <MX_ADC1_Init+0xd4>)
 8001222:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001224:	4b2d      	ldr	r3, [pc, #180]	; (80012dc <MX_ADC1_Init+0xd0>)
 8001226:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800122a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800122c:	4b2b      	ldr	r3, [pc, #172]	; (80012dc <MX_ADC1_Init+0xd0>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001232:	4b2a      	ldr	r3, [pc, #168]	; (80012dc <MX_ADC1_Init+0xd0>)
 8001234:	2201      	movs	r2, #1
 8001236:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001238:	4b28      	ldr	r3, [pc, #160]	; (80012dc <MX_ADC1_Init+0xd0>)
 800123a:	2200      	movs	r2, #0
 800123c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800123e:	4b27      	ldr	r3, [pc, #156]	; (80012dc <MX_ADC1_Init+0xd0>)
 8001240:	2200      	movs	r2, #0
 8001242:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001246:	4b25      	ldr	r3, [pc, #148]	; (80012dc <MX_ADC1_Init+0xd0>)
 8001248:	2200      	movs	r2, #0
 800124a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800124c:	4b23      	ldr	r3, [pc, #140]	; (80012dc <MX_ADC1_Init+0xd0>)
 800124e:	4a25      	ldr	r2, [pc, #148]	; (80012e4 <MX_ADC1_Init+0xd8>)
 8001250:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001252:	4b22      	ldr	r3, [pc, #136]	; (80012dc <MX_ADC1_Init+0xd0>)
 8001254:	2200      	movs	r2, #0
 8001256:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8001258:	4b20      	ldr	r3, [pc, #128]	; (80012dc <MX_ADC1_Init+0xd0>)
 800125a:	2203      	movs	r2, #3
 800125c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800125e:	4b1f      	ldr	r3, [pc, #124]	; (80012dc <MX_ADC1_Init+0xd0>)
 8001260:	2200      	movs	r2, #0
 8001262:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001266:	4b1d      	ldr	r3, [pc, #116]	; (80012dc <MX_ADC1_Init+0xd0>)
 8001268:	2201      	movs	r2, #1
 800126a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800126c:	481b      	ldr	r0, [pc, #108]	; (80012dc <MX_ADC1_Init+0xd0>)
 800126e:	f000 fbd1 	bl	8001a14 <HAL_ADC_Init>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001278:	f000 f8ee 	bl	8001458 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800127c:	2301      	movs	r3, #1
 800127e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001280:	2301      	movs	r3, #1
 8001282:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001284:	2307      	movs	r3, #7
 8001286:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001288:	463b      	mov	r3, r7
 800128a:	4619      	mov	r1, r3
 800128c:	4813      	ldr	r0, [pc, #76]	; (80012dc <MX_ADC1_Init+0xd0>)
 800128e:	f000 fe23 	bl	8001ed8 <HAL_ADC_ConfigChannel>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001298:	f000 f8de 	bl	8001458 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800129c:	2310      	movs	r3, #16
 800129e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80012a0:	2302      	movs	r3, #2
 80012a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012a4:	463b      	mov	r3, r7
 80012a6:	4619      	mov	r1, r3
 80012a8:	480c      	ldr	r0, [pc, #48]	; (80012dc <MX_ADC1_Init+0xd0>)
 80012aa:	f000 fe15 	bl	8001ed8 <HAL_ADC_ConfigChannel>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80012b4:	f000 f8d0 	bl	8001458 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80012b8:	2311      	movs	r3, #17
 80012ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80012bc:	2303      	movs	r3, #3
 80012be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012c0:	463b      	mov	r3, r7
 80012c2:	4619      	mov	r1, r3
 80012c4:	4805      	ldr	r0, [pc, #20]	; (80012dc <MX_ADC1_Init+0xd0>)
 80012c6:	f000 fe07 	bl	8001ed8 <HAL_ADC_ConfigChannel>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80012d0:	f000 f8c2 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012d4:	bf00      	nop
 80012d6:	3710      	adds	r7, #16
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	200001f0 	.word	0x200001f0
 80012e0:	40012000 	.word	0x40012000
 80012e4:	0f000001 	.word	0x0f000001

080012e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012ec:	4b11      	ldr	r3, [pc, #68]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	; (8001338 <MX_USART2_UART_Init+0x50>)
 80012f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012f2:	4b10      	ldr	r3, [pc, #64]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 80012f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012fa:	4b0e      	ldr	r3, [pc, #56]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001300:	4b0c      	ldr	r3, [pc, #48]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001306:	4b0b      	ldr	r3, [pc, #44]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 800130c:	4b09      	ldr	r3, [pc, #36]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 800130e:	2208      	movs	r2, #8
 8001310:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001312:	4b08      	ldr	r3, [pc, #32]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001318:	4b06      	ldr	r3, [pc, #24]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800131e:	4805      	ldr	r0, [pc, #20]	; (8001334 <MX_USART2_UART_Init+0x4c>)
 8001320:	f002 fbce 	bl	8003ac0 <HAL_UART_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800132a:	f000 f895 	bl	8001458 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	20000298 	.word	0x20000298
 8001338:	40004400 	.word	0x40004400

0800133c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	607b      	str	r3, [r7, #4]
 8001346:	4b0c      	ldr	r3, [pc, #48]	; (8001378 <MX_DMA_Init+0x3c>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	4a0b      	ldr	r2, [pc, #44]	; (8001378 <MX_DMA_Init+0x3c>)
 800134c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001350:	6313      	str	r3, [r2, #48]	; 0x30
 8001352:	4b09      	ldr	r3, [pc, #36]	; (8001378 <MX_DMA_Init+0x3c>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001356:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800135e:	2200      	movs	r2, #0
 8001360:	2100      	movs	r1, #0
 8001362:	2038      	movs	r0, #56	; 0x38
 8001364:	f001 f93d 	bl	80025e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001368:	2038      	movs	r0, #56	; 0x38
 800136a:	f001 f956 	bl	800261a <HAL_NVIC_EnableIRQ>

}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40023800 	.word	0x40023800

0800137c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08a      	sub	sp, #40	; 0x28
 8001380:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001382:	f107 0314 	add.w	r3, r7, #20
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]
 8001390:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	4b2d      	ldr	r3, [pc, #180]	; (800144c <MX_GPIO_Init+0xd0>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	4a2c      	ldr	r2, [pc, #176]	; (800144c <MX_GPIO_Init+0xd0>)
 800139c:	f043 0304 	orr.w	r3, r3, #4
 80013a0:	6313      	str	r3, [r2, #48]	; 0x30
 80013a2:	4b2a      	ldr	r3, [pc, #168]	; (800144c <MX_GPIO_Init+0xd0>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	f003 0304 	and.w	r3, r3, #4
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	4b26      	ldr	r3, [pc, #152]	; (800144c <MX_GPIO_Init+0xd0>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	4a25      	ldr	r2, [pc, #148]	; (800144c <MX_GPIO_Init+0xd0>)
 80013b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013bc:	6313      	str	r3, [r2, #48]	; 0x30
 80013be:	4b23      	ldr	r3, [pc, #140]	; (800144c <MX_GPIO_Init+0xd0>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	60bb      	str	r3, [r7, #8]
 80013ce:	4b1f      	ldr	r3, [pc, #124]	; (800144c <MX_GPIO_Init+0xd0>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	4a1e      	ldr	r2, [pc, #120]	; (800144c <MX_GPIO_Init+0xd0>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	6313      	str	r3, [r2, #48]	; 0x30
 80013da:	4b1c      	ldr	r3, [pc, #112]	; (800144c <MX_GPIO_Init+0xd0>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	60bb      	str	r3, [r7, #8]
 80013e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	607b      	str	r3, [r7, #4]
 80013ea:	4b18      	ldr	r3, [pc, #96]	; (800144c <MX_GPIO_Init+0xd0>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	4a17      	ldr	r2, [pc, #92]	; (800144c <MX_GPIO_Init+0xd0>)
 80013f0:	f043 0302 	orr.w	r3, r3, #2
 80013f4:	6313      	str	r3, [r2, #48]	; 0x30
 80013f6:	4b15      	ldr	r3, [pc, #84]	; (800144c <MX_GPIO_Init+0xd0>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001402:	2200      	movs	r2, #0
 8001404:	2120      	movs	r1, #32
 8001406:	4812      	ldr	r0, [pc, #72]	; (8001450 <MX_GPIO_Init+0xd4>)
 8001408:	f001 fea8 	bl	800315c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800140c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001412:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001416:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001418:	2300      	movs	r3, #0
 800141a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800141c:	f107 0314 	add.w	r3, r7, #20
 8001420:	4619      	mov	r1, r3
 8001422:	480c      	ldr	r0, [pc, #48]	; (8001454 <MX_GPIO_Init+0xd8>)
 8001424:	f001 fd16 	bl	8002e54 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001428:	2320      	movs	r3, #32
 800142a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142c:	2301      	movs	r3, #1
 800142e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001434:	2300      	movs	r3, #0
 8001436:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001438:	f107 0314 	add.w	r3, r7, #20
 800143c:	4619      	mov	r1, r3
 800143e:	4804      	ldr	r0, [pc, #16]	; (8001450 <MX_GPIO_Init+0xd4>)
 8001440:	f001 fd08 	bl	8002e54 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001444:	bf00      	nop
 8001446:	3728      	adds	r7, #40	; 0x28
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40023800 	.word	0x40023800
 8001450:	40020000 	.word	0x40020000
 8001454:	40020800 	.word	0x40020800

08001458 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800145c:	b672      	cpsid	i
}
 800145e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001460:	e7fe      	b.n	8001460 <Error_Handler+0x8>
	...

08001464 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <HAL_MspInit+0x4c>)
 8001470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001472:	4a0f      	ldr	r2, [pc, #60]	; (80014b0 <HAL_MspInit+0x4c>)
 8001474:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001478:	6453      	str	r3, [r2, #68]	; 0x44
 800147a:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <HAL_MspInit+0x4c>)
 800147c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	603b      	str	r3, [r7, #0]
 800148a:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <HAL_MspInit+0x4c>)
 800148c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148e:	4a08      	ldr	r2, [pc, #32]	; (80014b0 <HAL_MspInit+0x4c>)
 8001490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001494:	6413      	str	r3, [r2, #64]	; 0x40
 8001496:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <HAL_MspInit+0x4c>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800149e:	603b      	str	r3, [r7, #0]
 80014a0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014a2:	2007      	movs	r0, #7
 80014a4:	f001 f892 	bl	80025cc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014a8:	bf00      	nop
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40023800 	.word	0x40023800

080014b4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08a      	sub	sp, #40	; 0x28
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]
 80014ca:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a33      	ldr	r2, [pc, #204]	; (80015a0 <HAL_ADC_MspInit+0xec>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d160      	bne.n	8001598 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	613b      	str	r3, [r7, #16]
 80014da:	4b32      	ldr	r3, [pc, #200]	; (80015a4 <HAL_ADC_MspInit+0xf0>)
 80014dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014de:	4a31      	ldr	r2, [pc, #196]	; (80015a4 <HAL_ADC_MspInit+0xf0>)
 80014e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014e4:	6453      	str	r3, [r2, #68]	; 0x44
 80014e6:	4b2f      	ldr	r3, [pc, #188]	; (80015a4 <HAL_ADC_MspInit+0xf0>)
 80014e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ee:	613b      	str	r3, [r7, #16]
 80014f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	4b2b      	ldr	r3, [pc, #172]	; (80015a4 <HAL_ADC_MspInit+0xf0>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	4a2a      	ldr	r2, [pc, #168]	; (80015a4 <HAL_ADC_MspInit+0xf0>)
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	6313      	str	r3, [r2, #48]	; 0x30
 8001502:	4b28      	ldr	r3, [pc, #160]	; (80015a4 <HAL_ADC_MspInit+0xf0>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800150e:	2302      	movs	r3, #2
 8001510:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001512:	2303      	movs	r3, #3
 8001514:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800151a:	f107 0314 	add.w	r3, r7, #20
 800151e:	4619      	mov	r1, r3
 8001520:	4821      	ldr	r0, [pc, #132]	; (80015a8 <HAL_ADC_MspInit+0xf4>)
 8001522:	f001 fc97 	bl	8002e54 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001526:	4b21      	ldr	r3, [pc, #132]	; (80015ac <HAL_ADC_MspInit+0xf8>)
 8001528:	4a21      	ldr	r2, [pc, #132]	; (80015b0 <HAL_ADC_MspInit+0xfc>)
 800152a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800152c:	4b1f      	ldr	r3, [pc, #124]	; (80015ac <HAL_ADC_MspInit+0xf8>)
 800152e:	2200      	movs	r2, #0
 8001530:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001532:	4b1e      	ldr	r3, [pc, #120]	; (80015ac <HAL_ADC_MspInit+0xf8>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001538:	4b1c      	ldr	r3, [pc, #112]	; (80015ac <HAL_ADC_MspInit+0xf8>)
 800153a:	2200      	movs	r2, #0
 800153c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800153e:	4b1b      	ldr	r3, [pc, #108]	; (80015ac <HAL_ADC_MspInit+0xf8>)
 8001540:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001544:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001546:	4b19      	ldr	r3, [pc, #100]	; (80015ac <HAL_ADC_MspInit+0xf8>)
 8001548:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800154c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800154e:	4b17      	ldr	r3, [pc, #92]	; (80015ac <HAL_ADC_MspInit+0xf8>)
 8001550:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001554:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001556:	4b15      	ldr	r3, [pc, #84]	; (80015ac <HAL_ADC_MspInit+0xf8>)
 8001558:	f44f 7280 	mov.w	r2, #256	; 0x100
 800155c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800155e:	4b13      	ldr	r3, [pc, #76]	; (80015ac <HAL_ADC_MspInit+0xf8>)
 8001560:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001564:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001566:	4b11      	ldr	r3, [pc, #68]	; (80015ac <HAL_ADC_MspInit+0xf8>)
 8001568:	2200      	movs	r2, #0
 800156a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800156c:	480f      	ldr	r0, [pc, #60]	; (80015ac <HAL_ADC_MspInit+0xf8>)
 800156e:	f001 f86f 	bl	8002650 <HAL_DMA_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8001578:	f7ff ff6e 	bl	8001458 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	4a0b      	ldr	r2, [pc, #44]	; (80015ac <HAL_ADC_MspInit+0xf8>)
 8001580:	639a      	str	r2, [r3, #56]	; 0x38
 8001582:	4a0a      	ldr	r2, [pc, #40]	; (80015ac <HAL_ADC_MspInit+0xf8>)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001588:	2200      	movs	r2, #0
 800158a:	2100      	movs	r1, #0
 800158c:	2012      	movs	r0, #18
 800158e:	f001 f828 	bl	80025e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001592:	2012      	movs	r0, #18
 8001594:	f001 f841 	bl	800261a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001598:	bf00      	nop
 800159a:	3728      	adds	r7, #40	; 0x28
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40012000 	.word	0x40012000
 80015a4:	40023800 	.word	0x40023800
 80015a8:	40020000 	.word	0x40020000
 80015ac:	20000238 	.word	0x20000238
 80015b0:	40026410 	.word	0x40026410

080015b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08a      	sub	sp, #40	; 0x28
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a1d      	ldr	r2, [pc, #116]	; (8001648 <HAL_UART_MspInit+0x94>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d133      	bne.n	800163e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	613b      	str	r3, [r7, #16]
 80015da:	4b1c      	ldr	r3, [pc, #112]	; (800164c <HAL_UART_MspInit+0x98>)
 80015dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015de:	4a1b      	ldr	r2, [pc, #108]	; (800164c <HAL_UART_MspInit+0x98>)
 80015e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015e4:	6413      	str	r3, [r2, #64]	; 0x40
 80015e6:	4b19      	ldr	r3, [pc, #100]	; (800164c <HAL_UART_MspInit+0x98>)
 80015e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ee:	613b      	str	r3, [r7, #16]
 80015f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	60fb      	str	r3, [r7, #12]
 80015f6:	4b15      	ldr	r3, [pc, #84]	; (800164c <HAL_UART_MspInit+0x98>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015fa:	4a14      	ldr	r2, [pc, #80]	; (800164c <HAL_UART_MspInit+0x98>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6313      	str	r3, [r2, #48]	; 0x30
 8001602:	4b12      	ldr	r3, [pc, #72]	; (800164c <HAL_UART_MspInit+0x98>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800160e:	230c      	movs	r3, #12
 8001610:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001612:	2302      	movs	r3, #2
 8001614:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161a:	2300      	movs	r3, #0
 800161c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800161e:	2307      	movs	r3, #7
 8001620:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001622:	f107 0314 	add.w	r3, r7, #20
 8001626:	4619      	mov	r1, r3
 8001628:	4809      	ldr	r0, [pc, #36]	; (8001650 <HAL_UART_MspInit+0x9c>)
 800162a:	f001 fc13 	bl	8002e54 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800162e:	2200      	movs	r2, #0
 8001630:	2100      	movs	r1, #0
 8001632:	2026      	movs	r0, #38	; 0x26
 8001634:	f000 ffd5 	bl	80025e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001638:	2026      	movs	r0, #38	; 0x26
 800163a:	f000 ffee 	bl	800261a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800163e:	bf00      	nop
 8001640:	3728      	adds	r7, #40	; 0x28
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40004400 	.word	0x40004400
 800164c:	40023800 	.word	0x40023800
 8001650:	40020000 	.word	0x40020000

08001654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001658:	e7fe      	b.n	8001658 <NMI_Handler+0x4>

0800165a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800165e:	e7fe      	b.n	800165e <HardFault_Handler+0x4>

08001660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001664:	e7fe      	b.n	8001664 <MemManage_Handler+0x4>

08001666 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001666:	b480      	push	{r7}
 8001668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800166a:	e7fe      	b.n	800166a <BusFault_Handler+0x4>

0800166c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001670:	e7fe      	b.n	8001670 <UsageFault_Handler+0x4>

08001672 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001672:	b480      	push	{r7}
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800168e:	b480      	push	{r7}
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016a0:	f000 f974 	bl	800198c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80016ac:	4802      	ldr	r0, [pc, #8]	; (80016b8 <ADC_IRQHandler+0x10>)
 80016ae:	f000 f9f4 	bl	8001a9a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	200001f0 	.word	0x200001f0

080016bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016c0:	4802      	ldr	r0, [pc, #8]	; (80016cc <USART2_IRQHandler+0x10>)
 80016c2:	f002 fadd 	bl	8003c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000298 	.word	0x20000298

080016d0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016d4:	4802      	ldr	r0, [pc, #8]	; (80016e0 <DMA2_Stream0_IRQHandler+0x10>)
 80016d6:	f001 f953 	bl	8002980 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20000238 	.word	0x20000238

080016e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  return 1;
 80016e8:	2301      	movs	r3, #1
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <_kill>:

int _kill(int pid, int sig)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016fe:	f003 ffe5 	bl	80056cc <__errno>
 8001702:	4603      	mov	r3, r0
 8001704:	2216      	movs	r2, #22
 8001706:	601a      	str	r2, [r3, #0]
  return -1;
 8001708:	f04f 33ff 	mov.w	r3, #4294967295
}
 800170c:	4618      	mov	r0, r3
 800170e:	3708      	adds	r7, #8
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <_exit>:

void _exit (int status)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800171c:	f04f 31ff 	mov.w	r1, #4294967295
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff ffe7 	bl	80016f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001726:	e7fe      	b.n	8001726 <_exit+0x12>

08001728 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001734:	2300      	movs	r3, #0
 8001736:	617b      	str	r3, [r7, #20]
 8001738:	e00a      	b.n	8001750 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800173a:	f3af 8000 	nop.w
 800173e:	4601      	mov	r1, r0
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	1c5a      	adds	r2, r3, #1
 8001744:	60ba      	str	r2, [r7, #8]
 8001746:	b2ca      	uxtb	r2, r1
 8001748:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	3301      	adds	r3, #1
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	697a      	ldr	r2, [r7, #20]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	429a      	cmp	r2, r3
 8001756:	dbf0      	blt.n	800173a <_read+0x12>
  }

  return len;
 8001758:	687b      	ldr	r3, [r7, #4]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3718      	adds	r7, #24
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b086      	sub	sp, #24
 8001766:	af00      	add	r7, sp, #0
 8001768:	60f8      	str	r0, [r7, #12]
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176e:	2300      	movs	r3, #0
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	e009      	b.n	8001788 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	1c5a      	adds	r2, r3, #1
 8001778:	60ba      	str	r2, [r7, #8]
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	4618      	mov	r0, r3
 800177e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	3301      	adds	r3, #1
 8001786:	617b      	str	r3, [r7, #20]
 8001788:	697a      	ldr	r2, [r7, #20]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	429a      	cmp	r2, r3
 800178e:	dbf1      	blt.n	8001774 <_write+0x12>
  }
  return len;
 8001790:	687b      	ldr	r3, [r7, #4]
}
 8001792:	4618      	mov	r0, r3
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <_close>:

int _close(int file)
{
 800179a:	b480      	push	{r7}
 800179c:	b083      	sub	sp, #12
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017b2:	b480      	push	{r7}
 80017b4:	b083      	sub	sp, #12
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
 80017ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017c2:	605a      	str	r2, [r3, #4]
  return 0;
 80017c4:	2300      	movs	r3, #0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <_isatty>:

int _isatty(int file)
{
 80017d2:	b480      	push	{r7}
 80017d4:	b083      	sub	sp, #12
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017da:	2301      	movs	r3, #1
}
 80017dc:	4618      	mov	r0, r3
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b085      	sub	sp, #20
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3714      	adds	r7, #20
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
	...

08001804 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800180c:	4a14      	ldr	r2, [pc, #80]	; (8001860 <_sbrk+0x5c>)
 800180e:	4b15      	ldr	r3, [pc, #84]	; (8001864 <_sbrk+0x60>)
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001818:	4b13      	ldr	r3, [pc, #76]	; (8001868 <_sbrk+0x64>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d102      	bne.n	8001826 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001820:	4b11      	ldr	r3, [pc, #68]	; (8001868 <_sbrk+0x64>)
 8001822:	4a12      	ldr	r2, [pc, #72]	; (800186c <_sbrk+0x68>)
 8001824:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001826:	4b10      	ldr	r3, [pc, #64]	; (8001868 <_sbrk+0x64>)
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4413      	add	r3, r2
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	429a      	cmp	r2, r3
 8001832:	d207      	bcs.n	8001844 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001834:	f003 ff4a 	bl	80056cc <__errno>
 8001838:	4603      	mov	r3, r0
 800183a:	220c      	movs	r2, #12
 800183c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800183e:	f04f 33ff 	mov.w	r3, #4294967295
 8001842:	e009      	b.n	8001858 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001844:	4b08      	ldr	r3, [pc, #32]	; (8001868 <_sbrk+0x64>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800184a:	4b07      	ldr	r3, [pc, #28]	; (8001868 <_sbrk+0x64>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4413      	add	r3, r2
 8001852:	4a05      	ldr	r2, [pc, #20]	; (8001868 <_sbrk+0x64>)
 8001854:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001856:	68fb      	ldr	r3, [r7, #12]
}
 8001858:	4618      	mov	r0, r3
 800185a:	3718      	adds	r7, #24
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	20018000 	.word	0x20018000
 8001864:	00000400 	.word	0x00000400
 8001868:	200002e4 	.word	0x200002e4
 800186c:	20000438 	.word	0x20000438

08001870 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001874:	4b06      	ldr	r3, [pc, #24]	; (8001890 <SystemInit+0x20>)
 8001876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800187a:	4a05      	ldr	r2, [pc, #20]	; (8001890 <SystemInit+0x20>)
 800187c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001880:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001884:	bf00      	nop
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001894:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001898:	480d      	ldr	r0, [pc, #52]	; (80018d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800189a:	490e      	ldr	r1, [pc, #56]	; (80018d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800189c:	4a0e      	ldr	r2, [pc, #56]	; (80018d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800189e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018a0:	e002      	b.n	80018a8 <LoopCopyDataInit>

080018a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018a6:	3304      	adds	r3, #4

080018a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018ac:	d3f9      	bcc.n	80018a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ae:	4a0b      	ldr	r2, [pc, #44]	; (80018dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80018b0:	4c0b      	ldr	r4, [pc, #44]	; (80018e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80018b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018b4:	e001      	b.n	80018ba <LoopFillZerobss>

080018b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018b8:	3204      	adds	r2, #4

080018ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018bc:	d3fb      	bcc.n	80018b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018be:	f7ff ffd7 	bl	8001870 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018c2:	f003 ff09 	bl	80056d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018c6:	f7ff fc19 	bl	80010fc <main>
  bx  lr    
 80018ca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80018cc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80018d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018d4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80018d8:	08007bfc 	.word	0x08007bfc
  ldr r2, =_sbss
 80018dc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80018e0:	20000438 	.word	0x20000438

080018e4 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018e4:	e7fe      	b.n	80018e4 <DMA1_Stream0_IRQHandler>
	...

080018e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018ec:	4b0e      	ldr	r3, [pc, #56]	; (8001928 <HAL_Init+0x40>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a0d      	ldr	r2, [pc, #52]	; (8001928 <HAL_Init+0x40>)
 80018f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018f8:	4b0b      	ldr	r3, [pc, #44]	; (8001928 <HAL_Init+0x40>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a0a      	ldr	r2, [pc, #40]	; (8001928 <HAL_Init+0x40>)
 80018fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001902:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001904:	4b08      	ldr	r3, [pc, #32]	; (8001928 <HAL_Init+0x40>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a07      	ldr	r2, [pc, #28]	; (8001928 <HAL_Init+0x40>)
 800190a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800190e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001910:	2003      	movs	r0, #3
 8001912:	f000 fe5b 	bl	80025cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001916:	2000      	movs	r0, #0
 8001918:	f000 f808 	bl	800192c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800191c:	f7ff fda2 	bl	8001464 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40023c00 	.word	0x40023c00

0800192c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001934:	4b12      	ldr	r3, [pc, #72]	; (8001980 <HAL_InitTick+0x54>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	4b12      	ldr	r3, [pc, #72]	; (8001984 <HAL_InitTick+0x58>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	4619      	mov	r1, r3
 800193e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001942:	fbb3 f3f1 	udiv	r3, r3, r1
 8001946:	fbb2 f3f3 	udiv	r3, r2, r3
 800194a:	4618      	mov	r0, r3
 800194c:	f000 fe73 	bl	8002636 <HAL_SYSTICK_Config>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e00e      	b.n	8001978 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2b0f      	cmp	r3, #15
 800195e:	d80a      	bhi.n	8001976 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001960:	2200      	movs	r2, #0
 8001962:	6879      	ldr	r1, [r7, #4]
 8001964:	f04f 30ff 	mov.w	r0, #4294967295
 8001968:	f000 fe3b 	bl	80025e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800196c:	4a06      	ldr	r2, [pc, #24]	; (8001988 <HAL_InitTick+0x5c>)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001972:	2300      	movs	r3, #0
 8001974:	e000      	b.n	8001978 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
}
 8001978:	4618      	mov	r0, r3
 800197a:	3708      	adds	r7, #8
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20000000 	.word	0x20000000
 8001984:	20000008 	.word	0x20000008
 8001988:	20000004 	.word	0x20000004

0800198c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001990:	4b06      	ldr	r3, [pc, #24]	; (80019ac <HAL_IncTick+0x20>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	461a      	mov	r2, r3
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_IncTick+0x24>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4413      	add	r3, r2
 800199c:	4a04      	ldr	r2, [pc, #16]	; (80019b0 <HAL_IncTick+0x24>)
 800199e:	6013      	str	r3, [r2, #0]
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	20000008 	.word	0x20000008
 80019b0:	200002e8 	.word	0x200002e8

080019b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  return uwTick;
 80019b8:	4b03      	ldr	r3, [pc, #12]	; (80019c8 <HAL_GetTick+0x14>)
 80019ba:	681b      	ldr	r3, [r3, #0]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	200002e8 	.word	0x200002e8

080019cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019d4:	f7ff ffee 	bl	80019b4 <HAL_GetTick>
 80019d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019e4:	d005      	beq.n	80019f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019e6:	4b0a      	ldr	r3, [pc, #40]	; (8001a10 <HAL_Delay+0x44>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	461a      	mov	r2, r3
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	4413      	add	r3, r2
 80019f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019f2:	bf00      	nop
 80019f4:	f7ff ffde 	bl	80019b4 <HAL_GetTick>
 80019f8:	4602      	mov	r2, r0
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d8f7      	bhi.n	80019f4 <HAL_Delay+0x28>
  {
  }
}
 8001a04:	bf00      	nop
 8001a06:	bf00      	nop
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000008 	.word	0x20000008

08001a14 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e033      	b.n	8001a92 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d109      	bne.n	8001a46 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7ff fd3e 	bl	80014b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2200      	movs	r2, #0
 8001a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4a:	f003 0310 	and.w	r3, r3, #16
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d118      	bne.n	8001a84 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a56:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001a5a:	f023 0302 	bic.w	r3, r3, #2
 8001a5e:	f043 0202 	orr.w	r2, r3, #2
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f000 fb58 	bl	800211c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a76:	f023 0303 	bic.w	r3, r3, #3
 8001a7a:	f043 0201 	orr.w	r2, r3, #1
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	641a      	str	r2, [r3, #64]	; 0x40
 8001a82:	e001      	b.n	8001a88 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b086      	sub	sp, #24
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	f003 0302 	and.w	r3, r3, #2
 8001ac0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	f003 0320 	and.w	r3, r3, #32
 8001ac8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d049      	beq.n	8001b64 <HAL_ADC_IRQHandler+0xca>
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d046      	beq.n	8001b64 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ada:	f003 0310 	and.w	r3, r3, #16
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d105      	bne.n	8001aee <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d12b      	bne.n	8001b54 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d127      	bne.n	8001b54 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b0a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d006      	beq.n	8001b20 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d119      	bne.n	8001b54 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	685a      	ldr	r2, [r3, #4]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f022 0220 	bic.w	r2, r2, #32
 8001b2e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b34:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d105      	bne.n	8001b54 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4c:	f043 0201 	orr.w	r2, r3, #1
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7ff f9ff 	bl	8000f58 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f06f 0212 	mvn.w	r2, #18
 8001b62:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f003 0304 	and.w	r3, r3, #4
 8001b6a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b72:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d057      	beq.n	8001c2a <HAL_ADC_IRQHandler+0x190>
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d054      	beq.n	8001c2a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b84:	f003 0310 	and.w	r3, r3, #16
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d105      	bne.n	8001b98 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b90:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d139      	bne.n	8001c1a <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bac:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d006      	beq.n	8001bc2 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d12b      	bne.n	8001c1a <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d124      	bne.n	8001c1a <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d11d      	bne.n	8001c1a <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d119      	bne.n	8001c1a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	685a      	ldr	r2, [r3, #4]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001bf4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d105      	bne.n	8001c1a <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	f043 0201 	orr.w	r2, r3, #1
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f000 fbfc 	bl	8002418 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f06f 020c 	mvn.w	r2, #12
 8001c28:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f003 0301 	and.w	r3, r3, #1
 8001c30:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c38:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d017      	beq.n	8001c70 <HAL_ADC_IRQHandler+0x1d6>
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d014      	beq.n	8001c70 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d10d      	bne.n	8001c70 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c58:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f000 f925 	bl	8001eb0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f06f 0201 	mvn.w	r2, #1
 8001c6e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f003 0320 	and.w	r3, r3, #32
 8001c76:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001c7e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d015      	beq.n	8001cb2 <HAL_ADC_IRQHandler+0x218>
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d012      	beq.n	8001cb2 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c90:	f043 0202 	orr.w	r2, r3, #2
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f06f 0220 	mvn.w	r2, #32
 8001ca0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f000 f90e 	bl	8001ec4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f06f 0220 	mvn.w	r2, #32
 8001cb0:	601a      	str	r2, [r3, #0]
  }
}
 8001cb2:	bf00      	nop
 8001cb4:	3718      	adds	r7, #24
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
	...

08001cbc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d101      	bne.n	8001cda <HAL_ADC_Start_DMA+0x1e>
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	e0ce      	b.n	8001e78 <HAL_ADC_Start_DMA+0x1bc>
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	f003 0301 	and.w	r3, r3, #1
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d018      	beq.n	8001d22 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	689a      	ldr	r2, [r3, #8]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f042 0201 	orr.w	r2, r2, #1
 8001cfe:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d00:	4b5f      	ldr	r3, [pc, #380]	; (8001e80 <HAL_ADC_Start_DMA+0x1c4>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a5f      	ldr	r2, [pc, #380]	; (8001e84 <HAL_ADC_Start_DMA+0x1c8>)
 8001d06:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0a:	0c9a      	lsrs	r2, r3, #18
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	4413      	add	r3, r2
 8001d12:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001d14:	e002      	b.n	8001d1c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	3b01      	subs	r3, #1
 8001d1a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d1f9      	bne.n	8001d16 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d30:	d107      	bne.n	8001d42 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001d40:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f003 0301 	and.w	r3, r3, #1
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	f040 8086 	bne.w	8001e5e <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001d5a:	f023 0301 	bic.w	r3, r3, #1
 8001d5e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d007      	beq.n	8001d84 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d78:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d7c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d90:	d106      	bne.n	8001da0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d96:	f023 0206 	bic.w	r2, r3, #6
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	645a      	str	r2, [r3, #68]	; 0x44
 8001d9e:	e002      	b.n	8001da6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	2200      	movs	r2, #0
 8001da4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001dae:	4b36      	ldr	r3, [pc, #216]	; (8001e88 <HAL_ADC_Start_DMA+0x1cc>)
 8001db0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001db6:	4a35      	ldr	r2, [pc, #212]	; (8001e8c <HAL_ADC_Start_DMA+0x1d0>)
 8001db8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dbe:	4a34      	ldr	r2, [pc, #208]	; (8001e90 <HAL_ADC_Start_DMA+0x1d4>)
 8001dc0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dc6:	4a33      	ldr	r2, [pc, #204]	; (8001e94 <HAL_ADC_Start_DMA+0x1d8>)
 8001dc8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001dd2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001de2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001df2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	334c      	adds	r3, #76	; 0x4c
 8001dfe:	4619      	mov	r1, r3
 8001e00:	68ba      	ldr	r2, [r7, #8]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f000 fcd2 	bl	80027ac <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f003 031f 	and.w	r3, r3, #31
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d10f      	bne.n	8001e34 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d129      	bne.n	8001e76 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	689a      	ldr	r2, [r3, #8]
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e30:	609a      	str	r2, [r3, #8]
 8001e32:	e020      	b.n	8001e76 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a17      	ldr	r2, [pc, #92]	; (8001e98 <HAL_ADC_Start_DMA+0x1dc>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d11b      	bne.n	8001e76 <HAL_ADC_Start_DMA+0x1ba>
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d114      	bne.n	8001e76 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689a      	ldr	r2, [r3, #8]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e5a:	609a      	str	r2, [r3, #8]
 8001e5c:	e00b      	b.n	8001e76 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e62:	f043 0210 	orr.w	r2, r3, #16
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6e:	f043 0201 	orr.w	r2, r3, #1
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3718      	adds	r7, #24
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20000000 	.word	0x20000000
 8001e84:	431bde83 	.word	0x431bde83
 8001e88:	40012300 	.word	0x40012300
 8001e8c:	08002315 	.word	0x08002315
 8001e90:	080023cf 	.word	0x080023cf
 8001e94:	080023eb 	.word	0x080023eb
 8001e98:	40012000 	.word	0x40012000

08001e9c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr

08001eb0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001eb8:	bf00      	nop
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d101      	bne.n	8001ef4 <HAL_ADC_ConfigChannel+0x1c>
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	e105      	b.n	8002100 <HAL_ADC_ConfigChannel+0x228>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2b09      	cmp	r3, #9
 8001f02:	d925      	bls.n	8001f50 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	68d9      	ldr	r1, [r3, #12]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	461a      	mov	r2, r3
 8001f12:	4613      	mov	r3, r2
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	4413      	add	r3, r2
 8001f18:	3b1e      	subs	r3, #30
 8001f1a:	2207      	movs	r2, #7
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	43da      	mvns	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	400a      	ands	r2, r1
 8001f28:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68d9      	ldr	r1, [r3, #12]
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	4403      	add	r3, r0
 8001f42:	3b1e      	subs	r3, #30
 8001f44:	409a      	lsls	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	60da      	str	r2, [r3, #12]
 8001f4e:	e022      	b.n	8001f96 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6919      	ldr	r1, [r3, #16]
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	461a      	mov	r2, r3
 8001f5e:	4613      	mov	r3, r2
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	4413      	add	r3, r2
 8001f64:	2207      	movs	r2, #7
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	43da      	mvns	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	400a      	ands	r2, r1
 8001f72:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6919      	ldr	r1, [r3, #16]
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	689a      	ldr	r2, [r3, #8]
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	4618      	mov	r0, r3
 8001f86:	4603      	mov	r3, r0
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	4403      	add	r3, r0
 8001f8c:	409a      	lsls	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	430a      	orrs	r2, r1
 8001f94:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	2b06      	cmp	r3, #6
 8001f9c:	d824      	bhi.n	8001fe8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685a      	ldr	r2, [r3, #4]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	4413      	add	r3, r2
 8001fae:	3b05      	subs	r3, #5
 8001fb0:	221f      	movs	r2, #31
 8001fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb6:	43da      	mvns	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	400a      	ands	r2, r1
 8001fbe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	4618      	mov	r0, r3
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	4413      	add	r3, r2
 8001fd8:	3b05      	subs	r3, #5
 8001fda:	fa00 f203 	lsl.w	r2, r0, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	635a      	str	r2, [r3, #52]	; 0x34
 8001fe6:	e04c      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	2b0c      	cmp	r3, #12
 8001fee:	d824      	bhi.n	800203a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685a      	ldr	r2, [r3, #4]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	4413      	add	r3, r2
 8002000:	3b23      	subs	r3, #35	; 0x23
 8002002:	221f      	movs	r2, #31
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	43da      	mvns	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	400a      	ands	r2, r1
 8002010:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	b29b      	uxth	r3, r3
 800201e:	4618      	mov	r0, r3
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685a      	ldr	r2, [r3, #4]
 8002024:	4613      	mov	r3, r2
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	4413      	add	r3, r2
 800202a:	3b23      	subs	r3, #35	; 0x23
 800202c:	fa00 f203 	lsl.w	r2, r0, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	430a      	orrs	r2, r1
 8002036:	631a      	str	r2, [r3, #48]	; 0x30
 8002038:	e023      	b.n	8002082 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685a      	ldr	r2, [r3, #4]
 8002044:	4613      	mov	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4413      	add	r3, r2
 800204a:	3b41      	subs	r3, #65	; 0x41
 800204c:	221f      	movs	r2, #31
 800204e:	fa02 f303 	lsl.w	r3, r2, r3
 8002052:	43da      	mvns	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	400a      	ands	r2, r1
 800205a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	b29b      	uxth	r3, r3
 8002068:	4618      	mov	r0, r3
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	685a      	ldr	r2, [r3, #4]
 800206e:	4613      	mov	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	3b41      	subs	r3, #65	; 0x41
 8002076:	fa00 f203 	lsl.w	r2, r0, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002082:	4b22      	ldr	r3, [pc, #136]	; (800210c <HAL_ADC_ConfigChannel+0x234>)
 8002084:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a21      	ldr	r2, [pc, #132]	; (8002110 <HAL_ADC_ConfigChannel+0x238>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d109      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x1cc>
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b12      	cmp	r3, #18
 8002096:	d105      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a19      	ldr	r2, [pc, #100]	; (8002110 <HAL_ADC_ConfigChannel+0x238>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d123      	bne.n	80020f6 <HAL_ADC_ConfigChannel+0x21e>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2b10      	cmp	r3, #16
 80020b4:	d003      	beq.n	80020be <HAL_ADC_ConfigChannel+0x1e6>
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2b11      	cmp	r3, #17
 80020bc:	d11b      	bne.n	80020f6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2b10      	cmp	r3, #16
 80020d0:	d111      	bne.n	80020f6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020d2:	4b10      	ldr	r3, [pc, #64]	; (8002114 <HAL_ADC_ConfigChannel+0x23c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a10      	ldr	r2, [pc, #64]	; (8002118 <HAL_ADC_ConfigChannel+0x240>)
 80020d8:	fba2 2303 	umull	r2, r3, r2, r3
 80020dc:	0c9a      	lsrs	r2, r3, #18
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80020e8:	e002      	b.n	80020f0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	3b01      	subs	r3, #1
 80020ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d1f9      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	3714      	adds	r7, #20
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	40012300 	.word	0x40012300
 8002110:	40012000 	.word	0x40012000
 8002114:	20000000 	.word	0x20000000
 8002118:	431bde83 	.word	0x431bde83

0800211c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002124:	4b79      	ldr	r3, [pc, #484]	; (800230c <ADC_Init+0x1f0>)
 8002126:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	685a      	ldr	r2, [r3, #4]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	431a      	orrs	r2, r3
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002150:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	6859      	ldr	r1, [r3, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	021a      	lsls	r2, r3, #8
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	430a      	orrs	r2, r1
 8002164:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002174:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	6859      	ldr	r1, [r3, #4]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	430a      	orrs	r2, r1
 8002186:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	689a      	ldr	r2, [r3, #8]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002196:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6899      	ldr	r1, [r3, #8]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	68da      	ldr	r2, [r3, #12]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	430a      	orrs	r2, r1
 80021a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ae:	4a58      	ldr	r2, [pc, #352]	; (8002310 <ADC_Init+0x1f4>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d022      	beq.n	80021fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	689a      	ldr	r2, [r3, #8]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80021c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6899      	ldr	r1, [r3, #8]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80021e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6899      	ldr	r1, [r3, #8]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	430a      	orrs	r2, r1
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	e00f      	b.n	800221a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	689a      	ldr	r2, [r3, #8]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002208:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002218:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 0202 	bic.w	r2, r2, #2
 8002228:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6899      	ldr	r1, [r3, #8]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	7e1b      	ldrb	r3, [r3, #24]
 8002234:	005a      	lsls	r2, r3, #1
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	430a      	orrs	r2, r1
 800223c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d01b      	beq.n	8002280 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002256:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	685a      	ldr	r2, [r3, #4]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002266:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6859      	ldr	r1, [r3, #4]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002272:	3b01      	subs	r3, #1
 8002274:	035a      	lsls	r2, r3, #13
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	430a      	orrs	r2, r1
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	e007      	b.n	8002290 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	685a      	ldr	r2, [r3, #4]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800228e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800229e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	3b01      	subs	r3, #1
 80022ac:	051a      	lsls	r2, r3, #20
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	430a      	orrs	r2, r1
 80022b4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80022c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6899      	ldr	r1, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80022d2:	025a      	lsls	r2, r3, #9
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6899      	ldr	r1, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	029a      	lsls	r2, r3, #10
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	609a      	str	r2, [r3, #8]
}
 8002300:	bf00      	nop
 8002302:	3714      	adds	r7, #20
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	40012300 	.word	0x40012300
 8002310:	0f000001 	.word	0x0f000001

08002314 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002320:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002326:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800232a:	2b00      	cmp	r3, #0
 800232c:	d13c      	bne.n	80023a8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002332:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d12b      	bne.n	80023a0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800234c:	2b00      	cmp	r3, #0
 800234e:	d127      	bne.n	80023a0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002356:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800235a:	2b00      	cmp	r3, #0
 800235c:	d006      	beq.n	800236c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002368:	2b00      	cmp	r3, #0
 800236a:	d119      	bne.n	80023a0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	685a      	ldr	r2, [r3, #4]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f022 0220 	bic.w	r2, r2, #32
 800237a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002380:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d105      	bne.n	80023a0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002398:	f043 0201 	orr.w	r2, r3, #1
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80023a0:	68f8      	ldr	r0, [r7, #12]
 80023a2:	f7fe fdd9 	bl	8000f58 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80023a6:	e00e      	b.n	80023c6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ac:	f003 0310 	and.w	r3, r3, #16
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d003      	beq.n	80023bc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80023b4:	68f8      	ldr	r0, [r7, #12]
 80023b6:	f7ff fd85 	bl	8001ec4 <HAL_ADC_ErrorCallback>
}
 80023ba:	e004      	b.n	80023c6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	4798      	blx	r3
}
 80023c6:	bf00      	nop
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b084      	sub	sp, #16
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023da:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80023dc:	68f8      	ldr	r0, [r7, #12]
 80023de:	f7ff fd5d 	bl	8001e9c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80023e2:	bf00      	nop
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b084      	sub	sp, #16
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023f6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2240      	movs	r2, #64	; 0x40
 80023fc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002402:	f043 0204 	orr.w	r2, r3, #4
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800240a:	68f8      	ldr	r0, [r7, #12]
 800240c:	f7ff fd5a 	bl	8001ec4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002410:	bf00      	nop
 8002412:	3710      	adds	r7, #16
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800242c:	b480      	push	{r7}
 800242e:	b085      	sub	sp, #20
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f003 0307 	and.w	r3, r3, #7
 800243a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800243c:	4b0c      	ldr	r3, [pc, #48]	; (8002470 <__NVIC_SetPriorityGrouping+0x44>)
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002448:	4013      	ands	r3, r2
 800244a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002454:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002458:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800245c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800245e:	4a04      	ldr	r2, [pc, #16]	; (8002470 <__NVIC_SetPriorityGrouping+0x44>)
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	60d3      	str	r3, [r2, #12]
}
 8002464:	bf00      	nop
 8002466:	3714      	adds	r7, #20
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	e000ed00 	.word	0xe000ed00

08002474 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002478:	4b04      	ldr	r3, [pc, #16]	; (800248c <__NVIC_GetPriorityGrouping+0x18>)
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	0a1b      	lsrs	r3, r3, #8
 800247e:	f003 0307 	and.w	r3, r3, #7
}
 8002482:	4618      	mov	r0, r3
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr
 800248c:	e000ed00 	.word	0xe000ed00

08002490 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	4603      	mov	r3, r0
 8002498:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800249a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	db0b      	blt.n	80024ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024a2:	79fb      	ldrb	r3, [r7, #7]
 80024a4:	f003 021f 	and.w	r2, r3, #31
 80024a8:	4907      	ldr	r1, [pc, #28]	; (80024c8 <__NVIC_EnableIRQ+0x38>)
 80024aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ae:	095b      	lsrs	r3, r3, #5
 80024b0:	2001      	movs	r0, #1
 80024b2:	fa00 f202 	lsl.w	r2, r0, r2
 80024b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024ba:	bf00      	nop
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	e000e100 	.word	0xe000e100

080024cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	6039      	str	r1, [r7, #0]
 80024d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	db0a      	blt.n	80024f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	b2da      	uxtb	r2, r3
 80024e4:	490c      	ldr	r1, [pc, #48]	; (8002518 <__NVIC_SetPriority+0x4c>)
 80024e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ea:	0112      	lsls	r2, r2, #4
 80024ec:	b2d2      	uxtb	r2, r2
 80024ee:	440b      	add	r3, r1
 80024f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024f4:	e00a      	b.n	800250c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	b2da      	uxtb	r2, r3
 80024fa:	4908      	ldr	r1, [pc, #32]	; (800251c <__NVIC_SetPriority+0x50>)
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	f003 030f 	and.w	r3, r3, #15
 8002502:	3b04      	subs	r3, #4
 8002504:	0112      	lsls	r2, r2, #4
 8002506:	b2d2      	uxtb	r2, r2
 8002508:	440b      	add	r3, r1
 800250a:	761a      	strb	r2, [r3, #24]
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	e000e100 	.word	0xe000e100
 800251c:	e000ed00 	.word	0xe000ed00

08002520 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002520:	b480      	push	{r7}
 8002522:	b089      	sub	sp, #36	; 0x24
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	f1c3 0307 	rsb	r3, r3, #7
 800253a:	2b04      	cmp	r3, #4
 800253c:	bf28      	it	cs
 800253e:	2304      	movcs	r3, #4
 8002540:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	3304      	adds	r3, #4
 8002546:	2b06      	cmp	r3, #6
 8002548:	d902      	bls.n	8002550 <NVIC_EncodePriority+0x30>
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	3b03      	subs	r3, #3
 800254e:	e000      	b.n	8002552 <NVIC_EncodePriority+0x32>
 8002550:	2300      	movs	r3, #0
 8002552:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002554:	f04f 32ff 	mov.w	r2, #4294967295
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	43da      	mvns	r2, r3
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	401a      	ands	r2, r3
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002568:	f04f 31ff 	mov.w	r1, #4294967295
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	fa01 f303 	lsl.w	r3, r1, r3
 8002572:	43d9      	mvns	r1, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002578:	4313      	orrs	r3, r2
         );
}
 800257a:	4618      	mov	r0, r3
 800257c:	3724      	adds	r7, #36	; 0x24
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
	...

08002588 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3b01      	subs	r3, #1
 8002594:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002598:	d301      	bcc.n	800259e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800259a:	2301      	movs	r3, #1
 800259c:	e00f      	b.n	80025be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800259e:	4a0a      	ldr	r2, [pc, #40]	; (80025c8 <SysTick_Config+0x40>)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3b01      	subs	r3, #1
 80025a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025a6:	210f      	movs	r1, #15
 80025a8:	f04f 30ff 	mov.w	r0, #4294967295
 80025ac:	f7ff ff8e 	bl	80024cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025b0:	4b05      	ldr	r3, [pc, #20]	; (80025c8 <SysTick_Config+0x40>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025b6:	4b04      	ldr	r3, [pc, #16]	; (80025c8 <SysTick_Config+0x40>)
 80025b8:	2207      	movs	r2, #7
 80025ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025bc:	2300      	movs	r3, #0
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	e000e010 	.word	0xe000e010

080025cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f7ff ff29 	bl	800242c <__NVIC_SetPriorityGrouping>
}
 80025da:	bf00      	nop
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}

080025e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025e2:	b580      	push	{r7, lr}
 80025e4:	b086      	sub	sp, #24
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	4603      	mov	r3, r0
 80025ea:	60b9      	str	r1, [r7, #8]
 80025ec:	607a      	str	r2, [r7, #4]
 80025ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025f0:	2300      	movs	r3, #0
 80025f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025f4:	f7ff ff3e 	bl	8002474 <__NVIC_GetPriorityGrouping>
 80025f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	68b9      	ldr	r1, [r7, #8]
 80025fe:	6978      	ldr	r0, [r7, #20]
 8002600:	f7ff ff8e 	bl	8002520 <NVIC_EncodePriority>
 8002604:	4602      	mov	r2, r0
 8002606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800260a:	4611      	mov	r1, r2
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff ff5d 	bl	80024cc <__NVIC_SetPriority>
}
 8002612:	bf00      	nop
 8002614:	3718      	adds	r7, #24
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b082      	sub	sp, #8
 800261e:	af00      	add	r7, sp, #0
 8002620:	4603      	mov	r3, r0
 8002622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002628:	4618      	mov	r0, r3
 800262a:	f7ff ff31 	bl	8002490 <__NVIC_EnableIRQ>
}
 800262e:	bf00      	nop
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b082      	sub	sp, #8
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f7ff ffa2 	bl	8002588 <SysTick_Config>
 8002644:	4603      	mov	r3, r0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
	...

08002650 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800265c:	f7ff f9aa 	bl	80019b4 <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d101      	bne.n	800266c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e099      	b.n	80027a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2202      	movs	r2, #2
 8002670:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f022 0201 	bic.w	r2, r2, #1
 800268a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800268c:	e00f      	b.n	80026ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800268e:	f7ff f991 	bl	80019b4 <HAL_GetTick>
 8002692:	4602      	mov	r2, r0
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b05      	cmp	r3, #5
 800269a:	d908      	bls.n	80026ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2220      	movs	r2, #32
 80026a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2203      	movs	r2, #3
 80026a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e078      	b.n	80027a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0301 	and.w	r3, r3, #1
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d1e8      	bne.n	800268e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	4b38      	ldr	r3, [pc, #224]	; (80027a8 <HAL_DMA_Init+0x158>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685a      	ldr	r2, [r3, #4]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	691b      	ldr	r3, [r3, #16]
 80026e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a1b      	ldr	r3, [r3, #32]
 80026f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002704:	2b04      	cmp	r3, #4
 8002706:	d107      	bne.n	8002718 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002710:	4313      	orrs	r3, r2
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	4313      	orrs	r3, r2
 8002716:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	f023 0307 	bic.w	r3, r3, #7
 800272e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002734:	697a      	ldr	r2, [r7, #20]
 8002736:	4313      	orrs	r3, r2
 8002738:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273e:	2b04      	cmp	r3, #4
 8002740:	d117      	bne.n	8002772 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002746:	697a      	ldr	r2, [r7, #20]
 8002748:	4313      	orrs	r3, r2
 800274a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002750:	2b00      	cmp	r3, #0
 8002752:	d00e      	beq.n	8002772 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f000 fb01 	bl	8002d5c <DMA_CheckFifoParam>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d008      	beq.n	8002772 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2240      	movs	r2, #64	; 0x40
 8002764:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2201      	movs	r2, #1
 800276a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800276e:	2301      	movs	r3, #1
 8002770:	e016      	b.n	80027a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	697a      	ldr	r2, [r7, #20]
 8002778:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 fab8 	bl	8002cf0 <DMA_CalcBaseAndBitshift>
 8002780:	4603      	mov	r3, r0
 8002782:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002788:	223f      	movs	r2, #63	; 0x3f
 800278a:	409a      	lsls	r2, r3
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2201      	movs	r2, #1
 800279a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3718      	adds	r7, #24
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	f010803f 	.word	0xf010803f

080027ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
 80027b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027ba:	2300      	movs	r3, #0
 80027bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d101      	bne.n	80027d2 <HAL_DMA_Start_IT+0x26>
 80027ce:	2302      	movs	r3, #2
 80027d0:	e040      	b.n	8002854 <HAL_DMA_Start_IT+0xa8>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2201      	movs	r2, #1
 80027d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d12f      	bne.n	8002846 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2202      	movs	r2, #2
 80027ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2200      	movs	r2, #0
 80027f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	68b9      	ldr	r1, [r7, #8]
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f000 fa4a 	bl	8002c94 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002804:	223f      	movs	r2, #63	; 0x3f
 8002806:	409a      	lsls	r2, r3
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f042 0216 	orr.w	r2, r2, #22
 800281a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002820:	2b00      	cmp	r3, #0
 8002822:	d007      	beq.n	8002834 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f042 0208 	orr.w	r2, r2, #8
 8002832:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f042 0201 	orr.w	r2, r2, #1
 8002842:	601a      	str	r2, [r3, #0]
 8002844:	e005      	b.n	8002852 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800284e:	2302      	movs	r3, #2
 8002850:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002852:	7dfb      	ldrb	r3, [r7, #23]
}
 8002854:	4618      	mov	r0, r3
 8002856:	3718      	adds	r7, #24
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}

0800285c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002868:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800286a:	f7ff f8a3 	bl	80019b4 <HAL_GetTick>
 800286e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002876:	b2db      	uxtb	r3, r3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d008      	beq.n	800288e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2280      	movs	r2, #128	; 0x80
 8002880:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e052      	b.n	8002934 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 0216 	bic.w	r2, r2, #22
 800289c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	695a      	ldr	r2, [r3, #20]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028ac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d103      	bne.n	80028be <HAL_DMA_Abort+0x62>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d007      	beq.n	80028ce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f022 0208 	bic.w	r2, r2, #8
 80028cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0201 	bic.w	r2, r2, #1
 80028dc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028de:	e013      	b.n	8002908 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028e0:	f7ff f868 	bl	80019b4 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b05      	cmp	r3, #5
 80028ec:	d90c      	bls.n	8002908 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2220      	movs	r2, #32
 80028f2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2203      	movs	r2, #3
 80028f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e015      	b.n	8002934 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1e4      	bne.n	80028e0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800291a:	223f      	movs	r2, #63	; 0x3f
 800291c:	409a      	lsls	r2, r3
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800294a:	b2db      	uxtb	r3, r3
 800294c:	2b02      	cmp	r3, #2
 800294e:	d004      	beq.n	800295a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2280      	movs	r2, #128	; 0x80
 8002954:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e00c      	b.n	8002974 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2205      	movs	r2, #5
 800295e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0201 	bic.w	r2, r2, #1
 8002970:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002988:	2300      	movs	r3, #0
 800298a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800298c:	4b8e      	ldr	r3, [pc, #568]	; (8002bc8 <HAL_DMA_IRQHandler+0x248>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a8e      	ldr	r2, [pc, #568]	; (8002bcc <HAL_DMA_IRQHandler+0x24c>)
 8002992:	fba2 2303 	umull	r2, r3, r2, r3
 8002996:	0a9b      	lsrs	r3, r3, #10
 8002998:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800299e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029aa:	2208      	movs	r2, #8
 80029ac:	409a      	lsls	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	4013      	ands	r3, r2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d01a      	beq.n	80029ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0304 	and.w	r3, r3, #4
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d013      	beq.n	80029ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0204 	bic.w	r2, r2, #4
 80029d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d8:	2208      	movs	r2, #8
 80029da:	409a      	lsls	r2, r3
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029e4:	f043 0201 	orr.w	r2, r3, #1
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f0:	2201      	movs	r2, #1
 80029f2:	409a      	lsls	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	4013      	ands	r3, r2
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d012      	beq.n	8002a22 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d00b      	beq.n	8002a22 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a0e:	2201      	movs	r2, #1
 8002a10:	409a      	lsls	r2, r3
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a1a:	f043 0202 	orr.w	r2, r3, #2
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a26:	2204      	movs	r2, #4
 8002a28:	409a      	lsls	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d012      	beq.n	8002a58 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00b      	beq.n	8002a58 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a44:	2204      	movs	r2, #4
 8002a46:	409a      	lsls	r2, r3
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a50:	f043 0204 	orr.w	r2, r3, #4
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a5c:	2210      	movs	r2, #16
 8002a5e:	409a      	lsls	r2, r3
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	4013      	ands	r3, r2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d043      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0308 	and.w	r3, r3, #8
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d03c      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a7a:	2210      	movs	r2, #16
 8002a7c:	409a      	lsls	r2, r3
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d018      	beq.n	8002ac2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d108      	bne.n	8002ab0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d024      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	4798      	blx	r3
 8002aae:	e01f      	b.n	8002af0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d01b      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	4798      	blx	r3
 8002ac0:	e016      	b.n	8002af0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d107      	bne.n	8002ae0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0208 	bic.w	r2, r2, #8
 8002ade:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d003      	beq.n	8002af0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af4:	2220      	movs	r2, #32
 8002af6:	409a      	lsls	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	4013      	ands	r3, r2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f000 808f 	beq.w	8002c20 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0310 	and.w	r3, r3, #16
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	f000 8087 	beq.w	8002c20 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b16:	2220      	movs	r2, #32
 8002b18:	409a      	lsls	r2, r3
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b05      	cmp	r3, #5
 8002b28:	d136      	bne.n	8002b98 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f022 0216 	bic.w	r2, r2, #22
 8002b38:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	695a      	ldr	r2, [r3, #20]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b48:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d103      	bne.n	8002b5a <HAL_DMA_IRQHandler+0x1da>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d007      	beq.n	8002b6a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0208 	bic.w	r2, r2, #8
 8002b68:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b6e:	223f      	movs	r2, #63	; 0x3f
 8002b70:	409a      	lsls	r2, r3
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d07e      	beq.n	8002c8c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	4798      	blx	r3
        }
        return;
 8002b96:	e079      	b.n	8002c8c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d01d      	beq.n	8002be2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10d      	bne.n	8002bd0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d031      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	4798      	blx	r3
 8002bc4:	e02c      	b.n	8002c20 <HAL_DMA_IRQHandler+0x2a0>
 8002bc6:	bf00      	nop
 8002bc8:	20000000 	.word	0x20000000
 8002bcc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d023      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	4798      	blx	r3
 8002be0:	e01e      	b.n	8002c20 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d10f      	bne.n	8002c10 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f022 0210 	bic.w	r2, r2, #16
 8002bfe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d003      	beq.n	8002c20 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d032      	beq.n	8002c8e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c2c:	f003 0301 	and.w	r3, r3, #1
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d022      	beq.n	8002c7a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2205      	movs	r2, #5
 8002c38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f022 0201 	bic.w	r2, r2, #1
 8002c4a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	3301      	adds	r3, #1
 8002c50:	60bb      	str	r3, [r7, #8]
 8002c52:	697a      	ldr	r2, [r7, #20]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d307      	bcc.n	8002c68 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1f2      	bne.n	8002c4c <HAL_DMA_IRQHandler+0x2cc>
 8002c66:	e000      	b.n	8002c6a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c68:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d005      	beq.n	8002c8e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	4798      	blx	r3
 8002c8a:	e000      	b.n	8002c8e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c8c:	bf00      	nop
    }
  }
}
 8002c8e:	3718      	adds	r7, #24
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b085      	sub	sp, #20
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
 8002ca0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002cb0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	2b40      	cmp	r3, #64	; 0x40
 8002cc0:	d108      	bne.n	8002cd4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68ba      	ldr	r2, [r7, #8]
 8002cd0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002cd2:	e007      	b.n	8002ce4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68ba      	ldr	r2, [r7, #8]
 8002cda:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	687a      	ldr	r2, [r7, #4]
 8002ce2:	60da      	str	r2, [r3, #12]
}
 8002ce4:	bf00      	nop
 8002ce6:	3714      	adds	r7, #20
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	3b10      	subs	r3, #16
 8002d00:	4a14      	ldr	r2, [pc, #80]	; (8002d54 <DMA_CalcBaseAndBitshift+0x64>)
 8002d02:	fba2 2303 	umull	r2, r3, r2, r3
 8002d06:	091b      	lsrs	r3, r3, #4
 8002d08:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d0a:	4a13      	ldr	r2, [pc, #76]	; (8002d58 <DMA_CalcBaseAndBitshift+0x68>)
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	4413      	add	r3, r2
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	461a      	mov	r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2b03      	cmp	r3, #3
 8002d1c:	d909      	bls.n	8002d32 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d26:	f023 0303 	bic.w	r3, r3, #3
 8002d2a:	1d1a      	adds	r2, r3, #4
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	659a      	str	r2, [r3, #88]	; 0x58
 8002d30:	e007      	b.n	8002d42 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d3a:	f023 0303 	bic.w	r3, r3, #3
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	aaaaaaab 	.word	0xaaaaaaab
 8002d58:	08007870 	.word	0x08007870

08002d5c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d64:	2300      	movs	r3, #0
 8002d66:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d6c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d11f      	bne.n	8002db6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2b03      	cmp	r3, #3
 8002d7a:	d856      	bhi.n	8002e2a <DMA_CheckFifoParam+0xce>
 8002d7c:	a201      	add	r2, pc, #4	; (adr r2, 8002d84 <DMA_CheckFifoParam+0x28>)
 8002d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d82:	bf00      	nop
 8002d84:	08002d95 	.word	0x08002d95
 8002d88:	08002da7 	.word	0x08002da7
 8002d8c:	08002d95 	.word	0x08002d95
 8002d90:	08002e2b 	.word	0x08002e2b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d046      	beq.n	8002e2e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002da4:	e043      	b.n	8002e2e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002daa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002dae:	d140      	bne.n	8002e32 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002db4:	e03d      	b.n	8002e32 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dbe:	d121      	bne.n	8002e04 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	2b03      	cmp	r3, #3
 8002dc4:	d837      	bhi.n	8002e36 <DMA_CheckFifoParam+0xda>
 8002dc6:	a201      	add	r2, pc, #4	; (adr r2, 8002dcc <DMA_CheckFifoParam+0x70>)
 8002dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dcc:	08002ddd 	.word	0x08002ddd
 8002dd0:	08002de3 	.word	0x08002de3
 8002dd4:	08002ddd 	.word	0x08002ddd
 8002dd8:	08002df5 	.word	0x08002df5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	73fb      	strb	r3, [r7, #15]
      break;
 8002de0:	e030      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d025      	beq.n	8002e3a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002df2:	e022      	b.n	8002e3a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002df8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002dfc:	d11f      	bne.n	8002e3e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e02:	e01c      	b.n	8002e3e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d903      	bls.n	8002e12 <DMA_CheckFifoParam+0xb6>
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	2b03      	cmp	r3, #3
 8002e0e:	d003      	beq.n	8002e18 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e10:	e018      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	73fb      	strb	r3, [r7, #15]
      break;
 8002e16:	e015      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d00e      	beq.n	8002e42 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	73fb      	strb	r3, [r7, #15]
      break;
 8002e28:	e00b      	b.n	8002e42 <DMA_CheckFifoParam+0xe6>
      break;
 8002e2a:	bf00      	nop
 8002e2c:	e00a      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      break;
 8002e2e:	bf00      	nop
 8002e30:	e008      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      break;
 8002e32:	bf00      	nop
 8002e34:	e006      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      break;
 8002e36:	bf00      	nop
 8002e38:	e004      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      break;
 8002e3a:	bf00      	nop
 8002e3c:	e002      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e3e:	bf00      	nop
 8002e40:	e000      	b.n	8002e44 <DMA_CheckFifoParam+0xe8>
      break;
 8002e42:	bf00      	nop
    }
  } 
  
  return status; 
 8002e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3714      	adds	r7, #20
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop

08002e54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b089      	sub	sp, #36	; 0x24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e66:	2300      	movs	r3, #0
 8002e68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	61fb      	str	r3, [r7, #28]
 8002e6e:	e159      	b.n	8003124 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e70:	2201      	movs	r2, #1
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	697a      	ldr	r2, [r7, #20]
 8002e80:	4013      	ands	r3, r2
 8002e82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e84:	693a      	ldr	r2, [r7, #16]
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	f040 8148 	bne.w	800311e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f003 0303 	and.w	r3, r3, #3
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d005      	beq.n	8002ea6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d130      	bne.n	8002f08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	2203      	movs	r2, #3
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	43db      	mvns	r3, r3
 8002eb8:	69ba      	ldr	r2, [r7, #24]
 8002eba:	4013      	ands	r3, r2
 8002ebc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	68da      	ldr	r2, [r3, #12]
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eca:	69ba      	ldr	r2, [r7, #24]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002edc:	2201      	movs	r2, #1
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	4013      	ands	r3, r2
 8002eea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	091b      	lsrs	r3, r3, #4
 8002ef2:	f003 0201 	and.w	r2, r3, #1
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	69ba      	ldr	r2, [r7, #24]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f003 0303 	and.w	r3, r3, #3
 8002f10:	2b03      	cmp	r3, #3
 8002f12:	d017      	beq.n	8002f44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	2203      	movs	r2, #3
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	43db      	mvns	r3, r3
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	689a      	ldr	r2, [r3, #8]
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	69ba      	ldr	r2, [r7, #24]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f003 0303 	and.w	r3, r3, #3
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d123      	bne.n	8002f98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	08da      	lsrs	r2, r3, #3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	3208      	adds	r2, #8
 8002f58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	f003 0307 	and.w	r3, r3, #7
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	220f      	movs	r2, #15
 8002f68:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6c:	43db      	mvns	r3, r3
 8002f6e:	69ba      	ldr	r2, [r7, #24]
 8002f70:	4013      	ands	r3, r2
 8002f72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	691a      	ldr	r2, [r3, #16]
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	f003 0307 	and.w	r3, r3, #7
 8002f7e:	009b      	lsls	r3, r3, #2
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	69ba      	ldr	r2, [r7, #24]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	08da      	lsrs	r2, r3, #3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	3208      	adds	r2, #8
 8002f92:	69b9      	ldr	r1, [r7, #24]
 8002f94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	2203      	movs	r2, #3
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	4013      	ands	r3, r2
 8002fae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f003 0203 	and.w	r2, r3, #3
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	69ba      	ldr	r2, [r7, #24]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	f000 80a2 	beq.w	800311e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fda:	2300      	movs	r3, #0
 8002fdc:	60fb      	str	r3, [r7, #12]
 8002fde:	4b57      	ldr	r3, [pc, #348]	; (800313c <HAL_GPIO_Init+0x2e8>)
 8002fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe2:	4a56      	ldr	r2, [pc, #344]	; (800313c <HAL_GPIO_Init+0x2e8>)
 8002fe4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fe8:	6453      	str	r3, [r2, #68]	; 0x44
 8002fea:	4b54      	ldr	r3, [pc, #336]	; (800313c <HAL_GPIO_Init+0x2e8>)
 8002fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ff2:	60fb      	str	r3, [r7, #12]
 8002ff4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ff6:	4a52      	ldr	r2, [pc, #328]	; (8003140 <HAL_GPIO_Init+0x2ec>)
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	089b      	lsrs	r3, r3, #2
 8002ffc:	3302      	adds	r3, #2
 8002ffe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003002:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	f003 0303 	and.w	r3, r3, #3
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	220f      	movs	r2, #15
 800300e:	fa02 f303 	lsl.w	r3, r2, r3
 8003012:	43db      	mvns	r3, r3
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	4013      	ands	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a49      	ldr	r2, [pc, #292]	; (8003144 <HAL_GPIO_Init+0x2f0>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d019      	beq.n	8003056 <HAL_GPIO_Init+0x202>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a48      	ldr	r2, [pc, #288]	; (8003148 <HAL_GPIO_Init+0x2f4>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d013      	beq.n	8003052 <HAL_GPIO_Init+0x1fe>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a47      	ldr	r2, [pc, #284]	; (800314c <HAL_GPIO_Init+0x2f8>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d00d      	beq.n	800304e <HAL_GPIO_Init+0x1fa>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a46      	ldr	r2, [pc, #280]	; (8003150 <HAL_GPIO_Init+0x2fc>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d007      	beq.n	800304a <HAL_GPIO_Init+0x1f6>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a45      	ldr	r2, [pc, #276]	; (8003154 <HAL_GPIO_Init+0x300>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d101      	bne.n	8003046 <HAL_GPIO_Init+0x1f2>
 8003042:	2304      	movs	r3, #4
 8003044:	e008      	b.n	8003058 <HAL_GPIO_Init+0x204>
 8003046:	2307      	movs	r3, #7
 8003048:	e006      	b.n	8003058 <HAL_GPIO_Init+0x204>
 800304a:	2303      	movs	r3, #3
 800304c:	e004      	b.n	8003058 <HAL_GPIO_Init+0x204>
 800304e:	2302      	movs	r3, #2
 8003050:	e002      	b.n	8003058 <HAL_GPIO_Init+0x204>
 8003052:	2301      	movs	r3, #1
 8003054:	e000      	b.n	8003058 <HAL_GPIO_Init+0x204>
 8003056:	2300      	movs	r3, #0
 8003058:	69fa      	ldr	r2, [r7, #28]
 800305a:	f002 0203 	and.w	r2, r2, #3
 800305e:	0092      	lsls	r2, r2, #2
 8003060:	4093      	lsls	r3, r2
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	4313      	orrs	r3, r2
 8003066:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003068:	4935      	ldr	r1, [pc, #212]	; (8003140 <HAL_GPIO_Init+0x2ec>)
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	089b      	lsrs	r3, r3, #2
 800306e:	3302      	adds	r3, #2
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003076:	4b38      	ldr	r3, [pc, #224]	; (8003158 <HAL_GPIO_Init+0x304>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	43db      	mvns	r3, r3
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	4013      	ands	r3, r2
 8003084:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d003      	beq.n	800309a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	4313      	orrs	r3, r2
 8003098:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800309a:	4a2f      	ldr	r2, [pc, #188]	; (8003158 <HAL_GPIO_Init+0x304>)
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030a0:	4b2d      	ldr	r3, [pc, #180]	; (8003158 <HAL_GPIO_Init+0x304>)
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	43db      	mvns	r3, r3
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	4013      	ands	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d003      	beq.n	80030c4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030c4:	4a24      	ldr	r2, [pc, #144]	; (8003158 <HAL_GPIO_Init+0x304>)
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030ca:	4b23      	ldr	r3, [pc, #140]	; (8003158 <HAL_GPIO_Init+0x304>)
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	43db      	mvns	r3, r3
 80030d4:	69ba      	ldr	r2, [r7, #24]
 80030d6:	4013      	ands	r3, r2
 80030d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d003      	beq.n	80030ee <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80030e6:	69ba      	ldr	r2, [r7, #24]
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030ee:	4a1a      	ldr	r2, [pc, #104]	; (8003158 <HAL_GPIO_Init+0x304>)
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030f4:	4b18      	ldr	r3, [pc, #96]	; (8003158 <HAL_GPIO_Init+0x304>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	43db      	mvns	r3, r3
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	4013      	ands	r3, r2
 8003102:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d003      	beq.n	8003118 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	4313      	orrs	r3, r2
 8003116:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003118:	4a0f      	ldr	r2, [pc, #60]	; (8003158 <HAL_GPIO_Init+0x304>)
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	3301      	adds	r3, #1
 8003122:	61fb      	str	r3, [r7, #28]
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	2b0f      	cmp	r3, #15
 8003128:	f67f aea2 	bls.w	8002e70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800312c:	bf00      	nop
 800312e:	bf00      	nop
 8003130:	3724      	adds	r7, #36	; 0x24
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	40023800 	.word	0x40023800
 8003140:	40013800 	.word	0x40013800
 8003144:	40020000 	.word	0x40020000
 8003148:	40020400 	.word	0x40020400
 800314c:	40020800 	.word	0x40020800
 8003150:	40020c00 	.word	0x40020c00
 8003154:	40021000 	.word	0x40021000
 8003158:	40013c00 	.word	0x40013c00

0800315c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	460b      	mov	r3, r1
 8003166:	807b      	strh	r3, [r7, #2]
 8003168:	4613      	mov	r3, r2
 800316a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800316c:	787b      	ldrb	r3, [r7, #1]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d003      	beq.n	800317a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003172:	887a      	ldrh	r2, [r7, #2]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003178:	e003      	b.n	8003182 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800317a:	887b      	ldrh	r3, [r7, #2]
 800317c:	041a      	lsls	r2, r3, #16
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	619a      	str	r2, [r3, #24]
}
 8003182:	bf00      	nop
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
	...

08003190 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d101      	bne.n	80031a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e267      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d075      	beq.n	800329a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031ae:	4b88      	ldr	r3, [pc, #544]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 030c 	and.w	r3, r3, #12
 80031b6:	2b04      	cmp	r3, #4
 80031b8:	d00c      	beq.n	80031d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031ba:	4b85      	ldr	r3, [pc, #532]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031c2:	2b08      	cmp	r3, #8
 80031c4:	d112      	bne.n	80031ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031c6:	4b82      	ldr	r3, [pc, #520]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031d2:	d10b      	bne.n	80031ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031d4:	4b7e      	ldr	r3, [pc, #504]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d05b      	beq.n	8003298 <HAL_RCC_OscConfig+0x108>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d157      	bne.n	8003298 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e242      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031f4:	d106      	bne.n	8003204 <HAL_RCC_OscConfig+0x74>
 80031f6:	4b76      	ldr	r3, [pc, #472]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a75      	ldr	r2, [pc, #468]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 80031fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003200:	6013      	str	r3, [r2, #0]
 8003202:	e01d      	b.n	8003240 <HAL_RCC_OscConfig+0xb0>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800320c:	d10c      	bne.n	8003228 <HAL_RCC_OscConfig+0x98>
 800320e:	4b70      	ldr	r3, [pc, #448]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a6f      	ldr	r2, [pc, #444]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 8003214:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003218:	6013      	str	r3, [r2, #0]
 800321a:	4b6d      	ldr	r3, [pc, #436]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a6c      	ldr	r2, [pc, #432]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 8003220:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003224:	6013      	str	r3, [r2, #0]
 8003226:	e00b      	b.n	8003240 <HAL_RCC_OscConfig+0xb0>
 8003228:	4b69      	ldr	r3, [pc, #420]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a68      	ldr	r2, [pc, #416]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 800322e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003232:	6013      	str	r3, [r2, #0]
 8003234:	4b66      	ldr	r3, [pc, #408]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a65      	ldr	r2, [pc, #404]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 800323a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800323e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d013      	beq.n	8003270 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003248:	f7fe fbb4 	bl	80019b4 <HAL_GetTick>
 800324c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800324e:	e008      	b.n	8003262 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003250:	f7fe fbb0 	bl	80019b4 <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b64      	cmp	r3, #100	; 0x64
 800325c:	d901      	bls.n	8003262 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e207      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003262:	4b5b      	ldr	r3, [pc, #364]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d0f0      	beq.n	8003250 <HAL_RCC_OscConfig+0xc0>
 800326e:	e014      	b.n	800329a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003270:	f7fe fba0 	bl	80019b4 <HAL_GetTick>
 8003274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003276:	e008      	b.n	800328a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003278:	f7fe fb9c 	bl	80019b4 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	2b64      	cmp	r3, #100	; 0x64
 8003284:	d901      	bls.n	800328a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	e1f3      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800328a:	4b51      	ldr	r3, [pc, #324]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1f0      	bne.n	8003278 <HAL_RCC_OscConfig+0xe8>
 8003296:	e000      	b.n	800329a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003298:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d063      	beq.n	800336e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032a6:	4b4a      	ldr	r3, [pc, #296]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f003 030c 	and.w	r3, r3, #12
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d00b      	beq.n	80032ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032b2:	4b47      	ldr	r3, [pc, #284]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032ba:	2b08      	cmp	r3, #8
 80032bc:	d11c      	bne.n	80032f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032be:	4b44      	ldr	r3, [pc, #272]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d116      	bne.n	80032f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032ca:	4b41      	ldr	r3, [pc, #260]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d005      	beq.n	80032e2 <HAL_RCC_OscConfig+0x152>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d001      	beq.n	80032e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e1c7      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032e2:	4b3b      	ldr	r3, [pc, #236]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	4937      	ldr	r1, [pc, #220]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032f6:	e03a      	b.n	800336e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d020      	beq.n	8003342 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003300:	4b34      	ldr	r3, [pc, #208]	; (80033d4 <HAL_RCC_OscConfig+0x244>)
 8003302:	2201      	movs	r2, #1
 8003304:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003306:	f7fe fb55 	bl	80019b4 <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800330e:	f7fe fb51 	bl	80019b4 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e1a8      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003320:	4b2b      	ldr	r3, [pc, #172]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0302 	and.w	r3, r3, #2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d0f0      	beq.n	800330e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800332c:	4b28      	ldr	r3, [pc, #160]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	691b      	ldr	r3, [r3, #16]
 8003338:	00db      	lsls	r3, r3, #3
 800333a:	4925      	ldr	r1, [pc, #148]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 800333c:	4313      	orrs	r3, r2
 800333e:	600b      	str	r3, [r1, #0]
 8003340:	e015      	b.n	800336e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003342:	4b24      	ldr	r3, [pc, #144]	; (80033d4 <HAL_RCC_OscConfig+0x244>)
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003348:	f7fe fb34 	bl	80019b4 <HAL_GetTick>
 800334c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800334e:	e008      	b.n	8003362 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003350:	f7fe fb30 	bl	80019b4 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e187      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003362:	4b1b      	ldr	r3, [pc, #108]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0302 	and.w	r3, r3, #2
 800336a:	2b00      	cmp	r3, #0
 800336c:	d1f0      	bne.n	8003350 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0308 	and.w	r3, r3, #8
 8003376:	2b00      	cmp	r3, #0
 8003378:	d036      	beq.n	80033e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d016      	beq.n	80033b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003382:	4b15      	ldr	r3, [pc, #84]	; (80033d8 <HAL_RCC_OscConfig+0x248>)
 8003384:	2201      	movs	r2, #1
 8003386:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003388:	f7fe fb14 	bl	80019b4 <HAL_GetTick>
 800338c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800338e:	e008      	b.n	80033a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003390:	f7fe fb10 	bl	80019b4 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b02      	cmp	r3, #2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e167      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033a2:	4b0b      	ldr	r3, [pc, #44]	; (80033d0 <HAL_RCC_OscConfig+0x240>)
 80033a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d0f0      	beq.n	8003390 <HAL_RCC_OscConfig+0x200>
 80033ae:	e01b      	b.n	80033e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033b0:	4b09      	ldr	r3, [pc, #36]	; (80033d8 <HAL_RCC_OscConfig+0x248>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033b6:	f7fe fafd 	bl	80019b4 <HAL_GetTick>
 80033ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033bc:	e00e      	b.n	80033dc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033be:	f7fe faf9 	bl	80019b4 <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d907      	bls.n	80033dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e150      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
 80033d0:	40023800 	.word	0x40023800
 80033d4:	42470000 	.word	0x42470000
 80033d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033dc:	4b88      	ldr	r3, [pc, #544]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 80033de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033e0:	f003 0302 	and.w	r3, r3, #2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d1ea      	bne.n	80033be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0304 	and.w	r3, r3, #4
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 8097 	beq.w	8003524 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033f6:	2300      	movs	r3, #0
 80033f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033fa:	4b81      	ldr	r3, [pc, #516]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 80033fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d10f      	bne.n	8003426 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003406:	2300      	movs	r3, #0
 8003408:	60bb      	str	r3, [r7, #8]
 800340a:	4b7d      	ldr	r3, [pc, #500]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 800340c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340e:	4a7c      	ldr	r2, [pc, #496]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 8003410:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003414:	6413      	str	r3, [r2, #64]	; 0x40
 8003416:	4b7a      	ldr	r3, [pc, #488]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 8003418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800341e:	60bb      	str	r3, [r7, #8]
 8003420:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003422:	2301      	movs	r3, #1
 8003424:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003426:	4b77      	ldr	r3, [pc, #476]	; (8003604 <HAL_RCC_OscConfig+0x474>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800342e:	2b00      	cmp	r3, #0
 8003430:	d118      	bne.n	8003464 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003432:	4b74      	ldr	r3, [pc, #464]	; (8003604 <HAL_RCC_OscConfig+0x474>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a73      	ldr	r2, [pc, #460]	; (8003604 <HAL_RCC_OscConfig+0x474>)
 8003438:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800343c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800343e:	f7fe fab9 	bl	80019b4 <HAL_GetTick>
 8003442:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003444:	e008      	b.n	8003458 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003446:	f7fe fab5 	bl	80019b4 <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	2b02      	cmp	r3, #2
 8003452:	d901      	bls.n	8003458 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003454:	2303      	movs	r3, #3
 8003456:	e10c      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003458:	4b6a      	ldr	r3, [pc, #424]	; (8003604 <HAL_RCC_OscConfig+0x474>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003460:	2b00      	cmp	r3, #0
 8003462:	d0f0      	beq.n	8003446 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	2b01      	cmp	r3, #1
 800346a:	d106      	bne.n	800347a <HAL_RCC_OscConfig+0x2ea>
 800346c:	4b64      	ldr	r3, [pc, #400]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 800346e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003470:	4a63      	ldr	r2, [pc, #396]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 8003472:	f043 0301 	orr.w	r3, r3, #1
 8003476:	6713      	str	r3, [r2, #112]	; 0x70
 8003478:	e01c      	b.n	80034b4 <HAL_RCC_OscConfig+0x324>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	2b05      	cmp	r3, #5
 8003480:	d10c      	bne.n	800349c <HAL_RCC_OscConfig+0x30c>
 8003482:	4b5f      	ldr	r3, [pc, #380]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 8003484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003486:	4a5e      	ldr	r2, [pc, #376]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 8003488:	f043 0304 	orr.w	r3, r3, #4
 800348c:	6713      	str	r3, [r2, #112]	; 0x70
 800348e:	4b5c      	ldr	r3, [pc, #368]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 8003490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003492:	4a5b      	ldr	r2, [pc, #364]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 8003494:	f043 0301 	orr.w	r3, r3, #1
 8003498:	6713      	str	r3, [r2, #112]	; 0x70
 800349a:	e00b      	b.n	80034b4 <HAL_RCC_OscConfig+0x324>
 800349c:	4b58      	ldr	r3, [pc, #352]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 800349e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a0:	4a57      	ldr	r2, [pc, #348]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 80034a2:	f023 0301 	bic.w	r3, r3, #1
 80034a6:	6713      	str	r3, [r2, #112]	; 0x70
 80034a8:	4b55      	ldr	r3, [pc, #340]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 80034aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ac:	4a54      	ldr	r2, [pc, #336]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 80034ae:	f023 0304 	bic.w	r3, r3, #4
 80034b2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d015      	beq.n	80034e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034bc:	f7fe fa7a 	bl	80019b4 <HAL_GetTick>
 80034c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034c2:	e00a      	b.n	80034da <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034c4:	f7fe fa76 	bl	80019b4 <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e0cb      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034da:	4b49      	ldr	r3, [pc, #292]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 80034dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d0ee      	beq.n	80034c4 <HAL_RCC_OscConfig+0x334>
 80034e6:	e014      	b.n	8003512 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034e8:	f7fe fa64 	bl	80019b4 <HAL_GetTick>
 80034ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034ee:	e00a      	b.n	8003506 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034f0:	f7fe fa60 	bl	80019b4 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80034fe:	4293      	cmp	r3, r2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e0b5      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003506:	4b3e      	ldr	r3, [pc, #248]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 8003508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1ee      	bne.n	80034f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003512:	7dfb      	ldrb	r3, [r7, #23]
 8003514:	2b01      	cmp	r3, #1
 8003516:	d105      	bne.n	8003524 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003518:	4b39      	ldr	r3, [pc, #228]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 800351a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351c:	4a38      	ldr	r2, [pc, #224]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 800351e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003522:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	2b00      	cmp	r3, #0
 800352a:	f000 80a1 	beq.w	8003670 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800352e:	4b34      	ldr	r3, [pc, #208]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f003 030c 	and.w	r3, r3, #12
 8003536:	2b08      	cmp	r3, #8
 8003538:	d05c      	beq.n	80035f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	2b02      	cmp	r3, #2
 8003540:	d141      	bne.n	80035c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003542:	4b31      	ldr	r3, [pc, #196]	; (8003608 <HAL_RCC_OscConfig+0x478>)
 8003544:	2200      	movs	r2, #0
 8003546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003548:	f7fe fa34 	bl	80019b4 <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800354e:	e008      	b.n	8003562 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003550:	f7fe fa30 	bl	80019b4 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b02      	cmp	r3, #2
 800355c:	d901      	bls.n	8003562 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e087      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003562:	4b27      	ldr	r3, [pc, #156]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1f0      	bne.n	8003550 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	69da      	ldr	r2, [r3, #28]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	431a      	orrs	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357c:	019b      	lsls	r3, r3, #6
 800357e:	431a      	orrs	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003584:	085b      	lsrs	r3, r3, #1
 8003586:	3b01      	subs	r3, #1
 8003588:	041b      	lsls	r3, r3, #16
 800358a:	431a      	orrs	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003590:	061b      	lsls	r3, r3, #24
 8003592:	491b      	ldr	r1, [pc, #108]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 8003594:	4313      	orrs	r3, r2
 8003596:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003598:	4b1b      	ldr	r3, [pc, #108]	; (8003608 <HAL_RCC_OscConfig+0x478>)
 800359a:	2201      	movs	r2, #1
 800359c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359e:	f7fe fa09 	bl	80019b4 <HAL_GetTick>
 80035a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035a4:	e008      	b.n	80035b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035a6:	f7fe fa05 	bl	80019b4 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d901      	bls.n	80035b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e05c      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035b8:	4b11      	ldr	r3, [pc, #68]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0f0      	beq.n	80035a6 <HAL_RCC_OscConfig+0x416>
 80035c4:	e054      	b.n	8003670 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035c6:	4b10      	ldr	r3, [pc, #64]	; (8003608 <HAL_RCC_OscConfig+0x478>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035cc:	f7fe f9f2 	bl	80019b4 <HAL_GetTick>
 80035d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035d2:	e008      	b.n	80035e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035d4:	f7fe f9ee 	bl	80019b4 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e045      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035e6:	4b06      	ldr	r3, [pc, #24]	; (8003600 <HAL_RCC_OscConfig+0x470>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1f0      	bne.n	80035d4 <HAL_RCC_OscConfig+0x444>
 80035f2:	e03d      	b.n	8003670 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d107      	bne.n	800360c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e038      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
 8003600:	40023800 	.word	0x40023800
 8003604:	40007000 	.word	0x40007000
 8003608:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800360c:	4b1b      	ldr	r3, [pc, #108]	; (800367c <HAL_RCC_OscConfig+0x4ec>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	699b      	ldr	r3, [r3, #24]
 8003616:	2b01      	cmp	r3, #1
 8003618:	d028      	beq.n	800366c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003624:	429a      	cmp	r2, r3
 8003626:	d121      	bne.n	800366c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003632:	429a      	cmp	r2, r3
 8003634:	d11a      	bne.n	800366c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800363c:	4013      	ands	r3, r2
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003642:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003644:	4293      	cmp	r3, r2
 8003646:	d111      	bne.n	800366c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003652:	085b      	lsrs	r3, r3, #1
 8003654:	3b01      	subs	r3, #1
 8003656:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003658:	429a      	cmp	r2, r3
 800365a:	d107      	bne.n	800366c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003666:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003668:	429a      	cmp	r2, r3
 800366a:	d001      	beq.n	8003670 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e000      	b.n	8003672 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3718      	adds	r7, #24
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	40023800 	.word	0x40023800

08003680 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d101      	bne.n	8003694 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e0cc      	b.n	800382e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003694:	4b68      	ldr	r3, [pc, #416]	; (8003838 <HAL_RCC_ClockConfig+0x1b8>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0307 	and.w	r3, r3, #7
 800369c:	683a      	ldr	r2, [r7, #0]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d90c      	bls.n	80036bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036a2:	4b65      	ldr	r3, [pc, #404]	; (8003838 <HAL_RCC_ClockConfig+0x1b8>)
 80036a4:	683a      	ldr	r2, [r7, #0]
 80036a6:	b2d2      	uxtb	r2, r2
 80036a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036aa:	4b63      	ldr	r3, [pc, #396]	; (8003838 <HAL_RCC_ClockConfig+0x1b8>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0307 	and.w	r3, r3, #7
 80036b2:	683a      	ldr	r2, [r7, #0]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d001      	beq.n	80036bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e0b8      	b.n	800382e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0302 	and.w	r3, r3, #2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d020      	beq.n	800370a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0304 	and.w	r3, r3, #4
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d005      	beq.n	80036e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036d4:	4b59      	ldr	r3, [pc, #356]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	4a58      	ldr	r2, [pc, #352]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 80036da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80036de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0308 	and.w	r3, r3, #8
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d005      	beq.n	80036f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036ec:	4b53      	ldr	r3, [pc, #332]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	4a52      	ldr	r2, [pc, #328]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 80036f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80036f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036f8:	4b50      	ldr	r3, [pc, #320]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	494d      	ldr	r1, [pc, #308]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 8003706:	4313      	orrs	r3, r2
 8003708:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	2b00      	cmp	r3, #0
 8003714:	d044      	beq.n	80037a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d107      	bne.n	800372e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800371e:	4b47      	ldr	r3, [pc, #284]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d119      	bne.n	800375e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e07f      	b.n	800382e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	2b02      	cmp	r3, #2
 8003734:	d003      	beq.n	800373e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800373a:	2b03      	cmp	r3, #3
 800373c:	d107      	bne.n	800374e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800373e:	4b3f      	ldr	r3, [pc, #252]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d109      	bne.n	800375e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e06f      	b.n	800382e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800374e:	4b3b      	ldr	r3, [pc, #236]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0302 	and.w	r3, r3, #2
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e067      	b.n	800382e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800375e:	4b37      	ldr	r3, [pc, #220]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f023 0203 	bic.w	r2, r3, #3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	4934      	ldr	r1, [pc, #208]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 800376c:	4313      	orrs	r3, r2
 800376e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003770:	f7fe f920 	bl	80019b4 <HAL_GetTick>
 8003774:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003776:	e00a      	b.n	800378e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003778:	f7fe f91c 	bl	80019b4 <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	f241 3288 	movw	r2, #5000	; 0x1388
 8003786:	4293      	cmp	r3, r2
 8003788:	d901      	bls.n	800378e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e04f      	b.n	800382e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800378e:	4b2b      	ldr	r3, [pc, #172]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f003 020c 	and.w	r2, r3, #12
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	429a      	cmp	r2, r3
 800379e:	d1eb      	bne.n	8003778 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037a0:	4b25      	ldr	r3, [pc, #148]	; (8003838 <HAL_RCC_ClockConfig+0x1b8>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0307 	and.w	r3, r3, #7
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d20c      	bcs.n	80037c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ae:	4b22      	ldr	r3, [pc, #136]	; (8003838 <HAL_RCC_ClockConfig+0x1b8>)
 80037b0:	683a      	ldr	r2, [r7, #0]
 80037b2:	b2d2      	uxtb	r2, r2
 80037b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037b6:	4b20      	ldr	r3, [pc, #128]	; (8003838 <HAL_RCC_ClockConfig+0x1b8>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0307 	and.w	r3, r3, #7
 80037be:	683a      	ldr	r2, [r7, #0]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d001      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e032      	b.n	800382e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0304 	and.w	r3, r3, #4
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d008      	beq.n	80037e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037d4:	4b19      	ldr	r3, [pc, #100]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	4916      	ldr	r1, [pc, #88]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0308 	and.w	r3, r3, #8
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d009      	beq.n	8003806 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037f2:	4b12      	ldr	r3, [pc, #72]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	691b      	ldr	r3, [r3, #16]
 80037fe:	00db      	lsls	r3, r3, #3
 8003800:	490e      	ldr	r1, [pc, #56]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 8003802:	4313      	orrs	r3, r2
 8003804:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003806:	f000 f821 	bl	800384c <HAL_RCC_GetSysClockFreq>
 800380a:	4602      	mov	r2, r0
 800380c:	4b0b      	ldr	r3, [pc, #44]	; (800383c <HAL_RCC_ClockConfig+0x1bc>)
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	091b      	lsrs	r3, r3, #4
 8003812:	f003 030f 	and.w	r3, r3, #15
 8003816:	490a      	ldr	r1, [pc, #40]	; (8003840 <HAL_RCC_ClockConfig+0x1c0>)
 8003818:	5ccb      	ldrb	r3, [r1, r3]
 800381a:	fa22 f303 	lsr.w	r3, r2, r3
 800381e:	4a09      	ldr	r2, [pc, #36]	; (8003844 <HAL_RCC_ClockConfig+0x1c4>)
 8003820:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003822:	4b09      	ldr	r3, [pc, #36]	; (8003848 <HAL_RCC_ClockConfig+0x1c8>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4618      	mov	r0, r3
 8003828:	f7fe f880 	bl	800192c <HAL_InitTick>

  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	40023c00 	.word	0x40023c00
 800383c:	40023800 	.word	0x40023800
 8003840:	08007858 	.word	0x08007858
 8003844:	20000000 	.word	0x20000000
 8003848:	20000004 	.word	0x20000004

0800384c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800384c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003850:	b094      	sub	sp, #80	; 0x50
 8003852:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003854:	2300      	movs	r3, #0
 8003856:	647b      	str	r3, [r7, #68]	; 0x44
 8003858:	2300      	movs	r3, #0
 800385a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800385c:	2300      	movs	r3, #0
 800385e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003860:	2300      	movs	r3, #0
 8003862:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003864:	4b79      	ldr	r3, [pc, #484]	; (8003a4c <HAL_RCC_GetSysClockFreq+0x200>)
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f003 030c 	and.w	r3, r3, #12
 800386c:	2b08      	cmp	r3, #8
 800386e:	d00d      	beq.n	800388c <HAL_RCC_GetSysClockFreq+0x40>
 8003870:	2b08      	cmp	r3, #8
 8003872:	f200 80e1 	bhi.w	8003a38 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003876:	2b00      	cmp	r3, #0
 8003878:	d002      	beq.n	8003880 <HAL_RCC_GetSysClockFreq+0x34>
 800387a:	2b04      	cmp	r3, #4
 800387c:	d003      	beq.n	8003886 <HAL_RCC_GetSysClockFreq+0x3a>
 800387e:	e0db      	b.n	8003a38 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003880:	4b73      	ldr	r3, [pc, #460]	; (8003a50 <HAL_RCC_GetSysClockFreq+0x204>)
 8003882:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003884:	e0db      	b.n	8003a3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003886:	4b73      	ldr	r3, [pc, #460]	; (8003a54 <HAL_RCC_GetSysClockFreq+0x208>)
 8003888:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800388a:	e0d8      	b.n	8003a3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800388c:	4b6f      	ldr	r3, [pc, #444]	; (8003a4c <HAL_RCC_GetSysClockFreq+0x200>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003894:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003896:	4b6d      	ldr	r3, [pc, #436]	; (8003a4c <HAL_RCC_GetSysClockFreq+0x200>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d063      	beq.n	800396a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038a2:	4b6a      	ldr	r3, [pc, #424]	; (8003a4c <HAL_RCC_GetSysClockFreq+0x200>)
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	099b      	lsrs	r3, r3, #6
 80038a8:	2200      	movs	r2, #0
 80038aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80038ac:	63fa      	str	r2, [r7, #60]	; 0x3c
 80038ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038b4:	633b      	str	r3, [r7, #48]	; 0x30
 80038b6:	2300      	movs	r3, #0
 80038b8:	637b      	str	r3, [r7, #52]	; 0x34
 80038ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80038be:	4622      	mov	r2, r4
 80038c0:	462b      	mov	r3, r5
 80038c2:	f04f 0000 	mov.w	r0, #0
 80038c6:	f04f 0100 	mov.w	r1, #0
 80038ca:	0159      	lsls	r1, r3, #5
 80038cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038d0:	0150      	lsls	r0, r2, #5
 80038d2:	4602      	mov	r2, r0
 80038d4:	460b      	mov	r3, r1
 80038d6:	4621      	mov	r1, r4
 80038d8:	1a51      	subs	r1, r2, r1
 80038da:	6139      	str	r1, [r7, #16]
 80038dc:	4629      	mov	r1, r5
 80038de:	eb63 0301 	sbc.w	r3, r3, r1
 80038e2:	617b      	str	r3, [r7, #20]
 80038e4:	f04f 0200 	mov.w	r2, #0
 80038e8:	f04f 0300 	mov.w	r3, #0
 80038ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038f0:	4659      	mov	r1, fp
 80038f2:	018b      	lsls	r3, r1, #6
 80038f4:	4651      	mov	r1, sl
 80038f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038fa:	4651      	mov	r1, sl
 80038fc:	018a      	lsls	r2, r1, #6
 80038fe:	4651      	mov	r1, sl
 8003900:	ebb2 0801 	subs.w	r8, r2, r1
 8003904:	4659      	mov	r1, fp
 8003906:	eb63 0901 	sbc.w	r9, r3, r1
 800390a:	f04f 0200 	mov.w	r2, #0
 800390e:	f04f 0300 	mov.w	r3, #0
 8003912:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003916:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800391a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800391e:	4690      	mov	r8, r2
 8003920:	4699      	mov	r9, r3
 8003922:	4623      	mov	r3, r4
 8003924:	eb18 0303 	adds.w	r3, r8, r3
 8003928:	60bb      	str	r3, [r7, #8]
 800392a:	462b      	mov	r3, r5
 800392c:	eb49 0303 	adc.w	r3, r9, r3
 8003930:	60fb      	str	r3, [r7, #12]
 8003932:	f04f 0200 	mov.w	r2, #0
 8003936:	f04f 0300 	mov.w	r3, #0
 800393a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800393e:	4629      	mov	r1, r5
 8003940:	024b      	lsls	r3, r1, #9
 8003942:	4621      	mov	r1, r4
 8003944:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003948:	4621      	mov	r1, r4
 800394a:	024a      	lsls	r2, r1, #9
 800394c:	4610      	mov	r0, r2
 800394e:	4619      	mov	r1, r3
 8003950:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003952:	2200      	movs	r2, #0
 8003954:	62bb      	str	r3, [r7, #40]	; 0x28
 8003956:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003958:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800395c:	f7fd f97c 	bl	8000c58 <__aeabi_uldivmod>
 8003960:	4602      	mov	r2, r0
 8003962:	460b      	mov	r3, r1
 8003964:	4613      	mov	r3, r2
 8003966:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003968:	e058      	b.n	8003a1c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800396a:	4b38      	ldr	r3, [pc, #224]	; (8003a4c <HAL_RCC_GetSysClockFreq+0x200>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	099b      	lsrs	r3, r3, #6
 8003970:	2200      	movs	r2, #0
 8003972:	4618      	mov	r0, r3
 8003974:	4611      	mov	r1, r2
 8003976:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800397a:	623b      	str	r3, [r7, #32]
 800397c:	2300      	movs	r3, #0
 800397e:	627b      	str	r3, [r7, #36]	; 0x24
 8003980:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003984:	4642      	mov	r2, r8
 8003986:	464b      	mov	r3, r9
 8003988:	f04f 0000 	mov.w	r0, #0
 800398c:	f04f 0100 	mov.w	r1, #0
 8003990:	0159      	lsls	r1, r3, #5
 8003992:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003996:	0150      	lsls	r0, r2, #5
 8003998:	4602      	mov	r2, r0
 800399a:	460b      	mov	r3, r1
 800399c:	4641      	mov	r1, r8
 800399e:	ebb2 0a01 	subs.w	sl, r2, r1
 80039a2:	4649      	mov	r1, r9
 80039a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80039a8:	f04f 0200 	mov.w	r2, #0
 80039ac:	f04f 0300 	mov.w	r3, #0
 80039b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80039b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80039b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80039bc:	ebb2 040a 	subs.w	r4, r2, sl
 80039c0:	eb63 050b 	sbc.w	r5, r3, fp
 80039c4:	f04f 0200 	mov.w	r2, #0
 80039c8:	f04f 0300 	mov.w	r3, #0
 80039cc:	00eb      	lsls	r3, r5, #3
 80039ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039d2:	00e2      	lsls	r2, r4, #3
 80039d4:	4614      	mov	r4, r2
 80039d6:	461d      	mov	r5, r3
 80039d8:	4643      	mov	r3, r8
 80039da:	18e3      	adds	r3, r4, r3
 80039dc:	603b      	str	r3, [r7, #0]
 80039de:	464b      	mov	r3, r9
 80039e0:	eb45 0303 	adc.w	r3, r5, r3
 80039e4:	607b      	str	r3, [r7, #4]
 80039e6:	f04f 0200 	mov.w	r2, #0
 80039ea:	f04f 0300 	mov.w	r3, #0
 80039ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039f2:	4629      	mov	r1, r5
 80039f4:	028b      	lsls	r3, r1, #10
 80039f6:	4621      	mov	r1, r4
 80039f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039fc:	4621      	mov	r1, r4
 80039fe:	028a      	lsls	r2, r1, #10
 8003a00:	4610      	mov	r0, r2
 8003a02:	4619      	mov	r1, r3
 8003a04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a06:	2200      	movs	r2, #0
 8003a08:	61bb      	str	r3, [r7, #24]
 8003a0a:	61fa      	str	r2, [r7, #28]
 8003a0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a10:	f7fd f922 	bl	8000c58 <__aeabi_uldivmod>
 8003a14:	4602      	mov	r2, r0
 8003a16:	460b      	mov	r3, r1
 8003a18:	4613      	mov	r3, r2
 8003a1a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a1c:	4b0b      	ldr	r3, [pc, #44]	; (8003a4c <HAL_RCC_GetSysClockFreq+0x200>)
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	0c1b      	lsrs	r3, r3, #16
 8003a22:	f003 0303 	and.w	r3, r3, #3
 8003a26:	3301      	adds	r3, #1
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003a2c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a34:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003a36:	e002      	b.n	8003a3e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a38:	4b05      	ldr	r3, [pc, #20]	; (8003a50 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a3a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003a3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3750      	adds	r7, #80	; 0x50
 8003a44:	46bd      	mov	sp, r7
 8003a46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a4a:	bf00      	nop
 8003a4c:	40023800 	.word	0x40023800
 8003a50:	00f42400 	.word	0x00f42400
 8003a54:	007a1200 	.word	0x007a1200

08003a58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a5c:	4b03      	ldr	r3, [pc, #12]	; (8003a6c <HAL_RCC_GetHCLKFreq+0x14>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	20000000 	.word	0x20000000

08003a70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a74:	f7ff fff0 	bl	8003a58 <HAL_RCC_GetHCLKFreq>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	4b05      	ldr	r3, [pc, #20]	; (8003a90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	0a9b      	lsrs	r3, r3, #10
 8003a80:	f003 0307 	and.w	r3, r3, #7
 8003a84:	4903      	ldr	r1, [pc, #12]	; (8003a94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a86:	5ccb      	ldrb	r3, [r1, r3]
 8003a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40023800 	.word	0x40023800
 8003a94:	08007868 	.word	0x08007868

08003a98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a9c:	f7ff ffdc 	bl	8003a58 <HAL_RCC_GetHCLKFreq>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	4b05      	ldr	r3, [pc, #20]	; (8003ab8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	0b5b      	lsrs	r3, r3, #13
 8003aa8:	f003 0307 	and.w	r3, r3, #7
 8003aac:	4903      	ldr	r1, [pc, #12]	; (8003abc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003aae:	5ccb      	ldrb	r3, [r1, r3]
 8003ab0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	40023800 	.word	0x40023800
 8003abc:	08007868 	.word	0x08007868

08003ac0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d101      	bne.n	8003ad2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e03f      	b.n	8003b52 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d106      	bne.n	8003aec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f7fd fd64 	bl	80015b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2224      	movs	r2, #36	; 0x24
 8003af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68da      	ldr	r2, [r3, #12]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 fd7b 	bl	8004600 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	691a      	ldr	r2, [r3, #16]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	695a      	ldr	r2, [r3, #20]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68da      	ldr	r2, [r3, #12]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2220      	movs	r2, #32
 8003b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2220      	movs	r2, #32
 8003b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003b50:	2300      	movs	r3, #0
}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3708      	adds	r7, #8
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b08a      	sub	sp, #40	; 0x28
 8003b5e:	af02      	add	r7, sp, #8
 8003b60:	60f8      	str	r0, [r7, #12]
 8003b62:	60b9      	str	r1, [r7, #8]
 8003b64:	603b      	str	r3, [r7, #0]
 8003b66:	4613      	mov	r3, r2
 8003b68:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	2b20      	cmp	r3, #32
 8003b78:	d17c      	bne.n	8003c74 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d002      	beq.n	8003b86 <HAL_UART_Transmit+0x2c>
 8003b80:	88fb      	ldrh	r3, [r7, #6]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d101      	bne.n	8003b8a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e075      	b.n	8003c76 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d101      	bne.n	8003b98 <HAL_UART_Transmit+0x3e>
 8003b94:	2302      	movs	r3, #2
 8003b96:	e06e      	b.n	8003c76 <HAL_UART_Transmit+0x11c>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2221      	movs	r2, #33	; 0x21
 8003baa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bae:	f7fd ff01 	bl	80019b4 <HAL_GetTick>
 8003bb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	88fa      	ldrh	r2, [r7, #6]
 8003bb8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	88fa      	ldrh	r2, [r7, #6]
 8003bbe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bc8:	d108      	bne.n	8003bdc <HAL_UART_Transmit+0x82>
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d104      	bne.n	8003bdc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	61bb      	str	r3, [r7, #24]
 8003bda:	e003      	b.n	8003be4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003be0:	2300      	movs	r3, #0
 8003be2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003bec:	e02a      	b.n	8003c44 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	9300      	str	r3, [sp, #0]
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	2180      	movs	r1, #128	; 0x80
 8003bf8:	68f8      	ldr	r0, [r7, #12]
 8003bfa:	f000 faf9 	bl	80041f0 <UART_WaitOnFlagUntilTimeout>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d001      	beq.n	8003c08 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	e036      	b.n	8003c76 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d10b      	bne.n	8003c26 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	881b      	ldrh	r3, [r3, #0]
 8003c12:	461a      	mov	r2, r3
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c1c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	3302      	adds	r3, #2
 8003c22:	61bb      	str	r3, [r7, #24]
 8003c24:	e007      	b.n	8003c36 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	781a      	ldrb	r2, [r3, #0]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	3301      	adds	r3, #1
 8003c34:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1cf      	bne.n	8003bee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	9300      	str	r3, [sp, #0]
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	2200      	movs	r2, #0
 8003c56:	2140      	movs	r1, #64	; 0x40
 8003c58:	68f8      	ldr	r0, [r7, #12]
 8003c5a:	f000 fac9 	bl	80041f0 <UART_WaitOnFlagUntilTimeout>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e006      	b.n	8003c76 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	e000      	b.n	8003c76 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003c74:	2302      	movs	r3, #2
  }
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3720      	adds	r7, #32
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
	...

08003c80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b0ba      	sub	sp, #232	; 0xe8
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003cb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cb6:	f003 030f 	and.w	r3, r3, #15
 8003cba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003cbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10f      	bne.n	8003ce6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cca:	f003 0320 	and.w	r3, r3, #32
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d009      	beq.n	8003ce6 <HAL_UART_IRQHandler+0x66>
 8003cd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cd6:	f003 0320 	and.w	r3, r3, #32
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d003      	beq.n	8003ce6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 fbd3 	bl	800448a <UART_Receive_IT>
      return;
 8003ce4:	e256      	b.n	8004194 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003ce6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f000 80de 	beq.w	8003eac <HAL_UART_IRQHandler+0x22c>
 8003cf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d106      	bne.n	8003d0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003cfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d00:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	f000 80d1 	beq.w	8003eac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003d0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d00b      	beq.n	8003d2e <HAL_UART_IRQHandler+0xae>
 8003d16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d005      	beq.n	8003d2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d26:	f043 0201 	orr.w	r2, r3, #1
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d32:	f003 0304 	and.w	r3, r3, #4
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00b      	beq.n	8003d52 <HAL_UART_IRQHandler+0xd2>
 8003d3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d005      	beq.n	8003d52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4a:	f043 0202 	orr.w	r2, r3, #2
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d00b      	beq.n	8003d76 <HAL_UART_IRQHandler+0xf6>
 8003d5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d005      	beq.n	8003d76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	f043 0204 	orr.w	r2, r3, #4
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d7a:	f003 0308 	and.w	r3, r3, #8
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d011      	beq.n	8003da6 <HAL_UART_IRQHandler+0x126>
 8003d82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d86:	f003 0320 	and.w	r3, r3, #32
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d105      	bne.n	8003d9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003d8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d005      	beq.n	8003da6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9e:	f043 0208 	orr.w	r2, r3, #8
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	f000 81ed 	beq.w	800418a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003db0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003db4:	f003 0320 	and.w	r3, r3, #32
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d008      	beq.n	8003dce <HAL_UART_IRQHandler+0x14e>
 8003dbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003dc0:	f003 0320 	and.w	r3, r3, #32
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d002      	beq.n	8003dce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003dc8:	6878      	ldr	r0, [r7, #4]
 8003dca:	f000 fb5e 	bl	800448a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	695b      	ldr	r3, [r3, #20]
 8003dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dd8:	2b40      	cmp	r3, #64	; 0x40
 8003dda:	bf0c      	ite	eq
 8003ddc:	2301      	moveq	r3, #1
 8003dde:	2300      	movne	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dea:	f003 0308 	and.w	r3, r3, #8
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d103      	bne.n	8003dfa <HAL_UART_IRQHandler+0x17a>
 8003df2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d04f      	beq.n	8003e9a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f000 fa66 	bl	80042cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e0a:	2b40      	cmp	r3, #64	; 0x40
 8003e0c:	d141      	bne.n	8003e92 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	3314      	adds	r3, #20
 8003e14:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e18:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003e1c:	e853 3f00 	ldrex	r3, [r3]
 8003e20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003e24:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003e28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e2c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	3314      	adds	r3, #20
 8003e36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003e3a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003e3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003e46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003e4a:	e841 2300 	strex	r3, r2, [r1]
 8003e4e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003e52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1d9      	bne.n	8003e0e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d013      	beq.n	8003e8a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e66:	4a7d      	ldr	r2, [pc, #500]	; (800405c <HAL_UART_IRQHandler+0x3dc>)
 8003e68:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7fe fd64 	bl	800293c <HAL_DMA_Abort_IT>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d016      	beq.n	8003ea8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003e84:	4610      	mov	r0, r2
 8003e86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e88:	e00e      	b.n	8003ea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f000 f99a 	bl	80041c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e90:	e00a      	b.n	8003ea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f000 f996 	bl	80041c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e98:	e006      	b.n	8003ea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 f992 	bl	80041c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003ea6:	e170      	b.n	800418a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ea8:	bf00      	nop
    return;
 8003eaa:	e16e      	b.n	800418a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	f040 814a 	bne.w	800414a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eba:	f003 0310 	and.w	r3, r3, #16
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	f000 8143 	beq.w	800414a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003ec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ec8:	f003 0310 	and.w	r3, r3, #16
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	f000 813c 	beq.w	800414a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	60bb      	str	r3, [r7, #8]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	60bb      	str	r3, [r7, #8]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	60bb      	str	r3, [r7, #8]
 8003ee6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef2:	2b40      	cmp	r3, #64	; 0x40
 8003ef4:	f040 80b4 	bne.w	8004060 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003f04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f000 8140 	beq.w	800418e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003f12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003f16:	429a      	cmp	r2, r3
 8003f18:	f080 8139 	bcs.w	800418e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003f22:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f28:	69db      	ldr	r3, [r3, #28]
 8003f2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f2e:	f000 8088 	beq.w	8004042 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	330c      	adds	r3, #12
 8003f38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003f40:	e853 3f00 	ldrex	r3, [r3]
 8003f44:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003f48:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f50:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	330c      	adds	r3, #12
 8003f5a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003f5e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003f62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f66:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003f6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003f6e:	e841 2300 	strex	r3, r2, [r1]
 8003f72:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003f76:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1d9      	bne.n	8003f32 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	3314      	adds	r3, #20
 8003f84:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f88:	e853 3f00 	ldrex	r3, [r3]
 8003f8c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003f8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f90:	f023 0301 	bic.w	r3, r3, #1
 8003f94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	3314      	adds	r3, #20
 8003f9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003fa2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003fa6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003faa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003fae:	e841 2300 	strex	r3, r2, [r1]
 8003fb2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003fb4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1e1      	bne.n	8003f7e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	3314      	adds	r3, #20
 8003fc0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003fc4:	e853 3f00 	ldrex	r3, [r3]
 8003fc8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003fca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fcc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fd0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	3314      	adds	r3, #20
 8003fda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003fde:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003fe0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003fe4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003fe6:	e841 2300 	strex	r3, r2, [r1]
 8003fea:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003fec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1e3      	bne.n	8003fba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2220      	movs	r2, #32
 8003ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	330c      	adds	r3, #12
 8004006:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004008:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800400a:	e853 3f00 	ldrex	r3, [r3]
 800400e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004010:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004012:	f023 0310 	bic.w	r3, r3, #16
 8004016:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	330c      	adds	r3, #12
 8004020:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004024:	65ba      	str	r2, [r7, #88]	; 0x58
 8004026:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004028:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800402a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800402c:	e841 2300 	strex	r3, r2, [r1]
 8004030:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004032:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004034:	2b00      	cmp	r3, #0
 8004036:	d1e3      	bne.n	8004000 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800403c:	4618      	mov	r0, r3
 800403e:	f7fe fc0d 	bl	800285c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800404a:	b29b      	uxth	r3, r3
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	b29b      	uxth	r3, r3
 8004050:	4619      	mov	r1, r3
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f000 f8c0 	bl	80041d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004058:	e099      	b.n	800418e <HAL_UART_IRQHandler+0x50e>
 800405a:	bf00      	nop
 800405c:	08004393 	.word	0x08004393
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004068:	b29b      	uxth	r3, r3
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004074:	b29b      	uxth	r3, r3
 8004076:	2b00      	cmp	r3, #0
 8004078:	f000 808b 	beq.w	8004192 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800407c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 8086 	beq.w	8004192 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	330c      	adds	r3, #12
 800408c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800408e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004090:	e853 3f00 	ldrex	r3, [r3]
 8004094:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004098:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800409c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	330c      	adds	r3, #12
 80040a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80040aa:	647a      	str	r2, [r7, #68]	; 0x44
 80040ac:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80040b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80040b2:	e841 2300 	strex	r3, r2, [r1]
 80040b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80040b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1e3      	bne.n	8004086 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	3314      	adds	r3, #20
 80040c4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c8:	e853 3f00 	ldrex	r3, [r3]
 80040cc:	623b      	str	r3, [r7, #32]
   return(result);
 80040ce:	6a3b      	ldr	r3, [r7, #32]
 80040d0:	f023 0301 	bic.w	r3, r3, #1
 80040d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	3314      	adds	r3, #20
 80040de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80040e2:	633a      	str	r2, [r7, #48]	; 0x30
 80040e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80040e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040ea:	e841 2300 	strex	r3, r2, [r1]
 80040ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80040f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1e3      	bne.n	80040be <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2220      	movs	r2, #32
 80040fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	330c      	adds	r3, #12
 800410a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	e853 3f00 	ldrex	r3, [r3]
 8004112:	60fb      	str	r3, [r7, #12]
   return(result);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f023 0310 	bic.w	r3, r3, #16
 800411a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	330c      	adds	r3, #12
 8004124:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004128:	61fa      	str	r2, [r7, #28]
 800412a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800412c:	69b9      	ldr	r1, [r7, #24]
 800412e:	69fa      	ldr	r2, [r7, #28]
 8004130:	e841 2300 	strex	r3, r2, [r1]
 8004134:	617b      	str	r3, [r7, #20]
   return(result);
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d1e3      	bne.n	8004104 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800413c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004140:	4619      	mov	r1, r3
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 f848 	bl	80041d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004148:	e023      	b.n	8004192 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800414a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800414e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004152:	2b00      	cmp	r3, #0
 8004154:	d009      	beq.n	800416a <HAL_UART_IRQHandler+0x4ea>
 8004156:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800415a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 f929 	bl	80043ba <UART_Transmit_IT>
    return;
 8004168:	e014      	b.n	8004194 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800416a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800416e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004172:	2b00      	cmp	r3, #0
 8004174:	d00e      	beq.n	8004194 <HAL_UART_IRQHandler+0x514>
 8004176:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800417a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800417e:	2b00      	cmp	r3, #0
 8004180:	d008      	beq.n	8004194 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f000 f969 	bl	800445a <UART_EndTransmit_IT>
    return;
 8004188:	e004      	b.n	8004194 <HAL_UART_IRQHandler+0x514>
    return;
 800418a:	bf00      	nop
 800418c:	e002      	b.n	8004194 <HAL_UART_IRQHandler+0x514>
      return;
 800418e:	bf00      	nop
 8004190:	e000      	b.n	8004194 <HAL_UART_IRQHandler+0x514>
      return;
 8004192:	bf00      	nop
  }
}
 8004194:	37e8      	adds	r7, #232	; 0xe8
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop

0800419c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80041a4:	bf00      	nop
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80041b8:	bf00      	nop
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80041cc:	bf00      	nop
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr

080041d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80041d8:	b480      	push	{r7}
 80041da:	b083      	sub	sp, #12
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	460b      	mov	r3, r1
 80041e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b090      	sub	sp, #64	; 0x40
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	603b      	str	r3, [r7, #0]
 80041fc:	4613      	mov	r3, r2
 80041fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004200:	e050      	b.n	80042a4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004202:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004208:	d04c      	beq.n	80042a4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800420a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800420c:	2b00      	cmp	r3, #0
 800420e:	d007      	beq.n	8004220 <UART_WaitOnFlagUntilTimeout+0x30>
 8004210:	f7fd fbd0 	bl	80019b4 <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800421c:	429a      	cmp	r2, r3
 800421e:	d241      	bcs.n	80042a4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	330c      	adds	r3, #12
 8004226:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800422a:	e853 3f00 	ldrex	r3, [r3]
 800422e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004232:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004236:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	330c      	adds	r3, #12
 800423e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004240:	637a      	str	r2, [r7, #52]	; 0x34
 8004242:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004244:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004246:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004248:	e841 2300 	strex	r3, r2, [r1]
 800424c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800424e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004250:	2b00      	cmp	r3, #0
 8004252:	d1e5      	bne.n	8004220 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	3314      	adds	r3, #20
 800425a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	e853 3f00 	ldrex	r3, [r3]
 8004262:	613b      	str	r3, [r7, #16]
   return(result);
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	f023 0301 	bic.w	r3, r3, #1
 800426a:	63bb      	str	r3, [r7, #56]	; 0x38
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	3314      	adds	r3, #20
 8004272:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004274:	623a      	str	r2, [r7, #32]
 8004276:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004278:	69f9      	ldr	r1, [r7, #28]
 800427a:	6a3a      	ldr	r2, [r7, #32]
 800427c:	e841 2300 	strex	r3, r2, [r1]
 8004280:	61bb      	str	r3, [r7, #24]
   return(result);
 8004282:	69bb      	ldr	r3, [r7, #24]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1e5      	bne.n	8004254 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2220      	movs	r2, #32
 800428c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2220      	movs	r2, #32
 8004294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e00f      	b.n	80042c4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	4013      	ands	r3, r2
 80042ae:	68ba      	ldr	r2, [r7, #8]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	bf0c      	ite	eq
 80042b4:	2301      	moveq	r3, #1
 80042b6:	2300      	movne	r3, #0
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	461a      	mov	r2, r3
 80042bc:	79fb      	ldrb	r3, [r7, #7]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d09f      	beq.n	8004202 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80042c2:	2300      	movs	r3, #0
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3740      	adds	r7, #64	; 0x40
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b095      	sub	sp, #84	; 0x54
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	330c      	adds	r3, #12
 80042da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042de:	e853 3f00 	ldrex	r3, [r3]
 80042e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80042e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80042ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	330c      	adds	r3, #12
 80042f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80042f4:	643a      	str	r2, [r7, #64]	; 0x40
 80042f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80042fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80042fc:	e841 2300 	strex	r3, r2, [r1]
 8004300:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004304:	2b00      	cmp	r3, #0
 8004306:	d1e5      	bne.n	80042d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	3314      	adds	r3, #20
 800430e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004310:	6a3b      	ldr	r3, [r7, #32]
 8004312:	e853 3f00 	ldrex	r3, [r3]
 8004316:	61fb      	str	r3, [r7, #28]
   return(result);
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	f023 0301 	bic.w	r3, r3, #1
 800431e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	3314      	adds	r3, #20
 8004326:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004328:	62fa      	str	r2, [r7, #44]	; 0x2c
 800432a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800432c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800432e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004330:	e841 2300 	strex	r3, r2, [r1]
 8004334:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004338:	2b00      	cmp	r3, #0
 800433a:	d1e5      	bne.n	8004308 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004340:	2b01      	cmp	r3, #1
 8004342:	d119      	bne.n	8004378 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	330c      	adds	r3, #12
 800434a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	e853 3f00 	ldrex	r3, [r3]
 8004352:	60bb      	str	r3, [r7, #8]
   return(result);
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	f023 0310 	bic.w	r3, r3, #16
 800435a:	647b      	str	r3, [r7, #68]	; 0x44
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	330c      	adds	r3, #12
 8004362:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004364:	61ba      	str	r2, [r7, #24]
 8004366:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004368:	6979      	ldr	r1, [r7, #20]
 800436a:	69ba      	ldr	r2, [r7, #24]
 800436c:	e841 2300 	strex	r3, r2, [r1]
 8004370:	613b      	str	r3, [r7, #16]
   return(result);
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d1e5      	bne.n	8004344 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2220      	movs	r2, #32
 800437c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004386:	bf00      	nop
 8004388:	3754      	adds	r7, #84	; 0x54
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr

08004392 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004392:	b580      	push	{r7, lr}
 8004394:	b084      	sub	sp, #16
 8004396:	af00      	add	r7, sp, #0
 8004398:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800439e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80043ac:	68f8      	ldr	r0, [r7, #12]
 80043ae:	f7ff ff09 	bl	80041c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80043b2:	bf00      	nop
 80043b4:	3710      	adds	r7, #16
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}

080043ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b085      	sub	sp, #20
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b21      	cmp	r3, #33	; 0x21
 80043cc:	d13e      	bne.n	800444c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043d6:	d114      	bne.n	8004402 <UART_Transmit_IT+0x48>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d110      	bne.n	8004402 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a1b      	ldr	r3, [r3, #32]
 80043e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	881b      	ldrh	r3, [r3, #0]
 80043ea:	461a      	mov	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a1b      	ldr	r3, [r3, #32]
 80043fa:	1c9a      	adds	r2, r3, #2
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	621a      	str	r2, [r3, #32]
 8004400:	e008      	b.n	8004414 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	1c59      	adds	r1, r3, #1
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	6211      	str	r1, [r2, #32]
 800440c:	781a      	ldrb	r2, [r3, #0]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004418:	b29b      	uxth	r3, r3
 800441a:	3b01      	subs	r3, #1
 800441c:	b29b      	uxth	r3, r3
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	4619      	mov	r1, r3
 8004422:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004424:	2b00      	cmp	r3, #0
 8004426:	d10f      	bne.n	8004448 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68da      	ldr	r2, [r3, #12]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004436:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	68da      	ldr	r2, [r3, #12]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004446:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004448:	2300      	movs	r3, #0
 800444a:	e000      	b.n	800444e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800444c:	2302      	movs	r3, #2
  }
}
 800444e:	4618      	mov	r0, r3
 8004450:	3714      	adds	r7, #20
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr

0800445a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b082      	sub	sp, #8
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68da      	ldr	r2, [r3, #12]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004470:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2220      	movs	r2, #32
 8004476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f7ff fe8e 	bl	800419c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	3708      	adds	r7, #8
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800448a:	b580      	push	{r7, lr}
 800448c:	b08c      	sub	sp, #48	; 0x30
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b22      	cmp	r3, #34	; 0x22
 800449c:	f040 80ab 	bne.w	80045f6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044a8:	d117      	bne.n	80044da <UART_Receive_IT+0x50>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d113      	bne.n	80044da <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80044b2:	2300      	movs	r3, #0
 80044b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044c8:	b29a      	uxth	r2, r3
 80044ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044cc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d2:	1c9a      	adds	r2, r3, #2
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	629a      	str	r2, [r3, #40]	; 0x28
 80044d8:	e026      	b.n	8004528 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044de:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80044e0:	2300      	movs	r3, #0
 80044e2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044ec:	d007      	beq.n	80044fe <UART_Receive_IT+0x74>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d10a      	bne.n	800450c <UART_Receive_IT+0x82>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d106      	bne.n	800450c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	b2da      	uxtb	r2, r3
 8004506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004508:	701a      	strb	r2, [r3, #0]
 800450a:	e008      	b.n	800451e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	b2db      	uxtb	r3, r3
 8004514:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004518:	b2da      	uxtb	r2, r3
 800451a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800451c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004522:	1c5a      	adds	r2, r3, #1
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800452c:	b29b      	uxth	r3, r3
 800452e:	3b01      	subs	r3, #1
 8004530:	b29b      	uxth	r3, r3
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	4619      	mov	r1, r3
 8004536:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004538:	2b00      	cmp	r3, #0
 800453a:	d15a      	bne.n	80045f2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68da      	ldr	r2, [r3, #12]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f022 0220 	bic.w	r2, r2, #32
 800454a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	68da      	ldr	r2, [r3, #12]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800455a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	695a      	ldr	r2, [r3, #20]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f022 0201 	bic.w	r2, r2, #1
 800456a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2220      	movs	r2, #32
 8004570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004578:	2b01      	cmp	r3, #1
 800457a:	d135      	bne.n	80045e8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	330c      	adds	r3, #12
 8004588:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	e853 3f00 	ldrex	r3, [r3]
 8004590:	613b      	str	r3, [r7, #16]
   return(result);
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	f023 0310 	bic.w	r3, r3, #16
 8004598:	627b      	str	r3, [r7, #36]	; 0x24
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	330c      	adds	r3, #12
 80045a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045a2:	623a      	str	r2, [r7, #32]
 80045a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a6:	69f9      	ldr	r1, [r7, #28]
 80045a8:	6a3a      	ldr	r2, [r7, #32]
 80045aa:	e841 2300 	strex	r3, r2, [r1]
 80045ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1e5      	bne.n	8004582 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0310 	and.w	r3, r3, #16
 80045c0:	2b10      	cmp	r3, #16
 80045c2:	d10a      	bne.n	80045da <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80045c4:	2300      	movs	r3, #0
 80045c6:	60fb      	str	r3, [r7, #12]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	60fb      	str	r3, [r7, #12]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	60fb      	str	r3, [r7, #12]
 80045d8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80045de:	4619      	mov	r1, r3
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f7ff fdf9 	bl	80041d8 <HAL_UARTEx_RxEventCallback>
 80045e6:	e002      	b.n	80045ee <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f7ff fde1 	bl	80041b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80045ee:	2300      	movs	r3, #0
 80045f0:	e002      	b.n	80045f8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80045f2:	2300      	movs	r3, #0
 80045f4:	e000      	b.n	80045f8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80045f6:	2302      	movs	r3, #2
  }
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3730      	adds	r7, #48	; 0x30
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004600:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004604:	b0c0      	sub	sp, #256	; 0x100
 8004606:	af00      	add	r7, sp, #0
 8004608:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800460c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	691b      	ldr	r3, [r3, #16]
 8004614:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800461c:	68d9      	ldr	r1, [r3, #12]
 800461e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	ea40 0301 	orr.w	r3, r0, r1
 8004628:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800462a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800462e:	689a      	ldr	r2, [r3, #8]
 8004630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004634:	691b      	ldr	r3, [r3, #16]
 8004636:	431a      	orrs	r2, r3
 8004638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	431a      	orrs	r2, r3
 8004640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004644:	69db      	ldr	r3, [r3, #28]
 8004646:	4313      	orrs	r3, r2
 8004648:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800464c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004658:	f021 010c 	bic.w	r1, r1, #12
 800465c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004666:	430b      	orrs	r3, r1
 8004668:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800466a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800467a:	6999      	ldr	r1, [r3, #24]
 800467c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	ea40 0301 	orr.w	r3, r0, r1
 8004686:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	4b8f      	ldr	r3, [pc, #572]	; (80048cc <UART_SetConfig+0x2cc>)
 8004690:	429a      	cmp	r2, r3
 8004692:	d005      	beq.n	80046a0 <UART_SetConfig+0xa0>
 8004694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	4b8d      	ldr	r3, [pc, #564]	; (80048d0 <UART_SetConfig+0x2d0>)
 800469c:	429a      	cmp	r2, r3
 800469e:	d104      	bne.n	80046aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80046a0:	f7ff f9fa 	bl	8003a98 <HAL_RCC_GetPCLK2Freq>
 80046a4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80046a8:	e003      	b.n	80046b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80046aa:	f7ff f9e1 	bl	8003a70 <HAL_RCC_GetPCLK1Freq>
 80046ae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046b6:	69db      	ldr	r3, [r3, #28]
 80046b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046bc:	f040 810c 	bne.w	80048d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80046c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046c4:	2200      	movs	r2, #0
 80046c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80046ca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80046ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80046d2:	4622      	mov	r2, r4
 80046d4:	462b      	mov	r3, r5
 80046d6:	1891      	adds	r1, r2, r2
 80046d8:	65b9      	str	r1, [r7, #88]	; 0x58
 80046da:	415b      	adcs	r3, r3
 80046dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80046de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80046e2:	4621      	mov	r1, r4
 80046e4:	eb12 0801 	adds.w	r8, r2, r1
 80046e8:	4629      	mov	r1, r5
 80046ea:	eb43 0901 	adc.w	r9, r3, r1
 80046ee:	f04f 0200 	mov.w	r2, #0
 80046f2:	f04f 0300 	mov.w	r3, #0
 80046f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004702:	4690      	mov	r8, r2
 8004704:	4699      	mov	r9, r3
 8004706:	4623      	mov	r3, r4
 8004708:	eb18 0303 	adds.w	r3, r8, r3
 800470c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004710:	462b      	mov	r3, r5
 8004712:	eb49 0303 	adc.w	r3, r9, r3
 8004716:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800471a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004726:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800472a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800472e:	460b      	mov	r3, r1
 8004730:	18db      	adds	r3, r3, r3
 8004732:	653b      	str	r3, [r7, #80]	; 0x50
 8004734:	4613      	mov	r3, r2
 8004736:	eb42 0303 	adc.w	r3, r2, r3
 800473a:	657b      	str	r3, [r7, #84]	; 0x54
 800473c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004740:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004744:	f7fc fa88 	bl	8000c58 <__aeabi_uldivmod>
 8004748:	4602      	mov	r2, r0
 800474a:	460b      	mov	r3, r1
 800474c:	4b61      	ldr	r3, [pc, #388]	; (80048d4 <UART_SetConfig+0x2d4>)
 800474e:	fba3 2302 	umull	r2, r3, r3, r2
 8004752:	095b      	lsrs	r3, r3, #5
 8004754:	011c      	lsls	r4, r3, #4
 8004756:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800475a:	2200      	movs	r2, #0
 800475c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004760:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004764:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004768:	4642      	mov	r2, r8
 800476a:	464b      	mov	r3, r9
 800476c:	1891      	adds	r1, r2, r2
 800476e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004770:	415b      	adcs	r3, r3
 8004772:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004774:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004778:	4641      	mov	r1, r8
 800477a:	eb12 0a01 	adds.w	sl, r2, r1
 800477e:	4649      	mov	r1, r9
 8004780:	eb43 0b01 	adc.w	fp, r3, r1
 8004784:	f04f 0200 	mov.w	r2, #0
 8004788:	f04f 0300 	mov.w	r3, #0
 800478c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004790:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004794:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004798:	4692      	mov	sl, r2
 800479a:	469b      	mov	fp, r3
 800479c:	4643      	mov	r3, r8
 800479e:	eb1a 0303 	adds.w	r3, sl, r3
 80047a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80047a6:	464b      	mov	r3, r9
 80047a8:	eb4b 0303 	adc.w	r3, fp, r3
 80047ac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80047b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80047bc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80047c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80047c4:	460b      	mov	r3, r1
 80047c6:	18db      	adds	r3, r3, r3
 80047c8:	643b      	str	r3, [r7, #64]	; 0x40
 80047ca:	4613      	mov	r3, r2
 80047cc:	eb42 0303 	adc.w	r3, r2, r3
 80047d0:	647b      	str	r3, [r7, #68]	; 0x44
 80047d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80047d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80047da:	f7fc fa3d 	bl	8000c58 <__aeabi_uldivmod>
 80047de:	4602      	mov	r2, r0
 80047e0:	460b      	mov	r3, r1
 80047e2:	4611      	mov	r1, r2
 80047e4:	4b3b      	ldr	r3, [pc, #236]	; (80048d4 <UART_SetConfig+0x2d4>)
 80047e6:	fba3 2301 	umull	r2, r3, r3, r1
 80047ea:	095b      	lsrs	r3, r3, #5
 80047ec:	2264      	movs	r2, #100	; 0x64
 80047ee:	fb02 f303 	mul.w	r3, r2, r3
 80047f2:	1acb      	subs	r3, r1, r3
 80047f4:	00db      	lsls	r3, r3, #3
 80047f6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80047fa:	4b36      	ldr	r3, [pc, #216]	; (80048d4 <UART_SetConfig+0x2d4>)
 80047fc:	fba3 2302 	umull	r2, r3, r3, r2
 8004800:	095b      	lsrs	r3, r3, #5
 8004802:	005b      	lsls	r3, r3, #1
 8004804:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004808:	441c      	add	r4, r3
 800480a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800480e:	2200      	movs	r2, #0
 8004810:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004814:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004818:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800481c:	4642      	mov	r2, r8
 800481e:	464b      	mov	r3, r9
 8004820:	1891      	adds	r1, r2, r2
 8004822:	63b9      	str	r1, [r7, #56]	; 0x38
 8004824:	415b      	adcs	r3, r3
 8004826:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004828:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800482c:	4641      	mov	r1, r8
 800482e:	1851      	adds	r1, r2, r1
 8004830:	6339      	str	r1, [r7, #48]	; 0x30
 8004832:	4649      	mov	r1, r9
 8004834:	414b      	adcs	r3, r1
 8004836:	637b      	str	r3, [r7, #52]	; 0x34
 8004838:	f04f 0200 	mov.w	r2, #0
 800483c:	f04f 0300 	mov.w	r3, #0
 8004840:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004844:	4659      	mov	r1, fp
 8004846:	00cb      	lsls	r3, r1, #3
 8004848:	4651      	mov	r1, sl
 800484a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800484e:	4651      	mov	r1, sl
 8004850:	00ca      	lsls	r2, r1, #3
 8004852:	4610      	mov	r0, r2
 8004854:	4619      	mov	r1, r3
 8004856:	4603      	mov	r3, r0
 8004858:	4642      	mov	r2, r8
 800485a:	189b      	adds	r3, r3, r2
 800485c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004860:	464b      	mov	r3, r9
 8004862:	460a      	mov	r2, r1
 8004864:	eb42 0303 	adc.w	r3, r2, r3
 8004868:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800486c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004878:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800487c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004880:	460b      	mov	r3, r1
 8004882:	18db      	adds	r3, r3, r3
 8004884:	62bb      	str	r3, [r7, #40]	; 0x28
 8004886:	4613      	mov	r3, r2
 8004888:	eb42 0303 	adc.w	r3, r2, r3
 800488c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800488e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004892:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004896:	f7fc f9df 	bl	8000c58 <__aeabi_uldivmod>
 800489a:	4602      	mov	r2, r0
 800489c:	460b      	mov	r3, r1
 800489e:	4b0d      	ldr	r3, [pc, #52]	; (80048d4 <UART_SetConfig+0x2d4>)
 80048a0:	fba3 1302 	umull	r1, r3, r3, r2
 80048a4:	095b      	lsrs	r3, r3, #5
 80048a6:	2164      	movs	r1, #100	; 0x64
 80048a8:	fb01 f303 	mul.w	r3, r1, r3
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	00db      	lsls	r3, r3, #3
 80048b0:	3332      	adds	r3, #50	; 0x32
 80048b2:	4a08      	ldr	r2, [pc, #32]	; (80048d4 <UART_SetConfig+0x2d4>)
 80048b4:	fba2 2303 	umull	r2, r3, r2, r3
 80048b8:	095b      	lsrs	r3, r3, #5
 80048ba:	f003 0207 	and.w	r2, r3, #7
 80048be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4422      	add	r2, r4
 80048c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80048c8:	e106      	b.n	8004ad8 <UART_SetConfig+0x4d8>
 80048ca:	bf00      	nop
 80048cc:	40011000 	.word	0x40011000
 80048d0:	40011400 	.word	0x40011400
 80048d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80048d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048dc:	2200      	movs	r2, #0
 80048de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80048e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80048e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80048ea:	4642      	mov	r2, r8
 80048ec:	464b      	mov	r3, r9
 80048ee:	1891      	adds	r1, r2, r2
 80048f0:	6239      	str	r1, [r7, #32]
 80048f2:	415b      	adcs	r3, r3
 80048f4:	627b      	str	r3, [r7, #36]	; 0x24
 80048f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80048fa:	4641      	mov	r1, r8
 80048fc:	1854      	adds	r4, r2, r1
 80048fe:	4649      	mov	r1, r9
 8004900:	eb43 0501 	adc.w	r5, r3, r1
 8004904:	f04f 0200 	mov.w	r2, #0
 8004908:	f04f 0300 	mov.w	r3, #0
 800490c:	00eb      	lsls	r3, r5, #3
 800490e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004912:	00e2      	lsls	r2, r4, #3
 8004914:	4614      	mov	r4, r2
 8004916:	461d      	mov	r5, r3
 8004918:	4643      	mov	r3, r8
 800491a:	18e3      	adds	r3, r4, r3
 800491c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004920:	464b      	mov	r3, r9
 8004922:	eb45 0303 	adc.w	r3, r5, r3
 8004926:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800492a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004936:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800493a:	f04f 0200 	mov.w	r2, #0
 800493e:	f04f 0300 	mov.w	r3, #0
 8004942:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004946:	4629      	mov	r1, r5
 8004948:	008b      	lsls	r3, r1, #2
 800494a:	4621      	mov	r1, r4
 800494c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004950:	4621      	mov	r1, r4
 8004952:	008a      	lsls	r2, r1, #2
 8004954:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004958:	f7fc f97e 	bl	8000c58 <__aeabi_uldivmod>
 800495c:	4602      	mov	r2, r0
 800495e:	460b      	mov	r3, r1
 8004960:	4b60      	ldr	r3, [pc, #384]	; (8004ae4 <UART_SetConfig+0x4e4>)
 8004962:	fba3 2302 	umull	r2, r3, r3, r2
 8004966:	095b      	lsrs	r3, r3, #5
 8004968:	011c      	lsls	r4, r3, #4
 800496a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800496e:	2200      	movs	r2, #0
 8004970:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004974:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004978:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800497c:	4642      	mov	r2, r8
 800497e:	464b      	mov	r3, r9
 8004980:	1891      	adds	r1, r2, r2
 8004982:	61b9      	str	r1, [r7, #24]
 8004984:	415b      	adcs	r3, r3
 8004986:	61fb      	str	r3, [r7, #28]
 8004988:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800498c:	4641      	mov	r1, r8
 800498e:	1851      	adds	r1, r2, r1
 8004990:	6139      	str	r1, [r7, #16]
 8004992:	4649      	mov	r1, r9
 8004994:	414b      	adcs	r3, r1
 8004996:	617b      	str	r3, [r7, #20]
 8004998:	f04f 0200 	mov.w	r2, #0
 800499c:	f04f 0300 	mov.w	r3, #0
 80049a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80049a4:	4659      	mov	r1, fp
 80049a6:	00cb      	lsls	r3, r1, #3
 80049a8:	4651      	mov	r1, sl
 80049aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049ae:	4651      	mov	r1, sl
 80049b0:	00ca      	lsls	r2, r1, #3
 80049b2:	4610      	mov	r0, r2
 80049b4:	4619      	mov	r1, r3
 80049b6:	4603      	mov	r3, r0
 80049b8:	4642      	mov	r2, r8
 80049ba:	189b      	adds	r3, r3, r2
 80049bc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80049c0:	464b      	mov	r3, r9
 80049c2:	460a      	mov	r2, r1
 80049c4:	eb42 0303 	adc.w	r3, r2, r3
 80049c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80049cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	67bb      	str	r3, [r7, #120]	; 0x78
 80049d6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80049d8:	f04f 0200 	mov.w	r2, #0
 80049dc:	f04f 0300 	mov.w	r3, #0
 80049e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80049e4:	4649      	mov	r1, r9
 80049e6:	008b      	lsls	r3, r1, #2
 80049e8:	4641      	mov	r1, r8
 80049ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049ee:	4641      	mov	r1, r8
 80049f0:	008a      	lsls	r2, r1, #2
 80049f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80049f6:	f7fc f92f 	bl	8000c58 <__aeabi_uldivmod>
 80049fa:	4602      	mov	r2, r0
 80049fc:	460b      	mov	r3, r1
 80049fe:	4611      	mov	r1, r2
 8004a00:	4b38      	ldr	r3, [pc, #224]	; (8004ae4 <UART_SetConfig+0x4e4>)
 8004a02:	fba3 2301 	umull	r2, r3, r3, r1
 8004a06:	095b      	lsrs	r3, r3, #5
 8004a08:	2264      	movs	r2, #100	; 0x64
 8004a0a:	fb02 f303 	mul.w	r3, r2, r3
 8004a0e:	1acb      	subs	r3, r1, r3
 8004a10:	011b      	lsls	r3, r3, #4
 8004a12:	3332      	adds	r3, #50	; 0x32
 8004a14:	4a33      	ldr	r2, [pc, #204]	; (8004ae4 <UART_SetConfig+0x4e4>)
 8004a16:	fba2 2303 	umull	r2, r3, r2, r3
 8004a1a:	095b      	lsrs	r3, r3, #5
 8004a1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a20:	441c      	add	r4, r3
 8004a22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a26:	2200      	movs	r2, #0
 8004a28:	673b      	str	r3, [r7, #112]	; 0x70
 8004a2a:	677a      	str	r2, [r7, #116]	; 0x74
 8004a2c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004a30:	4642      	mov	r2, r8
 8004a32:	464b      	mov	r3, r9
 8004a34:	1891      	adds	r1, r2, r2
 8004a36:	60b9      	str	r1, [r7, #8]
 8004a38:	415b      	adcs	r3, r3
 8004a3a:	60fb      	str	r3, [r7, #12]
 8004a3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a40:	4641      	mov	r1, r8
 8004a42:	1851      	adds	r1, r2, r1
 8004a44:	6039      	str	r1, [r7, #0]
 8004a46:	4649      	mov	r1, r9
 8004a48:	414b      	adcs	r3, r1
 8004a4a:	607b      	str	r3, [r7, #4]
 8004a4c:	f04f 0200 	mov.w	r2, #0
 8004a50:	f04f 0300 	mov.w	r3, #0
 8004a54:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004a58:	4659      	mov	r1, fp
 8004a5a:	00cb      	lsls	r3, r1, #3
 8004a5c:	4651      	mov	r1, sl
 8004a5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a62:	4651      	mov	r1, sl
 8004a64:	00ca      	lsls	r2, r1, #3
 8004a66:	4610      	mov	r0, r2
 8004a68:	4619      	mov	r1, r3
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	4642      	mov	r2, r8
 8004a6e:	189b      	adds	r3, r3, r2
 8004a70:	66bb      	str	r3, [r7, #104]	; 0x68
 8004a72:	464b      	mov	r3, r9
 8004a74:	460a      	mov	r2, r1
 8004a76:	eb42 0303 	adc.w	r3, r2, r3
 8004a7a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	663b      	str	r3, [r7, #96]	; 0x60
 8004a86:	667a      	str	r2, [r7, #100]	; 0x64
 8004a88:	f04f 0200 	mov.w	r2, #0
 8004a8c:	f04f 0300 	mov.w	r3, #0
 8004a90:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004a94:	4649      	mov	r1, r9
 8004a96:	008b      	lsls	r3, r1, #2
 8004a98:	4641      	mov	r1, r8
 8004a9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a9e:	4641      	mov	r1, r8
 8004aa0:	008a      	lsls	r2, r1, #2
 8004aa2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004aa6:	f7fc f8d7 	bl	8000c58 <__aeabi_uldivmod>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	460b      	mov	r3, r1
 8004aae:	4b0d      	ldr	r3, [pc, #52]	; (8004ae4 <UART_SetConfig+0x4e4>)
 8004ab0:	fba3 1302 	umull	r1, r3, r3, r2
 8004ab4:	095b      	lsrs	r3, r3, #5
 8004ab6:	2164      	movs	r1, #100	; 0x64
 8004ab8:	fb01 f303 	mul.w	r3, r1, r3
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	3332      	adds	r3, #50	; 0x32
 8004ac2:	4a08      	ldr	r2, [pc, #32]	; (8004ae4 <UART_SetConfig+0x4e4>)
 8004ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac8:	095b      	lsrs	r3, r3, #5
 8004aca:	f003 020f 	and.w	r2, r3, #15
 8004ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4422      	add	r2, r4
 8004ad6:	609a      	str	r2, [r3, #8]
}
 8004ad8:	bf00      	nop
 8004ada:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ae4:	51eb851f 	.word	0x51eb851f

08004ae8 <__cvt>:
 8004ae8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004aec:	ec55 4b10 	vmov	r4, r5, d0
 8004af0:	2d00      	cmp	r5, #0
 8004af2:	460e      	mov	r6, r1
 8004af4:	4619      	mov	r1, r3
 8004af6:	462b      	mov	r3, r5
 8004af8:	bfbb      	ittet	lt
 8004afa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004afe:	461d      	movlt	r5, r3
 8004b00:	2300      	movge	r3, #0
 8004b02:	232d      	movlt	r3, #45	; 0x2d
 8004b04:	700b      	strb	r3, [r1, #0]
 8004b06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b08:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004b0c:	4691      	mov	r9, r2
 8004b0e:	f023 0820 	bic.w	r8, r3, #32
 8004b12:	bfbc      	itt	lt
 8004b14:	4622      	movlt	r2, r4
 8004b16:	4614      	movlt	r4, r2
 8004b18:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b1c:	d005      	beq.n	8004b2a <__cvt+0x42>
 8004b1e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004b22:	d100      	bne.n	8004b26 <__cvt+0x3e>
 8004b24:	3601      	adds	r6, #1
 8004b26:	2102      	movs	r1, #2
 8004b28:	e000      	b.n	8004b2c <__cvt+0x44>
 8004b2a:	2103      	movs	r1, #3
 8004b2c:	ab03      	add	r3, sp, #12
 8004b2e:	9301      	str	r3, [sp, #4]
 8004b30:	ab02      	add	r3, sp, #8
 8004b32:	9300      	str	r3, [sp, #0]
 8004b34:	ec45 4b10 	vmov	d0, r4, r5
 8004b38:	4653      	mov	r3, sl
 8004b3a:	4632      	mov	r2, r6
 8004b3c:	f000 fe7c 	bl	8005838 <_dtoa_r>
 8004b40:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004b44:	4607      	mov	r7, r0
 8004b46:	d102      	bne.n	8004b4e <__cvt+0x66>
 8004b48:	f019 0f01 	tst.w	r9, #1
 8004b4c:	d022      	beq.n	8004b94 <__cvt+0xac>
 8004b4e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b52:	eb07 0906 	add.w	r9, r7, r6
 8004b56:	d110      	bne.n	8004b7a <__cvt+0x92>
 8004b58:	783b      	ldrb	r3, [r7, #0]
 8004b5a:	2b30      	cmp	r3, #48	; 0x30
 8004b5c:	d10a      	bne.n	8004b74 <__cvt+0x8c>
 8004b5e:	2200      	movs	r2, #0
 8004b60:	2300      	movs	r3, #0
 8004b62:	4620      	mov	r0, r4
 8004b64:	4629      	mov	r1, r5
 8004b66:	f7fb ffb7 	bl	8000ad8 <__aeabi_dcmpeq>
 8004b6a:	b918      	cbnz	r0, 8004b74 <__cvt+0x8c>
 8004b6c:	f1c6 0601 	rsb	r6, r6, #1
 8004b70:	f8ca 6000 	str.w	r6, [sl]
 8004b74:	f8da 3000 	ldr.w	r3, [sl]
 8004b78:	4499      	add	r9, r3
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	4620      	mov	r0, r4
 8004b80:	4629      	mov	r1, r5
 8004b82:	f7fb ffa9 	bl	8000ad8 <__aeabi_dcmpeq>
 8004b86:	b108      	cbz	r0, 8004b8c <__cvt+0xa4>
 8004b88:	f8cd 900c 	str.w	r9, [sp, #12]
 8004b8c:	2230      	movs	r2, #48	; 0x30
 8004b8e:	9b03      	ldr	r3, [sp, #12]
 8004b90:	454b      	cmp	r3, r9
 8004b92:	d307      	bcc.n	8004ba4 <__cvt+0xbc>
 8004b94:	9b03      	ldr	r3, [sp, #12]
 8004b96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b98:	1bdb      	subs	r3, r3, r7
 8004b9a:	4638      	mov	r0, r7
 8004b9c:	6013      	str	r3, [r2, #0]
 8004b9e:	b004      	add	sp, #16
 8004ba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ba4:	1c59      	adds	r1, r3, #1
 8004ba6:	9103      	str	r1, [sp, #12]
 8004ba8:	701a      	strb	r2, [r3, #0]
 8004baa:	e7f0      	b.n	8004b8e <__cvt+0xa6>

08004bac <__exponent>:
 8004bac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2900      	cmp	r1, #0
 8004bb2:	bfb8      	it	lt
 8004bb4:	4249      	neglt	r1, r1
 8004bb6:	f803 2b02 	strb.w	r2, [r3], #2
 8004bba:	bfb4      	ite	lt
 8004bbc:	222d      	movlt	r2, #45	; 0x2d
 8004bbe:	222b      	movge	r2, #43	; 0x2b
 8004bc0:	2909      	cmp	r1, #9
 8004bc2:	7042      	strb	r2, [r0, #1]
 8004bc4:	dd2a      	ble.n	8004c1c <__exponent+0x70>
 8004bc6:	f10d 0207 	add.w	r2, sp, #7
 8004bca:	4617      	mov	r7, r2
 8004bcc:	260a      	movs	r6, #10
 8004bce:	4694      	mov	ip, r2
 8004bd0:	fb91 f5f6 	sdiv	r5, r1, r6
 8004bd4:	fb06 1415 	mls	r4, r6, r5, r1
 8004bd8:	3430      	adds	r4, #48	; 0x30
 8004bda:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004bde:	460c      	mov	r4, r1
 8004be0:	2c63      	cmp	r4, #99	; 0x63
 8004be2:	f102 32ff 	add.w	r2, r2, #4294967295
 8004be6:	4629      	mov	r1, r5
 8004be8:	dcf1      	bgt.n	8004bce <__exponent+0x22>
 8004bea:	3130      	adds	r1, #48	; 0x30
 8004bec:	f1ac 0402 	sub.w	r4, ip, #2
 8004bf0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004bf4:	1c41      	adds	r1, r0, #1
 8004bf6:	4622      	mov	r2, r4
 8004bf8:	42ba      	cmp	r2, r7
 8004bfa:	d30a      	bcc.n	8004c12 <__exponent+0x66>
 8004bfc:	f10d 0209 	add.w	r2, sp, #9
 8004c00:	eba2 020c 	sub.w	r2, r2, ip
 8004c04:	42bc      	cmp	r4, r7
 8004c06:	bf88      	it	hi
 8004c08:	2200      	movhi	r2, #0
 8004c0a:	4413      	add	r3, r2
 8004c0c:	1a18      	subs	r0, r3, r0
 8004c0e:	b003      	add	sp, #12
 8004c10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c12:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004c16:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004c1a:	e7ed      	b.n	8004bf8 <__exponent+0x4c>
 8004c1c:	2330      	movs	r3, #48	; 0x30
 8004c1e:	3130      	adds	r1, #48	; 0x30
 8004c20:	7083      	strb	r3, [r0, #2]
 8004c22:	70c1      	strb	r1, [r0, #3]
 8004c24:	1d03      	adds	r3, r0, #4
 8004c26:	e7f1      	b.n	8004c0c <__exponent+0x60>

08004c28 <_printf_float>:
 8004c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c2c:	ed2d 8b02 	vpush	{d8}
 8004c30:	b08d      	sub	sp, #52	; 0x34
 8004c32:	460c      	mov	r4, r1
 8004c34:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004c38:	4616      	mov	r6, r2
 8004c3a:	461f      	mov	r7, r3
 8004c3c:	4605      	mov	r5, r0
 8004c3e:	f000 fcfb 	bl	8005638 <_localeconv_r>
 8004c42:	f8d0 a000 	ldr.w	sl, [r0]
 8004c46:	4650      	mov	r0, sl
 8004c48:	f7fb fb1a 	bl	8000280 <strlen>
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	930a      	str	r3, [sp, #40]	; 0x28
 8004c50:	6823      	ldr	r3, [r4, #0]
 8004c52:	9305      	str	r3, [sp, #20]
 8004c54:	f8d8 3000 	ldr.w	r3, [r8]
 8004c58:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004c5c:	3307      	adds	r3, #7
 8004c5e:	f023 0307 	bic.w	r3, r3, #7
 8004c62:	f103 0208 	add.w	r2, r3, #8
 8004c66:	f8c8 2000 	str.w	r2, [r8]
 8004c6a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004c6e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004c72:	9307      	str	r3, [sp, #28]
 8004c74:	f8cd 8018 	str.w	r8, [sp, #24]
 8004c78:	ee08 0a10 	vmov	s16, r0
 8004c7c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004c80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c84:	4b9e      	ldr	r3, [pc, #632]	; (8004f00 <_printf_float+0x2d8>)
 8004c86:	f04f 32ff 	mov.w	r2, #4294967295
 8004c8a:	f7fb ff57 	bl	8000b3c <__aeabi_dcmpun>
 8004c8e:	bb88      	cbnz	r0, 8004cf4 <_printf_float+0xcc>
 8004c90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c94:	4b9a      	ldr	r3, [pc, #616]	; (8004f00 <_printf_float+0x2d8>)
 8004c96:	f04f 32ff 	mov.w	r2, #4294967295
 8004c9a:	f7fb ff31 	bl	8000b00 <__aeabi_dcmple>
 8004c9e:	bb48      	cbnz	r0, 8004cf4 <_printf_float+0xcc>
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	4640      	mov	r0, r8
 8004ca6:	4649      	mov	r1, r9
 8004ca8:	f7fb ff20 	bl	8000aec <__aeabi_dcmplt>
 8004cac:	b110      	cbz	r0, 8004cb4 <_printf_float+0x8c>
 8004cae:	232d      	movs	r3, #45	; 0x2d
 8004cb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cb4:	4a93      	ldr	r2, [pc, #588]	; (8004f04 <_printf_float+0x2dc>)
 8004cb6:	4b94      	ldr	r3, [pc, #592]	; (8004f08 <_printf_float+0x2e0>)
 8004cb8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004cbc:	bf94      	ite	ls
 8004cbe:	4690      	movls	r8, r2
 8004cc0:	4698      	movhi	r8, r3
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	6123      	str	r3, [r4, #16]
 8004cc6:	9b05      	ldr	r3, [sp, #20]
 8004cc8:	f023 0304 	bic.w	r3, r3, #4
 8004ccc:	6023      	str	r3, [r4, #0]
 8004cce:	f04f 0900 	mov.w	r9, #0
 8004cd2:	9700      	str	r7, [sp, #0]
 8004cd4:	4633      	mov	r3, r6
 8004cd6:	aa0b      	add	r2, sp, #44	; 0x2c
 8004cd8:	4621      	mov	r1, r4
 8004cda:	4628      	mov	r0, r5
 8004cdc:	f000 f9da 	bl	8005094 <_printf_common>
 8004ce0:	3001      	adds	r0, #1
 8004ce2:	f040 8090 	bne.w	8004e06 <_printf_float+0x1de>
 8004ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8004cea:	b00d      	add	sp, #52	; 0x34
 8004cec:	ecbd 8b02 	vpop	{d8}
 8004cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cf4:	4642      	mov	r2, r8
 8004cf6:	464b      	mov	r3, r9
 8004cf8:	4640      	mov	r0, r8
 8004cfa:	4649      	mov	r1, r9
 8004cfc:	f7fb ff1e 	bl	8000b3c <__aeabi_dcmpun>
 8004d00:	b140      	cbz	r0, 8004d14 <_printf_float+0xec>
 8004d02:	464b      	mov	r3, r9
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	bfbc      	itt	lt
 8004d08:	232d      	movlt	r3, #45	; 0x2d
 8004d0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004d0e:	4a7f      	ldr	r2, [pc, #508]	; (8004f0c <_printf_float+0x2e4>)
 8004d10:	4b7f      	ldr	r3, [pc, #508]	; (8004f10 <_printf_float+0x2e8>)
 8004d12:	e7d1      	b.n	8004cb8 <_printf_float+0x90>
 8004d14:	6863      	ldr	r3, [r4, #4]
 8004d16:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004d1a:	9206      	str	r2, [sp, #24]
 8004d1c:	1c5a      	adds	r2, r3, #1
 8004d1e:	d13f      	bne.n	8004da0 <_printf_float+0x178>
 8004d20:	2306      	movs	r3, #6
 8004d22:	6063      	str	r3, [r4, #4]
 8004d24:	9b05      	ldr	r3, [sp, #20]
 8004d26:	6861      	ldr	r1, [r4, #4]
 8004d28:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	9303      	str	r3, [sp, #12]
 8004d30:	ab0a      	add	r3, sp, #40	; 0x28
 8004d32:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004d36:	ab09      	add	r3, sp, #36	; 0x24
 8004d38:	ec49 8b10 	vmov	d0, r8, r9
 8004d3c:	9300      	str	r3, [sp, #0]
 8004d3e:	6022      	str	r2, [r4, #0]
 8004d40:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004d44:	4628      	mov	r0, r5
 8004d46:	f7ff fecf 	bl	8004ae8 <__cvt>
 8004d4a:	9b06      	ldr	r3, [sp, #24]
 8004d4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d4e:	2b47      	cmp	r3, #71	; 0x47
 8004d50:	4680      	mov	r8, r0
 8004d52:	d108      	bne.n	8004d66 <_printf_float+0x13e>
 8004d54:	1cc8      	adds	r0, r1, #3
 8004d56:	db02      	blt.n	8004d5e <_printf_float+0x136>
 8004d58:	6863      	ldr	r3, [r4, #4]
 8004d5a:	4299      	cmp	r1, r3
 8004d5c:	dd41      	ble.n	8004de2 <_printf_float+0x1ba>
 8004d5e:	f1ab 0302 	sub.w	r3, fp, #2
 8004d62:	fa5f fb83 	uxtb.w	fp, r3
 8004d66:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004d6a:	d820      	bhi.n	8004dae <_printf_float+0x186>
 8004d6c:	3901      	subs	r1, #1
 8004d6e:	465a      	mov	r2, fp
 8004d70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004d74:	9109      	str	r1, [sp, #36]	; 0x24
 8004d76:	f7ff ff19 	bl	8004bac <__exponent>
 8004d7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d7c:	1813      	adds	r3, r2, r0
 8004d7e:	2a01      	cmp	r2, #1
 8004d80:	4681      	mov	r9, r0
 8004d82:	6123      	str	r3, [r4, #16]
 8004d84:	dc02      	bgt.n	8004d8c <_printf_float+0x164>
 8004d86:	6822      	ldr	r2, [r4, #0]
 8004d88:	07d2      	lsls	r2, r2, #31
 8004d8a:	d501      	bpl.n	8004d90 <_printf_float+0x168>
 8004d8c:	3301      	adds	r3, #1
 8004d8e:	6123      	str	r3, [r4, #16]
 8004d90:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d09c      	beq.n	8004cd2 <_printf_float+0xaa>
 8004d98:	232d      	movs	r3, #45	; 0x2d
 8004d9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d9e:	e798      	b.n	8004cd2 <_printf_float+0xaa>
 8004da0:	9a06      	ldr	r2, [sp, #24]
 8004da2:	2a47      	cmp	r2, #71	; 0x47
 8004da4:	d1be      	bne.n	8004d24 <_printf_float+0xfc>
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1bc      	bne.n	8004d24 <_printf_float+0xfc>
 8004daa:	2301      	movs	r3, #1
 8004dac:	e7b9      	b.n	8004d22 <_printf_float+0xfa>
 8004dae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004db2:	d118      	bne.n	8004de6 <_printf_float+0x1be>
 8004db4:	2900      	cmp	r1, #0
 8004db6:	6863      	ldr	r3, [r4, #4]
 8004db8:	dd0b      	ble.n	8004dd2 <_printf_float+0x1aa>
 8004dba:	6121      	str	r1, [r4, #16]
 8004dbc:	b913      	cbnz	r3, 8004dc4 <_printf_float+0x19c>
 8004dbe:	6822      	ldr	r2, [r4, #0]
 8004dc0:	07d0      	lsls	r0, r2, #31
 8004dc2:	d502      	bpl.n	8004dca <_printf_float+0x1a2>
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	440b      	add	r3, r1
 8004dc8:	6123      	str	r3, [r4, #16]
 8004dca:	65a1      	str	r1, [r4, #88]	; 0x58
 8004dcc:	f04f 0900 	mov.w	r9, #0
 8004dd0:	e7de      	b.n	8004d90 <_printf_float+0x168>
 8004dd2:	b913      	cbnz	r3, 8004dda <_printf_float+0x1b2>
 8004dd4:	6822      	ldr	r2, [r4, #0]
 8004dd6:	07d2      	lsls	r2, r2, #31
 8004dd8:	d501      	bpl.n	8004dde <_printf_float+0x1b6>
 8004dda:	3302      	adds	r3, #2
 8004ddc:	e7f4      	b.n	8004dc8 <_printf_float+0x1a0>
 8004dde:	2301      	movs	r3, #1
 8004de0:	e7f2      	b.n	8004dc8 <_printf_float+0x1a0>
 8004de2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004de6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004de8:	4299      	cmp	r1, r3
 8004dea:	db05      	blt.n	8004df8 <_printf_float+0x1d0>
 8004dec:	6823      	ldr	r3, [r4, #0]
 8004dee:	6121      	str	r1, [r4, #16]
 8004df0:	07d8      	lsls	r0, r3, #31
 8004df2:	d5ea      	bpl.n	8004dca <_printf_float+0x1a2>
 8004df4:	1c4b      	adds	r3, r1, #1
 8004df6:	e7e7      	b.n	8004dc8 <_printf_float+0x1a0>
 8004df8:	2900      	cmp	r1, #0
 8004dfa:	bfd4      	ite	le
 8004dfc:	f1c1 0202 	rsble	r2, r1, #2
 8004e00:	2201      	movgt	r2, #1
 8004e02:	4413      	add	r3, r2
 8004e04:	e7e0      	b.n	8004dc8 <_printf_float+0x1a0>
 8004e06:	6823      	ldr	r3, [r4, #0]
 8004e08:	055a      	lsls	r2, r3, #21
 8004e0a:	d407      	bmi.n	8004e1c <_printf_float+0x1f4>
 8004e0c:	6923      	ldr	r3, [r4, #16]
 8004e0e:	4642      	mov	r2, r8
 8004e10:	4631      	mov	r1, r6
 8004e12:	4628      	mov	r0, r5
 8004e14:	47b8      	blx	r7
 8004e16:	3001      	adds	r0, #1
 8004e18:	d12c      	bne.n	8004e74 <_printf_float+0x24c>
 8004e1a:	e764      	b.n	8004ce6 <_printf_float+0xbe>
 8004e1c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004e20:	f240 80e0 	bls.w	8004fe4 <_printf_float+0x3bc>
 8004e24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e28:	2200      	movs	r2, #0
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	f7fb fe54 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e30:	2800      	cmp	r0, #0
 8004e32:	d034      	beq.n	8004e9e <_printf_float+0x276>
 8004e34:	4a37      	ldr	r2, [pc, #220]	; (8004f14 <_printf_float+0x2ec>)
 8004e36:	2301      	movs	r3, #1
 8004e38:	4631      	mov	r1, r6
 8004e3a:	4628      	mov	r0, r5
 8004e3c:	47b8      	blx	r7
 8004e3e:	3001      	adds	r0, #1
 8004e40:	f43f af51 	beq.w	8004ce6 <_printf_float+0xbe>
 8004e44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	db02      	blt.n	8004e52 <_printf_float+0x22a>
 8004e4c:	6823      	ldr	r3, [r4, #0]
 8004e4e:	07d8      	lsls	r0, r3, #31
 8004e50:	d510      	bpl.n	8004e74 <_printf_float+0x24c>
 8004e52:	ee18 3a10 	vmov	r3, s16
 8004e56:	4652      	mov	r2, sl
 8004e58:	4631      	mov	r1, r6
 8004e5a:	4628      	mov	r0, r5
 8004e5c:	47b8      	blx	r7
 8004e5e:	3001      	adds	r0, #1
 8004e60:	f43f af41 	beq.w	8004ce6 <_printf_float+0xbe>
 8004e64:	f04f 0800 	mov.w	r8, #0
 8004e68:	f104 091a 	add.w	r9, r4, #26
 8004e6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e6e:	3b01      	subs	r3, #1
 8004e70:	4543      	cmp	r3, r8
 8004e72:	dc09      	bgt.n	8004e88 <_printf_float+0x260>
 8004e74:	6823      	ldr	r3, [r4, #0]
 8004e76:	079b      	lsls	r3, r3, #30
 8004e78:	f100 8107 	bmi.w	800508a <_printf_float+0x462>
 8004e7c:	68e0      	ldr	r0, [r4, #12]
 8004e7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e80:	4298      	cmp	r0, r3
 8004e82:	bfb8      	it	lt
 8004e84:	4618      	movlt	r0, r3
 8004e86:	e730      	b.n	8004cea <_printf_float+0xc2>
 8004e88:	2301      	movs	r3, #1
 8004e8a:	464a      	mov	r2, r9
 8004e8c:	4631      	mov	r1, r6
 8004e8e:	4628      	mov	r0, r5
 8004e90:	47b8      	blx	r7
 8004e92:	3001      	adds	r0, #1
 8004e94:	f43f af27 	beq.w	8004ce6 <_printf_float+0xbe>
 8004e98:	f108 0801 	add.w	r8, r8, #1
 8004e9c:	e7e6      	b.n	8004e6c <_printf_float+0x244>
 8004e9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	dc39      	bgt.n	8004f18 <_printf_float+0x2f0>
 8004ea4:	4a1b      	ldr	r2, [pc, #108]	; (8004f14 <_printf_float+0x2ec>)
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	4631      	mov	r1, r6
 8004eaa:	4628      	mov	r0, r5
 8004eac:	47b8      	blx	r7
 8004eae:	3001      	adds	r0, #1
 8004eb0:	f43f af19 	beq.w	8004ce6 <_printf_float+0xbe>
 8004eb4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	d102      	bne.n	8004ec2 <_printf_float+0x29a>
 8004ebc:	6823      	ldr	r3, [r4, #0]
 8004ebe:	07d9      	lsls	r1, r3, #31
 8004ec0:	d5d8      	bpl.n	8004e74 <_printf_float+0x24c>
 8004ec2:	ee18 3a10 	vmov	r3, s16
 8004ec6:	4652      	mov	r2, sl
 8004ec8:	4631      	mov	r1, r6
 8004eca:	4628      	mov	r0, r5
 8004ecc:	47b8      	blx	r7
 8004ece:	3001      	adds	r0, #1
 8004ed0:	f43f af09 	beq.w	8004ce6 <_printf_float+0xbe>
 8004ed4:	f04f 0900 	mov.w	r9, #0
 8004ed8:	f104 0a1a 	add.w	sl, r4, #26
 8004edc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ede:	425b      	negs	r3, r3
 8004ee0:	454b      	cmp	r3, r9
 8004ee2:	dc01      	bgt.n	8004ee8 <_printf_float+0x2c0>
 8004ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ee6:	e792      	b.n	8004e0e <_printf_float+0x1e6>
 8004ee8:	2301      	movs	r3, #1
 8004eea:	4652      	mov	r2, sl
 8004eec:	4631      	mov	r1, r6
 8004eee:	4628      	mov	r0, r5
 8004ef0:	47b8      	blx	r7
 8004ef2:	3001      	adds	r0, #1
 8004ef4:	f43f aef7 	beq.w	8004ce6 <_printf_float+0xbe>
 8004ef8:	f109 0901 	add.w	r9, r9, #1
 8004efc:	e7ee      	b.n	8004edc <_printf_float+0x2b4>
 8004efe:	bf00      	nop
 8004f00:	7fefffff 	.word	0x7fefffff
 8004f04:	08007878 	.word	0x08007878
 8004f08:	0800787c 	.word	0x0800787c
 8004f0c:	08007880 	.word	0x08007880
 8004f10:	08007884 	.word	0x08007884
 8004f14:	08007888 	.word	0x08007888
 8004f18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	bfa8      	it	ge
 8004f20:	461a      	movge	r2, r3
 8004f22:	2a00      	cmp	r2, #0
 8004f24:	4691      	mov	r9, r2
 8004f26:	dc37      	bgt.n	8004f98 <_printf_float+0x370>
 8004f28:	f04f 0b00 	mov.w	fp, #0
 8004f2c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f30:	f104 021a 	add.w	r2, r4, #26
 8004f34:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f36:	9305      	str	r3, [sp, #20]
 8004f38:	eba3 0309 	sub.w	r3, r3, r9
 8004f3c:	455b      	cmp	r3, fp
 8004f3e:	dc33      	bgt.n	8004fa8 <_printf_float+0x380>
 8004f40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f44:	429a      	cmp	r2, r3
 8004f46:	db3b      	blt.n	8004fc0 <_printf_float+0x398>
 8004f48:	6823      	ldr	r3, [r4, #0]
 8004f4a:	07da      	lsls	r2, r3, #31
 8004f4c:	d438      	bmi.n	8004fc0 <_printf_float+0x398>
 8004f4e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004f52:	eba2 0903 	sub.w	r9, r2, r3
 8004f56:	9b05      	ldr	r3, [sp, #20]
 8004f58:	1ad2      	subs	r2, r2, r3
 8004f5a:	4591      	cmp	r9, r2
 8004f5c:	bfa8      	it	ge
 8004f5e:	4691      	movge	r9, r2
 8004f60:	f1b9 0f00 	cmp.w	r9, #0
 8004f64:	dc35      	bgt.n	8004fd2 <_printf_float+0x3aa>
 8004f66:	f04f 0800 	mov.w	r8, #0
 8004f6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f6e:	f104 0a1a 	add.w	sl, r4, #26
 8004f72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f76:	1a9b      	subs	r3, r3, r2
 8004f78:	eba3 0309 	sub.w	r3, r3, r9
 8004f7c:	4543      	cmp	r3, r8
 8004f7e:	f77f af79 	ble.w	8004e74 <_printf_float+0x24c>
 8004f82:	2301      	movs	r3, #1
 8004f84:	4652      	mov	r2, sl
 8004f86:	4631      	mov	r1, r6
 8004f88:	4628      	mov	r0, r5
 8004f8a:	47b8      	blx	r7
 8004f8c:	3001      	adds	r0, #1
 8004f8e:	f43f aeaa 	beq.w	8004ce6 <_printf_float+0xbe>
 8004f92:	f108 0801 	add.w	r8, r8, #1
 8004f96:	e7ec      	b.n	8004f72 <_printf_float+0x34a>
 8004f98:	4613      	mov	r3, r2
 8004f9a:	4631      	mov	r1, r6
 8004f9c:	4642      	mov	r2, r8
 8004f9e:	4628      	mov	r0, r5
 8004fa0:	47b8      	blx	r7
 8004fa2:	3001      	adds	r0, #1
 8004fa4:	d1c0      	bne.n	8004f28 <_printf_float+0x300>
 8004fa6:	e69e      	b.n	8004ce6 <_printf_float+0xbe>
 8004fa8:	2301      	movs	r3, #1
 8004faa:	4631      	mov	r1, r6
 8004fac:	4628      	mov	r0, r5
 8004fae:	9205      	str	r2, [sp, #20]
 8004fb0:	47b8      	blx	r7
 8004fb2:	3001      	adds	r0, #1
 8004fb4:	f43f ae97 	beq.w	8004ce6 <_printf_float+0xbe>
 8004fb8:	9a05      	ldr	r2, [sp, #20]
 8004fba:	f10b 0b01 	add.w	fp, fp, #1
 8004fbe:	e7b9      	b.n	8004f34 <_printf_float+0x30c>
 8004fc0:	ee18 3a10 	vmov	r3, s16
 8004fc4:	4652      	mov	r2, sl
 8004fc6:	4631      	mov	r1, r6
 8004fc8:	4628      	mov	r0, r5
 8004fca:	47b8      	blx	r7
 8004fcc:	3001      	adds	r0, #1
 8004fce:	d1be      	bne.n	8004f4e <_printf_float+0x326>
 8004fd0:	e689      	b.n	8004ce6 <_printf_float+0xbe>
 8004fd2:	9a05      	ldr	r2, [sp, #20]
 8004fd4:	464b      	mov	r3, r9
 8004fd6:	4442      	add	r2, r8
 8004fd8:	4631      	mov	r1, r6
 8004fda:	4628      	mov	r0, r5
 8004fdc:	47b8      	blx	r7
 8004fde:	3001      	adds	r0, #1
 8004fe0:	d1c1      	bne.n	8004f66 <_printf_float+0x33e>
 8004fe2:	e680      	b.n	8004ce6 <_printf_float+0xbe>
 8004fe4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fe6:	2a01      	cmp	r2, #1
 8004fe8:	dc01      	bgt.n	8004fee <_printf_float+0x3c6>
 8004fea:	07db      	lsls	r3, r3, #31
 8004fec:	d53a      	bpl.n	8005064 <_printf_float+0x43c>
 8004fee:	2301      	movs	r3, #1
 8004ff0:	4642      	mov	r2, r8
 8004ff2:	4631      	mov	r1, r6
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	47b8      	blx	r7
 8004ff8:	3001      	adds	r0, #1
 8004ffa:	f43f ae74 	beq.w	8004ce6 <_printf_float+0xbe>
 8004ffe:	ee18 3a10 	vmov	r3, s16
 8005002:	4652      	mov	r2, sl
 8005004:	4631      	mov	r1, r6
 8005006:	4628      	mov	r0, r5
 8005008:	47b8      	blx	r7
 800500a:	3001      	adds	r0, #1
 800500c:	f43f ae6b 	beq.w	8004ce6 <_printf_float+0xbe>
 8005010:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005014:	2200      	movs	r2, #0
 8005016:	2300      	movs	r3, #0
 8005018:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800501c:	f7fb fd5c 	bl	8000ad8 <__aeabi_dcmpeq>
 8005020:	b9d8      	cbnz	r0, 800505a <_printf_float+0x432>
 8005022:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005026:	f108 0201 	add.w	r2, r8, #1
 800502a:	4631      	mov	r1, r6
 800502c:	4628      	mov	r0, r5
 800502e:	47b8      	blx	r7
 8005030:	3001      	adds	r0, #1
 8005032:	d10e      	bne.n	8005052 <_printf_float+0x42a>
 8005034:	e657      	b.n	8004ce6 <_printf_float+0xbe>
 8005036:	2301      	movs	r3, #1
 8005038:	4652      	mov	r2, sl
 800503a:	4631      	mov	r1, r6
 800503c:	4628      	mov	r0, r5
 800503e:	47b8      	blx	r7
 8005040:	3001      	adds	r0, #1
 8005042:	f43f ae50 	beq.w	8004ce6 <_printf_float+0xbe>
 8005046:	f108 0801 	add.w	r8, r8, #1
 800504a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800504c:	3b01      	subs	r3, #1
 800504e:	4543      	cmp	r3, r8
 8005050:	dcf1      	bgt.n	8005036 <_printf_float+0x40e>
 8005052:	464b      	mov	r3, r9
 8005054:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005058:	e6da      	b.n	8004e10 <_printf_float+0x1e8>
 800505a:	f04f 0800 	mov.w	r8, #0
 800505e:	f104 0a1a 	add.w	sl, r4, #26
 8005062:	e7f2      	b.n	800504a <_printf_float+0x422>
 8005064:	2301      	movs	r3, #1
 8005066:	4642      	mov	r2, r8
 8005068:	e7df      	b.n	800502a <_printf_float+0x402>
 800506a:	2301      	movs	r3, #1
 800506c:	464a      	mov	r2, r9
 800506e:	4631      	mov	r1, r6
 8005070:	4628      	mov	r0, r5
 8005072:	47b8      	blx	r7
 8005074:	3001      	adds	r0, #1
 8005076:	f43f ae36 	beq.w	8004ce6 <_printf_float+0xbe>
 800507a:	f108 0801 	add.w	r8, r8, #1
 800507e:	68e3      	ldr	r3, [r4, #12]
 8005080:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005082:	1a5b      	subs	r3, r3, r1
 8005084:	4543      	cmp	r3, r8
 8005086:	dcf0      	bgt.n	800506a <_printf_float+0x442>
 8005088:	e6f8      	b.n	8004e7c <_printf_float+0x254>
 800508a:	f04f 0800 	mov.w	r8, #0
 800508e:	f104 0919 	add.w	r9, r4, #25
 8005092:	e7f4      	b.n	800507e <_printf_float+0x456>

08005094 <_printf_common>:
 8005094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005098:	4616      	mov	r6, r2
 800509a:	4699      	mov	r9, r3
 800509c:	688a      	ldr	r2, [r1, #8]
 800509e:	690b      	ldr	r3, [r1, #16]
 80050a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80050a4:	4293      	cmp	r3, r2
 80050a6:	bfb8      	it	lt
 80050a8:	4613      	movlt	r3, r2
 80050aa:	6033      	str	r3, [r6, #0]
 80050ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80050b0:	4607      	mov	r7, r0
 80050b2:	460c      	mov	r4, r1
 80050b4:	b10a      	cbz	r2, 80050ba <_printf_common+0x26>
 80050b6:	3301      	adds	r3, #1
 80050b8:	6033      	str	r3, [r6, #0]
 80050ba:	6823      	ldr	r3, [r4, #0]
 80050bc:	0699      	lsls	r1, r3, #26
 80050be:	bf42      	ittt	mi
 80050c0:	6833      	ldrmi	r3, [r6, #0]
 80050c2:	3302      	addmi	r3, #2
 80050c4:	6033      	strmi	r3, [r6, #0]
 80050c6:	6825      	ldr	r5, [r4, #0]
 80050c8:	f015 0506 	ands.w	r5, r5, #6
 80050cc:	d106      	bne.n	80050dc <_printf_common+0x48>
 80050ce:	f104 0a19 	add.w	sl, r4, #25
 80050d2:	68e3      	ldr	r3, [r4, #12]
 80050d4:	6832      	ldr	r2, [r6, #0]
 80050d6:	1a9b      	subs	r3, r3, r2
 80050d8:	42ab      	cmp	r3, r5
 80050da:	dc26      	bgt.n	800512a <_printf_common+0x96>
 80050dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80050e0:	1e13      	subs	r3, r2, #0
 80050e2:	6822      	ldr	r2, [r4, #0]
 80050e4:	bf18      	it	ne
 80050e6:	2301      	movne	r3, #1
 80050e8:	0692      	lsls	r2, r2, #26
 80050ea:	d42b      	bmi.n	8005144 <_printf_common+0xb0>
 80050ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80050f0:	4649      	mov	r1, r9
 80050f2:	4638      	mov	r0, r7
 80050f4:	47c0      	blx	r8
 80050f6:	3001      	adds	r0, #1
 80050f8:	d01e      	beq.n	8005138 <_printf_common+0xa4>
 80050fa:	6823      	ldr	r3, [r4, #0]
 80050fc:	6922      	ldr	r2, [r4, #16]
 80050fe:	f003 0306 	and.w	r3, r3, #6
 8005102:	2b04      	cmp	r3, #4
 8005104:	bf02      	ittt	eq
 8005106:	68e5      	ldreq	r5, [r4, #12]
 8005108:	6833      	ldreq	r3, [r6, #0]
 800510a:	1aed      	subeq	r5, r5, r3
 800510c:	68a3      	ldr	r3, [r4, #8]
 800510e:	bf0c      	ite	eq
 8005110:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005114:	2500      	movne	r5, #0
 8005116:	4293      	cmp	r3, r2
 8005118:	bfc4      	itt	gt
 800511a:	1a9b      	subgt	r3, r3, r2
 800511c:	18ed      	addgt	r5, r5, r3
 800511e:	2600      	movs	r6, #0
 8005120:	341a      	adds	r4, #26
 8005122:	42b5      	cmp	r5, r6
 8005124:	d11a      	bne.n	800515c <_printf_common+0xc8>
 8005126:	2000      	movs	r0, #0
 8005128:	e008      	b.n	800513c <_printf_common+0xa8>
 800512a:	2301      	movs	r3, #1
 800512c:	4652      	mov	r2, sl
 800512e:	4649      	mov	r1, r9
 8005130:	4638      	mov	r0, r7
 8005132:	47c0      	blx	r8
 8005134:	3001      	adds	r0, #1
 8005136:	d103      	bne.n	8005140 <_printf_common+0xac>
 8005138:	f04f 30ff 	mov.w	r0, #4294967295
 800513c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005140:	3501      	adds	r5, #1
 8005142:	e7c6      	b.n	80050d2 <_printf_common+0x3e>
 8005144:	18e1      	adds	r1, r4, r3
 8005146:	1c5a      	adds	r2, r3, #1
 8005148:	2030      	movs	r0, #48	; 0x30
 800514a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800514e:	4422      	add	r2, r4
 8005150:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005154:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005158:	3302      	adds	r3, #2
 800515a:	e7c7      	b.n	80050ec <_printf_common+0x58>
 800515c:	2301      	movs	r3, #1
 800515e:	4622      	mov	r2, r4
 8005160:	4649      	mov	r1, r9
 8005162:	4638      	mov	r0, r7
 8005164:	47c0      	blx	r8
 8005166:	3001      	adds	r0, #1
 8005168:	d0e6      	beq.n	8005138 <_printf_common+0xa4>
 800516a:	3601      	adds	r6, #1
 800516c:	e7d9      	b.n	8005122 <_printf_common+0x8e>
	...

08005170 <_printf_i>:
 8005170:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005174:	7e0f      	ldrb	r7, [r1, #24]
 8005176:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005178:	2f78      	cmp	r7, #120	; 0x78
 800517a:	4691      	mov	r9, r2
 800517c:	4680      	mov	r8, r0
 800517e:	460c      	mov	r4, r1
 8005180:	469a      	mov	sl, r3
 8005182:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005186:	d807      	bhi.n	8005198 <_printf_i+0x28>
 8005188:	2f62      	cmp	r7, #98	; 0x62
 800518a:	d80a      	bhi.n	80051a2 <_printf_i+0x32>
 800518c:	2f00      	cmp	r7, #0
 800518e:	f000 80d4 	beq.w	800533a <_printf_i+0x1ca>
 8005192:	2f58      	cmp	r7, #88	; 0x58
 8005194:	f000 80c0 	beq.w	8005318 <_printf_i+0x1a8>
 8005198:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800519c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80051a0:	e03a      	b.n	8005218 <_printf_i+0xa8>
 80051a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80051a6:	2b15      	cmp	r3, #21
 80051a8:	d8f6      	bhi.n	8005198 <_printf_i+0x28>
 80051aa:	a101      	add	r1, pc, #4	; (adr r1, 80051b0 <_printf_i+0x40>)
 80051ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051b0:	08005209 	.word	0x08005209
 80051b4:	0800521d 	.word	0x0800521d
 80051b8:	08005199 	.word	0x08005199
 80051bc:	08005199 	.word	0x08005199
 80051c0:	08005199 	.word	0x08005199
 80051c4:	08005199 	.word	0x08005199
 80051c8:	0800521d 	.word	0x0800521d
 80051cc:	08005199 	.word	0x08005199
 80051d0:	08005199 	.word	0x08005199
 80051d4:	08005199 	.word	0x08005199
 80051d8:	08005199 	.word	0x08005199
 80051dc:	08005321 	.word	0x08005321
 80051e0:	08005249 	.word	0x08005249
 80051e4:	080052db 	.word	0x080052db
 80051e8:	08005199 	.word	0x08005199
 80051ec:	08005199 	.word	0x08005199
 80051f0:	08005343 	.word	0x08005343
 80051f4:	08005199 	.word	0x08005199
 80051f8:	08005249 	.word	0x08005249
 80051fc:	08005199 	.word	0x08005199
 8005200:	08005199 	.word	0x08005199
 8005204:	080052e3 	.word	0x080052e3
 8005208:	682b      	ldr	r3, [r5, #0]
 800520a:	1d1a      	adds	r2, r3, #4
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	602a      	str	r2, [r5, #0]
 8005210:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005214:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005218:	2301      	movs	r3, #1
 800521a:	e09f      	b.n	800535c <_printf_i+0x1ec>
 800521c:	6820      	ldr	r0, [r4, #0]
 800521e:	682b      	ldr	r3, [r5, #0]
 8005220:	0607      	lsls	r7, r0, #24
 8005222:	f103 0104 	add.w	r1, r3, #4
 8005226:	6029      	str	r1, [r5, #0]
 8005228:	d501      	bpl.n	800522e <_printf_i+0xbe>
 800522a:	681e      	ldr	r6, [r3, #0]
 800522c:	e003      	b.n	8005236 <_printf_i+0xc6>
 800522e:	0646      	lsls	r6, r0, #25
 8005230:	d5fb      	bpl.n	800522a <_printf_i+0xba>
 8005232:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005236:	2e00      	cmp	r6, #0
 8005238:	da03      	bge.n	8005242 <_printf_i+0xd2>
 800523a:	232d      	movs	r3, #45	; 0x2d
 800523c:	4276      	negs	r6, r6
 800523e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005242:	485a      	ldr	r0, [pc, #360]	; (80053ac <_printf_i+0x23c>)
 8005244:	230a      	movs	r3, #10
 8005246:	e012      	b.n	800526e <_printf_i+0xfe>
 8005248:	682b      	ldr	r3, [r5, #0]
 800524a:	6820      	ldr	r0, [r4, #0]
 800524c:	1d19      	adds	r1, r3, #4
 800524e:	6029      	str	r1, [r5, #0]
 8005250:	0605      	lsls	r5, r0, #24
 8005252:	d501      	bpl.n	8005258 <_printf_i+0xe8>
 8005254:	681e      	ldr	r6, [r3, #0]
 8005256:	e002      	b.n	800525e <_printf_i+0xee>
 8005258:	0641      	lsls	r1, r0, #25
 800525a:	d5fb      	bpl.n	8005254 <_printf_i+0xe4>
 800525c:	881e      	ldrh	r6, [r3, #0]
 800525e:	4853      	ldr	r0, [pc, #332]	; (80053ac <_printf_i+0x23c>)
 8005260:	2f6f      	cmp	r7, #111	; 0x6f
 8005262:	bf0c      	ite	eq
 8005264:	2308      	moveq	r3, #8
 8005266:	230a      	movne	r3, #10
 8005268:	2100      	movs	r1, #0
 800526a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800526e:	6865      	ldr	r5, [r4, #4]
 8005270:	60a5      	str	r5, [r4, #8]
 8005272:	2d00      	cmp	r5, #0
 8005274:	bfa2      	ittt	ge
 8005276:	6821      	ldrge	r1, [r4, #0]
 8005278:	f021 0104 	bicge.w	r1, r1, #4
 800527c:	6021      	strge	r1, [r4, #0]
 800527e:	b90e      	cbnz	r6, 8005284 <_printf_i+0x114>
 8005280:	2d00      	cmp	r5, #0
 8005282:	d04b      	beq.n	800531c <_printf_i+0x1ac>
 8005284:	4615      	mov	r5, r2
 8005286:	fbb6 f1f3 	udiv	r1, r6, r3
 800528a:	fb03 6711 	mls	r7, r3, r1, r6
 800528e:	5dc7      	ldrb	r7, [r0, r7]
 8005290:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005294:	4637      	mov	r7, r6
 8005296:	42bb      	cmp	r3, r7
 8005298:	460e      	mov	r6, r1
 800529a:	d9f4      	bls.n	8005286 <_printf_i+0x116>
 800529c:	2b08      	cmp	r3, #8
 800529e:	d10b      	bne.n	80052b8 <_printf_i+0x148>
 80052a0:	6823      	ldr	r3, [r4, #0]
 80052a2:	07de      	lsls	r6, r3, #31
 80052a4:	d508      	bpl.n	80052b8 <_printf_i+0x148>
 80052a6:	6923      	ldr	r3, [r4, #16]
 80052a8:	6861      	ldr	r1, [r4, #4]
 80052aa:	4299      	cmp	r1, r3
 80052ac:	bfde      	ittt	le
 80052ae:	2330      	movle	r3, #48	; 0x30
 80052b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80052b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80052b8:	1b52      	subs	r2, r2, r5
 80052ba:	6122      	str	r2, [r4, #16]
 80052bc:	f8cd a000 	str.w	sl, [sp]
 80052c0:	464b      	mov	r3, r9
 80052c2:	aa03      	add	r2, sp, #12
 80052c4:	4621      	mov	r1, r4
 80052c6:	4640      	mov	r0, r8
 80052c8:	f7ff fee4 	bl	8005094 <_printf_common>
 80052cc:	3001      	adds	r0, #1
 80052ce:	d14a      	bne.n	8005366 <_printf_i+0x1f6>
 80052d0:	f04f 30ff 	mov.w	r0, #4294967295
 80052d4:	b004      	add	sp, #16
 80052d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052da:	6823      	ldr	r3, [r4, #0]
 80052dc:	f043 0320 	orr.w	r3, r3, #32
 80052e0:	6023      	str	r3, [r4, #0]
 80052e2:	4833      	ldr	r0, [pc, #204]	; (80053b0 <_printf_i+0x240>)
 80052e4:	2778      	movs	r7, #120	; 0x78
 80052e6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80052ea:	6823      	ldr	r3, [r4, #0]
 80052ec:	6829      	ldr	r1, [r5, #0]
 80052ee:	061f      	lsls	r7, r3, #24
 80052f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80052f4:	d402      	bmi.n	80052fc <_printf_i+0x18c>
 80052f6:	065f      	lsls	r7, r3, #25
 80052f8:	bf48      	it	mi
 80052fa:	b2b6      	uxthmi	r6, r6
 80052fc:	07df      	lsls	r7, r3, #31
 80052fe:	bf48      	it	mi
 8005300:	f043 0320 	orrmi.w	r3, r3, #32
 8005304:	6029      	str	r1, [r5, #0]
 8005306:	bf48      	it	mi
 8005308:	6023      	strmi	r3, [r4, #0]
 800530a:	b91e      	cbnz	r6, 8005314 <_printf_i+0x1a4>
 800530c:	6823      	ldr	r3, [r4, #0]
 800530e:	f023 0320 	bic.w	r3, r3, #32
 8005312:	6023      	str	r3, [r4, #0]
 8005314:	2310      	movs	r3, #16
 8005316:	e7a7      	b.n	8005268 <_printf_i+0xf8>
 8005318:	4824      	ldr	r0, [pc, #144]	; (80053ac <_printf_i+0x23c>)
 800531a:	e7e4      	b.n	80052e6 <_printf_i+0x176>
 800531c:	4615      	mov	r5, r2
 800531e:	e7bd      	b.n	800529c <_printf_i+0x12c>
 8005320:	682b      	ldr	r3, [r5, #0]
 8005322:	6826      	ldr	r6, [r4, #0]
 8005324:	6961      	ldr	r1, [r4, #20]
 8005326:	1d18      	adds	r0, r3, #4
 8005328:	6028      	str	r0, [r5, #0]
 800532a:	0635      	lsls	r5, r6, #24
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	d501      	bpl.n	8005334 <_printf_i+0x1c4>
 8005330:	6019      	str	r1, [r3, #0]
 8005332:	e002      	b.n	800533a <_printf_i+0x1ca>
 8005334:	0670      	lsls	r0, r6, #25
 8005336:	d5fb      	bpl.n	8005330 <_printf_i+0x1c0>
 8005338:	8019      	strh	r1, [r3, #0]
 800533a:	2300      	movs	r3, #0
 800533c:	6123      	str	r3, [r4, #16]
 800533e:	4615      	mov	r5, r2
 8005340:	e7bc      	b.n	80052bc <_printf_i+0x14c>
 8005342:	682b      	ldr	r3, [r5, #0]
 8005344:	1d1a      	adds	r2, r3, #4
 8005346:	602a      	str	r2, [r5, #0]
 8005348:	681d      	ldr	r5, [r3, #0]
 800534a:	6862      	ldr	r2, [r4, #4]
 800534c:	2100      	movs	r1, #0
 800534e:	4628      	mov	r0, r5
 8005350:	f7fa ff46 	bl	80001e0 <memchr>
 8005354:	b108      	cbz	r0, 800535a <_printf_i+0x1ea>
 8005356:	1b40      	subs	r0, r0, r5
 8005358:	6060      	str	r0, [r4, #4]
 800535a:	6863      	ldr	r3, [r4, #4]
 800535c:	6123      	str	r3, [r4, #16]
 800535e:	2300      	movs	r3, #0
 8005360:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005364:	e7aa      	b.n	80052bc <_printf_i+0x14c>
 8005366:	6923      	ldr	r3, [r4, #16]
 8005368:	462a      	mov	r2, r5
 800536a:	4649      	mov	r1, r9
 800536c:	4640      	mov	r0, r8
 800536e:	47d0      	blx	sl
 8005370:	3001      	adds	r0, #1
 8005372:	d0ad      	beq.n	80052d0 <_printf_i+0x160>
 8005374:	6823      	ldr	r3, [r4, #0]
 8005376:	079b      	lsls	r3, r3, #30
 8005378:	d413      	bmi.n	80053a2 <_printf_i+0x232>
 800537a:	68e0      	ldr	r0, [r4, #12]
 800537c:	9b03      	ldr	r3, [sp, #12]
 800537e:	4298      	cmp	r0, r3
 8005380:	bfb8      	it	lt
 8005382:	4618      	movlt	r0, r3
 8005384:	e7a6      	b.n	80052d4 <_printf_i+0x164>
 8005386:	2301      	movs	r3, #1
 8005388:	4632      	mov	r2, r6
 800538a:	4649      	mov	r1, r9
 800538c:	4640      	mov	r0, r8
 800538e:	47d0      	blx	sl
 8005390:	3001      	adds	r0, #1
 8005392:	d09d      	beq.n	80052d0 <_printf_i+0x160>
 8005394:	3501      	adds	r5, #1
 8005396:	68e3      	ldr	r3, [r4, #12]
 8005398:	9903      	ldr	r1, [sp, #12]
 800539a:	1a5b      	subs	r3, r3, r1
 800539c:	42ab      	cmp	r3, r5
 800539e:	dcf2      	bgt.n	8005386 <_printf_i+0x216>
 80053a0:	e7eb      	b.n	800537a <_printf_i+0x20a>
 80053a2:	2500      	movs	r5, #0
 80053a4:	f104 0619 	add.w	r6, r4, #25
 80053a8:	e7f5      	b.n	8005396 <_printf_i+0x226>
 80053aa:	bf00      	nop
 80053ac:	0800788a 	.word	0x0800788a
 80053b0:	0800789b 	.word	0x0800789b

080053b4 <std>:
 80053b4:	2300      	movs	r3, #0
 80053b6:	b510      	push	{r4, lr}
 80053b8:	4604      	mov	r4, r0
 80053ba:	e9c0 3300 	strd	r3, r3, [r0]
 80053be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053c2:	6083      	str	r3, [r0, #8]
 80053c4:	8181      	strh	r1, [r0, #12]
 80053c6:	6643      	str	r3, [r0, #100]	; 0x64
 80053c8:	81c2      	strh	r2, [r0, #14]
 80053ca:	6183      	str	r3, [r0, #24]
 80053cc:	4619      	mov	r1, r3
 80053ce:	2208      	movs	r2, #8
 80053d0:	305c      	adds	r0, #92	; 0x5c
 80053d2:	f000 f928 	bl	8005626 <memset>
 80053d6:	4b0d      	ldr	r3, [pc, #52]	; (800540c <std+0x58>)
 80053d8:	6263      	str	r3, [r4, #36]	; 0x24
 80053da:	4b0d      	ldr	r3, [pc, #52]	; (8005410 <std+0x5c>)
 80053dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80053de:	4b0d      	ldr	r3, [pc, #52]	; (8005414 <std+0x60>)
 80053e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80053e2:	4b0d      	ldr	r3, [pc, #52]	; (8005418 <std+0x64>)
 80053e4:	6323      	str	r3, [r4, #48]	; 0x30
 80053e6:	4b0d      	ldr	r3, [pc, #52]	; (800541c <std+0x68>)
 80053e8:	6224      	str	r4, [r4, #32]
 80053ea:	429c      	cmp	r4, r3
 80053ec:	d006      	beq.n	80053fc <std+0x48>
 80053ee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80053f2:	4294      	cmp	r4, r2
 80053f4:	d002      	beq.n	80053fc <std+0x48>
 80053f6:	33d0      	adds	r3, #208	; 0xd0
 80053f8:	429c      	cmp	r4, r3
 80053fa:	d105      	bne.n	8005408 <std+0x54>
 80053fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005404:	f000 b98c 	b.w	8005720 <__retarget_lock_init_recursive>
 8005408:	bd10      	pop	{r4, pc}
 800540a:	bf00      	nop
 800540c:	080055a1 	.word	0x080055a1
 8005410:	080055c3 	.word	0x080055c3
 8005414:	080055fb 	.word	0x080055fb
 8005418:	0800561f 	.word	0x0800561f
 800541c:	200002ec 	.word	0x200002ec

08005420 <stdio_exit_handler>:
 8005420:	4a02      	ldr	r2, [pc, #8]	; (800542c <stdio_exit_handler+0xc>)
 8005422:	4903      	ldr	r1, [pc, #12]	; (8005430 <stdio_exit_handler+0x10>)
 8005424:	4803      	ldr	r0, [pc, #12]	; (8005434 <stdio_exit_handler+0x14>)
 8005426:	f000 b869 	b.w	80054fc <_fwalk_sglue>
 800542a:	bf00      	nop
 800542c:	2000000c 	.word	0x2000000c
 8005430:	080070d1 	.word	0x080070d1
 8005434:	20000018 	.word	0x20000018

08005438 <cleanup_stdio>:
 8005438:	6841      	ldr	r1, [r0, #4]
 800543a:	4b0c      	ldr	r3, [pc, #48]	; (800546c <cleanup_stdio+0x34>)
 800543c:	4299      	cmp	r1, r3
 800543e:	b510      	push	{r4, lr}
 8005440:	4604      	mov	r4, r0
 8005442:	d001      	beq.n	8005448 <cleanup_stdio+0x10>
 8005444:	f001 fe44 	bl	80070d0 <_fflush_r>
 8005448:	68a1      	ldr	r1, [r4, #8]
 800544a:	4b09      	ldr	r3, [pc, #36]	; (8005470 <cleanup_stdio+0x38>)
 800544c:	4299      	cmp	r1, r3
 800544e:	d002      	beq.n	8005456 <cleanup_stdio+0x1e>
 8005450:	4620      	mov	r0, r4
 8005452:	f001 fe3d 	bl	80070d0 <_fflush_r>
 8005456:	68e1      	ldr	r1, [r4, #12]
 8005458:	4b06      	ldr	r3, [pc, #24]	; (8005474 <cleanup_stdio+0x3c>)
 800545a:	4299      	cmp	r1, r3
 800545c:	d004      	beq.n	8005468 <cleanup_stdio+0x30>
 800545e:	4620      	mov	r0, r4
 8005460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005464:	f001 be34 	b.w	80070d0 <_fflush_r>
 8005468:	bd10      	pop	{r4, pc}
 800546a:	bf00      	nop
 800546c:	200002ec 	.word	0x200002ec
 8005470:	20000354 	.word	0x20000354
 8005474:	200003bc 	.word	0x200003bc

08005478 <global_stdio_init.part.0>:
 8005478:	b510      	push	{r4, lr}
 800547a:	4b0b      	ldr	r3, [pc, #44]	; (80054a8 <global_stdio_init.part.0+0x30>)
 800547c:	4c0b      	ldr	r4, [pc, #44]	; (80054ac <global_stdio_init.part.0+0x34>)
 800547e:	4a0c      	ldr	r2, [pc, #48]	; (80054b0 <global_stdio_init.part.0+0x38>)
 8005480:	601a      	str	r2, [r3, #0]
 8005482:	4620      	mov	r0, r4
 8005484:	2200      	movs	r2, #0
 8005486:	2104      	movs	r1, #4
 8005488:	f7ff ff94 	bl	80053b4 <std>
 800548c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005490:	2201      	movs	r2, #1
 8005492:	2109      	movs	r1, #9
 8005494:	f7ff ff8e 	bl	80053b4 <std>
 8005498:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800549c:	2202      	movs	r2, #2
 800549e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054a2:	2112      	movs	r1, #18
 80054a4:	f7ff bf86 	b.w	80053b4 <std>
 80054a8:	20000424 	.word	0x20000424
 80054ac:	200002ec 	.word	0x200002ec
 80054b0:	08005421 	.word	0x08005421

080054b4 <__sfp_lock_acquire>:
 80054b4:	4801      	ldr	r0, [pc, #4]	; (80054bc <__sfp_lock_acquire+0x8>)
 80054b6:	f000 b934 	b.w	8005722 <__retarget_lock_acquire_recursive>
 80054ba:	bf00      	nop
 80054bc:	2000042d 	.word	0x2000042d

080054c0 <__sfp_lock_release>:
 80054c0:	4801      	ldr	r0, [pc, #4]	; (80054c8 <__sfp_lock_release+0x8>)
 80054c2:	f000 b92f 	b.w	8005724 <__retarget_lock_release_recursive>
 80054c6:	bf00      	nop
 80054c8:	2000042d 	.word	0x2000042d

080054cc <__sinit>:
 80054cc:	b510      	push	{r4, lr}
 80054ce:	4604      	mov	r4, r0
 80054d0:	f7ff fff0 	bl	80054b4 <__sfp_lock_acquire>
 80054d4:	6a23      	ldr	r3, [r4, #32]
 80054d6:	b11b      	cbz	r3, 80054e0 <__sinit+0x14>
 80054d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054dc:	f7ff bff0 	b.w	80054c0 <__sfp_lock_release>
 80054e0:	4b04      	ldr	r3, [pc, #16]	; (80054f4 <__sinit+0x28>)
 80054e2:	6223      	str	r3, [r4, #32]
 80054e4:	4b04      	ldr	r3, [pc, #16]	; (80054f8 <__sinit+0x2c>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1f5      	bne.n	80054d8 <__sinit+0xc>
 80054ec:	f7ff ffc4 	bl	8005478 <global_stdio_init.part.0>
 80054f0:	e7f2      	b.n	80054d8 <__sinit+0xc>
 80054f2:	bf00      	nop
 80054f4:	08005439 	.word	0x08005439
 80054f8:	20000424 	.word	0x20000424

080054fc <_fwalk_sglue>:
 80054fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005500:	4607      	mov	r7, r0
 8005502:	4688      	mov	r8, r1
 8005504:	4614      	mov	r4, r2
 8005506:	2600      	movs	r6, #0
 8005508:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800550c:	f1b9 0901 	subs.w	r9, r9, #1
 8005510:	d505      	bpl.n	800551e <_fwalk_sglue+0x22>
 8005512:	6824      	ldr	r4, [r4, #0]
 8005514:	2c00      	cmp	r4, #0
 8005516:	d1f7      	bne.n	8005508 <_fwalk_sglue+0xc>
 8005518:	4630      	mov	r0, r6
 800551a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800551e:	89ab      	ldrh	r3, [r5, #12]
 8005520:	2b01      	cmp	r3, #1
 8005522:	d907      	bls.n	8005534 <_fwalk_sglue+0x38>
 8005524:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005528:	3301      	adds	r3, #1
 800552a:	d003      	beq.n	8005534 <_fwalk_sglue+0x38>
 800552c:	4629      	mov	r1, r5
 800552e:	4638      	mov	r0, r7
 8005530:	47c0      	blx	r8
 8005532:	4306      	orrs	r6, r0
 8005534:	3568      	adds	r5, #104	; 0x68
 8005536:	e7e9      	b.n	800550c <_fwalk_sglue+0x10>

08005538 <sniprintf>:
 8005538:	b40c      	push	{r2, r3}
 800553a:	b530      	push	{r4, r5, lr}
 800553c:	4b17      	ldr	r3, [pc, #92]	; (800559c <sniprintf+0x64>)
 800553e:	1e0c      	subs	r4, r1, #0
 8005540:	681d      	ldr	r5, [r3, #0]
 8005542:	b09d      	sub	sp, #116	; 0x74
 8005544:	da08      	bge.n	8005558 <sniprintf+0x20>
 8005546:	238b      	movs	r3, #139	; 0x8b
 8005548:	602b      	str	r3, [r5, #0]
 800554a:	f04f 30ff 	mov.w	r0, #4294967295
 800554e:	b01d      	add	sp, #116	; 0x74
 8005550:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005554:	b002      	add	sp, #8
 8005556:	4770      	bx	lr
 8005558:	f44f 7302 	mov.w	r3, #520	; 0x208
 800555c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005560:	bf14      	ite	ne
 8005562:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005566:	4623      	moveq	r3, r4
 8005568:	9304      	str	r3, [sp, #16]
 800556a:	9307      	str	r3, [sp, #28]
 800556c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005570:	9002      	str	r0, [sp, #8]
 8005572:	9006      	str	r0, [sp, #24]
 8005574:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005578:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800557a:	ab21      	add	r3, sp, #132	; 0x84
 800557c:	a902      	add	r1, sp, #8
 800557e:	4628      	mov	r0, r5
 8005580:	9301      	str	r3, [sp, #4]
 8005582:	f001 fc21 	bl	8006dc8 <_svfiprintf_r>
 8005586:	1c43      	adds	r3, r0, #1
 8005588:	bfbc      	itt	lt
 800558a:	238b      	movlt	r3, #139	; 0x8b
 800558c:	602b      	strlt	r3, [r5, #0]
 800558e:	2c00      	cmp	r4, #0
 8005590:	d0dd      	beq.n	800554e <sniprintf+0x16>
 8005592:	9b02      	ldr	r3, [sp, #8]
 8005594:	2200      	movs	r2, #0
 8005596:	701a      	strb	r2, [r3, #0]
 8005598:	e7d9      	b.n	800554e <sniprintf+0x16>
 800559a:	bf00      	nop
 800559c:	20000064 	.word	0x20000064

080055a0 <__sread>:
 80055a0:	b510      	push	{r4, lr}
 80055a2:	460c      	mov	r4, r1
 80055a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055a8:	f000 f86c 	bl	8005684 <_read_r>
 80055ac:	2800      	cmp	r0, #0
 80055ae:	bfab      	itete	ge
 80055b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80055b2:	89a3      	ldrhlt	r3, [r4, #12]
 80055b4:	181b      	addge	r3, r3, r0
 80055b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80055ba:	bfac      	ite	ge
 80055bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80055be:	81a3      	strhlt	r3, [r4, #12]
 80055c0:	bd10      	pop	{r4, pc}

080055c2 <__swrite>:
 80055c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055c6:	461f      	mov	r7, r3
 80055c8:	898b      	ldrh	r3, [r1, #12]
 80055ca:	05db      	lsls	r3, r3, #23
 80055cc:	4605      	mov	r5, r0
 80055ce:	460c      	mov	r4, r1
 80055d0:	4616      	mov	r6, r2
 80055d2:	d505      	bpl.n	80055e0 <__swrite+0x1e>
 80055d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055d8:	2302      	movs	r3, #2
 80055da:	2200      	movs	r2, #0
 80055dc:	f000 f840 	bl	8005660 <_lseek_r>
 80055e0:	89a3      	ldrh	r3, [r4, #12]
 80055e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80055e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055ea:	81a3      	strh	r3, [r4, #12]
 80055ec:	4632      	mov	r2, r6
 80055ee:	463b      	mov	r3, r7
 80055f0:	4628      	mov	r0, r5
 80055f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055f6:	f000 b857 	b.w	80056a8 <_write_r>

080055fa <__sseek>:
 80055fa:	b510      	push	{r4, lr}
 80055fc:	460c      	mov	r4, r1
 80055fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005602:	f000 f82d 	bl	8005660 <_lseek_r>
 8005606:	1c43      	adds	r3, r0, #1
 8005608:	89a3      	ldrh	r3, [r4, #12]
 800560a:	bf15      	itete	ne
 800560c:	6560      	strne	r0, [r4, #84]	; 0x54
 800560e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005612:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005616:	81a3      	strheq	r3, [r4, #12]
 8005618:	bf18      	it	ne
 800561a:	81a3      	strhne	r3, [r4, #12]
 800561c:	bd10      	pop	{r4, pc}

0800561e <__sclose>:
 800561e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005622:	f000 b80d 	b.w	8005640 <_close_r>

08005626 <memset>:
 8005626:	4402      	add	r2, r0
 8005628:	4603      	mov	r3, r0
 800562a:	4293      	cmp	r3, r2
 800562c:	d100      	bne.n	8005630 <memset+0xa>
 800562e:	4770      	bx	lr
 8005630:	f803 1b01 	strb.w	r1, [r3], #1
 8005634:	e7f9      	b.n	800562a <memset+0x4>
	...

08005638 <_localeconv_r>:
 8005638:	4800      	ldr	r0, [pc, #0]	; (800563c <_localeconv_r+0x4>)
 800563a:	4770      	bx	lr
 800563c:	20000158 	.word	0x20000158

08005640 <_close_r>:
 8005640:	b538      	push	{r3, r4, r5, lr}
 8005642:	4d06      	ldr	r5, [pc, #24]	; (800565c <_close_r+0x1c>)
 8005644:	2300      	movs	r3, #0
 8005646:	4604      	mov	r4, r0
 8005648:	4608      	mov	r0, r1
 800564a:	602b      	str	r3, [r5, #0]
 800564c:	f7fc f8a5 	bl	800179a <_close>
 8005650:	1c43      	adds	r3, r0, #1
 8005652:	d102      	bne.n	800565a <_close_r+0x1a>
 8005654:	682b      	ldr	r3, [r5, #0]
 8005656:	b103      	cbz	r3, 800565a <_close_r+0x1a>
 8005658:	6023      	str	r3, [r4, #0]
 800565a:	bd38      	pop	{r3, r4, r5, pc}
 800565c:	20000428 	.word	0x20000428

08005660 <_lseek_r>:
 8005660:	b538      	push	{r3, r4, r5, lr}
 8005662:	4d07      	ldr	r5, [pc, #28]	; (8005680 <_lseek_r+0x20>)
 8005664:	4604      	mov	r4, r0
 8005666:	4608      	mov	r0, r1
 8005668:	4611      	mov	r1, r2
 800566a:	2200      	movs	r2, #0
 800566c:	602a      	str	r2, [r5, #0]
 800566e:	461a      	mov	r2, r3
 8005670:	f7fc f8ba 	bl	80017e8 <_lseek>
 8005674:	1c43      	adds	r3, r0, #1
 8005676:	d102      	bne.n	800567e <_lseek_r+0x1e>
 8005678:	682b      	ldr	r3, [r5, #0]
 800567a:	b103      	cbz	r3, 800567e <_lseek_r+0x1e>
 800567c:	6023      	str	r3, [r4, #0]
 800567e:	bd38      	pop	{r3, r4, r5, pc}
 8005680:	20000428 	.word	0x20000428

08005684 <_read_r>:
 8005684:	b538      	push	{r3, r4, r5, lr}
 8005686:	4d07      	ldr	r5, [pc, #28]	; (80056a4 <_read_r+0x20>)
 8005688:	4604      	mov	r4, r0
 800568a:	4608      	mov	r0, r1
 800568c:	4611      	mov	r1, r2
 800568e:	2200      	movs	r2, #0
 8005690:	602a      	str	r2, [r5, #0]
 8005692:	461a      	mov	r2, r3
 8005694:	f7fc f848 	bl	8001728 <_read>
 8005698:	1c43      	adds	r3, r0, #1
 800569a:	d102      	bne.n	80056a2 <_read_r+0x1e>
 800569c:	682b      	ldr	r3, [r5, #0]
 800569e:	b103      	cbz	r3, 80056a2 <_read_r+0x1e>
 80056a0:	6023      	str	r3, [r4, #0]
 80056a2:	bd38      	pop	{r3, r4, r5, pc}
 80056a4:	20000428 	.word	0x20000428

080056a8 <_write_r>:
 80056a8:	b538      	push	{r3, r4, r5, lr}
 80056aa:	4d07      	ldr	r5, [pc, #28]	; (80056c8 <_write_r+0x20>)
 80056ac:	4604      	mov	r4, r0
 80056ae:	4608      	mov	r0, r1
 80056b0:	4611      	mov	r1, r2
 80056b2:	2200      	movs	r2, #0
 80056b4:	602a      	str	r2, [r5, #0]
 80056b6:	461a      	mov	r2, r3
 80056b8:	f7fc f853 	bl	8001762 <_write>
 80056bc:	1c43      	adds	r3, r0, #1
 80056be:	d102      	bne.n	80056c6 <_write_r+0x1e>
 80056c0:	682b      	ldr	r3, [r5, #0]
 80056c2:	b103      	cbz	r3, 80056c6 <_write_r+0x1e>
 80056c4:	6023      	str	r3, [r4, #0]
 80056c6:	bd38      	pop	{r3, r4, r5, pc}
 80056c8:	20000428 	.word	0x20000428

080056cc <__errno>:
 80056cc:	4b01      	ldr	r3, [pc, #4]	; (80056d4 <__errno+0x8>)
 80056ce:	6818      	ldr	r0, [r3, #0]
 80056d0:	4770      	bx	lr
 80056d2:	bf00      	nop
 80056d4:	20000064 	.word	0x20000064

080056d8 <__libc_init_array>:
 80056d8:	b570      	push	{r4, r5, r6, lr}
 80056da:	4d0d      	ldr	r5, [pc, #52]	; (8005710 <__libc_init_array+0x38>)
 80056dc:	4c0d      	ldr	r4, [pc, #52]	; (8005714 <__libc_init_array+0x3c>)
 80056de:	1b64      	subs	r4, r4, r5
 80056e0:	10a4      	asrs	r4, r4, #2
 80056e2:	2600      	movs	r6, #0
 80056e4:	42a6      	cmp	r6, r4
 80056e6:	d109      	bne.n	80056fc <__libc_init_array+0x24>
 80056e8:	4d0b      	ldr	r5, [pc, #44]	; (8005718 <__libc_init_array+0x40>)
 80056ea:	4c0c      	ldr	r4, [pc, #48]	; (800571c <__libc_init_array+0x44>)
 80056ec:	f002 f894 	bl	8007818 <_init>
 80056f0:	1b64      	subs	r4, r4, r5
 80056f2:	10a4      	asrs	r4, r4, #2
 80056f4:	2600      	movs	r6, #0
 80056f6:	42a6      	cmp	r6, r4
 80056f8:	d105      	bne.n	8005706 <__libc_init_array+0x2e>
 80056fa:	bd70      	pop	{r4, r5, r6, pc}
 80056fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005700:	4798      	blx	r3
 8005702:	3601      	adds	r6, #1
 8005704:	e7ee      	b.n	80056e4 <__libc_init_array+0xc>
 8005706:	f855 3b04 	ldr.w	r3, [r5], #4
 800570a:	4798      	blx	r3
 800570c:	3601      	adds	r6, #1
 800570e:	e7f2      	b.n	80056f6 <__libc_init_array+0x1e>
 8005710:	08007bf4 	.word	0x08007bf4
 8005714:	08007bf4 	.word	0x08007bf4
 8005718:	08007bf4 	.word	0x08007bf4
 800571c:	08007bf8 	.word	0x08007bf8

08005720 <__retarget_lock_init_recursive>:
 8005720:	4770      	bx	lr

08005722 <__retarget_lock_acquire_recursive>:
 8005722:	4770      	bx	lr

08005724 <__retarget_lock_release_recursive>:
 8005724:	4770      	bx	lr

08005726 <quorem>:
 8005726:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800572a:	6903      	ldr	r3, [r0, #16]
 800572c:	690c      	ldr	r4, [r1, #16]
 800572e:	42a3      	cmp	r3, r4
 8005730:	4607      	mov	r7, r0
 8005732:	db7e      	blt.n	8005832 <quorem+0x10c>
 8005734:	3c01      	subs	r4, #1
 8005736:	f101 0814 	add.w	r8, r1, #20
 800573a:	f100 0514 	add.w	r5, r0, #20
 800573e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005742:	9301      	str	r3, [sp, #4]
 8005744:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005748:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800574c:	3301      	adds	r3, #1
 800574e:	429a      	cmp	r2, r3
 8005750:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005754:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005758:	fbb2 f6f3 	udiv	r6, r2, r3
 800575c:	d331      	bcc.n	80057c2 <quorem+0x9c>
 800575e:	f04f 0e00 	mov.w	lr, #0
 8005762:	4640      	mov	r0, r8
 8005764:	46ac      	mov	ip, r5
 8005766:	46f2      	mov	sl, lr
 8005768:	f850 2b04 	ldr.w	r2, [r0], #4
 800576c:	b293      	uxth	r3, r2
 800576e:	fb06 e303 	mla	r3, r6, r3, lr
 8005772:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005776:	0c1a      	lsrs	r2, r3, #16
 8005778:	b29b      	uxth	r3, r3
 800577a:	ebaa 0303 	sub.w	r3, sl, r3
 800577e:	f8dc a000 	ldr.w	sl, [ip]
 8005782:	fa13 f38a 	uxtah	r3, r3, sl
 8005786:	fb06 220e 	mla	r2, r6, lr, r2
 800578a:	9300      	str	r3, [sp, #0]
 800578c:	9b00      	ldr	r3, [sp, #0]
 800578e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005792:	b292      	uxth	r2, r2
 8005794:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005798:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800579c:	f8bd 3000 	ldrh.w	r3, [sp]
 80057a0:	4581      	cmp	r9, r0
 80057a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057a6:	f84c 3b04 	str.w	r3, [ip], #4
 80057aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80057ae:	d2db      	bcs.n	8005768 <quorem+0x42>
 80057b0:	f855 300b 	ldr.w	r3, [r5, fp]
 80057b4:	b92b      	cbnz	r3, 80057c2 <quorem+0x9c>
 80057b6:	9b01      	ldr	r3, [sp, #4]
 80057b8:	3b04      	subs	r3, #4
 80057ba:	429d      	cmp	r5, r3
 80057bc:	461a      	mov	r2, r3
 80057be:	d32c      	bcc.n	800581a <quorem+0xf4>
 80057c0:	613c      	str	r4, [r7, #16]
 80057c2:	4638      	mov	r0, r7
 80057c4:	f001 f9a6 	bl	8006b14 <__mcmp>
 80057c8:	2800      	cmp	r0, #0
 80057ca:	db22      	blt.n	8005812 <quorem+0xec>
 80057cc:	3601      	adds	r6, #1
 80057ce:	4629      	mov	r1, r5
 80057d0:	2000      	movs	r0, #0
 80057d2:	f858 2b04 	ldr.w	r2, [r8], #4
 80057d6:	f8d1 c000 	ldr.w	ip, [r1]
 80057da:	b293      	uxth	r3, r2
 80057dc:	1ac3      	subs	r3, r0, r3
 80057de:	0c12      	lsrs	r2, r2, #16
 80057e0:	fa13 f38c 	uxtah	r3, r3, ip
 80057e4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80057e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057f2:	45c1      	cmp	r9, r8
 80057f4:	f841 3b04 	str.w	r3, [r1], #4
 80057f8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80057fc:	d2e9      	bcs.n	80057d2 <quorem+0xac>
 80057fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005802:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005806:	b922      	cbnz	r2, 8005812 <quorem+0xec>
 8005808:	3b04      	subs	r3, #4
 800580a:	429d      	cmp	r5, r3
 800580c:	461a      	mov	r2, r3
 800580e:	d30a      	bcc.n	8005826 <quorem+0x100>
 8005810:	613c      	str	r4, [r7, #16]
 8005812:	4630      	mov	r0, r6
 8005814:	b003      	add	sp, #12
 8005816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800581a:	6812      	ldr	r2, [r2, #0]
 800581c:	3b04      	subs	r3, #4
 800581e:	2a00      	cmp	r2, #0
 8005820:	d1ce      	bne.n	80057c0 <quorem+0x9a>
 8005822:	3c01      	subs	r4, #1
 8005824:	e7c9      	b.n	80057ba <quorem+0x94>
 8005826:	6812      	ldr	r2, [r2, #0]
 8005828:	3b04      	subs	r3, #4
 800582a:	2a00      	cmp	r2, #0
 800582c:	d1f0      	bne.n	8005810 <quorem+0xea>
 800582e:	3c01      	subs	r4, #1
 8005830:	e7eb      	b.n	800580a <quorem+0xe4>
 8005832:	2000      	movs	r0, #0
 8005834:	e7ee      	b.n	8005814 <quorem+0xee>
	...

08005838 <_dtoa_r>:
 8005838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800583c:	ed2d 8b04 	vpush	{d8-d9}
 8005840:	69c5      	ldr	r5, [r0, #28]
 8005842:	b093      	sub	sp, #76	; 0x4c
 8005844:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005848:	ec57 6b10 	vmov	r6, r7, d0
 800584c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005850:	9107      	str	r1, [sp, #28]
 8005852:	4604      	mov	r4, r0
 8005854:	920a      	str	r2, [sp, #40]	; 0x28
 8005856:	930d      	str	r3, [sp, #52]	; 0x34
 8005858:	b975      	cbnz	r5, 8005878 <_dtoa_r+0x40>
 800585a:	2010      	movs	r0, #16
 800585c:	f000 fe2a 	bl	80064b4 <malloc>
 8005860:	4602      	mov	r2, r0
 8005862:	61e0      	str	r0, [r4, #28]
 8005864:	b920      	cbnz	r0, 8005870 <_dtoa_r+0x38>
 8005866:	4bae      	ldr	r3, [pc, #696]	; (8005b20 <_dtoa_r+0x2e8>)
 8005868:	21ef      	movs	r1, #239	; 0xef
 800586a:	48ae      	ldr	r0, [pc, #696]	; (8005b24 <_dtoa_r+0x2ec>)
 800586c:	f001 fc90 	bl	8007190 <__assert_func>
 8005870:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005874:	6005      	str	r5, [r0, #0]
 8005876:	60c5      	str	r5, [r0, #12]
 8005878:	69e3      	ldr	r3, [r4, #28]
 800587a:	6819      	ldr	r1, [r3, #0]
 800587c:	b151      	cbz	r1, 8005894 <_dtoa_r+0x5c>
 800587e:	685a      	ldr	r2, [r3, #4]
 8005880:	604a      	str	r2, [r1, #4]
 8005882:	2301      	movs	r3, #1
 8005884:	4093      	lsls	r3, r2
 8005886:	608b      	str	r3, [r1, #8]
 8005888:	4620      	mov	r0, r4
 800588a:	f000 ff07 	bl	800669c <_Bfree>
 800588e:	69e3      	ldr	r3, [r4, #28]
 8005890:	2200      	movs	r2, #0
 8005892:	601a      	str	r2, [r3, #0]
 8005894:	1e3b      	subs	r3, r7, #0
 8005896:	bfbb      	ittet	lt
 8005898:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800589c:	9303      	strlt	r3, [sp, #12]
 800589e:	2300      	movge	r3, #0
 80058a0:	2201      	movlt	r2, #1
 80058a2:	bfac      	ite	ge
 80058a4:	f8c8 3000 	strge.w	r3, [r8]
 80058a8:	f8c8 2000 	strlt.w	r2, [r8]
 80058ac:	4b9e      	ldr	r3, [pc, #632]	; (8005b28 <_dtoa_r+0x2f0>)
 80058ae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80058b2:	ea33 0308 	bics.w	r3, r3, r8
 80058b6:	d11b      	bne.n	80058f0 <_dtoa_r+0xb8>
 80058b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80058ba:	f242 730f 	movw	r3, #9999	; 0x270f
 80058be:	6013      	str	r3, [r2, #0]
 80058c0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80058c4:	4333      	orrs	r3, r6
 80058c6:	f000 8593 	beq.w	80063f0 <_dtoa_r+0xbb8>
 80058ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80058cc:	b963      	cbnz	r3, 80058e8 <_dtoa_r+0xb0>
 80058ce:	4b97      	ldr	r3, [pc, #604]	; (8005b2c <_dtoa_r+0x2f4>)
 80058d0:	e027      	b.n	8005922 <_dtoa_r+0xea>
 80058d2:	4b97      	ldr	r3, [pc, #604]	; (8005b30 <_dtoa_r+0x2f8>)
 80058d4:	9300      	str	r3, [sp, #0]
 80058d6:	3308      	adds	r3, #8
 80058d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80058da:	6013      	str	r3, [r2, #0]
 80058dc:	9800      	ldr	r0, [sp, #0]
 80058de:	b013      	add	sp, #76	; 0x4c
 80058e0:	ecbd 8b04 	vpop	{d8-d9}
 80058e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058e8:	4b90      	ldr	r3, [pc, #576]	; (8005b2c <_dtoa_r+0x2f4>)
 80058ea:	9300      	str	r3, [sp, #0]
 80058ec:	3303      	adds	r3, #3
 80058ee:	e7f3      	b.n	80058d8 <_dtoa_r+0xa0>
 80058f0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80058f4:	2200      	movs	r2, #0
 80058f6:	ec51 0b17 	vmov	r0, r1, d7
 80058fa:	eeb0 8a47 	vmov.f32	s16, s14
 80058fe:	eef0 8a67 	vmov.f32	s17, s15
 8005902:	2300      	movs	r3, #0
 8005904:	f7fb f8e8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005908:	4681      	mov	r9, r0
 800590a:	b160      	cbz	r0, 8005926 <_dtoa_r+0xee>
 800590c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800590e:	2301      	movs	r3, #1
 8005910:	6013      	str	r3, [r2, #0]
 8005912:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005914:	2b00      	cmp	r3, #0
 8005916:	f000 8568 	beq.w	80063ea <_dtoa_r+0xbb2>
 800591a:	4b86      	ldr	r3, [pc, #536]	; (8005b34 <_dtoa_r+0x2fc>)
 800591c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800591e:	6013      	str	r3, [r2, #0]
 8005920:	3b01      	subs	r3, #1
 8005922:	9300      	str	r3, [sp, #0]
 8005924:	e7da      	b.n	80058dc <_dtoa_r+0xa4>
 8005926:	aa10      	add	r2, sp, #64	; 0x40
 8005928:	a911      	add	r1, sp, #68	; 0x44
 800592a:	4620      	mov	r0, r4
 800592c:	eeb0 0a48 	vmov.f32	s0, s16
 8005930:	eef0 0a68 	vmov.f32	s1, s17
 8005934:	f001 f994 	bl	8006c60 <__d2b>
 8005938:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800593c:	4682      	mov	sl, r0
 800593e:	2d00      	cmp	r5, #0
 8005940:	d07f      	beq.n	8005a42 <_dtoa_r+0x20a>
 8005942:	ee18 3a90 	vmov	r3, s17
 8005946:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800594a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800594e:	ec51 0b18 	vmov	r0, r1, d8
 8005952:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005956:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800595a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800595e:	4619      	mov	r1, r3
 8005960:	2200      	movs	r2, #0
 8005962:	4b75      	ldr	r3, [pc, #468]	; (8005b38 <_dtoa_r+0x300>)
 8005964:	f7fa fc98 	bl	8000298 <__aeabi_dsub>
 8005968:	a367      	add	r3, pc, #412	; (adr r3, 8005b08 <_dtoa_r+0x2d0>)
 800596a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800596e:	f7fa fe4b 	bl	8000608 <__aeabi_dmul>
 8005972:	a367      	add	r3, pc, #412	; (adr r3, 8005b10 <_dtoa_r+0x2d8>)
 8005974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005978:	f7fa fc90 	bl	800029c <__adddf3>
 800597c:	4606      	mov	r6, r0
 800597e:	4628      	mov	r0, r5
 8005980:	460f      	mov	r7, r1
 8005982:	f7fa fdd7 	bl	8000534 <__aeabi_i2d>
 8005986:	a364      	add	r3, pc, #400	; (adr r3, 8005b18 <_dtoa_r+0x2e0>)
 8005988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598c:	f7fa fe3c 	bl	8000608 <__aeabi_dmul>
 8005990:	4602      	mov	r2, r0
 8005992:	460b      	mov	r3, r1
 8005994:	4630      	mov	r0, r6
 8005996:	4639      	mov	r1, r7
 8005998:	f7fa fc80 	bl	800029c <__adddf3>
 800599c:	4606      	mov	r6, r0
 800599e:	460f      	mov	r7, r1
 80059a0:	f7fb f8e2 	bl	8000b68 <__aeabi_d2iz>
 80059a4:	2200      	movs	r2, #0
 80059a6:	4683      	mov	fp, r0
 80059a8:	2300      	movs	r3, #0
 80059aa:	4630      	mov	r0, r6
 80059ac:	4639      	mov	r1, r7
 80059ae:	f7fb f89d 	bl	8000aec <__aeabi_dcmplt>
 80059b2:	b148      	cbz	r0, 80059c8 <_dtoa_r+0x190>
 80059b4:	4658      	mov	r0, fp
 80059b6:	f7fa fdbd 	bl	8000534 <__aeabi_i2d>
 80059ba:	4632      	mov	r2, r6
 80059bc:	463b      	mov	r3, r7
 80059be:	f7fb f88b 	bl	8000ad8 <__aeabi_dcmpeq>
 80059c2:	b908      	cbnz	r0, 80059c8 <_dtoa_r+0x190>
 80059c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80059c8:	f1bb 0f16 	cmp.w	fp, #22
 80059cc:	d857      	bhi.n	8005a7e <_dtoa_r+0x246>
 80059ce:	4b5b      	ldr	r3, [pc, #364]	; (8005b3c <_dtoa_r+0x304>)
 80059d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80059d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d8:	ec51 0b18 	vmov	r0, r1, d8
 80059dc:	f7fb f886 	bl	8000aec <__aeabi_dcmplt>
 80059e0:	2800      	cmp	r0, #0
 80059e2:	d04e      	beq.n	8005a82 <_dtoa_r+0x24a>
 80059e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80059e8:	2300      	movs	r3, #0
 80059ea:	930c      	str	r3, [sp, #48]	; 0x30
 80059ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80059ee:	1b5b      	subs	r3, r3, r5
 80059f0:	1e5a      	subs	r2, r3, #1
 80059f2:	bf45      	ittet	mi
 80059f4:	f1c3 0301 	rsbmi	r3, r3, #1
 80059f8:	9305      	strmi	r3, [sp, #20]
 80059fa:	2300      	movpl	r3, #0
 80059fc:	2300      	movmi	r3, #0
 80059fe:	9206      	str	r2, [sp, #24]
 8005a00:	bf54      	ite	pl
 8005a02:	9305      	strpl	r3, [sp, #20]
 8005a04:	9306      	strmi	r3, [sp, #24]
 8005a06:	f1bb 0f00 	cmp.w	fp, #0
 8005a0a:	db3c      	blt.n	8005a86 <_dtoa_r+0x24e>
 8005a0c:	9b06      	ldr	r3, [sp, #24]
 8005a0e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005a12:	445b      	add	r3, fp
 8005a14:	9306      	str	r3, [sp, #24]
 8005a16:	2300      	movs	r3, #0
 8005a18:	9308      	str	r3, [sp, #32]
 8005a1a:	9b07      	ldr	r3, [sp, #28]
 8005a1c:	2b09      	cmp	r3, #9
 8005a1e:	d868      	bhi.n	8005af2 <_dtoa_r+0x2ba>
 8005a20:	2b05      	cmp	r3, #5
 8005a22:	bfc4      	itt	gt
 8005a24:	3b04      	subgt	r3, #4
 8005a26:	9307      	strgt	r3, [sp, #28]
 8005a28:	9b07      	ldr	r3, [sp, #28]
 8005a2a:	f1a3 0302 	sub.w	r3, r3, #2
 8005a2e:	bfcc      	ite	gt
 8005a30:	2500      	movgt	r5, #0
 8005a32:	2501      	movle	r5, #1
 8005a34:	2b03      	cmp	r3, #3
 8005a36:	f200 8085 	bhi.w	8005b44 <_dtoa_r+0x30c>
 8005a3a:	e8df f003 	tbb	[pc, r3]
 8005a3e:	3b2e      	.short	0x3b2e
 8005a40:	5839      	.short	0x5839
 8005a42:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005a46:	441d      	add	r5, r3
 8005a48:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005a4c:	2b20      	cmp	r3, #32
 8005a4e:	bfc1      	itttt	gt
 8005a50:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005a54:	fa08 f803 	lslgt.w	r8, r8, r3
 8005a58:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005a5c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005a60:	bfd6      	itet	le
 8005a62:	f1c3 0320 	rsble	r3, r3, #32
 8005a66:	ea48 0003 	orrgt.w	r0, r8, r3
 8005a6a:	fa06 f003 	lslle.w	r0, r6, r3
 8005a6e:	f7fa fd51 	bl	8000514 <__aeabi_ui2d>
 8005a72:	2201      	movs	r2, #1
 8005a74:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005a78:	3d01      	subs	r5, #1
 8005a7a:	920e      	str	r2, [sp, #56]	; 0x38
 8005a7c:	e76f      	b.n	800595e <_dtoa_r+0x126>
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e7b3      	b.n	80059ea <_dtoa_r+0x1b2>
 8005a82:	900c      	str	r0, [sp, #48]	; 0x30
 8005a84:	e7b2      	b.n	80059ec <_dtoa_r+0x1b4>
 8005a86:	9b05      	ldr	r3, [sp, #20]
 8005a88:	eba3 030b 	sub.w	r3, r3, fp
 8005a8c:	9305      	str	r3, [sp, #20]
 8005a8e:	f1cb 0300 	rsb	r3, fp, #0
 8005a92:	9308      	str	r3, [sp, #32]
 8005a94:	2300      	movs	r3, #0
 8005a96:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a98:	e7bf      	b.n	8005a1a <_dtoa_r+0x1e2>
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	9309      	str	r3, [sp, #36]	; 0x24
 8005a9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	dc52      	bgt.n	8005b4a <_dtoa_r+0x312>
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	9301      	str	r3, [sp, #4]
 8005aa8:	9304      	str	r3, [sp, #16]
 8005aaa:	461a      	mov	r2, r3
 8005aac:	920a      	str	r2, [sp, #40]	; 0x28
 8005aae:	e00b      	b.n	8005ac8 <_dtoa_r+0x290>
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e7f3      	b.n	8005a9c <_dtoa_r+0x264>
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	9309      	str	r3, [sp, #36]	; 0x24
 8005ab8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005aba:	445b      	add	r3, fp
 8005abc:	9301      	str	r3, [sp, #4]
 8005abe:	3301      	adds	r3, #1
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	9304      	str	r3, [sp, #16]
 8005ac4:	bfb8      	it	lt
 8005ac6:	2301      	movlt	r3, #1
 8005ac8:	69e0      	ldr	r0, [r4, #28]
 8005aca:	2100      	movs	r1, #0
 8005acc:	2204      	movs	r2, #4
 8005ace:	f102 0614 	add.w	r6, r2, #20
 8005ad2:	429e      	cmp	r6, r3
 8005ad4:	d93d      	bls.n	8005b52 <_dtoa_r+0x31a>
 8005ad6:	6041      	str	r1, [r0, #4]
 8005ad8:	4620      	mov	r0, r4
 8005ada:	f000 fd9f 	bl	800661c <_Balloc>
 8005ade:	9000      	str	r0, [sp, #0]
 8005ae0:	2800      	cmp	r0, #0
 8005ae2:	d139      	bne.n	8005b58 <_dtoa_r+0x320>
 8005ae4:	4b16      	ldr	r3, [pc, #88]	; (8005b40 <_dtoa_r+0x308>)
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	f240 11af 	movw	r1, #431	; 0x1af
 8005aec:	e6bd      	b.n	800586a <_dtoa_r+0x32>
 8005aee:	2301      	movs	r3, #1
 8005af0:	e7e1      	b.n	8005ab6 <_dtoa_r+0x27e>
 8005af2:	2501      	movs	r5, #1
 8005af4:	2300      	movs	r3, #0
 8005af6:	9307      	str	r3, [sp, #28]
 8005af8:	9509      	str	r5, [sp, #36]	; 0x24
 8005afa:	f04f 33ff 	mov.w	r3, #4294967295
 8005afe:	9301      	str	r3, [sp, #4]
 8005b00:	9304      	str	r3, [sp, #16]
 8005b02:	2200      	movs	r2, #0
 8005b04:	2312      	movs	r3, #18
 8005b06:	e7d1      	b.n	8005aac <_dtoa_r+0x274>
 8005b08:	636f4361 	.word	0x636f4361
 8005b0c:	3fd287a7 	.word	0x3fd287a7
 8005b10:	8b60c8b3 	.word	0x8b60c8b3
 8005b14:	3fc68a28 	.word	0x3fc68a28
 8005b18:	509f79fb 	.word	0x509f79fb
 8005b1c:	3fd34413 	.word	0x3fd34413
 8005b20:	080078b9 	.word	0x080078b9
 8005b24:	080078d0 	.word	0x080078d0
 8005b28:	7ff00000 	.word	0x7ff00000
 8005b2c:	080078b5 	.word	0x080078b5
 8005b30:	080078ac 	.word	0x080078ac
 8005b34:	08007889 	.word	0x08007889
 8005b38:	3ff80000 	.word	0x3ff80000
 8005b3c:	080079c0 	.word	0x080079c0
 8005b40:	08007928 	.word	0x08007928
 8005b44:	2301      	movs	r3, #1
 8005b46:	9309      	str	r3, [sp, #36]	; 0x24
 8005b48:	e7d7      	b.n	8005afa <_dtoa_r+0x2c2>
 8005b4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b4c:	9301      	str	r3, [sp, #4]
 8005b4e:	9304      	str	r3, [sp, #16]
 8005b50:	e7ba      	b.n	8005ac8 <_dtoa_r+0x290>
 8005b52:	3101      	adds	r1, #1
 8005b54:	0052      	lsls	r2, r2, #1
 8005b56:	e7ba      	b.n	8005ace <_dtoa_r+0x296>
 8005b58:	69e3      	ldr	r3, [r4, #28]
 8005b5a:	9a00      	ldr	r2, [sp, #0]
 8005b5c:	601a      	str	r2, [r3, #0]
 8005b5e:	9b04      	ldr	r3, [sp, #16]
 8005b60:	2b0e      	cmp	r3, #14
 8005b62:	f200 80a8 	bhi.w	8005cb6 <_dtoa_r+0x47e>
 8005b66:	2d00      	cmp	r5, #0
 8005b68:	f000 80a5 	beq.w	8005cb6 <_dtoa_r+0x47e>
 8005b6c:	f1bb 0f00 	cmp.w	fp, #0
 8005b70:	dd38      	ble.n	8005be4 <_dtoa_r+0x3ac>
 8005b72:	4bc0      	ldr	r3, [pc, #768]	; (8005e74 <_dtoa_r+0x63c>)
 8005b74:	f00b 020f 	and.w	r2, fp, #15
 8005b78:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b7c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005b80:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005b84:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005b88:	d019      	beq.n	8005bbe <_dtoa_r+0x386>
 8005b8a:	4bbb      	ldr	r3, [pc, #748]	; (8005e78 <_dtoa_r+0x640>)
 8005b8c:	ec51 0b18 	vmov	r0, r1, d8
 8005b90:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005b94:	f7fa fe62 	bl	800085c <__aeabi_ddiv>
 8005b98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b9c:	f008 080f 	and.w	r8, r8, #15
 8005ba0:	2503      	movs	r5, #3
 8005ba2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005e78 <_dtoa_r+0x640>
 8005ba6:	f1b8 0f00 	cmp.w	r8, #0
 8005baa:	d10a      	bne.n	8005bc2 <_dtoa_r+0x38a>
 8005bac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bb0:	4632      	mov	r2, r6
 8005bb2:	463b      	mov	r3, r7
 8005bb4:	f7fa fe52 	bl	800085c <__aeabi_ddiv>
 8005bb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bbc:	e02b      	b.n	8005c16 <_dtoa_r+0x3de>
 8005bbe:	2502      	movs	r5, #2
 8005bc0:	e7ef      	b.n	8005ba2 <_dtoa_r+0x36a>
 8005bc2:	f018 0f01 	tst.w	r8, #1
 8005bc6:	d008      	beq.n	8005bda <_dtoa_r+0x3a2>
 8005bc8:	4630      	mov	r0, r6
 8005bca:	4639      	mov	r1, r7
 8005bcc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005bd0:	f7fa fd1a 	bl	8000608 <__aeabi_dmul>
 8005bd4:	3501      	adds	r5, #1
 8005bd6:	4606      	mov	r6, r0
 8005bd8:	460f      	mov	r7, r1
 8005bda:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005bde:	f109 0908 	add.w	r9, r9, #8
 8005be2:	e7e0      	b.n	8005ba6 <_dtoa_r+0x36e>
 8005be4:	f000 809f 	beq.w	8005d26 <_dtoa_r+0x4ee>
 8005be8:	f1cb 0600 	rsb	r6, fp, #0
 8005bec:	4ba1      	ldr	r3, [pc, #644]	; (8005e74 <_dtoa_r+0x63c>)
 8005bee:	4fa2      	ldr	r7, [pc, #648]	; (8005e78 <_dtoa_r+0x640>)
 8005bf0:	f006 020f 	and.w	r2, r6, #15
 8005bf4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bfc:	ec51 0b18 	vmov	r0, r1, d8
 8005c00:	f7fa fd02 	bl	8000608 <__aeabi_dmul>
 8005c04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c08:	1136      	asrs	r6, r6, #4
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	2502      	movs	r5, #2
 8005c0e:	2e00      	cmp	r6, #0
 8005c10:	d17e      	bne.n	8005d10 <_dtoa_r+0x4d8>
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1d0      	bne.n	8005bb8 <_dtoa_r+0x380>
 8005c16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c18:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	f000 8084 	beq.w	8005d2a <_dtoa_r+0x4f2>
 8005c22:	4b96      	ldr	r3, [pc, #600]	; (8005e7c <_dtoa_r+0x644>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	4640      	mov	r0, r8
 8005c28:	4649      	mov	r1, r9
 8005c2a:	f7fa ff5f 	bl	8000aec <__aeabi_dcmplt>
 8005c2e:	2800      	cmp	r0, #0
 8005c30:	d07b      	beq.n	8005d2a <_dtoa_r+0x4f2>
 8005c32:	9b04      	ldr	r3, [sp, #16]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d078      	beq.n	8005d2a <_dtoa_r+0x4f2>
 8005c38:	9b01      	ldr	r3, [sp, #4]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	dd39      	ble.n	8005cb2 <_dtoa_r+0x47a>
 8005c3e:	4b90      	ldr	r3, [pc, #576]	; (8005e80 <_dtoa_r+0x648>)
 8005c40:	2200      	movs	r2, #0
 8005c42:	4640      	mov	r0, r8
 8005c44:	4649      	mov	r1, r9
 8005c46:	f7fa fcdf 	bl	8000608 <__aeabi_dmul>
 8005c4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c4e:	9e01      	ldr	r6, [sp, #4]
 8005c50:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005c54:	3501      	adds	r5, #1
 8005c56:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005c5a:	4628      	mov	r0, r5
 8005c5c:	f7fa fc6a 	bl	8000534 <__aeabi_i2d>
 8005c60:	4642      	mov	r2, r8
 8005c62:	464b      	mov	r3, r9
 8005c64:	f7fa fcd0 	bl	8000608 <__aeabi_dmul>
 8005c68:	4b86      	ldr	r3, [pc, #536]	; (8005e84 <_dtoa_r+0x64c>)
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f7fa fb16 	bl	800029c <__adddf3>
 8005c70:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005c74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c78:	9303      	str	r3, [sp, #12]
 8005c7a:	2e00      	cmp	r6, #0
 8005c7c:	d158      	bne.n	8005d30 <_dtoa_r+0x4f8>
 8005c7e:	4b82      	ldr	r3, [pc, #520]	; (8005e88 <_dtoa_r+0x650>)
 8005c80:	2200      	movs	r2, #0
 8005c82:	4640      	mov	r0, r8
 8005c84:	4649      	mov	r1, r9
 8005c86:	f7fa fb07 	bl	8000298 <__aeabi_dsub>
 8005c8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c8e:	4680      	mov	r8, r0
 8005c90:	4689      	mov	r9, r1
 8005c92:	f7fa ff49 	bl	8000b28 <__aeabi_dcmpgt>
 8005c96:	2800      	cmp	r0, #0
 8005c98:	f040 8296 	bne.w	80061c8 <_dtoa_r+0x990>
 8005c9c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005ca0:	4640      	mov	r0, r8
 8005ca2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005ca6:	4649      	mov	r1, r9
 8005ca8:	f7fa ff20 	bl	8000aec <__aeabi_dcmplt>
 8005cac:	2800      	cmp	r0, #0
 8005cae:	f040 8289 	bne.w	80061c4 <_dtoa_r+0x98c>
 8005cb2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005cb6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	f2c0 814e 	blt.w	8005f5a <_dtoa_r+0x722>
 8005cbe:	f1bb 0f0e 	cmp.w	fp, #14
 8005cc2:	f300 814a 	bgt.w	8005f5a <_dtoa_r+0x722>
 8005cc6:	4b6b      	ldr	r3, [pc, #428]	; (8005e74 <_dtoa_r+0x63c>)
 8005cc8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005ccc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005cd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	f280 80dc 	bge.w	8005e90 <_dtoa_r+0x658>
 8005cd8:	9b04      	ldr	r3, [sp, #16]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	f300 80d8 	bgt.w	8005e90 <_dtoa_r+0x658>
 8005ce0:	f040 826f 	bne.w	80061c2 <_dtoa_r+0x98a>
 8005ce4:	4b68      	ldr	r3, [pc, #416]	; (8005e88 <_dtoa_r+0x650>)
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	4640      	mov	r0, r8
 8005cea:	4649      	mov	r1, r9
 8005cec:	f7fa fc8c 	bl	8000608 <__aeabi_dmul>
 8005cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005cf4:	f7fa ff0e 	bl	8000b14 <__aeabi_dcmpge>
 8005cf8:	9e04      	ldr	r6, [sp, #16]
 8005cfa:	4637      	mov	r7, r6
 8005cfc:	2800      	cmp	r0, #0
 8005cfe:	f040 8245 	bne.w	800618c <_dtoa_r+0x954>
 8005d02:	9d00      	ldr	r5, [sp, #0]
 8005d04:	2331      	movs	r3, #49	; 0x31
 8005d06:	f805 3b01 	strb.w	r3, [r5], #1
 8005d0a:	f10b 0b01 	add.w	fp, fp, #1
 8005d0e:	e241      	b.n	8006194 <_dtoa_r+0x95c>
 8005d10:	07f2      	lsls	r2, r6, #31
 8005d12:	d505      	bpl.n	8005d20 <_dtoa_r+0x4e8>
 8005d14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d18:	f7fa fc76 	bl	8000608 <__aeabi_dmul>
 8005d1c:	3501      	adds	r5, #1
 8005d1e:	2301      	movs	r3, #1
 8005d20:	1076      	asrs	r6, r6, #1
 8005d22:	3708      	adds	r7, #8
 8005d24:	e773      	b.n	8005c0e <_dtoa_r+0x3d6>
 8005d26:	2502      	movs	r5, #2
 8005d28:	e775      	b.n	8005c16 <_dtoa_r+0x3de>
 8005d2a:	9e04      	ldr	r6, [sp, #16]
 8005d2c:	465f      	mov	r7, fp
 8005d2e:	e792      	b.n	8005c56 <_dtoa_r+0x41e>
 8005d30:	9900      	ldr	r1, [sp, #0]
 8005d32:	4b50      	ldr	r3, [pc, #320]	; (8005e74 <_dtoa_r+0x63c>)
 8005d34:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005d38:	4431      	add	r1, r6
 8005d3a:	9102      	str	r1, [sp, #8]
 8005d3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d3e:	eeb0 9a47 	vmov.f32	s18, s14
 8005d42:	eef0 9a67 	vmov.f32	s19, s15
 8005d46:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005d4a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005d4e:	2900      	cmp	r1, #0
 8005d50:	d044      	beq.n	8005ddc <_dtoa_r+0x5a4>
 8005d52:	494e      	ldr	r1, [pc, #312]	; (8005e8c <_dtoa_r+0x654>)
 8005d54:	2000      	movs	r0, #0
 8005d56:	f7fa fd81 	bl	800085c <__aeabi_ddiv>
 8005d5a:	ec53 2b19 	vmov	r2, r3, d9
 8005d5e:	f7fa fa9b 	bl	8000298 <__aeabi_dsub>
 8005d62:	9d00      	ldr	r5, [sp, #0]
 8005d64:	ec41 0b19 	vmov	d9, r0, r1
 8005d68:	4649      	mov	r1, r9
 8005d6a:	4640      	mov	r0, r8
 8005d6c:	f7fa fefc 	bl	8000b68 <__aeabi_d2iz>
 8005d70:	4606      	mov	r6, r0
 8005d72:	f7fa fbdf 	bl	8000534 <__aeabi_i2d>
 8005d76:	4602      	mov	r2, r0
 8005d78:	460b      	mov	r3, r1
 8005d7a:	4640      	mov	r0, r8
 8005d7c:	4649      	mov	r1, r9
 8005d7e:	f7fa fa8b 	bl	8000298 <__aeabi_dsub>
 8005d82:	3630      	adds	r6, #48	; 0x30
 8005d84:	f805 6b01 	strb.w	r6, [r5], #1
 8005d88:	ec53 2b19 	vmov	r2, r3, d9
 8005d8c:	4680      	mov	r8, r0
 8005d8e:	4689      	mov	r9, r1
 8005d90:	f7fa feac 	bl	8000aec <__aeabi_dcmplt>
 8005d94:	2800      	cmp	r0, #0
 8005d96:	d164      	bne.n	8005e62 <_dtoa_r+0x62a>
 8005d98:	4642      	mov	r2, r8
 8005d9a:	464b      	mov	r3, r9
 8005d9c:	4937      	ldr	r1, [pc, #220]	; (8005e7c <_dtoa_r+0x644>)
 8005d9e:	2000      	movs	r0, #0
 8005da0:	f7fa fa7a 	bl	8000298 <__aeabi_dsub>
 8005da4:	ec53 2b19 	vmov	r2, r3, d9
 8005da8:	f7fa fea0 	bl	8000aec <__aeabi_dcmplt>
 8005dac:	2800      	cmp	r0, #0
 8005dae:	f040 80b6 	bne.w	8005f1e <_dtoa_r+0x6e6>
 8005db2:	9b02      	ldr	r3, [sp, #8]
 8005db4:	429d      	cmp	r5, r3
 8005db6:	f43f af7c 	beq.w	8005cb2 <_dtoa_r+0x47a>
 8005dba:	4b31      	ldr	r3, [pc, #196]	; (8005e80 <_dtoa_r+0x648>)
 8005dbc:	ec51 0b19 	vmov	r0, r1, d9
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f7fa fc21 	bl	8000608 <__aeabi_dmul>
 8005dc6:	4b2e      	ldr	r3, [pc, #184]	; (8005e80 <_dtoa_r+0x648>)
 8005dc8:	ec41 0b19 	vmov	d9, r0, r1
 8005dcc:	2200      	movs	r2, #0
 8005dce:	4640      	mov	r0, r8
 8005dd0:	4649      	mov	r1, r9
 8005dd2:	f7fa fc19 	bl	8000608 <__aeabi_dmul>
 8005dd6:	4680      	mov	r8, r0
 8005dd8:	4689      	mov	r9, r1
 8005dda:	e7c5      	b.n	8005d68 <_dtoa_r+0x530>
 8005ddc:	ec51 0b17 	vmov	r0, r1, d7
 8005de0:	f7fa fc12 	bl	8000608 <__aeabi_dmul>
 8005de4:	9b02      	ldr	r3, [sp, #8]
 8005de6:	9d00      	ldr	r5, [sp, #0]
 8005de8:	930f      	str	r3, [sp, #60]	; 0x3c
 8005dea:	ec41 0b19 	vmov	d9, r0, r1
 8005dee:	4649      	mov	r1, r9
 8005df0:	4640      	mov	r0, r8
 8005df2:	f7fa feb9 	bl	8000b68 <__aeabi_d2iz>
 8005df6:	4606      	mov	r6, r0
 8005df8:	f7fa fb9c 	bl	8000534 <__aeabi_i2d>
 8005dfc:	3630      	adds	r6, #48	; 0x30
 8005dfe:	4602      	mov	r2, r0
 8005e00:	460b      	mov	r3, r1
 8005e02:	4640      	mov	r0, r8
 8005e04:	4649      	mov	r1, r9
 8005e06:	f7fa fa47 	bl	8000298 <__aeabi_dsub>
 8005e0a:	f805 6b01 	strb.w	r6, [r5], #1
 8005e0e:	9b02      	ldr	r3, [sp, #8]
 8005e10:	429d      	cmp	r5, r3
 8005e12:	4680      	mov	r8, r0
 8005e14:	4689      	mov	r9, r1
 8005e16:	f04f 0200 	mov.w	r2, #0
 8005e1a:	d124      	bne.n	8005e66 <_dtoa_r+0x62e>
 8005e1c:	4b1b      	ldr	r3, [pc, #108]	; (8005e8c <_dtoa_r+0x654>)
 8005e1e:	ec51 0b19 	vmov	r0, r1, d9
 8005e22:	f7fa fa3b 	bl	800029c <__adddf3>
 8005e26:	4602      	mov	r2, r0
 8005e28:	460b      	mov	r3, r1
 8005e2a:	4640      	mov	r0, r8
 8005e2c:	4649      	mov	r1, r9
 8005e2e:	f7fa fe7b 	bl	8000b28 <__aeabi_dcmpgt>
 8005e32:	2800      	cmp	r0, #0
 8005e34:	d173      	bne.n	8005f1e <_dtoa_r+0x6e6>
 8005e36:	ec53 2b19 	vmov	r2, r3, d9
 8005e3a:	4914      	ldr	r1, [pc, #80]	; (8005e8c <_dtoa_r+0x654>)
 8005e3c:	2000      	movs	r0, #0
 8005e3e:	f7fa fa2b 	bl	8000298 <__aeabi_dsub>
 8005e42:	4602      	mov	r2, r0
 8005e44:	460b      	mov	r3, r1
 8005e46:	4640      	mov	r0, r8
 8005e48:	4649      	mov	r1, r9
 8005e4a:	f7fa fe4f 	bl	8000aec <__aeabi_dcmplt>
 8005e4e:	2800      	cmp	r0, #0
 8005e50:	f43f af2f 	beq.w	8005cb2 <_dtoa_r+0x47a>
 8005e54:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005e56:	1e6b      	subs	r3, r5, #1
 8005e58:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e5a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005e5e:	2b30      	cmp	r3, #48	; 0x30
 8005e60:	d0f8      	beq.n	8005e54 <_dtoa_r+0x61c>
 8005e62:	46bb      	mov	fp, r7
 8005e64:	e04a      	b.n	8005efc <_dtoa_r+0x6c4>
 8005e66:	4b06      	ldr	r3, [pc, #24]	; (8005e80 <_dtoa_r+0x648>)
 8005e68:	f7fa fbce 	bl	8000608 <__aeabi_dmul>
 8005e6c:	4680      	mov	r8, r0
 8005e6e:	4689      	mov	r9, r1
 8005e70:	e7bd      	b.n	8005dee <_dtoa_r+0x5b6>
 8005e72:	bf00      	nop
 8005e74:	080079c0 	.word	0x080079c0
 8005e78:	08007998 	.word	0x08007998
 8005e7c:	3ff00000 	.word	0x3ff00000
 8005e80:	40240000 	.word	0x40240000
 8005e84:	401c0000 	.word	0x401c0000
 8005e88:	40140000 	.word	0x40140000
 8005e8c:	3fe00000 	.word	0x3fe00000
 8005e90:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005e94:	9d00      	ldr	r5, [sp, #0]
 8005e96:	4642      	mov	r2, r8
 8005e98:	464b      	mov	r3, r9
 8005e9a:	4630      	mov	r0, r6
 8005e9c:	4639      	mov	r1, r7
 8005e9e:	f7fa fcdd 	bl	800085c <__aeabi_ddiv>
 8005ea2:	f7fa fe61 	bl	8000b68 <__aeabi_d2iz>
 8005ea6:	9001      	str	r0, [sp, #4]
 8005ea8:	f7fa fb44 	bl	8000534 <__aeabi_i2d>
 8005eac:	4642      	mov	r2, r8
 8005eae:	464b      	mov	r3, r9
 8005eb0:	f7fa fbaa 	bl	8000608 <__aeabi_dmul>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	4630      	mov	r0, r6
 8005eba:	4639      	mov	r1, r7
 8005ebc:	f7fa f9ec 	bl	8000298 <__aeabi_dsub>
 8005ec0:	9e01      	ldr	r6, [sp, #4]
 8005ec2:	9f04      	ldr	r7, [sp, #16]
 8005ec4:	3630      	adds	r6, #48	; 0x30
 8005ec6:	f805 6b01 	strb.w	r6, [r5], #1
 8005eca:	9e00      	ldr	r6, [sp, #0]
 8005ecc:	1bae      	subs	r6, r5, r6
 8005ece:	42b7      	cmp	r7, r6
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	d134      	bne.n	8005f40 <_dtoa_r+0x708>
 8005ed6:	f7fa f9e1 	bl	800029c <__adddf3>
 8005eda:	4642      	mov	r2, r8
 8005edc:	464b      	mov	r3, r9
 8005ede:	4606      	mov	r6, r0
 8005ee0:	460f      	mov	r7, r1
 8005ee2:	f7fa fe21 	bl	8000b28 <__aeabi_dcmpgt>
 8005ee6:	b9c8      	cbnz	r0, 8005f1c <_dtoa_r+0x6e4>
 8005ee8:	4642      	mov	r2, r8
 8005eea:	464b      	mov	r3, r9
 8005eec:	4630      	mov	r0, r6
 8005eee:	4639      	mov	r1, r7
 8005ef0:	f7fa fdf2 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ef4:	b110      	cbz	r0, 8005efc <_dtoa_r+0x6c4>
 8005ef6:	9b01      	ldr	r3, [sp, #4]
 8005ef8:	07db      	lsls	r3, r3, #31
 8005efa:	d40f      	bmi.n	8005f1c <_dtoa_r+0x6e4>
 8005efc:	4651      	mov	r1, sl
 8005efe:	4620      	mov	r0, r4
 8005f00:	f000 fbcc 	bl	800669c <_Bfree>
 8005f04:	2300      	movs	r3, #0
 8005f06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005f08:	702b      	strb	r3, [r5, #0]
 8005f0a:	f10b 0301 	add.w	r3, fp, #1
 8005f0e:	6013      	str	r3, [r2, #0]
 8005f10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f43f ace2 	beq.w	80058dc <_dtoa_r+0xa4>
 8005f18:	601d      	str	r5, [r3, #0]
 8005f1a:	e4df      	b.n	80058dc <_dtoa_r+0xa4>
 8005f1c:	465f      	mov	r7, fp
 8005f1e:	462b      	mov	r3, r5
 8005f20:	461d      	mov	r5, r3
 8005f22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f26:	2a39      	cmp	r2, #57	; 0x39
 8005f28:	d106      	bne.n	8005f38 <_dtoa_r+0x700>
 8005f2a:	9a00      	ldr	r2, [sp, #0]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d1f7      	bne.n	8005f20 <_dtoa_r+0x6e8>
 8005f30:	9900      	ldr	r1, [sp, #0]
 8005f32:	2230      	movs	r2, #48	; 0x30
 8005f34:	3701      	adds	r7, #1
 8005f36:	700a      	strb	r2, [r1, #0]
 8005f38:	781a      	ldrb	r2, [r3, #0]
 8005f3a:	3201      	adds	r2, #1
 8005f3c:	701a      	strb	r2, [r3, #0]
 8005f3e:	e790      	b.n	8005e62 <_dtoa_r+0x62a>
 8005f40:	4ba3      	ldr	r3, [pc, #652]	; (80061d0 <_dtoa_r+0x998>)
 8005f42:	2200      	movs	r2, #0
 8005f44:	f7fa fb60 	bl	8000608 <__aeabi_dmul>
 8005f48:	2200      	movs	r2, #0
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	4606      	mov	r6, r0
 8005f4e:	460f      	mov	r7, r1
 8005f50:	f7fa fdc2 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f54:	2800      	cmp	r0, #0
 8005f56:	d09e      	beq.n	8005e96 <_dtoa_r+0x65e>
 8005f58:	e7d0      	b.n	8005efc <_dtoa_r+0x6c4>
 8005f5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f5c:	2a00      	cmp	r2, #0
 8005f5e:	f000 80ca 	beq.w	80060f6 <_dtoa_r+0x8be>
 8005f62:	9a07      	ldr	r2, [sp, #28]
 8005f64:	2a01      	cmp	r2, #1
 8005f66:	f300 80ad 	bgt.w	80060c4 <_dtoa_r+0x88c>
 8005f6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f6c:	2a00      	cmp	r2, #0
 8005f6e:	f000 80a5 	beq.w	80060bc <_dtoa_r+0x884>
 8005f72:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005f76:	9e08      	ldr	r6, [sp, #32]
 8005f78:	9d05      	ldr	r5, [sp, #20]
 8005f7a:	9a05      	ldr	r2, [sp, #20]
 8005f7c:	441a      	add	r2, r3
 8005f7e:	9205      	str	r2, [sp, #20]
 8005f80:	9a06      	ldr	r2, [sp, #24]
 8005f82:	2101      	movs	r1, #1
 8005f84:	441a      	add	r2, r3
 8005f86:	4620      	mov	r0, r4
 8005f88:	9206      	str	r2, [sp, #24]
 8005f8a:	f000 fc3d 	bl	8006808 <__i2b>
 8005f8e:	4607      	mov	r7, r0
 8005f90:	b165      	cbz	r5, 8005fac <_dtoa_r+0x774>
 8005f92:	9b06      	ldr	r3, [sp, #24]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	dd09      	ble.n	8005fac <_dtoa_r+0x774>
 8005f98:	42ab      	cmp	r3, r5
 8005f9a:	9a05      	ldr	r2, [sp, #20]
 8005f9c:	bfa8      	it	ge
 8005f9e:	462b      	movge	r3, r5
 8005fa0:	1ad2      	subs	r2, r2, r3
 8005fa2:	9205      	str	r2, [sp, #20]
 8005fa4:	9a06      	ldr	r2, [sp, #24]
 8005fa6:	1aed      	subs	r5, r5, r3
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	9306      	str	r3, [sp, #24]
 8005fac:	9b08      	ldr	r3, [sp, #32]
 8005fae:	b1f3      	cbz	r3, 8005fee <_dtoa_r+0x7b6>
 8005fb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f000 80a3 	beq.w	80060fe <_dtoa_r+0x8c6>
 8005fb8:	2e00      	cmp	r6, #0
 8005fba:	dd10      	ble.n	8005fde <_dtoa_r+0x7a6>
 8005fbc:	4639      	mov	r1, r7
 8005fbe:	4632      	mov	r2, r6
 8005fc0:	4620      	mov	r0, r4
 8005fc2:	f000 fce1 	bl	8006988 <__pow5mult>
 8005fc6:	4652      	mov	r2, sl
 8005fc8:	4601      	mov	r1, r0
 8005fca:	4607      	mov	r7, r0
 8005fcc:	4620      	mov	r0, r4
 8005fce:	f000 fc31 	bl	8006834 <__multiply>
 8005fd2:	4651      	mov	r1, sl
 8005fd4:	4680      	mov	r8, r0
 8005fd6:	4620      	mov	r0, r4
 8005fd8:	f000 fb60 	bl	800669c <_Bfree>
 8005fdc:	46c2      	mov	sl, r8
 8005fde:	9b08      	ldr	r3, [sp, #32]
 8005fe0:	1b9a      	subs	r2, r3, r6
 8005fe2:	d004      	beq.n	8005fee <_dtoa_r+0x7b6>
 8005fe4:	4651      	mov	r1, sl
 8005fe6:	4620      	mov	r0, r4
 8005fe8:	f000 fcce 	bl	8006988 <__pow5mult>
 8005fec:	4682      	mov	sl, r0
 8005fee:	2101      	movs	r1, #1
 8005ff0:	4620      	mov	r0, r4
 8005ff2:	f000 fc09 	bl	8006808 <__i2b>
 8005ff6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	4606      	mov	r6, r0
 8005ffc:	f340 8081 	ble.w	8006102 <_dtoa_r+0x8ca>
 8006000:	461a      	mov	r2, r3
 8006002:	4601      	mov	r1, r0
 8006004:	4620      	mov	r0, r4
 8006006:	f000 fcbf 	bl	8006988 <__pow5mult>
 800600a:	9b07      	ldr	r3, [sp, #28]
 800600c:	2b01      	cmp	r3, #1
 800600e:	4606      	mov	r6, r0
 8006010:	dd7a      	ble.n	8006108 <_dtoa_r+0x8d0>
 8006012:	f04f 0800 	mov.w	r8, #0
 8006016:	6933      	ldr	r3, [r6, #16]
 8006018:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800601c:	6918      	ldr	r0, [r3, #16]
 800601e:	f000 fba5 	bl	800676c <__hi0bits>
 8006022:	f1c0 0020 	rsb	r0, r0, #32
 8006026:	9b06      	ldr	r3, [sp, #24]
 8006028:	4418      	add	r0, r3
 800602a:	f010 001f 	ands.w	r0, r0, #31
 800602e:	f000 8094 	beq.w	800615a <_dtoa_r+0x922>
 8006032:	f1c0 0320 	rsb	r3, r0, #32
 8006036:	2b04      	cmp	r3, #4
 8006038:	f340 8085 	ble.w	8006146 <_dtoa_r+0x90e>
 800603c:	9b05      	ldr	r3, [sp, #20]
 800603e:	f1c0 001c 	rsb	r0, r0, #28
 8006042:	4403      	add	r3, r0
 8006044:	9305      	str	r3, [sp, #20]
 8006046:	9b06      	ldr	r3, [sp, #24]
 8006048:	4403      	add	r3, r0
 800604a:	4405      	add	r5, r0
 800604c:	9306      	str	r3, [sp, #24]
 800604e:	9b05      	ldr	r3, [sp, #20]
 8006050:	2b00      	cmp	r3, #0
 8006052:	dd05      	ble.n	8006060 <_dtoa_r+0x828>
 8006054:	4651      	mov	r1, sl
 8006056:	461a      	mov	r2, r3
 8006058:	4620      	mov	r0, r4
 800605a:	f000 fcef 	bl	8006a3c <__lshift>
 800605e:	4682      	mov	sl, r0
 8006060:	9b06      	ldr	r3, [sp, #24]
 8006062:	2b00      	cmp	r3, #0
 8006064:	dd05      	ble.n	8006072 <_dtoa_r+0x83a>
 8006066:	4631      	mov	r1, r6
 8006068:	461a      	mov	r2, r3
 800606a:	4620      	mov	r0, r4
 800606c:	f000 fce6 	bl	8006a3c <__lshift>
 8006070:	4606      	mov	r6, r0
 8006072:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006074:	2b00      	cmp	r3, #0
 8006076:	d072      	beq.n	800615e <_dtoa_r+0x926>
 8006078:	4631      	mov	r1, r6
 800607a:	4650      	mov	r0, sl
 800607c:	f000 fd4a 	bl	8006b14 <__mcmp>
 8006080:	2800      	cmp	r0, #0
 8006082:	da6c      	bge.n	800615e <_dtoa_r+0x926>
 8006084:	2300      	movs	r3, #0
 8006086:	4651      	mov	r1, sl
 8006088:	220a      	movs	r2, #10
 800608a:	4620      	mov	r0, r4
 800608c:	f000 fb28 	bl	80066e0 <__multadd>
 8006090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006092:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006096:	4682      	mov	sl, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	f000 81b0 	beq.w	80063fe <_dtoa_r+0xbc6>
 800609e:	2300      	movs	r3, #0
 80060a0:	4639      	mov	r1, r7
 80060a2:	220a      	movs	r2, #10
 80060a4:	4620      	mov	r0, r4
 80060a6:	f000 fb1b 	bl	80066e0 <__multadd>
 80060aa:	9b01      	ldr	r3, [sp, #4]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	4607      	mov	r7, r0
 80060b0:	f300 8096 	bgt.w	80061e0 <_dtoa_r+0x9a8>
 80060b4:	9b07      	ldr	r3, [sp, #28]
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	dc59      	bgt.n	800616e <_dtoa_r+0x936>
 80060ba:	e091      	b.n	80061e0 <_dtoa_r+0x9a8>
 80060bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80060be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80060c2:	e758      	b.n	8005f76 <_dtoa_r+0x73e>
 80060c4:	9b04      	ldr	r3, [sp, #16]
 80060c6:	1e5e      	subs	r6, r3, #1
 80060c8:	9b08      	ldr	r3, [sp, #32]
 80060ca:	42b3      	cmp	r3, r6
 80060cc:	bfbf      	itttt	lt
 80060ce:	9b08      	ldrlt	r3, [sp, #32]
 80060d0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80060d2:	9608      	strlt	r6, [sp, #32]
 80060d4:	1af3      	sublt	r3, r6, r3
 80060d6:	bfb4      	ite	lt
 80060d8:	18d2      	addlt	r2, r2, r3
 80060da:	1b9e      	subge	r6, r3, r6
 80060dc:	9b04      	ldr	r3, [sp, #16]
 80060de:	bfbc      	itt	lt
 80060e0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80060e2:	2600      	movlt	r6, #0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	bfb7      	itett	lt
 80060e8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80060ec:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80060f0:	1a9d      	sublt	r5, r3, r2
 80060f2:	2300      	movlt	r3, #0
 80060f4:	e741      	b.n	8005f7a <_dtoa_r+0x742>
 80060f6:	9e08      	ldr	r6, [sp, #32]
 80060f8:	9d05      	ldr	r5, [sp, #20]
 80060fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80060fc:	e748      	b.n	8005f90 <_dtoa_r+0x758>
 80060fe:	9a08      	ldr	r2, [sp, #32]
 8006100:	e770      	b.n	8005fe4 <_dtoa_r+0x7ac>
 8006102:	9b07      	ldr	r3, [sp, #28]
 8006104:	2b01      	cmp	r3, #1
 8006106:	dc19      	bgt.n	800613c <_dtoa_r+0x904>
 8006108:	9b02      	ldr	r3, [sp, #8]
 800610a:	b9bb      	cbnz	r3, 800613c <_dtoa_r+0x904>
 800610c:	9b03      	ldr	r3, [sp, #12]
 800610e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006112:	b99b      	cbnz	r3, 800613c <_dtoa_r+0x904>
 8006114:	9b03      	ldr	r3, [sp, #12]
 8006116:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800611a:	0d1b      	lsrs	r3, r3, #20
 800611c:	051b      	lsls	r3, r3, #20
 800611e:	b183      	cbz	r3, 8006142 <_dtoa_r+0x90a>
 8006120:	9b05      	ldr	r3, [sp, #20]
 8006122:	3301      	adds	r3, #1
 8006124:	9305      	str	r3, [sp, #20]
 8006126:	9b06      	ldr	r3, [sp, #24]
 8006128:	3301      	adds	r3, #1
 800612a:	9306      	str	r3, [sp, #24]
 800612c:	f04f 0801 	mov.w	r8, #1
 8006130:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006132:	2b00      	cmp	r3, #0
 8006134:	f47f af6f 	bne.w	8006016 <_dtoa_r+0x7de>
 8006138:	2001      	movs	r0, #1
 800613a:	e774      	b.n	8006026 <_dtoa_r+0x7ee>
 800613c:	f04f 0800 	mov.w	r8, #0
 8006140:	e7f6      	b.n	8006130 <_dtoa_r+0x8f8>
 8006142:	4698      	mov	r8, r3
 8006144:	e7f4      	b.n	8006130 <_dtoa_r+0x8f8>
 8006146:	d082      	beq.n	800604e <_dtoa_r+0x816>
 8006148:	9a05      	ldr	r2, [sp, #20]
 800614a:	331c      	adds	r3, #28
 800614c:	441a      	add	r2, r3
 800614e:	9205      	str	r2, [sp, #20]
 8006150:	9a06      	ldr	r2, [sp, #24]
 8006152:	441a      	add	r2, r3
 8006154:	441d      	add	r5, r3
 8006156:	9206      	str	r2, [sp, #24]
 8006158:	e779      	b.n	800604e <_dtoa_r+0x816>
 800615a:	4603      	mov	r3, r0
 800615c:	e7f4      	b.n	8006148 <_dtoa_r+0x910>
 800615e:	9b04      	ldr	r3, [sp, #16]
 8006160:	2b00      	cmp	r3, #0
 8006162:	dc37      	bgt.n	80061d4 <_dtoa_r+0x99c>
 8006164:	9b07      	ldr	r3, [sp, #28]
 8006166:	2b02      	cmp	r3, #2
 8006168:	dd34      	ble.n	80061d4 <_dtoa_r+0x99c>
 800616a:	9b04      	ldr	r3, [sp, #16]
 800616c:	9301      	str	r3, [sp, #4]
 800616e:	9b01      	ldr	r3, [sp, #4]
 8006170:	b963      	cbnz	r3, 800618c <_dtoa_r+0x954>
 8006172:	4631      	mov	r1, r6
 8006174:	2205      	movs	r2, #5
 8006176:	4620      	mov	r0, r4
 8006178:	f000 fab2 	bl	80066e0 <__multadd>
 800617c:	4601      	mov	r1, r0
 800617e:	4606      	mov	r6, r0
 8006180:	4650      	mov	r0, sl
 8006182:	f000 fcc7 	bl	8006b14 <__mcmp>
 8006186:	2800      	cmp	r0, #0
 8006188:	f73f adbb 	bgt.w	8005d02 <_dtoa_r+0x4ca>
 800618c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800618e:	9d00      	ldr	r5, [sp, #0]
 8006190:	ea6f 0b03 	mvn.w	fp, r3
 8006194:	f04f 0800 	mov.w	r8, #0
 8006198:	4631      	mov	r1, r6
 800619a:	4620      	mov	r0, r4
 800619c:	f000 fa7e 	bl	800669c <_Bfree>
 80061a0:	2f00      	cmp	r7, #0
 80061a2:	f43f aeab 	beq.w	8005efc <_dtoa_r+0x6c4>
 80061a6:	f1b8 0f00 	cmp.w	r8, #0
 80061aa:	d005      	beq.n	80061b8 <_dtoa_r+0x980>
 80061ac:	45b8      	cmp	r8, r7
 80061ae:	d003      	beq.n	80061b8 <_dtoa_r+0x980>
 80061b0:	4641      	mov	r1, r8
 80061b2:	4620      	mov	r0, r4
 80061b4:	f000 fa72 	bl	800669c <_Bfree>
 80061b8:	4639      	mov	r1, r7
 80061ba:	4620      	mov	r0, r4
 80061bc:	f000 fa6e 	bl	800669c <_Bfree>
 80061c0:	e69c      	b.n	8005efc <_dtoa_r+0x6c4>
 80061c2:	2600      	movs	r6, #0
 80061c4:	4637      	mov	r7, r6
 80061c6:	e7e1      	b.n	800618c <_dtoa_r+0x954>
 80061c8:	46bb      	mov	fp, r7
 80061ca:	4637      	mov	r7, r6
 80061cc:	e599      	b.n	8005d02 <_dtoa_r+0x4ca>
 80061ce:	bf00      	nop
 80061d0:	40240000 	.word	0x40240000
 80061d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f000 80c8 	beq.w	800636c <_dtoa_r+0xb34>
 80061dc:	9b04      	ldr	r3, [sp, #16]
 80061de:	9301      	str	r3, [sp, #4]
 80061e0:	2d00      	cmp	r5, #0
 80061e2:	dd05      	ble.n	80061f0 <_dtoa_r+0x9b8>
 80061e4:	4639      	mov	r1, r7
 80061e6:	462a      	mov	r2, r5
 80061e8:	4620      	mov	r0, r4
 80061ea:	f000 fc27 	bl	8006a3c <__lshift>
 80061ee:	4607      	mov	r7, r0
 80061f0:	f1b8 0f00 	cmp.w	r8, #0
 80061f4:	d05b      	beq.n	80062ae <_dtoa_r+0xa76>
 80061f6:	6879      	ldr	r1, [r7, #4]
 80061f8:	4620      	mov	r0, r4
 80061fa:	f000 fa0f 	bl	800661c <_Balloc>
 80061fe:	4605      	mov	r5, r0
 8006200:	b928      	cbnz	r0, 800620e <_dtoa_r+0x9d6>
 8006202:	4b83      	ldr	r3, [pc, #524]	; (8006410 <_dtoa_r+0xbd8>)
 8006204:	4602      	mov	r2, r0
 8006206:	f240 21ef 	movw	r1, #751	; 0x2ef
 800620a:	f7ff bb2e 	b.w	800586a <_dtoa_r+0x32>
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	3202      	adds	r2, #2
 8006212:	0092      	lsls	r2, r2, #2
 8006214:	f107 010c 	add.w	r1, r7, #12
 8006218:	300c      	adds	r0, #12
 800621a:	f000 ffab 	bl	8007174 <memcpy>
 800621e:	2201      	movs	r2, #1
 8006220:	4629      	mov	r1, r5
 8006222:	4620      	mov	r0, r4
 8006224:	f000 fc0a 	bl	8006a3c <__lshift>
 8006228:	9b00      	ldr	r3, [sp, #0]
 800622a:	3301      	adds	r3, #1
 800622c:	9304      	str	r3, [sp, #16]
 800622e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006232:	4413      	add	r3, r2
 8006234:	9308      	str	r3, [sp, #32]
 8006236:	9b02      	ldr	r3, [sp, #8]
 8006238:	f003 0301 	and.w	r3, r3, #1
 800623c:	46b8      	mov	r8, r7
 800623e:	9306      	str	r3, [sp, #24]
 8006240:	4607      	mov	r7, r0
 8006242:	9b04      	ldr	r3, [sp, #16]
 8006244:	4631      	mov	r1, r6
 8006246:	3b01      	subs	r3, #1
 8006248:	4650      	mov	r0, sl
 800624a:	9301      	str	r3, [sp, #4]
 800624c:	f7ff fa6b 	bl	8005726 <quorem>
 8006250:	4641      	mov	r1, r8
 8006252:	9002      	str	r0, [sp, #8]
 8006254:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006258:	4650      	mov	r0, sl
 800625a:	f000 fc5b 	bl	8006b14 <__mcmp>
 800625e:	463a      	mov	r2, r7
 8006260:	9005      	str	r0, [sp, #20]
 8006262:	4631      	mov	r1, r6
 8006264:	4620      	mov	r0, r4
 8006266:	f000 fc71 	bl	8006b4c <__mdiff>
 800626a:	68c2      	ldr	r2, [r0, #12]
 800626c:	4605      	mov	r5, r0
 800626e:	bb02      	cbnz	r2, 80062b2 <_dtoa_r+0xa7a>
 8006270:	4601      	mov	r1, r0
 8006272:	4650      	mov	r0, sl
 8006274:	f000 fc4e 	bl	8006b14 <__mcmp>
 8006278:	4602      	mov	r2, r0
 800627a:	4629      	mov	r1, r5
 800627c:	4620      	mov	r0, r4
 800627e:	9209      	str	r2, [sp, #36]	; 0x24
 8006280:	f000 fa0c 	bl	800669c <_Bfree>
 8006284:	9b07      	ldr	r3, [sp, #28]
 8006286:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006288:	9d04      	ldr	r5, [sp, #16]
 800628a:	ea43 0102 	orr.w	r1, r3, r2
 800628e:	9b06      	ldr	r3, [sp, #24]
 8006290:	4319      	orrs	r1, r3
 8006292:	d110      	bne.n	80062b6 <_dtoa_r+0xa7e>
 8006294:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006298:	d029      	beq.n	80062ee <_dtoa_r+0xab6>
 800629a:	9b05      	ldr	r3, [sp, #20]
 800629c:	2b00      	cmp	r3, #0
 800629e:	dd02      	ble.n	80062a6 <_dtoa_r+0xa6e>
 80062a0:	9b02      	ldr	r3, [sp, #8]
 80062a2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80062a6:	9b01      	ldr	r3, [sp, #4]
 80062a8:	f883 9000 	strb.w	r9, [r3]
 80062ac:	e774      	b.n	8006198 <_dtoa_r+0x960>
 80062ae:	4638      	mov	r0, r7
 80062b0:	e7ba      	b.n	8006228 <_dtoa_r+0x9f0>
 80062b2:	2201      	movs	r2, #1
 80062b4:	e7e1      	b.n	800627a <_dtoa_r+0xa42>
 80062b6:	9b05      	ldr	r3, [sp, #20]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	db04      	blt.n	80062c6 <_dtoa_r+0xa8e>
 80062bc:	9907      	ldr	r1, [sp, #28]
 80062be:	430b      	orrs	r3, r1
 80062c0:	9906      	ldr	r1, [sp, #24]
 80062c2:	430b      	orrs	r3, r1
 80062c4:	d120      	bne.n	8006308 <_dtoa_r+0xad0>
 80062c6:	2a00      	cmp	r2, #0
 80062c8:	dded      	ble.n	80062a6 <_dtoa_r+0xa6e>
 80062ca:	4651      	mov	r1, sl
 80062cc:	2201      	movs	r2, #1
 80062ce:	4620      	mov	r0, r4
 80062d0:	f000 fbb4 	bl	8006a3c <__lshift>
 80062d4:	4631      	mov	r1, r6
 80062d6:	4682      	mov	sl, r0
 80062d8:	f000 fc1c 	bl	8006b14 <__mcmp>
 80062dc:	2800      	cmp	r0, #0
 80062de:	dc03      	bgt.n	80062e8 <_dtoa_r+0xab0>
 80062e0:	d1e1      	bne.n	80062a6 <_dtoa_r+0xa6e>
 80062e2:	f019 0f01 	tst.w	r9, #1
 80062e6:	d0de      	beq.n	80062a6 <_dtoa_r+0xa6e>
 80062e8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80062ec:	d1d8      	bne.n	80062a0 <_dtoa_r+0xa68>
 80062ee:	9a01      	ldr	r2, [sp, #4]
 80062f0:	2339      	movs	r3, #57	; 0x39
 80062f2:	7013      	strb	r3, [r2, #0]
 80062f4:	462b      	mov	r3, r5
 80062f6:	461d      	mov	r5, r3
 80062f8:	3b01      	subs	r3, #1
 80062fa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80062fe:	2a39      	cmp	r2, #57	; 0x39
 8006300:	d06c      	beq.n	80063dc <_dtoa_r+0xba4>
 8006302:	3201      	adds	r2, #1
 8006304:	701a      	strb	r2, [r3, #0]
 8006306:	e747      	b.n	8006198 <_dtoa_r+0x960>
 8006308:	2a00      	cmp	r2, #0
 800630a:	dd07      	ble.n	800631c <_dtoa_r+0xae4>
 800630c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006310:	d0ed      	beq.n	80062ee <_dtoa_r+0xab6>
 8006312:	9a01      	ldr	r2, [sp, #4]
 8006314:	f109 0301 	add.w	r3, r9, #1
 8006318:	7013      	strb	r3, [r2, #0]
 800631a:	e73d      	b.n	8006198 <_dtoa_r+0x960>
 800631c:	9b04      	ldr	r3, [sp, #16]
 800631e:	9a08      	ldr	r2, [sp, #32]
 8006320:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006324:	4293      	cmp	r3, r2
 8006326:	d043      	beq.n	80063b0 <_dtoa_r+0xb78>
 8006328:	4651      	mov	r1, sl
 800632a:	2300      	movs	r3, #0
 800632c:	220a      	movs	r2, #10
 800632e:	4620      	mov	r0, r4
 8006330:	f000 f9d6 	bl	80066e0 <__multadd>
 8006334:	45b8      	cmp	r8, r7
 8006336:	4682      	mov	sl, r0
 8006338:	f04f 0300 	mov.w	r3, #0
 800633c:	f04f 020a 	mov.w	r2, #10
 8006340:	4641      	mov	r1, r8
 8006342:	4620      	mov	r0, r4
 8006344:	d107      	bne.n	8006356 <_dtoa_r+0xb1e>
 8006346:	f000 f9cb 	bl	80066e0 <__multadd>
 800634a:	4680      	mov	r8, r0
 800634c:	4607      	mov	r7, r0
 800634e:	9b04      	ldr	r3, [sp, #16]
 8006350:	3301      	adds	r3, #1
 8006352:	9304      	str	r3, [sp, #16]
 8006354:	e775      	b.n	8006242 <_dtoa_r+0xa0a>
 8006356:	f000 f9c3 	bl	80066e0 <__multadd>
 800635a:	4639      	mov	r1, r7
 800635c:	4680      	mov	r8, r0
 800635e:	2300      	movs	r3, #0
 8006360:	220a      	movs	r2, #10
 8006362:	4620      	mov	r0, r4
 8006364:	f000 f9bc 	bl	80066e0 <__multadd>
 8006368:	4607      	mov	r7, r0
 800636a:	e7f0      	b.n	800634e <_dtoa_r+0xb16>
 800636c:	9b04      	ldr	r3, [sp, #16]
 800636e:	9301      	str	r3, [sp, #4]
 8006370:	9d00      	ldr	r5, [sp, #0]
 8006372:	4631      	mov	r1, r6
 8006374:	4650      	mov	r0, sl
 8006376:	f7ff f9d6 	bl	8005726 <quorem>
 800637a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800637e:	9b00      	ldr	r3, [sp, #0]
 8006380:	f805 9b01 	strb.w	r9, [r5], #1
 8006384:	1aea      	subs	r2, r5, r3
 8006386:	9b01      	ldr	r3, [sp, #4]
 8006388:	4293      	cmp	r3, r2
 800638a:	dd07      	ble.n	800639c <_dtoa_r+0xb64>
 800638c:	4651      	mov	r1, sl
 800638e:	2300      	movs	r3, #0
 8006390:	220a      	movs	r2, #10
 8006392:	4620      	mov	r0, r4
 8006394:	f000 f9a4 	bl	80066e0 <__multadd>
 8006398:	4682      	mov	sl, r0
 800639a:	e7ea      	b.n	8006372 <_dtoa_r+0xb3a>
 800639c:	9b01      	ldr	r3, [sp, #4]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	bfc8      	it	gt
 80063a2:	461d      	movgt	r5, r3
 80063a4:	9b00      	ldr	r3, [sp, #0]
 80063a6:	bfd8      	it	le
 80063a8:	2501      	movle	r5, #1
 80063aa:	441d      	add	r5, r3
 80063ac:	f04f 0800 	mov.w	r8, #0
 80063b0:	4651      	mov	r1, sl
 80063b2:	2201      	movs	r2, #1
 80063b4:	4620      	mov	r0, r4
 80063b6:	f000 fb41 	bl	8006a3c <__lshift>
 80063ba:	4631      	mov	r1, r6
 80063bc:	4682      	mov	sl, r0
 80063be:	f000 fba9 	bl	8006b14 <__mcmp>
 80063c2:	2800      	cmp	r0, #0
 80063c4:	dc96      	bgt.n	80062f4 <_dtoa_r+0xabc>
 80063c6:	d102      	bne.n	80063ce <_dtoa_r+0xb96>
 80063c8:	f019 0f01 	tst.w	r9, #1
 80063cc:	d192      	bne.n	80062f4 <_dtoa_r+0xabc>
 80063ce:	462b      	mov	r3, r5
 80063d0:	461d      	mov	r5, r3
 80063d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80063d6:	2a30      	cmp	r2, #48	; 0x30
 80063d8:	d0fa      	beq.n	80063d0 <_dtoa_r+0xb98>
 80063da:	e6dd      	b.n	8006198 <_dtoa_r+0x960>
 80063dc:	9a00      	ldr	r2, [sp, #0]
 80063de:	429a      	cmp	r2, r3
 80063e0:	d189      	bne.n	80062f6 <_dtoa_r+0xabe>
 80063e2:	f10b 0b01 	add.w	fp, fp, #1
 80063e6:	2331      	movs	r3, #49	; 0x31
 80063e8:	e796      	b.n	8006318 <_dtoa_r+0xae0>
 80063ea:	4b0a      	ldr	r3, [pc, #40]	; (8006414 <_dtoa_r+0xbdc>)
 80063ec:	f7ff ba99 	b.w	8005922 <_dtoa_r+0xea>
 80063f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	f47f aa6d 	bne.w	80058d2 <_dtoa_r+0x9a>
 80063f8:	4b07      	ldr	r3, [pc, #28]	; (8006418 <_dtoa_r+0xbe0>)
 80063fa:	f7ff ba92 	b.w	8005922 <_dtoa_r+0xea>
 80063fe:	9b01      	ldr	r3, [sp, #4]
 8006400:	2b00      	cmp	r3, #0
 8006402:	dcb5      	bgt.n	8006370 <_dtoa_r+0xb38>
 8006404:	9b07      	ldr	r3, [sp, #28]
 8006406:	2b02      	cmp	r3, #2
 8006408:	f73f aeb1 	bgt.w	800616e <_dtoa_r+0x936>
 800640c:	e7b0      	b.n	8006370 <_dtoa_r+0xb38>
 800640e:	bf00      	nop
 8006410:	08007928 	.word	0x08007928
 8006414:	08007888 	.word	0x08007888
 8006418:	080078ac 	.word	0x080078ac

0800641c <_free_r>:
 800641c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800641e:	2900      	cmp	r1, #0
 8006420:	d044      	beq.n	80064ac <_free_r+0x90>
 8006422:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006426:	9001      	str	r0, [sp, #4]
 8006428:	2b00      	cmp	r3, #0
 800642a:	f1a1 0404 	sub.w	r4, r1, #4
 800642e:	bfb8      	it	lt
 8006430:	18e4      	addlt	r4, r4, r3
 8006432:	f000 f8e7 	bl	8006604 <__malloc_lock>
 8006436:	4a1e      	ldr	r2, [pc, #120]	; (80064b0 <_free_r+0x94>)
 8006438:	9801      	ldr	r0, [sp, #4]
 800643a:	6813      	ldr	r3, [r2, #0]
 800643c:	b933      	cbnz	r3, 800644c <_free_r+0x30>
 800643e:	6063      	str	r3, [r4, #4]
 8006440:	6014      	str	r4, [r2, #0]
 8006442:	b003      	add	sp, #12
 8006444:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006448:	f000 b8e2 	b.w	8006610 <__malloc_unlock>
 800644c:	42a3      	cmp	r3, r4
 800644e:	d908      	bls.n	8006462 <_free_r+0x46>
 8006450:	6825      	ldr	r5, [r4, #0]
 8006452:	1961      	adds	r1, r4, r5
 8006454:	428b      	cmp	r3, r1
 8006456:	bf01      	itttt	eq
 8006458:	6819      	ldreq	r1, [r3, #0]
 800645a:	685b      	ldreq	r3, [r3, #4]
 800645c:	1949      	addeq	r1, r1, r5
 800645e:	6021      	streq	r1, [r4, #0]
 8006460:	e7ed      	b.n	800643e <_free_r+0x22>
 8006462:	461a      	mov	r2, r3
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	b10b      	cbz	r3, 800646c <_free_r+0x50>
 8006468:	42a3      	cmp	r3, r4
 800646a:	d9fa      	bls.n	8006462 <_free_r+0x46>
 800646c:	6811      	ldr	r1, [r2, #0]
 800646e:	1855      	adds	r5, r2, r1
 8006470:	42a5      	cmp	r5, r4
 8006472:	d10b      	bne.n	800648c <_free_r+0x70>
 8006474:	6824      	ldr	r4, [r4, #0]
 8006476:	4421      	add	r1, r4
 8006478:	1854      	adds	r4, r2, r1
 800647a:	42a3      	cmp	r3, r4
 800647c:	6011      	str	r1, [r2, #0]
 800647e:	d1e0      	bne.n	8006442 <_free_r+0x26>
 8006480:	681c      	ldr	r4, [r3, #0]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	6053      	str	r3, [r2, #4]
 8006486:	440c      	add	r4, r1
 8006488:	6014      	str	r4, [r2, #0]
 800648a:	e7da      	b.n	8006442 <_free_r+0x26>
 800648c:	d902      	bls.n	8006494 <_free_r+0x78>
 800648e:	230c      	movs	r3, #12
 8006490:	6003      	str	r3, [r0, #0]
 8006492:	e7d6      	b.n	8006442 <_free_r+0x26>
 8006494:	6825      	ldr	r5, [r4, #0]
 8006496:	1961      	adds	r1, r4, r5
 8006498:	428b      	cmp	r3, r1
 800649a:	bf04      	itt	eq
 800649c:	6819      	ldreq	r1, [r3, #0]
 800649e:	685b      	ldreq	r3, [r3, #4]
 80064a0:	6063      	str	r3, [r4, #4]
 80064a2:	bf04      	itt	eq
 80064a4:	1949      	addeq	r1, r1, r5
 80064a6:	6021      	streq	r1, [r4, #0]
 80064a8:	6054      	str	r4, [r2, #4]
 80064aa:	e7ca      	b.n	8006442 <_free_r+0x26>
 80064ac:	b003      	add	sp, #12
 80064ae:	bd30      	pop	{r4, r5, pc}
 80064b0:	20000430 	.word	0x20000430

080064b4 <malloc>:
 80064b4:	4b02      	ldr	r3, [pc, #8]	; (80064c0 <malloc+0xc>)
 80064b6:	4601      	mov	r1, r0
 80064b8:	6818      	ldr	r0, [r3, #0]
 80064ba:	f000 b823 	b.w	8006504 <_malloc_r>
 80064be:	bf00      	nop
 80064c0:	20000064 	.word	0x20000064

080064c4 <sbrk_aligned>:
 80064c4:	b570      	push	{r4, r5, r6, lr}
 80064c6:	4e0e      	ldr	r6, [pc, #56]	; (8006500 <sbrk_aligned+0x3c>)
 80064c8:	460c      	mov	r4, r1
 80064ca:	6831      	ldr	r1, [r6, #0]
 80064cc:	4605      	mov	r5, r0
 80064ce:	b911      	cbnz	r1, 80064d6 <sbrk_aligned+0x12>
 80064d0:	f000 fe40 	bl	8007154 <_sbrk_r>
 80064d4:	6030      	str	r0, [r6, #0]
 80064d6:	4621      	mov	r1, r4
 80064d8:	4628      	mov	r0, r5
 80064da:	f000 fe3b 	bl	8007154 <_sbrk_r>
 80064de:	1c43      	adds	r3, r0, #1
 80064e0:	d00a      	beq.n	80064f8 <sbrk_aligned+0x34>
 80064e2:	1cc4      	adds	r4, r0, #3
 80064e4:	f024 0403 	bic.w	r4, r4, #3
 80064e8:	42a0      	cmp	r0, r4
 80064ea:	d007      	beq.n	80064fc <sbrk_aligned+0x38>
 80064ec:	1a21      	subs	r1, r4, r0
 80064ee:	4628      	mov	r0, r5
 80064f0:	f000 fe30 	bl	8007154 <_sbrk_r>
 80064f4:	3001      	adds	r0, #1
 80064f6:	d101      	bne.n	80064fc <sbrk_aligned+0x38>
 80064f8:	f04f 34ff 	mov.w	r4, #4294967295
 80064fc:	4620      	mov	r0, r4
 80064fe:	bd70      	pop	{r4, r5, r6, pc}
 8006500:	20000434 	.word	0x20000434

08006504 <_malloc_r>:
 8006504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006508:	1ccd      	adds	r5, r1, #3
 800650a:	f025 0503 	bic.w	r5, r5, #3
 800650e:	3508      	adds	r5, #8
 8006510:	2d0c      	cmp	r5, #12
 8006512:	bf38      	it	cc
 8006514:	250c      	movcc	r5, #12
 8006516:	2d00      	cmp	r5, #0
 8006518:	4607      	mov	r7, r0
 800651a:	db01      	blt.n	8006520 <_malloc_r+0x1c>
 800651c:	42a9      	cmp	r1, r5
 800651e:	d905      	bls.n	800652c <_malloc_r+0x28>
 8006520:	230c      	movs	r3, #12
 8006522:	603b      	str	r3, [r7, #0]
 8006524:	2600      	movs	r6, #0
 8006526:	4630      	mov	r0, r6
 8006528:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800652c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006600 <_malloc_r+0xfc>
 8006530:	f000 f868 	bl	8006604 <__malloc_lock>
 8006534:	f8d8 3000 	ldr.w	r3, [r8]
 8006538:	461c      	mov	r4, r3
 800653a:	bb5c      	cbnz	r4, 8006594 <_malloc_r+0x90>
 800653c:	4629      	mov	r1, r5
 800653e:	4638      	mov	r0, r7
 8006540:	f7ff ffc0 	bl	80064c4 <sbrk_aligned>
 8006544:	1c43      	adds	r3, r0, #1
 8006546:	4604      	mov	r4, r0
 8006548:	d155      	bne.n	80065f6 <_malloc_r+0xf2>
 800654a:	f8d8 4000 	ldr.w	r4, [r8]
 800654e:	4626      	mov	r6, r4
 8006550:	2e00      	cmp	r6, #0
 8006552:	d145      	bne.n	80065e0 <_malloc_r+0xdc>
 8006554:	2c00      	cmp	r4, #0
 8006556:	d048      	beq.n	80065ea <_malloc_r+0xe6>
 8006558:	6823      	ldr	r3, [r4, #0]
 800655a:	4631      	mov	r1, r6
 800655c:	4638      	mov	r0, r7
 800655e:	eb04 0903 	add.w	r9, r4, r3
 8006562:	f000 fdf7 	bl	8007154 <_sbrk_r>
 8006566:	4581      	cmp	r9, r0
 8006568:	d13f      	bne.n	80065ea <_malloc_r+0xe6>
 800656a:	6821      	ldr	r1, [r4, #0]
 800656c:	1a6d      	subs	r5, r5, r1
 800656e:	4629      	mov	r1, r5
 8006570:	4638      	mov	r0, r7
 8006572:	f7ff ffa7 	bl	80064c4 <sbrk_aligned>
 8006576:	3001      	adds	r0, #1
 8006578:	d037      	beq.n	80065ea <_malloc_r+0xe6>
 800657a:	6823      	ldr	r3, [r4, #0]
 800657c:	442b      	add	r3, r5
 800657e:	6023      	str	r3, [r4, #0]
 8006580:	f8d8 3000 	ldr.w	r3, [r8]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d038      	beq.n	80065fa <_malloc_r+0xf6>
 8006588:	685a      	ldr	r2, [r3, #4]
 800658a:	42a2      	cmp	r2, r4
 800658c:	d12b      	bne.n	80065e6 <_malloc_r+0xe2>
 800658e:	2200      	movs	r2, #0
 8006590:	605a      	str	r2, [r3, #4]
 8006592:	e00f      	b.n	80065b4 <_malloc_r+0xb0>
 8006594:	6822      	ldr	r2, [r4, #0]
 8006596:	1b52      	subs	r2, r2, r5
 8006598:	d41f      	bmi.n	80065da <_malloc_r+0xd6>
 800659a:	2a0b      	cmp	r2, #11
 800659c:	d917      	bls.n	80065ce <_malloc_r+0xca>
 800659e:	1961      	adds	r1, r4, r5
 80065a0:	42a3      	cmp	r3, r4
 80065a2:	6025      	str	r5, [r4, #0]
 80065a4:	bf18      	it	ne
 80065a6:	6059      	strne	r1, [r3, #4]
 80065a8:	6863      	ldr	r3, [r4, #4]
 80065aa:	bf08      	it	eq
 80065ac:	f8c8 1000 	streq.w	r1, [r8]
 80065b0:	5162      	str	r2, [r4, r5]
 80065b2:	604b      	str	r3, [r1, #4]
 80065b4:	4638      	mov	r0, r7
 80065b6:	f104 060b 	add.w	r6, r4, #11
 80065ba:	f000 f829 	bl	8006610 <__malloc_unlock>
 80065be:	f026 0607 	bic.w	r6, r6, #7
 80065c2:	1d23      	adds	r3, r4, #4
 80065c4:	1af2      	subs	r2, r6, r3
 80065c6:	d0ae      	beq.n	8006526 <_malloc_r+0x22>
 80065c8:	1b9b      	subs	r3, r3, r6
 80065ca:	50a3      	str	r3, [r4, r2]
 80065cc:	e7ab      	b.n	8006526 <_malloc_r+0x22>
 80065ce:	42a3      	cmp	r3, r4
 80065d0:	6862      	ldr	r2, [r4, #4]
 80065d2:	d1dd      	bne.n	8006590 <_malloc_r+0x8c>
 80065d4:	f8c8 2000 	str.w	r2, [r8]
 80065d8:	e7ec      	b.n	80065b4 <_malloc_r+0xb0>
 80065da:	4623      	mov	r3, r4
 80065dc:	6864      	ldr	r4, [r4, #4]
 80065de:	e7ac      	b.n	800653a <_malloc_r+0x36>
 80065e0:	4634      	mov	r4, r6
 80065e2:	6876      	ldr	r6, [r6, #4]
 80065e4:	e7b4      	b.n	8006550 <_malloc_r+0x4c>
 80065e6:	4613      	mov	r3, r2
 80065e8:	e7cc      	b.n	8006584 <_malloc_r+0x80>
 80065ea:	230c      	movs	r3, #12
 80065ec:	603b      	str	r3, [r7, #0]
 80065ee:	4638      	mov	r0, r7
 80065f0:	f000 f80e 	bl	8006610 <__malloc_unlock>
 80065f4:	e797      	b.n	8006526 <_malloc_r+0x22>
 80065f6:	6025      	str	r5, [r4, #0]
 80065f8:	e7dc      	b.n	80065b4 <_malloc_r+0xb0>
 80065fa:	605b      	str	r3, [r3, #4]
 80065fc:	deff      	udf	#255	; 0xff
 80065fe:	bf00      	nop
 8006600:	20000430 	.word	0x20000430

08006604 <__malloc_lock>:
 8006604:	4801      	ldr	r0, [pc, #4]	; (800660c <__malloc_lock+0x8>)
 8006606:	f7ff b88c 	b.w	8005722 <__retarget_lock_acquire_recursive>
 800660a:	bf00      	nop
 800660c:	2000042c 	.word	0x2000042c

08006610 <__malloc_unlock>:
 8006610:	4801      	ldr	r0, [pc, #4]	; (8006618 <__malloc_unlock+0x8>)
 8006612:	f7ff b887 	b.w	8005724 <__retarget_lock_release_recursive>
 8006616:	bf00      	nop
 8006618:	2000042c 	.word	0x2000042c

0800661c <_Balloc>:
 800661c:	b570      	push	{r4, r5, r6, lr}
 800661e:	69c6      	ldr	r6, [r0, #28]
 8006620:	4604      	mov	r4, r0
 8006622:	460d      	mov	r5, r1
 8006624:	b976      	cbnz	r6, 8006644 <_Balloc+0x28>
 8006626:	2010      	movs	r0, #16
 8006628:	f7ff ff44 	bl	80064b4 <malloc>
 800662c:	4602      	mov	r2, r0
 800662e:	61e0      	str	r0, [r4, #28]
 8006630:	b920      	cbnz	r0, 800663c <_Balloc+0x20>
 8006632:	4b18      	ldr	r3, [pc, #96]	; (8006694 <_Balloc+0x78>)
 8006634:	4818      	ldr	r0, [pc, #96]	; (8006698 <_Balloc+0x7c>)
 8006636:	216b      	movs	r1, #107	; 0x6b
 8006638:	f000 fdaa 	bl	8007190 <__assert_func>
 800663c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006640:	6006      	str	r6, [r0, #0]
 8006642:	60c6      	str	r6, [r0, #12]
 8006644:	69e6      	ldr	r6, [r4, #28]
 8006646:	68f3      	ldr	r3, [r6, #12]
 8006648:	b183      	cbz	r3, 800666c <_Balloc+0x50>
 800664a:	69e3      	ldr	r3, [r4, #28]
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006652:	b9b8      	cbnz	r0, 8006684 <_Balloc+0x68>
 8006654:	2101      	movs	r1, #1
 8006656:	fa01 f605 	lsl.w	r6, r1, r5
 800665a:	1d72      	adds	r2, r6, #5
 800665c:	0092      	lsls	r2, r2, #2
 800665e:	4620      	mov	r0, r4
 8006660:	f000 fdb4 	bl	80071cc <_calloc_r>
 8006664:	b160      	cbz	r0, 8006680 <_Balloc+0x64>
 8006666:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800666a:	e00e      	b.n	800668a <_Balloc+0x6e>
 800666c:	2221      	movs	r2, #33	; 0x21
 800666e:	2104      	movs	r1, #4
 8006670:	4620      	mov	r0, r4
 8006672:	f000 fdab 	bl	80071cc <_calloc_r>
 8006676:	69e3      	ldr	r3, [r4, #28]
 8006678:	60f0      	str	r0, [r6, #12]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1e4      	bne.n	800664a <_Balloc+0x2e>
 8006680:	2000      	movs	r0, #0
 8006682:	bd70      	pop	{r4, r5, r6, pc}
 8006684:	6802      	ldr	r2, [r0, #0]
 8006686:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800668a:	2300      	movs	r3, #0
 800668c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006690:	e7f7      	b.n	8006682 <_Balloc+0x66>
 8006692:	bf00      	nop
 8006694:	080078b9 	.word	0x080078b9
 8006698:	08007939 	.word	0x08007939

0800669c <_Bfree>:
 800669c:	b570      	push	{r4, r5, r6, lr}
 800669e:	69c6      	ldr	r6, [r0, #28]
 80066a0:	4605      	mov	r5, r0
 80066a2:	460c      	mov	r4, r1
 80066a4:	b976      	cbnz	r6, 80066c4 <_Bfree+0x28>
 80066a6:	2010      	movs	r0, #16
 80066a8:	f7ff ff04 	bl	80064b4 <malloc>
 80066ac:	4602      	mov	r2, r0
 80066ae:	61e8      	str	r0, [r5, #28]
 80066b0:	b920      	cbnz	r0, 80066bc <_Bfree+0x20>
 80066b2:	4b09      	ldr	r3, [pc, #36]	; (80066d8 <_Bfree+0x3c>)
 80066b4:	4809      	ldr	r0, [pc, #36]	; (80066dc <_Bfree+0x40>)
 80066b6:	218f      	movs	r1, #143	; 0x8f
 80066b8:	f000 fd6a 	bl	8007190 <__assert_func>
 80066bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80066c0:	6006      	str	r6, [r0, #0]
 80066c2:	60c6      	str	r6, [r0, #12]
 80066c4:	b13c      	cbz	r4, 80066d6 <_Bfree+0x3a>
 80066c6:	69eb      	ldr	r3, [r5, #28]
 80066c8:	6862      	ldr	r2, [r4, #4]
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80066d0:	6021      	str	r1, [r4, #0]
 80066d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80066d6:	bd70      	pop	{r4, r5, r6, pc}
 80066d8:	080078b9 	.word	0x080078b9
 80066dc:	08007939 	.word	0x08007939

080066e0 <__multadd>:
 80066e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066e4:	690d      	ldr	r5, [r1, #16]
 80066e6:	4607      	mov	r7, r0
 80066e8:	460c      	mov	r4, r1
 80066ea:	461e      	mov	r6, r3
 80066ec:	f101 0c14 	add.w	ip, r1, #20
 80066f0:	2000      	movs	r0, #0
 80066f2:	f8dc 3000 	ldr.w	r3, [ip]
 80066f6:	b299      	uxth	r1, r3
 80066f8:	fb02 6101 	mla	r1, r2, r1, r6
 80066fc:	0c1e      	lsrs	r6, r3, #16
 80066fe:	0c0b      	lsrs	r3, r1, #16
 8006700:	fb02 3306 	mla	r3, r2, r6, r3
 8006704:	b289      	uxth	r1, r1
 8006706:	3001      	adds	r0, #1
 8006708:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800670c:	4285      	cmp	r5, r0
 800670e:	f84c 1b04 	str.w	r1, [ip], #4
 8006712:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006716:	dcec      	bgt.n	80066f2 <__multadd+0x12>
 8006718:	b30e      	cbz	r6, 800675e <__multadd+0x7e>
 800671a:	68a3      	ldr	r3, [r4, #8]
 800671c:	42ab      	cmp	r3, r5
 800671e:	dc19      	bgt.n	8006754 <__multadd+0x74>
 8006720:	6861      	ldr	r1, [r4, #4]
 8006722:	4638      	mov	r0, r7
 8006724:	3101      	adds	r1, #1
 8006726:	f7ff ff79 	bl	800661c <_Balloc>
 800672a:	4680      	mov	r8, r0
 800672c:	b928      	cbnz	r0, 800673a <__multadd+0x5a>
 800672e:	4602      	mov	r2, r0
 8006730:	4b0c      	ldr	r3, [pc, #48]	; (8006764 <__multadd+0x84>)
 8006732:	480d      	ldr	r0, [pc, #52]	; (8006768 <__multadd+0x88>)
 8006734:	21ba      	movs	r1, #186	; 0xba
 8006736:	f000 fd2b 	bl	8007190 <__assert_func>
 800673a:	6922      	ldr	r2, [r4, #16]
 800673c:	3202      	adds	r2, #2
 800673e:	f104 010c 	add.w	r1, r4, #12
 8006742:	0092      	lsls	r2, r2, #2
 8006744:	300c      	adds	r0, #12
 8006746:	f000 fd15 	bl	8007174 <memcpy>
 800674a:	4621      	mov	r1, r4
 800674c:	4638      	mov	r0, r7
 800674e:	f7ff ffa5 	bl	800669c <_Bfree>
 8006752:	4644      	mov	r4, r8
 8006754:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006758:	3501      	adds	r5, #1
 800675a:	615e      	str	r6, [r3, #20]
 800675c:	6125      	str	r5, [r4, #16]
 800675e:	4620      	mov	r0, r4
 8006760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006764:	08007928 	.word	0x08007928
 8006768:	08007939 	.word	0x08007939

0800676c <__hi0bits>:
 800676c:	0c03      	lsrs	r3, r0, #16
 800676e:	041b      	lsls	r3, r3, #16
 8006770:	b9d3      	cbnz	r3, 80067a8 <__hi0bits+0x3c>
 8006772:	0400      	lsls	r0, r0, #16
 8006774:	2310      	movs	r3, #16
 8006776:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800677a:	bf04      	itt	eq
 800677c:	0200      	lsleq	r0, r0, #8
 800677e:	3308      	addeq	r3, #8
 8006780:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006784:	bf04      	itt	eq
 8006786:	0100      	lsleq	r0, r0, #4
 8006788:	3304      	addeq	r3, #4
 800678a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800678e:	bf04      	itt	eq
 8006790:	0080      	lsleq	r0, r0, #2
 8006792:	3302      	addeq	r3, #2
 8006794:	2800      	cmp	r0, #0
 8006796:	db05      	blt.n	80067a4 <__hi0bits+0x38>
 8006798:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800679c:	f103 0301 	add.w	r3, r3, #1
 80067a0:	bf08      	it	eq
 80067a2:	2320      	moveq	r3, #32
 80067a4:	4618      	mov	r0, r3
 80067a6:	4770      	bx	lr
 80067a8:	2300      	movs	r3, #0
 80067aa:	e7e4      	b.n	8006776 <__hi0bits+0xa>

080067ac <__lo0bits>:
 80067ac:	6803      	ldr	r3, [r0, #0]
 80067ae:	f013 0207 	ands.w	r2, r3, #7
 80067b2:	d00c      	beq.n	80067ce <__lo0bits+0x22>
 80067b4:	07d9      	lsls	r1, r3, #31
 80067b6:	d422      	bmi.n	80067fe <__lo0bits+0x52>
 80067b8:	079a      	lsls	r2, r3, #30
 80067ba:	bf49      	itett	mi
 80067bc:	085b      	lsrmi	r3, r3, #1
 80067be:	089b      	lsrpl	r3, r3, #2
 80067c0:	6003      	strmi	r3, [r0, #0]
 80067c2:	2201      	movmi	r2, #1
 80067c4:	bf5c      	itt	pl
 80067c6:	6003      	strpl	r3, [r0, #0]
 80067c8:	2202      	movpl	r2, #2
 80067ca:	4610      	mov	r0, r2
 80067cc:	4770      	bx	lr
 80067ce:	b299      	uxth	r1, r3
 80067d0:	b909      	cbnz	r1, 80067d6 <__lo0bits+0x2a>
 80067d2:	0c1b      	lsrs	r3, r3, #16
 80067d4:	2210      	movs	r2, #16
 80067d6:	b2d9      	uxtb	r1, r3
 80067d8:	b909      	cbnz	r1, 80067de <__lo0bits+0x32>
 80067da:	3208      	adds	r2, #8
 80067dc:	0a1b      	lsrs	r3, r3, #8
 80067de:	0719      	lsls	r1, r3, #28
 80067e0:	bf04      	itt	eq
 80067e2:	091b      	lsreq	r3, r3, #4
 80067e4:	3204      	addeq	r2, #4
 80067e6:	0799      	lsls	r1, r3, #30
 80067e8:	bf04      	itt	eq
 80067ea:	089b      	lsreq	r3, r3, #2
 80067ec:	3202      	addeq	r2, #2
 80067ee:	07d9      	lsls	r1, r3, #31
 80067f0:	d403      	bmi.n	80067fa <__lo0bits+0x4e>
 80067f2:	085b      	lsrs	r3, r3, #1
 80067f4:	f102 0201 	add.w	r2, r2, #1
 80067f8:	d003      	beq.n	8006802 <__lo0bits+0x56>
 80067fa:	6003      	str	r3, [r0, #0]
 80067fc:	e7e5      	b.n	80067ca <__lo0bits+0x1e>
 80067fe:	2200      	movs	r2, #0
 8006800:	e7e3      	b.n	80067ca <__lo0bits+0x1e>
 8006802:	2220      	movs	r2, #32
 8006804:	e7e1      	b.n	80067ca <__lo0bits+0x1e>
	...

08006808 <__i2b>:
 8006808:	b510      	push	{r4, lr}
 800680a:	460c      	mov	r4, r1
 800680c:	2101      	movs	r1, #1
 800680e:	f7ff ff05 	bl	800661c <_Balloc>
 8006812:	4602      	mov	r2, r0
 8006814:	b928      	cbnz	r0, 8006822 <__i2b+0x1a>
 8006816:	4b05      	ldr	r3, [pc, #20]	; (800682c <__i2b+0x24>)
 8006818:	4805      	ldr	r0, [pc, #20]	; (8006830 <__i2b+0x28>)
 800681a:	f240 1145 	movw	r1, #325	; 0x145
 800681e:	f000 fcb7 	bl	8007190 <__assert_func>
 8006822:	2301      	movs	r3, #1
 8006824:	6144      	str	r4, [r0, #20]
 8006826:	6103      	str	r3, [r0, #16]
 8006828:	bd10      	pop	{r4, pc}
 800682a:	bf00      	nop
 800682c:	08007928 	.word	0x08007928
 8006830:	08007939 	.word	0x08007939

08006834 <__multiply>:
 8006834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006838:	4691      	mov	r9, r2
 800683a:	690a      	ldr	r2, [r1, #16]
 800683c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006840:	429a      	cmp	r2, r3
 8006842:	bfb8      	it	lt
 8006844:	460b      	movlt	r3, r1
 8006846:	460c      	mov	r4, r1
 8006848:	bfbc      	itt	lt
 800684a:	464c      	movlt	r4, r9
 800684c:	4699      	movlt	r9, r3
 800684e:	6927      	ldr	r7, [r4, #16]
 8006850:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006854:	68a3      	ldr	r3, [r4, #8]
 8006856:	6861      	ldr	r1, [r4, #4]
 8006858:	eb07 060a 	add.w	r6, r7, sl
 800685c:	42b3      	cmp	r3, r6
 800685e:	b085      	sub	sp, #20
 8006860:	bfb8      	it	lt
 8006862:	3101      	addlt	r1, #1
 8006864:	f7ff feda 	bl	800661c <_Balloc>
 8006868:	b930      	cbnz	r0, 8006878 <__multiply+0x44>
 800686a:	4602      	mov	r2, r0
 800686c:	4b44      	ldr	r3, [pc, #272]	; (8006980 <__multiply+0x14c>)
 800686e:	4845      	ldr	r0, [pc, #276]	; (8006984 <__multiply+0x150>)
 8006870:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006874:	f000 fc8c 	bl	8007190 <__assert_func>
 8006878:	f100 0514 	add.w	r5, r0, #20
 800687c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006880:	462b      	mov	r3, r5
 8006882:	2200      	movs	r2, #0
 8006884:	4543      	cmp	r3, r8
 8006886:	d321      	bcc.n	80068cc <__multiply+0x98>
 8006888:	f104 0314 	add.w	r3, r4, #20
 800688c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006890:	f109 0314 	add.w	r3, r9, #20
 8006894:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006898:	9202      	str	r2, [sp, #8]
 800689a:	1b3a      	subs	r2, r7, r4
 800689c:	3a15      	subs	r2, #21
 800689e:	f022 0203 	bic.w	r2, r2, #3
 80068a2:	3204      	adds	r2, #4
 80068a4:	f104 0115 	add.w	r1, r4, #21
 80068a8:	428f      	cmp	r7, r1
 80068aa:	bf38      	it	cc
 80068ac:	2204      	movcc	r2, #4
 80068ae:	9201      	str	r2, [sp, #4]
 80068b0:	9a02      	ldr	r2, [sp, #8]
 80068b2:	9303      	str	r3, [sp, #12]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d80c      	bhi.n	80068d2 <__multiply+0x9e>
 80068b8:	2e00      	cmp	r6, #0
 80068ba:	dd03      	ble.n	80068c4 <__multiply+0x90>
 80068bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d05b      	beq.n	800697c <__multiply+0x148>
 80068c4:	6106      	str	r6, [r0, #16]
 80068c6:	b005      	add	sp, #20
 80068c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068cc:	f843 2b04 	str.w	r2, [r3], #4
 80068d0:	e7d8      	b.n	8006884 <__multiply+0x50>
 80068d2:	f8b3 a000 	ldrh.w	sl, [r3]
 80068d6:	f1ba 0f00 	cmp.w	sl, #0
 80068da:	d024      	beq.n	8006926 <__multiply+0xf2>
 80068dc:	f104 0e14 	add.w	lr, r4, #20
 80068e0:	46a9      	mov	r9, r5
 80068e2:	f04f 0c00 	mov.w	ip, #0
 80068e6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80068ea:	f8d9 1000 	ldr.w	r1, [r9]
 80068ee:	fa1f fb82 	uxth.w	fp, r2
 80068f2:	b289      	uxth	r1, r1
 80068f4:	fb0a 110b 	mla	r1, sl, fp, r1
 80068f8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80068fc:	f8d9 2000 	ldr.w	r2, [r9]
 8006900:	4461      	add	r1, ip
 8006902:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006906:	fb0a c20b 	mla	r2, sl, fp, ip
 800690a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800690e:	b289      	uxth	r1, r1
 8006910:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006914:	4577      	cmp	r7, lr
 8006916:	f849 1b04 	str.w	r1, [r9], #4
 800691a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800691e:	d8e2      	bhi.n	80068e6 <__multiply+0xb2>
 8006920:	9a01      	ldr	r2, [sp, #4]
 8006922:	f845 c002 	str.w	ip, [r5, r2]
 8006926:	9a03      	ldr	r2, [sp, #12]
 8006928:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800692c:	3304      	adds	r3, #4
 800692e:	f1b9 0f00 	cmp.w	r9, #0
 8006932:	d021      	beq.n	8006978 <__multiply+0x144>
 8006934:	6829      	ldr	r1, [r5, #0]
 8006936:	f104 0c14 	add.w	ip, r4, #20
 800693a:	46ae      	mov	lr, r5
 800693c:	f04f 0a00 	mov.w	sl, #0
 8006940:	f8bc b000 	ldrh.w	fp, [ip]
 8006944:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006948:	fb09 220b 	mla	r2, r9, fp, r2
 800694c:	4452      	add	r2, sl
 800694e:	b289      	uxth	r1, r1
 8006950:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006954:	f84e 1b04 	str.w	r1, [lr], #4
 8006958:	f85c 1b04 	ldr.w	r1, [ip], #4
 800695c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006960:	f8be 1000 	ldrh.w	r1, [lr]
 8006964:	fb09 110a 	mla	r1, r9, sl, r1
 8006968:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800696c:	4567      	cmp	r7, ip
 800696e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006972:	d8e5      	bhi.n	8006940 <__multiply+0x10c>
 8006974:	9a01      	ldr	r2, [sp, #4]
 8006976:	50a9      	str	r1, [r5, r2]
 8006978:	3504      	adds	r5, #4
 800697a:	e799      	b.n	80068b0 <__multiply+0x7c>
 800697c:	3e01      	subs	r6, #1
 800697e:	e79b      	b.n	80068b8 <__multiply+0x84>
 8006980:	08007928 	.word	0x08007928
 8006984:	08007939 	.word	0x08007939

08006988 <__pow5mult>:
 8006988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800698c:	4615      	mov	r5, r2
 800698e:	f012 0203 	ands.w	r2, r2, #3
 8006992:	4606      	mov	r6, r0
 8006994:	460f      	mov	r7, r1
 8006996:	d007      	beq.n	80069a8 <__pow5mult+0x20>
 8006998:	4c25      	ldr	r4, [pc, #148]	; (8006a30 <__pow5mult+0xa8>)
 800699a:	3a01      	subs	r2, #1
 800699c:	2300      	movs	r3, #0
 800699e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80069a2:	f7ff fe9d 	bl	80066e0 <__multadd>
 80069a6:	4607      	mov	r7, r0
 80069a8:	10ad      	asrs	r5, r5, #2
 80069aa:	d03d      	beq.n	8006a28 <__pow5mult+0xa0>
 80069ac:	69f4      	ldr	r4, [r6, #28]
 80069ae:	b97c      	cbnz	r4, 80069d0 <__pow5mult+0x48>
 80069b0:	2010      	movs	r0, #16
 80069b2:	f7ff fd7f 	bl	80064b4 <malloc>
 80069b6:	4602      	mov	r2, r0
 80069b8:	61f0      	str	r0, [r6, #28]
 80069ba:	b928      	cbnz	r0, 80069c8 <__pow5mult+0x40>
 80069bc:	4b1d      	ldr	r3, [pc, #116]	; (8006a34 <__pow5mult+0xac>)
 80069be:	481e      	ldr	r0, [pc, #120]	; (8006a38 <__pow5mult+0xb0>)
 80069c0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80069c4:	f000 fbe4 	bl	8007190 <__assert_func>
 80069c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80069cc:	6004      	str	r4, [r0, #0]
 80069ce:	60c4      	str	r4, [r0, #12]
 80069d0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80069d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80069d8:	b94c      	cbnz	r4, 80069ee <__pow5mult+0x66>
 80069da:	f240 2171 	movw	r1, #625	; 0x271
 80069de:	4630      	mov	r0, r6
 80069e0:	f7ff ff12 	bl	8006808 <__i2b>
 80069e4:	2300      	movs	r3, #0
 80069e6:	f8c8 0008 	str.w	r0, [r8, #8]
 80069ea:	4604      	mov	r4, r0
 80069ec:	6003      	str	r3, [r0, #0]
 80069ee:	f04f 0900 	mov.w	r9, #0
 80069f2:	07eb      	lsls	r3, r5, #31
 80069f4:	d50a      	bpl.n	8006a0c <__pow5mult+0x84>
 80069f6:	4639      	mov	r1, r7
 80069f8:	4622      	mov	r2, r4
 80069fa:	4630      	mov	r0, r6
 80069fc:	f7ff ff1a 	bl	8006834 <__multiply>
 8006a00:	4639      	mov	r1, r7
 8006a02:	4680      	mov	r8, r0
 8006a04:	4630      	mov	r0, r6
 8006a06:	f7ff fe49 	bl	800669c <_Bfree>
 8006a0a:	4647      	mov	r7, r8
 8006a0c:	106d      	asrs	r5, r5, #1
 8006a0e:	d00b      	beq.n	8006a28 <__pow5mult+0xa0>
 8006a10:	6820      	ldr	r0, [r4, #0]
 8006a12:	b938      	cbnz	r0, 8006a24 <__pow5mult+0x9c>
 8006a14:	4622      	mov	r2, r4
 8006a16:	4621      	mov	r1, r4
 8006a18:	4630      	mov	r0, r6
 8006a1a:	f7ff ff0b 	bl	8006834 <__multiply>
 8006a1e:	6020      	str	r0, [r4, #0]
 8006a20:	f8c0 9000 	str.w	r9, [r0]
 8006a24:	4604      	mov	r4, r0
 8006a26:	e7e4      	b.n	80069f2 <__pow5mult+0x6a>
 8006a28:	4638      	mov	r0, r7
 8006a2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a2e:	bf00      	nop
 8006a30:	08007a88 	.word	0x08007a88
 8006a34:	080078b9 	.word	0x080078b9
 8006a38:	08007939 	.word	0x08007939

08006a3c <__lshift>:
 8006a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a40:	460c      	mov	r4, r1
 8006a42:	6849      	ldr	r1, [r1, #4]
 8006a44:	6923      	ldr	r3, [r4, #16]
 8006a46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a4a:	68a3      	ldr	r3, [r4, #8]
 8006a4c:	4607      	mov	r7, r0
 8006a4e:	4691      	mov	r9, r2
 8006a50:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a54:	f108 0601 	add.w	r6, r8, #1
 8006a58:	42b3      	cmp	r3, r6
 8006a5a:	db0b      	blt.n	8006a74 <__lshift+0x38>
 8006a5c:	4638      	mov	r0, r7
 8006a5e:	f7ff fddd 	bl	800661c <_Balloc>
 8006a62:	4605      	mov	r5, r0
 8006a64:	b948      	cbnz	r0, 8006a7a <__lshift+0x3e>
 8006a66:	4602      	mov	r2, r0
 8006a68:	4b28      	ldr	r3, [pc, #160]	; (8006b0c <__lshift+0xd0>)
 8006a6a:	4829      	ldr	r0, [pc, #164]	; (8006b10 <__lshift+0xd4>)
 8006a6c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006a70:	f000 fb8e 	bl	8007190 <__assert_func>
 8006a74:	3101      	adds	r1, #1
 8006a76:	005b      	lsls	r3, r3, #1
 8006a78:	e7ee      	b.n	8006a58 <__lshift+0x1c>
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	f100 0114 	add.w	r1, r0, #20
 8006a80:	f100 0210 	add.w	r2, r0, #16
 8006a84:	4618      	mov	r0, r3
 8006a86:	4553      	cmp	r3, sl
 8006a88:	db33      	blt.n	8006af2 <__lshift+0xb6>
 8006a8a:	6920      	ldr	r0, [r4, #16]
 8006a8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a90:	f104 0314 	add.w	r3, r4, #20
 8006a94:	f019 091f 	ands.w	r9, r9, #31
 8006a98:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a9c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006aa0:	d02b      	beq.n	8006afa <__lshift+0xbe>
 8006aa2:	f1c9 0e20 	rsb	lr, r9, #32
 8006aa6:	468a      	mov	sl, r1
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	6818      	ldr	r0, [r3, #0]
 8006aac:	fa00 f009 	lsl.w	r0, r0, r9
 8006ab0:	4310      	orrs	r0, r2
 8006ab2:	f84a 0b04 	str.w	r0, [sl], #4
 8006ab6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006aba:	459c      	cmp	ip, r3
 8006abc:	fa22 f20e 	lsr.w	r2, r2, lr
 8006ac0:	d8f3      	bhi.n	8006aaa <__lshift+0x6e>
 8006ac2:	ebac 0304 	sub.w	r3, ip, r4
 8006ac6:	3b15      	subs	r3, #21
 8006ac8:	f023 0303 	bic.w	r3, r3, #3
 8006acc:	3304      	adds	r3, #4
 8006ace:	f104 0015 	add.w	r0, r4, #21
 8006ad2:	4584      	cmp	ip, r0
 8006ad4:	bf38      	it	cc
 8006ad6:	2304      	movcc	r3, #4
 8006ad8:	50ca      	str	r2, [r1, r3]
 8006ada:	b10a      	cbz	r2, 8006ae0 <__lshift+0xa4>
 8006adc:	f108 0602 	add.w	r6, r8, #2
 8006ae0:	3e01      	subs	r6, #1
 8006ae2:	4638      	mov	r0, r7
 8006ae4:	612e      	str	r6, [r5, #16]
 8006ae6:	4621      	mov	r1, r4
 8006ae8:	f7ff fdd8 	bl	800669c <_Bfree>
 8006aec:	4628      	mov	r0, r5
 8006aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006af2:	f842 0f04 	str.w	r0, [r2, #4]!
 8006af6:	3301      	adds	r3, #1
 8006af8:	e7c5      	b.n	8006a86 <__lshift+0x4a>
 8006afa:	3904      	subs	r1, #4
 8006afc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b00:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b04:	459c      	cmp	ip, r3
 8006b06:	d8f9      	bhi.n	8006afc <__lshift+0xc0>
 8006b08:	e7ea      	b.n	8006ae0 <__lshift+0xa4>
 8006b0a:	bf00      	nop
 8006b0c:	08007928 	.word	0x08007928
 8006b10:	08007939 	.word	0x08007939

08006b14 <__mcmp>:
 8006b14:	b530      	push	{r4, r5, lr}
 8006b16:	6902      	ldr	r2, [r0, #16]
 8006b18:	690c      	ldr	r4, [r1, #16]
 8006b1a:	1b12      	subs	r2, r2, r4
 8006b1c:	d10e      	bne.n	8006b3c <__mcmp+0x28>
 8006b1e:	f100 0314 	add.w	r3, r0, #20
 8006b22:	3114      	adds	r1, #20
 8006b24:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006b28:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006b2c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006b30:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006b34:	42a5      	cmp	r5, r4
 8006b36:	d003      	beq.n	8006b40 <__mcmp+0x2c>
 8006b38:	d305      	bcc.n	8006b46 <__mcmp+0x32>
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	4610      	mov	r0, r2
 8006b3e:	bd30      	pop	{r4, r5, pc}
 8006b40:	4283      	cmp	r3, r0
 8006b42:	d3f3      	bcc.n	8006b2c <__mcmp+0x18>
 8006b44:	e7fa      	b.n	8006b3c <__mcmp+0x28>
 8006b46:	f04f 32ff 	mov.w	r2, #4294967295
 8006b4a:	e7f7      	b.n	8006b3c <__mcmp+0x28>

08006b4c <__mdiff>:
 8006b4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b50:	460c      	mov	r4, r1
 8006b52:	4606      	mov	r6, r0
 8006b54:	4611      	mov	r1, r2
 8006b56:	4620      	mov	r0, r4
 8006b58:	4690      	mov	r8, r2
 8006b5a:	f7ff ffdb 	bl	8006b14 <__mcmp>
 8006b5e:	1e05      	subs	r5, r0, #0
 8006b60:	d110      	bne.n	8006b84 <__mdiff+0x38>
 8006b62:	4629      	mov	r1, r5
 8006b64:	4630      	mov	r0, r6
 8006b66:	f7ff fd59 	bl	800661c <_Balloc>
 8006b6a:	b930      	cbnz	r0, 8006b7a <__mdiff+0x2e>
 8006b6c:	4b3a      	ldr	r3, [pc, #232]	; (8006c58 <__mdiff+0x10c>)
 8006b6e:	4602      	mov	r2, r0
 8006b70:	f240 2137 	movw	r1, #567	; 0x237
 8006b74:	4839      	ldr	r0, [pc, #228]	; (8006c5c <__mdiff+0x110>)
 8006b76:	f000 fb0b 	bl	8007190 <__assert_func>
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006b80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b84:	bfa4      	itt	ge
 8006b86:	4643      	movge	r3, r8
 8006b88:	46a0      	movge	r8, r4
 8006b8a:	4630      	mov	r0, r6
 8006b8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006b90:	bfa6      	itte	ge
 8006b92:	461c      	movge	r4, r3
 8006b94:	2500      	movge	r5, #0
 8006b96:	2501      	movlt	r5, #1
 8006b98:	f7ff fd40 	bl	800661c <_Balloc>
 8006b9c:	b920      	cbnz	r0, 8006ba8 <__mdiff+0x5c>
 8006b9e:	4b2e      	ldr	r3, [pc, #184]	; (8006c58 <__mdiff+0x10c>)
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	f240 2145 	movw	r1, #581	; 0x245
 8006ba6:	e7e5      	b.n	8006b74 <__mdiff+0x28>
 8006ba8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006bac:	6926      	ldr	r6, [r4, #16]
 8006bae:	60c5      	str	r5, [r0, #12]
 8006bb0:	f104 0914 	add.w	r9, r4, #20
 8006bb4:	f108 0514 	add.w	r5, r8, #20
 8006bb8:	f100 0e14 	add.w	lr, r0, #20
 8006bbc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006bc0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006bc4:	f108 0210 	add.w	r2, r8, #16
 8006bc8:	46f2      	mov	sl, lr
 8006bca:	2100      	movs	r1, #0
 8006bcc:	f859 3b04 	ldr.w	r3, [r9], #4
 8006bd0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006bd4:	fa11 f88b 	uxtah	r8, r1, fp
 8006bd8:	b299      	uxth	r1, r3
 8006bda:	0c1b      	lsrs	r3, r3, #16
 8006bdc:	eba8 0801 	sub.w	r8, r8, r1
 8006be0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006be4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006be8:	fa1f f888 	uxth.w	r8, r8
 8006bec:	1419      	asrs	r1, r3, #16
 8006bee:	454e      	cmp	r6, r9
 8006bf0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006bf4:	f84a 3b04 	str.w	r3, [sl], #4
 8006bf8:	d8e8      	bhi.n	8006bcc <__mdiff+0x80>
 8006bfa:	1b33      	subs	r3, r6, r4
 8006bfc:	3b15      	subs	r3, #21
 8006bfe:	f023 0303 	bic.w	r3, r3, #3
 8006c02:	3304      	adds	r3, #4
 8006c04:	3415      	adds	r4, #21
 8006c06:	42a6      	cmp	r6, r4
 8006c08:	bf38      	it	cc
 8006c0a:	2304      	movcc	r3, #4
 8006c0c:	441d      	add	r5, r3
 8006c0e:	4473      	add	r3, lr
 8006c10:	469e      	mov	lr, r3
 8006c12:	462e      	mov	r6, r5
 8006c14:	4566      	cmp	r6, ip
 8006c16:	d30e      	bcc.n	8006c36 <__mdiff+0xea>
 8006c18:	f10c 0203 	add.w	r2, ip, #3
 8006c1c:	1b52      	subs	r2, r2, r5
 8006c1e:	f022 0203 	bic.w	r2, r2, #3
 8006c22:	3d03      	subs	r5, #3
 8006c24:	45ac      	cmp	ip, r5
 8006c26:	bf38      	it	cc
 8006c28:	2200      	movcc	r2, #0
 8006c2a:	4413      	add	r3, r2
 8006c2c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006c30:	b17a      	cbz	r2, 8006c52 <__mdiff+0x106>
 8006c32:	6107      	str	r7, [r0, #16]
 8006c34:	e7a4      	b.n	8006b80 <__mdiff+0x34>
 8006c36:	f856 8b04 	ldr.w	r8, [r6], #4
 8006c3a:	fa11 f288 	uxtah	r2, r1, r8
 8006c3e:	1414      	asrs	r4, r2, #16
 8006c40:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006c44:	b292      	uxth	r2, r2
 8006c46:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006c4a:	f84e 2b04 	str.w	r2, [lr], #4
 8006c4e:	1421      	asrs	r1, r4, #16
 8006c50:	e7e0      	b.n	8006c14 <__mdiff+0xc8>
 8006c52:	3f01      	subs	r7, #1
 8006c54:	e7ea      	b.n	8006c2c <__mdiff+0xe0>
 8006c56:	bf00      	nop
 8006c58:	08007928 	.word	0x08007928
 8006c5c:	08007939 	.word	0x08007939

08006c60 <__d2b>:
 8006c60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c64:	460f      	mov	r7, r1
 8006c66:	2101      	movs	r1, #1
 8006c68:	ec59 8b10 	vmov	r8, r9, d0
 8006c6c:	4616      	mov	r6, r2
 8006c6e:	f7ff fcd5 	bl	800661c <_Balloc>
 8006c72:	4604      	mov	r4, r0
 8006c74:	b930      	cbnz	r0, 8006c84 <__d2b+0x24>
 8006c76:	4602      	mov	r2, r0
 8006c78:	4b24      	ldr	r3, [pc, #144]	; (8006d0c <__d2b+0xac>)
 8006c7a:	4825      	ldr	r0, [pc, #148]	; (8006d10 <__d2b+0xb0>)
 8006c7c:	f240 310f 	movw	r1, #783	; 0x30f
 8006c80:	f000 fa86 	bl	8007190 <__assert_func>
 8006c84:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006c88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c8c:	bb2d      	cbnz	r5, 8006cda <__d2b+0x7a>
 8006c8e:	9301      	str	r3, [sp, #4]
 8006c90:	f1b8 0300 	subs.w	r3, r8, #0
 8006c94:	d026      	beq.n	8006ce4 <__d2b+0x84>
 8006c96:	4668      	mov	r0, sp
 8006c98:	9300      	str	r3, [sp, #0]
 8006c9a:	f7ff fd87 	bl	80067ac <__lo0bits>
 8006c9e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006ca2:	b1e8      	cbz	r0, 8006ce0 <__d2b+0x80>
 8006ca4:	f1c0 0320 	rsb	r3, r0, #32
 8006ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cac:	430b      	orrs	r3, r1
 8006cae:	40c2      	lsrs	r2, r0
 8006cb0:	6163      	str	r3, [r4, #20]
 8006cb2:	9201      	str	r2, [sp, #4]
 8006cb4:	9b01      	ldr	r3, [sp, #4]
 8006cb6:	61a3      	str	r3, [r4, #24]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	bf14      	ite	ne
 8006cbc:	2202      	movne	r2, #2
 8006cbe:	2201      	moveq	r2, #1
 8006cc0:	6122      	str	r2, [r4, #16]
 8006cc2:	b1bd      	cbz	r5, 8006cf4 <__d2b+0x94>
 8006cc4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006cc8:	4405      	add	r5, r0
 8006cca:	603d      	str	r5, [r7, #0]
 8006ccc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006cd0:	6030      	str	r0, [r6, #0]
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	b003      	add	sp, #12
 8006cd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006cda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006cde:	e7d6      	b.n	8006c8e <__d2b+0x2e>
 8006ce0:	6161      	str	r1, [r4, #20]
 8006ce2:	e7e7      	b.n	8006cb4 <__d2b+0x54>
 8006ce4:	a801      	add	r0, sp, #4
 8006ce6:	f7ff fd61 	bl	80067ac <__lo0bits>
 8006cea:	9b01      	ldr	r3, [sp, #4]
 8006cec:	6163      	str	r3, [r4, #20]
 8006cee:	3020      	adds	r0, #32
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	e7e5      	b.n	8006cc0 <__d2b+0x60>
 8006cf4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006cf8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006cfc:	6038      	str	r0, [r7, #0]
 8006cfe:	6918      	ldr	r0, [r3, #16]
 8006d00:	f7ff fd34 	bl	800676c <__hi0bits>
 8006d04:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006d08:	e7e2      	b.n	8006cd0 <__d2b+0x70>
 8006d0a:	bf00      	nop
 8006d0c:	08007928 	.word	0x08007928
 8006d10:	08007939 	.word	0x08007939

08006d14 <__ssputs_r>:
 8006d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d18:	688e      	ldr	r6, [r1, #8]
 8006d1a:	461f      	mov	r7, r3
 8006d1c:	42be      	cmp	r6, r7
 8006d1e:	680b      	ldr	r3, [r1, #0]
 8006d20:	4682      	mov	sl, r0
 8006d22:	460c      	mov	r4, r1
 8006d24:	4690      	mov	r8, r2
 8006d26:	d82c      	bhi.n	8006d82 <__ssputs_r+0x6e>
 8006d28:	898a      	ldrh	r2, [r1, #12]
 8006d2a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006d2e:	d026      	beq.n	8006d7e <__ssputs_r+0x6a>
 8006d30:	6965      	ldr	r5, [r4, #20]
 8006d32:	6909      	ldr	r1, [r1, #16]
 8006d34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006d38:	eba3 0901 	sub.w	r9, r3, r1
 8006d3c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006d40:	1c7b      	adds	r3, r7, #1
 8006d42:	444b      	add	r3, r9
 8006d44:	106d      	asrs	r5, r5, #1
 8006d46:	429d      	cmp	r5, r3
 8006d48:	bf38      	it	cc
 8006d4a:	461d      	movcc	r5, r3
 8006d4c:	0553      	lsls	r3, r2, #21
 8006d4e:	d527      	bpl.n	8006da0 <__ssputs_r+0x8c>
 8006d50:	4629      	mov	r1, r5
 8006d52:	f7ff fbd7 	bl	8006504 <_malloc_r>
 8006d56:	4606      	mov	r6, r0
 8006d58:	b360      	cbz	r0, 8006db4 <__ssputs_r+0xa0>
 8006d5a:	6921      	ldr	r1, [r4, #16]
 8006d5c:	464a      	mov	r2, r9
 8006d5e:	f000 fa09 	bl	8007174 <memcpy>
 8006d62:	89a3      	ldrh	r3, [r4, #12]
 8006d64:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006d68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d6c:	81a3      	strh	r3, [r4, #12]
 8006d6e:	6126      	str	r6, [r4, #16]
 8006d70:	6165      	str	r5, [r4, #20]
 8006d72:	444e      	add	r6, r9
 8006d74:	eba5 0509 	sub.w	r5, r5, r9
 8006d78:	6026      	str	r6, [r4, #0]
 8006d7a:	60a5      	str	r5, [r4, #8]
 8006d7c:	463e      	mov	r6, r7
 8006d7e:	42be      	cmp	r6, r7
 8006d80:	d900      	bls.n	8006d84 <__ssputs_r+0x70>
 8006d82:	463e      	mov	r6, r7
 8006d84:	6820      	ldr	r0, [r4, #0]
 8006d86:	4632      	mov	r2, r6
 8006d88:	4641      	mov	r1, r8
 8006d8a:	f000 f9c9 	bl	8007120 <memmove>
 8006d8e:	68a3      	ldr	r3, [r4, #8]
 8006d90:	1b9b      	subs	r3, r3, r6
 8006d92:	60a3      	str	r3, [r4, #8]
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	4433      	add	r3, r6
 8006d98:	6023      	str	r3, [r4, #0]
 8006d9a:	2000      	movs	r0, #0
 8006d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006da0:	462a      	mov	r2, r5
 8006da2:	f000 fa3b 	bl	800721c <_realloc_r>
 8006da6:	4606      	mov	r6, r0
 8006da8:	2800      	cmp	r0, #0
 8006daa:	d1e0      	bne.n	8006d6e <__ssputs_r+0x5a>
 8006dac:	6921      	ldr	r1, [r4, #16]
 8006dae:	4650      	mov	r0, sl
 8006db0:	f7ff fb34 	bl	800641c <_free_r>
 8006db4:	230c      	movs	r3, #12
 8006db6:	f8ca 3000 	str.w	r3, [sl]
 8006dba:	89a3      	ldrh	r3, [r4, #12]
 8006dbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dc0:	81a3      	strh	r3, [r4, #12]
 8006dc2:	f04f 30ff 	mov.w	r0, #4294967295
 8006dc6:	e7e9      	b.n	8006d9c <__ssputs_r+0x88>

08006dc8 <_svfiprintf_r>:
 8006dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dcc:	4698      	mov	r8, r3
 8006dce:	898b      	ldrh	r3, [r1, #12]
 8006dd0:	061b      	lsls	r3, r3, #24
 8006dd2:	b09d      	sub	sp, #116	; 0x74
 8006dd4:	4607      	mov	r7, r0
 8006dd6:	460d      	mov	r5, r1
 8006dd8:	4614      	mov	r4, r2
 8006dda:	d50e      	bpl.n	8006dfa <_svfiprintf_r+0x32>
 8006ddc:	690b      	ldr	r3, [r1, #16]
 8006dde:	b963      	cbnz	r3, 8006dfa <_svfiprintf_r+0x32>
 8006de0:	2140      	movs	r1, #64	; 0x40
 8006de2:	f7ff fb8f 	bl	8006504 <_malloc_r>
 8006de6:	6028      	str	r0, [r5, #0]
 8006de8:	6128      	str	r0, [r5, #16]
 8006dea:	b920      	cbnz	r0, 8006df6 <_svfiprintf_r+0x2e>
 8006dec:	230c      	movs	r3, #12
 8006dee:	603b      	str	r3, [r7, #0]
 8006df0:	f04f 30ff 	mov.w	r0, #4294967295
 8006df4:	e0d0      	b.n	8006f98 <_svfiprintf_r+0x1d0>
 8006df6:	2340      	movs	r3, #64	; 0x40
 8006df8:	616b      	str	r3, [r5, #20]
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	9309      	str	r3, [sp, #36]	; 0x24
 8006dfe:	2320      	movs	r3, #32
 8006e00:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e04:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e08:	2330      	movs	r3, #48	; 0x30
 8006e0a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006fb0 <_svfiprintf_r+0x1e8>
 8006e0e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e12:	f04f 0901 	mov.w	r9, #1
 8006e16:	4623      	mov	r3, r4
 8006e18:	469a      	mov	sl, r3
 8006e1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e1e:	b10a      	cbz	r2, 8006e24 <_svfiprintf_r+0x5c>
 8006e20:	2a25      	cmp	r2, #37	; 0x25
 8006e22:	d1f9      	bne.n	8006e18 <_svfiprintf_r+0x50>
 8006e24:	ebba 0b04 	subs.w	fp, sl, r4
 8006e28:	d00b      	beq.n	8006e42 <_svfiprintf_r+0x7a>
 8006e2a:	465b      	mov	r3, fp
 8006e2c:	4622      	mov	r2, r4
 8006e2e:	4629      	mov	r1, r5
 8006e30:	4638      	mov	r0, r7
 8006e32:	f7ff ff6f 	bl	8006d14 <__ssputs_r>
 8006e36:	3001      	adds	r0, #1
 8006e38:	f000 80a9 	beq.w	8006f8e <_svfiprintf_r+0x1c6>
 8006e3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e3e:	445a      	add	r2, fp
 8006e40:	9209      	str	r2, [sp, #36]	; 0x24
 8006e42:	f89a 3000 	ldrb.w	r3, [sl]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	f000 80a1 	beq.w	8006f8e <_svfiprintf_r+0x1c6>
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e56:	f10a 0a01 	add.w	sl, sl, #1
 8006e5a:	9304      	str	r3, [sp, #16]
 8006e5c:	9307      	str	r3, [sp, #28]
 8006e5e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e62:	931a      	str	r3, [sp, #104]	; 0x68
 8006e64:	4654      	mov	r4, sl
 8006e66:	2205      	movs	r2, #5
 8006e68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e6c:	4850      	ldr	r0, [pc, #320]	; (8006fb0 <_svfiprintf_r+0x1e8>)
 8006e6e:	f7f9 f9b7 	bl	80001e0 <memchr>
 8006e72:	9a04      	ldr	r2, [sp, #16]
 8006e74:	b9d8      	cbnz	r0, 8006eae <_svfiprintf_r+0xe6>
 8006e76:	06d0      	lsls	r0, r2, #27
 8006e78:	bf44      	itt	mi
 8006e7a:	2320      	movmi	r3, #32
 8006e7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e80:	0711      	lsls	r1, r2, #28
 8006e82:	bf44      	itt	mi
 8006e84:	232b      	movmi	r3, #43	; 0x2b
 8006e86:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e8a:	f89a 3000 	ldrb.w	r3, [sl]
 8006e8e:	2b2a      	cmp	r3, #42	; 0x2a
 8006e90:	d015      	beq.n	8006ebe <_svfiprintf_r+0xf6>
 8006e92:	9a07      	ldr	r2, [sp, #28]
 8006e94:	4654      	mov	r4, sl
 8006e96:	2000      	movs	r0, #0
 8006e98:	f04f 0c0a 	mov.w	ip, #10
 8006e9c:	4621      	mov	r1, r4
 8006e9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ea2:	3b30      	subs	r3, #48	; 0x30
 8006ea4:	2b09      	cmp	r3, #9
 8006ea6:	d94d      	bls.n	8006f44 <_svfiprintf_r+0x17c>
 8006ea8:	b1b0      	cbz	r0, 8006ed8 <_svfiprintf_r+0x110>
 8006eaa:	9207      	str	r2, [sp, #28]
 8006eac:	e014      	b.n	8006ed8 <_svfiprintf_r+0x110>
 8006eae:	eba0 0308 	sub.w	r3, r0, r8
 8006eb2:	fa09 f303 	lsl.w	r3, r9, r3
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	9304      	str	r3, [sp, #16]
 8006eba:	46a2      	mov	sl, r4
 8006ebc:	e7d2      	b.n	8006e64 <_svfiprintf_r+0x9c>
 8006ebe:	9b03      	ldr	r3, [sp, #12]
 8006ec0:	1d19      	adds	r1, r3, #4
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	9103      	str	r1, [sp, #12]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	bfbb      	ittet	lt
 8006eca:	425b      	neglt	r3, r3
 8006ecc:	f042 0202 	orrlt.w	r2, r2, #2
 8006ed0:	9307      	strge	r3, [sp, #28]
 8006ed2:	9307      	strlt	r3, [sp, #28]
 8006ed4:	bfb8      	it	lt
 8006ed6:	9204      	strlt	r2, [sp, #16]
 8006ed8:	7823      	ldrb	r3, [r4, #0]
 8006eda:	2b2e      	cmp	r3, #46	; 0x2e
 8006edc:	d10c      	bne.n	8006ef8 <_svfiprintf_r+0x130>
 8006ede:	7863      	ldrb	r3, [r4, #1]
 8006ee0:	2b2a      	cmp	r3, #42	; 0x2a
 8006ee2:	d134      	bne.n	8006f4e <_svfiprintf_r+0x186>
 8006ee4:	9b03      	ldr	r3, [sp, #12]
 8006ee6:	1d1a      	adds	r2, r3, #4
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	9203      	str	r2, [sp, #12]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	bfb8      	it	lt
 8006ef0:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ef4:	3402      	adds	r4, #2
 8006ef6:	9305      	str	r3, [sp, #20]
 8006ef8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8006fc0 <_svfiprintf_r+0x1f8>
 8006efc:	7821      	ldrb	r1, [r4, #0]
 8006efe:	2203      	movs	r2, #3
 8006f00:	4650      	mov	r0, sl
 8006f02:	f7f9 f96d 	bl	80001e0 <memchr>
 8006f06:	b138      	cbz	r0, 8006f18 <_svfiprintf_r+0x150>
 8006f08:	9b04      	ldr	r3, [sp, #16]
 8006f0a:	eba0 000a 	sub.w	r0, r0, sl
 8006f0e:	2240      	movs	r2, #64	; 0x40
 8006f10:	4082      	lsls	r2, r0
 8006f12:	4313      	orrs	r3, r2
 8006f14:	3401      	adds	r4, #1
 8006f16:	9304      	str	r3, [sp, #16]
 8006f18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f1c:	4825      	ldr	r0, [pc, #148]	; (8006fb4 <_svfiprintf_r+0x1ec>)
 8006f1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f22:	2206      	movs	r2, #6
 8006f24:	f7f9 f95c 	bl	80001e0 <memchr>
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	d038      	beq.n	8006f9e <_svfiprintf_r+0x1d6>
 8006f2c:	4b22      	ldr	r3, [pc, #136]	; (8006fb8 <_svfiprintf_r+0x1f0>)
 8006f2e:	bb1b      	cbnz	r3, 8006f78 <_svfiprintf_r+0x1b0>
 8006f30:	9b03      	ldr	r3, [sp, #12]
 8006f32:	3307      	adds	r3, #7
 8006f34:	f023 0307 	bic.w	r3, r3, #7
 8006f38:	3308      	adds	r3, #8
 8006f3a:	9303      	str	r3, [sp, #12]
 8006f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f3e:	4433      	add	r3, r6
 8006f40:	9309      	str	r3, [sp, #36]	; 0x24
 8006f42:	e768      	b.n	8006e16 <_svfiprintf_r+0x4e>
 8006f44:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f48:	460c      	mov	r4, r1
 8006f4a:	2001      	movs	r0, #1
 8006f4c:	e7a6      	b.n	8006e9c <_svfiprintf_r+0xd4>
 8006f4e:	2300      	movs	r3, #0
 8006f50:	3401      	adds	r4, #1
 8006f52:	9305      	str	r3, [sp, #20]
 8006f54:	4619      	mov	r1, r3
 8006f56:	f04f 0c0a 	mov.w	ip, #10
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f60:	3a30      	subs	r2, #48	; 0x30
 8006f62:	2a09      	cmp	r2, #9
 8006f64:	d903      	bls.n	8006f6e <_svfiprintf_r+0x1a6>
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d0c6      	beq.n	8006ef8 <_svfiprintf_r+0x130>
 8006f6a:	9105      	str	r1, [sp, #20]
 8006f6c:	e7c4      	b.n	8006ef8 <_svfiprintf_r+0x130>
 8006f6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f72:	4604      	mov	r4, r0
 8006f74:	2301      	movs	r3, #1
 8006f76:	e7f0      	b.n	8006f5a <_svfiprintf_r+0x192>
 8006f78:	ab03      	add	r3, sp, #12
 8006f7a:	9300      	str	r3, [sp, #0]
 8006f7c:	462a      	mov	r2, r5
 8006f7e:	4b0f      	ldr	r3, [pc, #60]	; (8006fbc <_svfiprintf_r+0x1f4>)
 8006f80:	a904      	add	r1, sp, #16
 8006f82:	4638      	mov	r0, r7
 8006f84:	f7fd fe50 	bl	8004c28 <_printf_float>
 8006f88:	1c42      	adds	r2, r0, #1
 8006f8a:	4606      	mov	r6, r0
 8006f8c:	d1d6      	bne.n	8006f3c <_svfiprintf_r+0x174>
 8006f8e:	89ab      	ldrh	r3, [r5, #12]
 8006f90:	065b      	lsls	r3, r3, #25
 8006f92:	f53f af2d 	bmi.w	8006df0 <_svfiprintf_r+0x28>
 8006f96:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f98:	b01d      	add	sp, #116	; 0x74
 8006f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f9e:	ab03      	add	r3, sp, #12
 8006fa0:	9300      	str	r3, [sp, #0]
 8006fa2:	462a      	mov	r2, r5
 8006fa4:	4b05      	ldr	r3, [pc, #20]	; (8006fbc <_svfiprintf_r+0x1f4>)
 8006fa6:	a904      	add	r1, sp, #16
 8006fa8:	4638      	mov	r0, r7
 8006faa:	f7fe f8e1 	bl	8005170 <_printf_i>
 8006fae:	e7eb      	b.n	8006f88 <_svfiprintf_r+0x1c0>
 8006fb0:	08007a94 	.word	0x08007a94
 8006fb4:	08007a9e 	.word	0x08007a9e
 8006fb8:	08004c29 	.word	0x08004c29
 8006fbc:	08006d15 	.word	0x08006d15
 8006fc0:	08007a9a 	.word	0x08007a9a

08006fc4 <__sflush_r>:
 8006fc4:	898a      	ldrh	r2, [r1, #12]
 8006fc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fca:	4605      	mov	r5, r0
 8006fcc:	0710      	lsls	r0, r2, #28
 8006fce:	460c      	mov	r4, r1
 8006fd0:	d458      	bmi.n	8007084 <__sflush_r+0xc0>
 8006fd2:	684b      	ldr	r3, [r1, #4]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	dc05      	bgt.n	8006fe4 <__sflush_r+0x20>
 8006fd8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	dc02      	bgt.n	8006fe4 <__sflush_r+0x20>
 8006fde:	2000      	movs	r0, #0
 8006fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fe4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006fe6:	2e00      	cmp	r6, #0
 8006fe8:	d0f9      	beq.n	8006fde <__sflush_r+0x1a>
 8006fea:	2300      	movs	r3, #0
 8006fec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ff0:	682f      	ldr	r7, [r5, #0]
 8006ff2:	6a21      	ldr	r1, [r4, #32]
 8006ff4:	602b      	str	r3, [r5, #0]
 8006ff6:	d032      	beq.n	800705e <__sflush_r+0x9a>
 8006ff8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ffa:	89a3      	ldrh	r3, [r4, #12]
 8006ffc:	075a      	lsls	r2, r3, #29
 8006ffe:	d505      	bpl.n	800700c <__sflush_r+0x48>
 8007000:	6863      	ldr	r3, [r4, #4]
 8007002:	1ac0      	subs	r0, r0, r3
 8007004:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007006:	b10b      	cbz	r3, 800700c <__sflush_r+0x48>
 8007008:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800700a:	1ac0      	subs	r0, r0, r3
 800700c:	2300      	movs	r3, #0
 800700e:	4602      	mov	r2, r0
 8007010:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007012:	6a21      	ldr	r1, [r4, #32]
 8007014:	4628      	mov	r0, r5
 8007016:	47b0      	blx	r6
 8007018:	1c43      	adds	r3, r0, #1
 800701a:	89a3      	ldrh	r3, [r4, #12]
 800701c:	d106      	bne.n	800702c <__sflush_r+0x68>
 800701e:	6829      	ldr	r1, [r5, #0]
 8007020:	291d      	cmp	r1, #29
 8007022:	d82b      	bhi.n	800707c <__sflush_r+0xb8>
 8007024:	4a29      	ldr	r2, [pc, #164]	; (80070cc <__sflush_r+0x108>)
 8007026:	410a      	asrs	r2, r1
 8007028:	07d6      	lsls	r6, r2, #31
 800702a:	d427      	bmi.n	800707c <__sflush_r+0xb8>
 800702c:	2200      	movs	r2, #0
 800702e:	6062      	str	r2, [r4, #4]
 8007030:	04d9      	lsls	r1, r3, #19
 8007032:	6922      	ldr	r2, [r4, #16]
 8007034:	6022      	str	r2, [r4, #0]
 8007036:	d504      	bpl.n	8007042 <__sflush_r+0x7e>
 8007038:	1c42      	adds	r2, r0, #1
 800703a:	d101      	bne.n	8007040 <__sflush_r+0x7c>
 800703c:	682b      	ldr	r3, [r5, #0]
 800703e:	b903      	cbnz	r3, 8007042 <__sflush_r+0x7e>
 8007040:	6560      	str	r0, [r4, #84]	; 0x54
 8007042:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007044:	602f      	str	r7, [r5, #0]
 8007046:	2900      	cmp	r1, #0
 8007048:	d0c9      	beq.n	8006fde <__sflush_r+0x1a>
 800704a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800704e:	4299      	cmp	r1, r3
 8007050:	d002      	beq.n	8007058 <__sflush_r+0x94>
 8007052:	4628      	mov	r0, r5
 8007054:	f7ff f9e2 	bl	800641c <_free_r>
 8007058:	2000      	movs	r0, #0
 800705a:	6360      	str	r0, [r4, #52]	; 0x34
 800705c:	e7c0      	b.n	8006fe0 <__sflush_r+0x1c>
 800705e:	2301      	movs	r3, #1
 8007060:	4628      	mov	r0, r5
 8007062:	47b0      	blx	r6
 8007064:	1c41      	adds	r1, r0, #1
 8007066:	d1c8      	bne.n	8006ffa <__sflush_r+0x36>
 8007068:	682b      	ldr	r3, [r5, #0]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d0c5      	beq.n	8006ffa <__sflush_r+0x36>
 800706e:	2b1d      	cmp	r3, #29
 8007070:	d001      	beq.n	8007076 <__sflush_r+0xb2>
 8007072:	2b16      	cmp	r3, #22
 8007074:	d101      	bne.n	800707a <__sflush_r+0xb6>
 8007076:	602f      	str	r7, [r5, #0]
 8007078:	e7b1      	b.n	8006fde <__sflush_r+0x1a>
 800707a:	89a3      	ldrh	r3, [r4, #12]
 800707c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007080:	81a3      	strh	r3, [r4, #12]
 8007082:	e7ad      	b.n	8006fe0 <__sflush_r+0x1c>
 8007084:	690f      	ldr	r7, [r1, #16]
 8007086:	2f00      	cmp	r7, #0
 8007088:	d0a9      	beq.n	8006fde <__sflush_r+0x1a>
 800708a:	0793      	lsls	r3, r2, #30
 800708c:	680e      	ldr	r6, [r1, #0]
 800708e:	bf08      	it	eq
 8007090:	694b      	ldreq	r3, [r1, #20]
 8007092:	600f      	str	r7, [r1, #0]
 8007094:	bf18      	it	ne
 8007096:	2300      	movne	r3, #0
 8007098:	eba6 0807 	sub.w	r8, r6, r7
 800709c:	608b      	str	r3, [r1, #8]
 800709e:	f1b8 0f00 	cmp.w	r8, #0
 80070a2:	dd9c      	ble.n	8006fde <__sflush_r+0x1a>
 80070a4:	6a21      	ldr	r1, [r4, #32]
 80070a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80070a8:	4643      	mov	r3, r8
 80070aa:	463a      	mov	r2, r7
 80070ac:	4628      	mov	r0, r5
 80070ae:	47b0      	blx	r6
 80070b0:	2800      	cmp	r0, #0
 80070b2:	dc06      	bgt.n	80070c2 <__sflush_r+0xfe>
 80070b4:	89a3      	ldrh	r3, [r4, #12]
 80070b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070ba:	81a3      	strh	r3, [r4, #12]
 80070bc:	f04f 30ff 	mov.w	r0, #4294967295
 80070c0:	e78e      	b.n	8006fe0 <__sflush_r+0x1c>
 80070c2:	4407      	add	r7, r0
 80070c4:	eba8 0800 	sub.w	r8, r8, r0
 80070c8:	e7e9      	b.n	800709e <__sflush_r+0xda>
 80070ca:	bf00      	nop
 80070cc:	dfbffffe 	.word	0xdfbffffe

080070d0 <_fflush_r>:
 80070d0:	b538      	push	{r3, r4, r5, lr}
 80070d2:	690b      	ldr	r3, [r1, #16]
 80070d4:	4605      	mov	r5, r0
 80070d6:	460c      	mov	r4, r1
 80070d8:	b913      	cbnz	r3, 80070e0 <_fflush_r+0x10>
 80070da:	2500      	movs	r5, #0
 80070dc:	4628      	mov	r0, r5
 80070de:	bd38      	pop	{r3, r4, r5, pc}
 80070e0:	b118      	cbz	r0, 80070ea <_fflush_r+0x1a>
 80070e2:	6a03      	ldr	r3, [r0, #32]
 80070e4:	b90b      	cbnz	r3, 80070ea <_fflush_r+0x1a>
 80070e6:	f7fe f9f1 	bl	80054cc <__sinit>
 80070ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d0f3      	beq.n	80070da <_fflush_r+0xa>
 80070f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80070f4:	07d0      	lsls	r0, r2, #31
 80070f6:	d404      	bmi.n	8007102 <_fflush_r+0x32>
 80070f8:	0599      	lsls	r1, r3, #22
 80070fa:	d402      	bmi.n	8007102 <_fflush_r+0x32>
 80070fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070fe:	f7fe fb10 	bl	8005722 <__retarget_lock_acquire_recursive>
 8007102:	4628      	mov	r0, r5
 8007104:	4621      	mov	r1, r4
 8007106:	f7ff ff5d 	bl	8006fc4 <__sflush_r>
 800710a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800710c:	07da      	lsls	r2, r3, #31
 800710e:	4605      	mov	r5, r0
 8007110:	d4e4      	bmi.n	80070dc <_fflush_r+0xc>
 8007112:	89a3      	ldrh	r3, [r4, #12]
 8007114:	059b      	lsls	r3, r3, #22
 8007116:	d4e1      	bmi.n	80070dc <_fflush_r+0xc>
 8007118:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800711a:	f7fe fb03 	bl	8005724 <__retarget_lock_release_recursive>
 800711e:	e7dd      	b.n	80070dc <_fflush_r+0xc>

08007120 <memmove>:
 8007120:	4288      	cmp	r0, r1
 8007122:	b510      	push	{r4, lr}
 8007124:	eb01 0402 	add.w	r4, r1, r2
 8007128:	d902      	bls.n	8007130 <memmove+0x10>
 800712a:	4284      	cmp	r4, r0
 800712c:	4623      	mov	r3, r4
 800712e:	d807      	bhi.n	8007140 <memmove+0x20>
 8007130:	1e43      	subs	r3, r0, #1
 8007132:	42a1      	cmp	r1, r4
 8007134:	d008      	beq.n	8007148 <memmove+0x28>
 8007136:	f811 2b01 	ldrb.w	r2, [r1], #1
 800713a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800713e:	e7f8      	b.n	8007132 <memmove+0x12>
 8007140:	4402      	add	r2, r0
 8007142:	4601      	mov	r1, r0
 8007144:	428a      	cmp	r2, r1
 8007146:	d100      	bne.n	800714a <memmove+0x2a>
 8007148:	bd10      	pop	{r4, pc}
 800714a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800714e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007152:	e7f7      	b.n	8007144 <memmove+0x24>

08007154 <_sbrk_r>:
 8007154:	b538      	push	{r3, r4, r5, lr}
 8007156:	4d06      	ldr	r5, [pc, #24]	; (8007170 <_sbrk_r+0x1c>)
 8007158:	2300      	movs	r3, #0
 800715a:	4604      	mov	r4, r0
 800715c:	4608      	mov	r0, r1
 800715e:	602b      	str	r3, [r5, #0]
 8007160:	f7fa fb50 	bl	8001804 <_sbrk>
 8007164:	1c43      	adds	r3, r0, #1
 8007166:	d102      	bne.n	800716e <_sbrk_r+0x1a>
 8007168:	682b      	ldr	r3, [r5, #0]
 800716a:	b103      	cbz	r3, 800716e <_sbrk_r+0x1a>
 800716c:	6023      	str	r3, [r4, #0]
 800716e:	bd38      	pop	{r3, r4, r5, pc}
 8007170:	20000428 	.word	0x20000428

08007174 <memcpy>:
 8007174:	440a      	add	r2, r1
 8007176:	4291      	cmp	r1, r2
 8007178:	f100 33ff 	add.w	r3, r0, #4294967295
 800717c:	d100      	bne.n	8007180 <memcpy+0xc>
 800717e:	4770      	bx	lr
 8007180:	b510      	push	{r4, lr}
 8007182:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007186:	f803 4f01 	strb.w	r4, [r3, #1]!
 800718a:	4291      	cmp	r1, r2
 800718c:	d1f9      	bne.n	8007182 <memcpy+0xe>
 800718e:	bd10      	pop	{r4, pc}

08007190 <__assert_func>:
 8007190:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007192:	4614      	mov	r4, r2
 8007194:	461a      	mov	r2, r3
 8007196:	4b09      	ldr	r3, [pc, #36]	; (80071bc <__assert_func+0x2c>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4605      	mov	r5, r0
 800719c:	68d8      	ldr	r0, [r3, #12]
 800719e:	b14c      	cbz	r4, 80071b4 <__assert_func+0x24>
 80071a0:	4b07      	ldr	r3, [pc, #28]	; (80071c0 <__assert_func+0x30>)
 80071a2:	9100      	str	r1, [sp, #0]
 80071a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80071a8:	4906      	ldr	r1, [pc, #24]	; (80071c4 <__assert_func+0x34>)
 80071aa:	462b      	mov	r3, r5
 80071ac:	f000 f872 	bl	8007294 <fiprintf>
 80071b0:	f000 f882 	bl	80072b8 <abort>
 80071b4:	4b04      	ldr	r3, [pc, #16]	; (80071c8 <__assert_func+0x38>)
 80071b6:	461c      	mov	r4, r3
 80071b8:	e7f3      	b.n	80071a2 <__assert_func+0x12>
 80071ba:	bf00      	nop
 80071bc:	20000064 	.word	0x20000064
 80071c0:	08007aaf 	.word	0x08007aaf
 80071c4:	08007abc 	.word	0x08007abc
 80071c8:	08007aea 	.word	0x08007aea

080071cc <_calloc_r>:
 80071cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071ce:	fba1 2402 	umull	r2, r4, r1, r2
 80071d2:	b94c      	cbnz	r4, 80071e8 <_calloc_r+0x1c>
 80071d4:	4611      	mov	r1, r2
 80071d6:	9201      	str	r2, [sp, #4]
 80071d8:	f7ff f994 	bl	8006504 <_malloc_r>
 80071dc:	9a01      	ldr	r2, [sp, #4]
 80071de:	4605      	mov	r5, r0
 80071e0:	b930      	cbnz	r0, 80071f0 <_calloc_r+0x24>
 80071e2:	4628      	mov	r0, r5
 80071e4:	b003      	add	sp, #12
 80071e6:	bd30      	pop	{r4, r5, pc}
 80071e8:	220c      	movs	r2, #12
 80071ea:	6002      	str	r2, [r0, #0]
 80071ec:	2500      	movs	r5, #0
 80071ee:	e7f8      	b.n	80071e2 <_calloc_r+0x16>
 80071f0:	4621      	mov	r1, r4
 80071f2:	f7fe fa18 	bl	8005626 <memset>
 80071f6:	e7f4      	b.n	80071e2 <_calloc_r+0x16>

080071f8 <__ascii_mbtowc>:
 80071f8:	b082      	sub	sp, #8
 80071fa:	b901      	cbnz	r1, 80071fe <__ascii_mbtowc+0x6>
 80071fc:	a901      	add	r1, sp, #4
 80071fe:	b142      	cbz	r2, 8007212 <__ascii_mbtowc+0x1a>
 8007200:	b14b      	cbz	r3, 8007216 <__ascii_mbtowc+0x1e>
 8007202:	7813      	ldrb	r3, [r2, #0]
 8007204:	600b      	str	r3, [r1, #0]
 8007206:	7812      	ldrb	r2, [r2, #0]
 8007208:	1e10      	subs	r0, r2, #0
 800720a:	bf18      	it	ne
 800720c:	2001      	movne	r0, #1
 800720e:	b002      	add	sp, #8
 8007210:	4770      	bx	lr
 8007212:	4610      	mov	r0, r2
 8007214:	e7fb      	b.n	800720e <__ascii_mbtowc+0x16>
 8007216:	f06f 0001 	mvn.w	r0, #1
 800721a:	e7f8      	b.n	800720e <__ascii_mbtowc+0x16>

0800721c <_realloc_r>:
 800721c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007220:	4680      	mov	r8, r0
 8007222:	4614      	mov	r4, r2
 8007224:	460e      	mov	r6, r1
 8007226:	b921      	cbnz	r1, 8007232 <_realloc_r+0x16>
 8007228:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800722c:	4611      	mov	r1, r2
 800722e:	f7ff b969 	b.w	8006504 <_malloc_r>
 8007232:	b92a      	cbnz	r2, 8007240 <_realloc_r+0x24>
 8007234:	f7ff f8f2 	bl	800641c <_free_r>
 8007238:	4625      	mov	r5, r4
 800723a:	4628      	mov	r0, r5
 800723c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007240:	f000 f841 	bl	80072c6 <_malloc_usable_size_r>
 8007244:	4284      	cmp	r4, r0
 8007246:	4607      	mov	r7, r0
 8007248:	d802      	bhi.n	8007250 <_realloc_r+0x34>
 800724a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800724e:	d812      	bhi.n	8007276 <_realloc_r+0x5a>
 8007250:	4621      	mov	r1, r4
 8007252:	4640      	mov	r0, r8
 8007254:	f7ff f956 	bl	8006504 <_malloc_r>
 8007258:	4605      	mov	r5, r0
 800725a:	2800      	cmp	r0, #0
 800725c:	d0ed      	beq.n	800723a <_realloc_r+0x1e>
 800725e:	42bc      	cmp	r4, r7
 8007260:	4622      	mov	r2, r4
 8007262:	4631      	mov	r1, r6
 8007264:	bf28      	it	cs
 8007266:	463a      	movcs	r2, r7
 8007268:	f7ff ff84 	bl	8007174 <memcpy>
 800726c:	4631      	mov	r1, r6
 800726e:	4640      	mov	r0, r8
 8007270:	f7ff f8d4 	bl	800641c <_free_r>
 8007274:	e7e1      	b.n	800723a <_realloc_r+0x1e>
 8007276:	4635      	mov	r5, r6
 8007278:	e7df      	b.n	800723a <_realloc_r+0x1e>

0800727a <__ascii_wctomb>:
 800727a:	b149      	cbz	r1, 8007290 <__ascii_wctomb+0x16>
 800727c:	2aff      	cmp	r2, #255	; 0xff
 800727e:	bf85      	ittet	hi
 8007280:	238a      	movhi	r3, #138	; 0x8a
 8007282:	6003      	strhi	r3, [r0, #0]
 8007284:	700a      	strbls	r2, [r1, #0]
 8007286:	f04f 30ff 	movhi.w	r0, #4294967295
 800728a:	bf98      	it	ls
 800728c:	2001      	movls	r0, #1
 800728e:	4770      	bx	lr
 8007290:	4608      	mov	r0, r1
 8007292:	4770      	bx	lr

08007294 <fiprintf>:
 8007294:	b40e      	push	{r1, r2, r3}
 8007296:	b503      	push	{r0, r1, lr}
 8007298:	4601      	mov	r1, r0
 800729a:	ab03      	add	r3, sp, #12
 800729c:	4805      	ldr	r0, [pc, #20]	; (80072b4 <fiprintf+0x20>)
 800729e:	f853 2b04 	ldr.w	r2, [r3], #4
 80072a2:	6800      	ldr	r0, [r0, #0]
 80072a4:	9301      	str	r3, [sp, #4]
 80072a6:	f000 f83f 	bl	8007328 <_vfiprintf_r>
 80072aa:	b002      	add	sp, #8
 80072ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80072b0:	b003      	add	sp, #12
 80072b2:	4770      	bx	lr
 80072b4:	20000064 	.word	0x20000064

080072b8 <abort>:
 80072b8:	b508      	push	{r3, lr}
 80072ba:	2006      	movs	r0, #6
 80072bc:	f000 fa0c 	bl	80076d8 <raise>
 80072c0:	2001      	movs	r0, #1
 80072c2:	f7fa fa27 	bl	8001714 <_exit>

080072c6 <_malloc_usable_size_r>:
 80072c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072ca:	1f18      	subs	r0, r3, #4
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	bfbc      	itt	lt
 80072d0:	580b      	ldrlt	r3, [r1, r0]
 80072d2:	18c0      	addlt	r0, r0, r3
 80072d4:	4770      	bx	lr

080072d6 <__sfputc_r>:
 80072d6:	6893      	ldr	r3, [r2, #8]
 80072d8:	3b01      	subs	r3, #1
 80072da:	2b00      	cmp	r3, #0
 80072dc:	b410      	push	{r4}
 80072de:	6093      	str	r3, [r2, #8]
 80072e0:	da08      	bge.n	80072f4 <__sfputc_r+0x1e>
 80072e2:	6994      	ldr	r4, [r2, #24]
 80072e4:	42a3      	cmp	r3, r4
 80072e6:	db01      	blt.n	80072ec <__sfputc_r+0x16>
 80072e8:	290a      	cmp	r1, #10
 80072ea:	d103      	bne.n	80072f4 <__sfputc_r+0x1e>
 80072ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072f0:	f000 b934 	b.w	800755c <__swbuf_r>
 80072f4:	6813      	ldr	r3, [r2, #0]
 80072f6:	1c58      	adds	r0, r3, #1
 80072f8:	6010      	str	r0, [r2, #0]
 80072fa:	7019      	strb	r1, [r3, #0]
 80072fc:	4608      	mov	r0, r1
 80072fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007302:	4770      	bx	lr

08007304 <__sfputs_r>:
 8007304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007306:	4606      	mov	r6, r0
 8007308:	460f      	mov	r7, r1
 800730a:	4614      	mov	r4, r2
 800730c:	18d5      	adds	r5, r2, r3
 800730e:	42ac      	cmp	r4, r5
 8007310:	d101      	bne.n	8007316 <__sfputs_r+0x12>
 8007312:	2000      	movs	r0, #0
 8007314:	e007      	b.n	8007326 <__sfputs_r+0x22>
 8007316:	f814 1b01 	ldrb.w	r1, [r4], #1
 800731a:	463a      	mov	r2, r7
 800731c:	4630      	mov	r0, r6
 800731e:	f7ff ffda 	bl	80072d6 <__sfputc_r>
 8007322:	1c43      	adds	r3, r0, #1
 8007324:	d1f3      	bne.n	800730e <__sfputs_r+0xa>
 8007326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007328 <_vfiprintf_r>:
 8007328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800732c:	460d      	mov	r5, r1
 800732e:	b09d      	sub	sp, #116	; 0x74
 8007330:	4614      	mov	r4, r2
 8007332:	4698      	mov	r8, r3
 8007334:	4606      	mov	r6, r0
 8007336:	b118      	cbz	r0, 8007340 <_vfiprintf_r+0x18>
 8007338:	6a03      	ldr	r3, [r0, #32]
 800733a:	b90b      	cbnz	r3, 8007340 <_vfiprintf_r+0x18>
 800733c:	f7fe f8c6 	bl	80054cc <__sinit>
 8007340:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007342:	07d9      	lsls	r1, r3, #31
 8007344:	d405      	bmi.n	8007352 <_vfiprintf_r+0x2a>
 8007346:	89ab      	ldrh	r3, [r5, #12]
 8007348:	059a      	lsls	r2, r3, #22
 800734a:	d402      	bmi.n	8007352 <_vfiprintf_r+0x2a>
 800734c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800734e:	f7fe f9e8 	bl	8005722 <__retarget_lock_acquire_recursive>
 8007352:	89ab      	ldrh	r3, [r5, #12]
 8007354:	071b      	lsls	r3, r3, #28
 8007356:	d501      	bpl.n	800735c <_vfiprintf_r+0x34>
 8007358:	692b      	ldr	r3, [r5, #16]
 800735a:	b99b      	cbnz	r3, 8007384 <_vfiprintf_r+0x5c>
 800735c:	4629      	mov	r1, r5
 800735e:	4630      	mov	r0, r6
 8007360:	f000 f93a 	bl	80075d8 <__swsetup_r>
 8007364:	b170      	cbz	r0, 8007384 <_vfiprintf_r+0x5c>
 8007366:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007368:	07dc      	lsls	r4, r3, #31
 800736a:	d504      	bpl.n	8007376 <_vfiprintf_r+0x4e>
 800736c:	f04f 30ff 	mov.w	r0, #4294967295
 8007370:	b01d      	add	sp, #116	; 0x74
 8007372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007376:	89ab      	ldrh	r3, [r5, #12]
 8007378:	0598      	lsls	r0, r3, #22
 800737a:	d4f7      	bmi.n	800736c <_vfiprintf_r+0x44>
 800737c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800737e:	f7fe f9d1 	bl	8005724 <__retarget_lock_release_recursive>
 8007382:	e7f3      	b.n	800736c <_vfiprintf_r+0x44>
 8007384:	2300      	movs	r3, #0
 8007386:	9309      	str	r3, [sp, #36]	; 0x24
 8007388:	2320      	movs	r3, #32
 800738a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800738e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007392:	2330      	movs	r3, #48	; 0x30
 8007394:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007548 <_vfiprintf_r+0x220>
 8007398:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800739c:	f04f 0901 	mov.w	r9, #1
 80073a0:	4623      	mov	r3, r4
 80073a2:	469a      	mov	sl, r3
 80073a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073a8:	b10a      	cbz	r2, 80073ae <_vfiprintf_r+0x86>
 80073aa:	2a25      	cmp	r2, #37	; 0x25
 80073ac:	d1f9      	bne.n	80073a2 <_vfiprintf_r+0x7a>
 80073ae:	ebba 0b04 	subs.w	fp, sl, r4
 80073b2:	d00b      	beq.n	80073cc <_vfiprintf_r+0xa4>
 80073b4:	465b      	mov	r3, fp
 80073b6:	4622      	mov	r2, r4
 80073b8:	4629      	mov	r1, r5
 80073ba:	4630      	mov	r0, r6
 80073bc:	f7ff ffa2 	bl	8007304 <__sfputs_r>
 80073c0:	3001      	adds	r0, #1
 80073c2:	f000 80a9 	beq.w	8007518 <_vfiprintf_r+0x1f0>
 80073c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073c8:	445a      	add	r2, fp
 80073ca:	9209      	str	r2, [sp, #36]	; 0x24
 80073cc:	f89a 3000 	ldrb.w	r3, [sl]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	f000 80a1 	beq.w	8007518 <_vfiprintf_r+0x1f0>
 80073d6:	2300      	movs	r3, #0
 80073d8:	f04f 32ff 	mov.w	r2, #4294967295
 80073dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073e0:	f10a 0a01 	add.w	sl, sl, #1
 80073e4:	9304      	str	r3, [sp, #16]
 80073e6:	9307      	str	r3, [sp, #28]
 80073e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80073ec:	931a      	str	r3, [sp, #104]	; 0x68
 80073ee:	4654      	mov	r4, sl
 80073f0:	2205      	movs	r2, #5
 80073f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073f6:	4854      	ldr	r0, [pc, #336]	; (8007548 <_vfiprintf_r+0x220>)
 80073f8:	f7f8 fef2 	bl	80001e0 <memchr>
 80073fc:	9a04      	ldr	r2, [sp, #16]
 80073fe:	b9d8      	cbnz	r0, 8007438 <_vfiprintf_r+0x110>
 8007400:	06d1      	lsls	r1, r2, #27
 8007402:	bf44      	itt	mi
 8007404:	2320      	movmi	r3, #32
 8007406:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800740a:	0713      	lsls	r3, r2, #28
 800740c:	bf44      	itt	mi
 800740e:	232b      	movmi	r3, #43	; 0x2b
 8007410:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007414:	f89a 3000 	ldrb.w	r3, [sl]
 8007418:	2b2a      	cmp	r3, #42	; 0x2a
 800741a:	d015      	beq.n	8007448 <_vfiprintf_r+0x120>
 800741c:	9a07      	ldr	r2, [sp, #28]
 800741e:	4654      	mov	r4, sl
 8007420:	2000      	movs	r0, #0
 8007422:	f04f 0c0a 	mov.w	ip, #10
 8007426:	4621      	mov	r1, r4
 8007428:	f811 3b01 	ldrb.w	r3, [r1], #1
 800742c:	3b30      	subs	r3, #48	; 0x30
 800742e:	2b09      	cmp	r3, #9
 8007430:	d94d      	bls.n	80074ce <_vfiprintf_r+0x1a6>
 8007432:	b1b0      	cbz	r0, 8007462 <_vfiprintf_r+0x13a>
 8007434:	9207      	str	r2, [sp, #28]
 8007436:	e014      	b.n	8007462 <_vfiprintf_r+0x13a>
 8007438:	eba0 0308 	sub.w	r3, r0, r8
 800743c:	fa09 f303 	lsl.w	r3, r9, r3
 8007440:	4313      	orrs	r3, r2
 8007442:	9304      	str	r3, [sp, #16]
 8007444:	46a2      	mov	sl, r4
 8007446:	e7d2      	b.n	80073ee <_vfiprintf_r+0xc6>
 8007448:	9b03      	ldr	r3, [sp, #12]
 800744a:	1d19      	adds	r1, r3, #4
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	9103      	str	r1, [sp, #12]
 8007450:	2b00      	cmp	r3, #0
 8007452:	bfbb      	ittet	lt
 8007454:	425b      	neglt	r3, r3
 8007456:	f042 0202 	orrlt.w	r2, r2, #2
 800745a:	9307      	strge	r3, [sp, #28]
 800745c:	9307      	strlt	r3, [sp, #28]
 800745e:	bfb8      	it	lt
 8007460:	9204      	strlt	r2, [sp, #16]
 8007462:	7823      	ldrb	r3, [r4, #0]
 8007464:	2b2e      	cmp	r3, #46	; 0x2e
 8007466:	d10c      	bne.n	8007482 <_vfiprintf_r+0x15a>
 8007468:	7863      	ldrb	r3, [r4, #1]
 800746a:	2b2a      	cmp	r3, #42	; 0x2a
 800746c:	d134      	bne.n	80074d8 <_vfiprintf_r+0x1b0>
 800746e:	9b03      	ldr	r3, [sp, #12]
 8007470:	1d1a      	adds	r2, r3, #4
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	9203      	str	r2, [sp, #12]
 8007476:	2b00      	cmp	r3, #0
 8007478:	bfb8      	it	lt
 800747a:	f04f 33ff 	movlt.w	r3, #4294967295
 800747e:	3402      	adds	r4, #2
 8007480:	9305      	str	r3, [sp, #20]
 8007482:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007558 <_vfiprintf_r+0x230>
 8007486:	7821      	ldrb	r1, [r4, #0]
 8007488:	2203      	movs	r2, #3
 800748a:	4650      	mov	r0, sl
 800748c:	f7f8 fea8 	bl	80001e0 <memchr>
 8007490:	b138      	cbz	r0, 80074a2 <_vfiprintf_r+0x17a>
 8007492:	9b04      	ldr	r3, [sp, #16]
 8007494:	eba0 000a 	sub.w	r0, r0, sl
 8007498:	2240      	movs	r2, #64	; 0x40
 800749a:	4082      	lsls	r2, r0
 800749c:	4313      	orrs	r3, r2
 800749e:	3401      	adds	r4, #1
 80074a0:	9304      	str	r3, [sp, #16]
 80074a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074a6:	4829      	ldr	r0, [pc, #164]	; (800754c <_vfiprintf_r+0x224>)
 80074a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074ac:	2206      	movs	r2, #6
 80074ae:	f7f8 fe97 	bl	80001e0 <memchr>
 80074b2:	2800      	cmp	r0, #0
 80074b4:	d03f      	beq.n	8007536 <_vfiprintf_r+0x20e>
 80074b6:	4b26      	ldr	r3, [pc, #152]	; (8007550 <_vfiprintf_r+0x228>)
 80074b8:	bb1b      	cbnz	r3, 8007502 <_vfiprintf_r+0x1da>
 80074ba:	9b03      	ldr	r3, [sp, #12]
 80074bc:	3307      	adds	r3, #7
 80074be:	f023 0307 	bic.w	r3, r3, #7
 80074c2:	3308      	adds	r3, #8
 80074c4:	9303      	str	r3, [sp, #12]
 80074c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074c8:	443b      	add	r3, r7
 80074ca:	9309      	str	r3, [sp, #36]	; 0x24
 80074cc:	e768      	b.n	80073a0 <_vfiprintf_r+0x78>
 80074ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80074d2:	460c      	mov	r4, r1
 80074d4:	2001      	movs	r0, #1
 80074d6:	e7a6      	b.n	8007426 <_vfiprintf_r+0xfe>
 80074d8:	2300      	movs	r3, #0
 80074da:	3401      	adds	r4, #1
 80074dc:	9305      	str	r3, [sp, #20]
 80074de:	4619      	mov	r1, r3
 80074e0:	f04f 0c0a 	mov.w	ip, #10
 80074e4:	4620      	mov	r0, r4
 80074e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074ea:	3a30      	subs	r2, #48	; 0x30
 80074ec:	2a09      	cmp	r2, #9
 80074ee:	d903      	bls.n	80074f8 <_vfiprintf_r+0x1d0>
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d0c6      	beq.n	8007482 <_vfiprintf_r+0x15a>
 80074f4:	9105      	str	r1, [sp, #20]
 80074f6:	e7c4      	b.n	8007482 <_vfiprintf_r+0x15a>
 80074f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80074fc:	4604      	mov	r4, r0
 80074fe:	2301      	movs	r3, #1
 8007500:	e7f0      	b.n	80074e4 <_vfiprintf_r+0x1bc>
 8007502:	ab03      	add	r3, sp, #12
 8007504:	9300      	str	r3, [sp, #0]
 8007506:	462a      	mov	r2, r5
 8007508:	4b12      	ldr	r3, [pc, #72]	; (8007554 <_vfiprintf_r+0x22c>)
 800750a:	a904      	add	r1, sp, #16
 800750c:	4630      	mov	r0, r6
 800750e:	f7fd fb8b 	bl	8004c28 <_printf_float>
 8007512:	4607      	mov	r7, r0
 8007514:	1c78      	adds	r0, r7, #1
 8007516:	d1d6      	bne.n	80074c6 <_vfiprintf_r+0x19e>
 8007518:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800751a:	07d9      	lsls	r1, r3, #31
 800751c:	d405      	bmi.n	800752a <_vfiprintf_r+0x202>
 800751e:	89ab      	ldrh	r3, [r5, #12]
 8007520:	059a      	lsls	r2, r3, #22
 8007522:	d402      	bmi.n	800752a <_vfiprintf_r+0x202>
 8007524:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007526:	f7fe f8fd 	bl	8005724 <__retarget_lock_release_recursive>
 800752a:	89ab      	ldrh	r3, [r5, #12]
 800752c:	065b      	lsls	r3, r3, #25
 800752e:	f53f af1d 	bmi.w	800736c <_vfiprintf_r+0x44>
 8007532:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007534:	e71c      	b.n	8007370 <_vfiprintf_r+0x48>
 8007536:	ab03      	add	r3, sp, #12
 8007538:	9300      	str	r3, [sp, #0]
 800753a:	462a      	mov	r2, r5
 800753c:	4b05      	ldr	r3, [pc, #20]	; (8007554 <_vfiprintf_r+0x22c>)
 800753e:	a904      	add	r1, sp, #16
 8007540:	4630      	mov	r0, r6
 8007542:	f7fd fe15 	bl	8005170 <_printf_i>
 8007546:	e7e4      	b.n	8007512 <_vfiprintf_r+0x1ea>
 8007548:	08007a94 	.word	0x08007a94
 800754c:	08007a9e 	.word	0x08007a9e
 8007550:	08004c29 	.word	0x08004c29
 8007554:	08007305 	.word	0x08007305
 8007558:	08007a9a 	.word	0x08007a9a

0800755c <__swbuf_r>:
 800755c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800755e:	460e      	mov	r6, r1
 8007560:	4614      	mov	r4, r2
 8007562:	4605      	mov	r5, r0
 8007564:	b118      	cbz	r0, 800756e <__swbuf_r+0x12>
 8007566:	6a03      	ldr	r3, [r0, #32]
 8007568:	b90b      	cbnz	r3, 800756e <__swbuf_r+0x12>
 800756a:	f7fd ffaf 	bl	80054cc <__sinit>
 800756e:	69a3      	ldr	r3, [r4, #24]
 8007570:	60a3      	str	r3, [r4, #8]
 8007572:	89a3      	ldrh	r3, [r4, #12]
 8007574:	071a      	lsls	r2, r3, #28
 8007576:	d525      	bpl.n	80075c4 <__swbuf_r+0x68>
 8007578:	6923      	ldr	r3, [r4, #16]
 800757a:	b31b      	cbz	r3, 80075c4 <__swbuf_r+0x68>
 800757c:	6823      	ldr	r3, [r4, #0]
 800757e:	6922      	ldr	r2, [r4, #16]
 8007580:	1a98      	subs	r0, r3, r2
 8007582:	6963      	ldr	r3, [r4, #20]
 8007584:	b2f6      	uxtb	r6, r6
 8007586:	4283      	cmp	r3, r0
 8007588:	4637      	mov	r7, r6
 800758a:	dc04      	bgt.n	8007596 <__swbuf_r+0x3a>
 800758c:	4621      	mov	r1, r4
 800758e:	4628      	mov	r0, r5
 8007590:	f7ff fd9e 	bl	80070d0 <_fflush_r>
 8007594:	b9e0      	cbnz	r0, 80075d0 <__swbuf_r+0x74>
 8007596:	68a3      	ldr	r3, [r4, #8]
 8007598:	3b01      	subs	r3, #1
 800759a:	60a3      	str	r3, [r4, #8]
 800759c:	6823      	ldr	r3, [r4, #0]
 800759e:	1c5a      	adds	r2, r3, #1
 80075a0:	6022      	str	r2, [r4, #0]
 80075a2:	701e      	strb	r6, [r3, #0]
 80075a4:	6962      	ldr	r2, [r4, #20]
 80075a6:	1c43      	adds	r3, r0, #1
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d004      	beq.n	80075b6 <__swbuf_r+0x5a>
 80075ac:	89a3      	ldrh	r3, [r4, #12]
 80075ae:	07db      	lsls	r3, r3, #31
 80075b0:	d506      	bpl.n	80075c0 <__swbuf_r+0x64>
 80075b2:	2e0a      	cmp	r6, #10
 80075b4:	d104      	bne.n	80075c0 <__swbuf_r+0x64>
 80075b6:	4621      	mov	r1, r4
 80075b8:	4628      	mov	r0, r5
 80075ba:	f7ff fd89 	bl	80070d0 <_fflush_r>
 80075be:	b938      	cbnz	r0, 80075d0 <__swbuf_r+0x74>
 80075c0:	4638      	mov	r0, r7
 80075c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075c4:	4621      	mov	r1, r4
 80075c6:	4628      	mov	r0, r5
 80075c8:	f000 f806 	bl	80075d8 <__swsetup_r>
 80075cc:	2800      	cmp	r0, #0
 80075ce:	d0d5      	beq.n	800757c <__swbuf_r+0x20>
 80075d0:	f04f 37ff 	mov.w	r7, #4294967295
 80075d4:	e7f4      	b.n	80075c0 <__swbuf_r+0x64>
	...

080075d8 <__swsetup_r>:
 80075d8:	b538      	push	{r3, r4, r5, lr}
 80075da:	4b2a      	ldr	r3, [pc, #168]	; (8007684 <__swsetup_r+0xac>)
 80075dc:	4605      	mov	r5, r0
 80075de:	6818      	ldr	r0, [r3, #0]
 80075e0:	460c      	mov	r4, r1
 80075e2:	b118      	cbz	r0, 80075ec <__swsetup_r+0x14>
 80075e4:	6a03      	ldr	r3, [r0, #32]
 80075e6:	b90b      	cbnz	r3, 80075ec <__swsetup_r+0x14>
 80075e8:	f7fd ff70 	bl	80054cc <__sinit>
 80075ec:	89a3      	ldrh	r3, [r4, #12]
 80075ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075f2:	0718      	lsls	r0, r3, #28
 80075f4:	d422      	bmi.n	800763c <__swsetup_r+0x64>
 80075f6:	06d9      	lsls	r1, r3, #27
 80075f8:	d407      	bmi.n	800760a <__swsetup_r+0x32>
 80075fa:	2309      	movs	r3, #9
 80075fc:	602b      	str	r3, [r5, #0]
 80075fe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007602:	81a3      	strh	r3, [r4, #12]
 8007604:	f04f 30ff 	mov.w	r0, #4294967295
 8007608:	e034      	b.n	8007674 <__swsetup_r+0x9c>
 800760a:	0758      	lsls	r0, r3, #29
 800760c:	d512      	bpl.n	8007634 <__swsetup_r+0x5c>
 800760e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007610:	b141      	cbz	r1, 8007624 <__swsetup_r+0x4c>
 8007612:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007616:	4299      	cmp	r1, r3
 8007618:	d002      	beq.n	8007620 <__swsetup_r+0x48>
 800761a:	4628      	mov	r0, r5
 800761c:	f7fe fefe 	bl	800641c <_free_r>
 8007620:	2300      	movs	r3, #0
 8007622:	6363      	str	r3, [r4, #52]	; 0x34
 8007624:	89a3      	ldrh	r3, [r4, #12]
 8007626:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800762a:	81a3      	strh	r3, [r4, #12]
 800762c:	2300      	movs	r3, #0
 800762e:	6063      	str	r3, [r4, #4]
 8007630:	6923      	ldr	r3, [r4, #16]
 8007632:	6023      	str	r3, [r4, #0]
 8007634:	89a3      	ldrh	r3, [r4, #12]
 8007636:	f043 0308 	orr.w	r3, r3, #8
 800763a:	81a3      	strh	r3, [r4, #12]
 800763c:	6923      	ldr	r3, [r4, #16]
 800763e:	b94b      	cbnz	r3, 8007654 <__swsetup_r+0x7c>
 8007640:	89a3      	ldrh	r3, [r4, #12]
 8007642:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007646:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800764a:	d003      	beq.n	8007654 <__swsetup_r+0x7c>
 800764c:	4621      	mov	r1, r4
 800764e:	4628      	mov	r0, r5
 8007650:	f000 f884 	bl	800775c <__smakebuf_r>
 8007654:	89a0      	ldrh	r0, [r4, #12]
 8007656:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800765a:	f010 0301 	ands.w	r3, r0, #1
 800765e:	d00a      	beq.n	8007676 <__swsetup_r+0x9e>
 8007660:	2300      	movs	r3, #0
 8007662:	60a3      	str	r3, [r4, #8]
 8007664:	6963      	ldr	r3, [r4, #20]
 8007666:	425b      	negs	r3, r3
 8007668:	61a3      	str	r3, [r4, #24]
 800766a:	6923      	ldr	r3, [r4, #16]
 800766c:	b943      	cbnz	r3, 8007680 <__swsetup_r+0xa8>
 800766e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007672:	d1c4      	bne.n	80075fe <__swsetup_r+0x26>
 8007674:	bd38      	pop	{r3, r4, r5, pc}
 8007676:	0781      	lsls	r1, r0, #30
 8007678:	bf58      	it	pl
 800767a:	6963      	ldrpl	r3, [r4, #20]
 800767c:	60a3      	str	r3, [r4, #8]
 800767e:	e7f4      	b.n	800766a <__swsetup_r+0x92>
 8007680:	2000      	movs	r0, #0
 8007682:	e7f7      	b.n	8007674 <__swsetup_r+0x9c>
 8007684:	20000064 	.word	0x20000064

08007688 <_raise_r>:
 8007688:	291f      	cmp	r1, #31
 800768a:	b538      	push	{r3, r4, r5, lr}
 800768c:	4604      	mov	r4, r0
 800768e:	460d      	mov	r5, r1
 8007690:	d904      	bls.n	800769c <_raise_r+0x14>
 8007692:	2316      	movs	r3, #22
 8007694:	6003      	str	r3, [r0, #0]
 8007696:	f04f 30ff 	mov.w	r0, #4294967295
 800769a:	bd38      	pop	{r3, r4, r5, pc}
 800769c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800769e:	b112      	cbz	r2, 80076a6 <_raise_r+0x1e>
 80076a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80076a4:	b94b      	cbnz	r3, 80076ba <_raise_r+0x32>
 80076a6:	4620      	mov	r0, r4
 80076a8:	f000 f830 	bl	800770c <_getpid_r>
 80076ac:	462a      	mov	r2, r5
 80076ae:	4601      	mov	r1, r0
 80076b0:	4620      	mov	r0, r4
 80076b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076b6:	f000 b817 	b.w	80076e8 <_kill_r>
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	d00a      	beq.n	80076d4 <_raise_r+0x4c>
 80076be:	1c59      	adds	r1, r3, #1
 80076c0:	d103      	bne.n	80076ca <_raise_r+0x42>
 80076c2:	2316      	movs	r3, #22
 80076c4:	6003      	str	r3, [r0, #0]
 80076c6:	2001      	movs	r0, #1
 80076c8:	e7e7      	b.n	800769a <_raise_r+0x12>
 80076ca:	2400      	movs	r4, #0
 80076cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80076d0:	4628      	mov	r0, r5
 80076d2:	4798      	blx	r3
 80076d4:	2000      	movs	r0, #0
 80076d6:	e7e0      	b.n	800769a <_raise_r+0x12>

080076d8 <raise>:
 80076d8:	4b02      	ldr	r3, [pc, #8]	; (80076e4 <raise+0xc>)
 80076da:	4601      	mov	r1, r0
 80076dc:	6818      	ldr	r0, [r3, #0]
 80076de:	f7ff bfd3 	b.w	8007688 <_raise_r>
 80076e2:	bf00      	nop
 80076e4:	20000064 	.word	0x20000064

080076e8 <_kill_r>:
 80076e8:	b538      	push	{r3, r4, r5, lr}
 80076ea:	4d07      	ldr	r5, [pc, #28]	; (8007708 <_kill_r+0x20>)
 80076ec:	2300      	movs	r3, #0
 80076ee:	4604      	mov	r4, r0
 80076f0:	4608      	mov	r0, r1
 80076f2:	4611      	mov	r1, r2
 80076f4:	602b      	str	r3, [r5, #0]
 80076f6:	f7f9 fffd 	bl	80016f4 <_kill>
 80076fa:	1c43      	adds	r3, r0, #1
 80076fc:	d102      	bne.n	8007704 <_kill_r+0x1c>
 80076fe:	682b      	ldr	r3, [r5, #0]
 8007700:	b103      	cbz	r3, 8007704 <_kill_r+0x1c>
 8007702:	6023      	str	r3, [r4, #0]
 8007704:	bd38      	pop	{r3, r4, r5, pc}
 8007706:	bf00      	nop
 8007708:	20000428 	.word	0x20000428

0800770c <_getpid_r>:
 800770c:	f7f9 bfea 	b.w	80016e4 <_getpid>

08007710 <__swhatbuf_r>:
 8007710:	b570      	push	{r4, r5, r6, lr}
 8007712:	460c      	mov	r4, r1
 8007714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007718:	2900      	cmp	r1, #0
 800771a:	b096      	sub	sp, #88	; 0x58
 800771c:	4615      	mov	r5, r2
 800771e:	461e      	mov	r6, r3
 8007720:	da0d      	bge.n	800773e <__swhatbuf_r+0x2e>
 8007722:	89a3      	ldrh	r3, [r4, #12]
 8007724:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007728:	f04f 0100 	mov.w	r1, #0
 800772c:	bf0c      	ite	eq
 800772e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007732:	2340      	movne	r3, #64	; 0x40
 8007734:	2000      	movs	r0, #0
 8007736:	6031      	str	r1, [r6, #0]
 8007738:	602b      	str	r3, [r5, #0]
 800773a:	b016      	add	sp, #88	; 0x58
 800773c:	bd70      	pop	{r4, r5, r6, pc}
 800773e:	466a      	mov	r2, sp
 8007740:	f000 f848 	bl	80077d4 <_fstat_r>
 8007744:	2800      	cmp	r0, #0
 8007746:	dbec      	blt.n	8007722 <__swhatbuf_r+0x12>
 8007748:	9901      	ldr	r1, [sp, #4]
 800774a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800774e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007752:	4259      	negs	r1, r3
 8007754:	4159      	adcs	r1, r3
 8007756:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800775a:	e7eb      	b.n	8007734 <__swhatbuf_r+0x24>

0800775c <__smakebuf_r>:
 800775c:	898b      	ldrh	r3, [r1, #12]
 800775e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007760:	079d      	lsls	r5, r3, #30
 8007762:	4606      	mov	r6, r0
 8007764:	460c      	mov	r4, r1
 8007766:	d507      	bpl.n	8007778 <__smakebuf_r+0x1c>
 8007768:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800776c:	6023      	str	r3, [r4, #0]
 800776e:	6123      	str	r3, [r4, #16]
 8007770:	2301      	movs	r3, #1
 8007772:	6163      	str	r3, [r4, #20]
 8007774:	b002      	add	sp, #8
 8007776:	bd70      	pop	{r4, r5, r6, pc}
 8007778:	ab01      	add	r3, sp, #4
 800777a:	466a      	mov	r2, sp
 800777c:	f7ff ffc8 	bl	8007710 <__swhatbuf_r>
 8007780:	9900      	ldr	r1, [sp, #0]
 8007782:	4605      	mov	r5, r0
 8007784:	4630      	mov	r0, r6
 8007786:	f7fe febd 	bl	8006504 <_malloc_r>
 800778a:	b948      	cbnz	r0, 80077a0 <__smakebuf_r+0x44>
 800778c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007790:	059a      	lsls	r2, r3, #22
 8007792:	d4ef      	bmi.n	8007774 <__smakebuf_r+0x18>
 8007794:	f023 0303 	bic.w	r3, r3, #3
 8007798:	f043 0302 	orr.w	r3, r3, #2
 800779c:	81a3      	strh	r3, [r4, #12]
 800779e:	e7e3      	b.n	8007768 <__smakebuf_r+0xc>
 80077a0:	89a3      	ldrh	r3, [r4, #12]
 80077a2:	6020      	str	r0, [r4, #0]
 80077a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077a8:	81a3      	strh	r3, [r4, #12]
 80077aa:	9b00      	ldr	r3, [sp, #0]
 80077ac:	6163      	str	r3, [r4, #20]
 80077ae:	9b01      	ldr	r3, [sp, #4]
 80077b0:	6120      	str	r0, [r4, #16]
 80077b2:	b15b      	cbz	r3, 80077cc <__smakebuf_r+0x70>
 80077b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077b8:	4630      	mov	r0, r6
 80077ba:	f000 f81d 	bl	80077f8 <_isatty_r>
 80077be:	b128      	cbz	r0, 80077cc <__smakebuf_r+0x70>
 80077c0:	89a3      	ldrh	r3, [r4, #12]
 80077c2:	f023 0303 	bic.w	r3, r3, #3
 80077c6:	f043 0301 	orr.w	r3, r3, #1
 80077ca:	81a3      	strh	r3, [r4, #12]
 80077cc:	89a3      	ldrh	r3, [r4, #12]
 80077ce:	431d      	orrs	r5, r3
 80077d0:	81a5      	strh	r5, [r4, #12]
 80077d2:	e7cf      	b.n	8007774 <__smakebuf_r+0x18>

080077d4 <_fstat_r>:
 80077d4:	b538      	push	{r3, r4, r5, lr}
 80077d6:	4d07      	ldr	r5, [pc, #28]	; (80077f4 <_fstat_r+0x20>)
 80077d8:	2300      	movs	r3, #0
 80077da:	4604      	mov	r4, r0
 80077dc:	4608      	mov	r0, r1
 80077de:	4611      	mov	r1, r2
 80077e0:	602b      	str	r3, [r5, #0]
 80077e2:	f7f9 ffe6 	bl	80017b2 <_fstat>
 80077e6:	1c43      	adds	r3, r0, #1
 80077e8:	d102      	bne.n	80077f0 <_fstat_r+0x1c>
 80077ea:	682b      	ldr	r3, [r5, #0]
 80077ec:	b103      	cbz	r3, 80077f0 <_fstat_r+0x1c>
 80077ee:	6023      	str	r3, [r4, #0]
 80077f0:	bd38      	pop	{r3, r4, r5, pc}
 80077f2:	bf00      	nop
 80077f4:	20000428 	.word	0x20000428

080077f8 <_isatty_r>:
 80077f8:	b538      	push	{r3, r4, r5, lr}
 80077fa:	4d06      	ldr	r5, [pc, #24]	; (8007814 <_isatty_r+0x1c>)
 80077fc:	2300      	movs	r3, #0
 80077fe:	4604      	mov	r4, r0
 8007800:	4608      	mov	r0, r1
 8007802:	602b      	str	r3, [r5, #0]
 8007804:	f7f9 ffe5 	bl	80017d2 <_isatty>
 8007808:	1c43      	adds	r3, r0, #1
 800780a:	d102      	bne.n	8007812 <_isatty_r+0x1a>
 800780c:	682b      	ldr	r3, [r5, #0]
 800780e:	b103      	cbz	r3, 8007812 <_isatty_r+0x1a>
 8007810:	6023      	str	r3, [r4, #0]
 8007812:	bd38      	pop	{r3, r4, r5, pc}
 8007814:	20000428 	.word	0x20000428

08007818 <_init>:
 8007818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800781a:	bf00      	nop
 800781c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800781e:	bc08      	pop	{r3}
 8007820:	469e      	mov	lr, r3
 8007822:	4770      	bx	lr

08007824 <_fini>:
 8007824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007826:	bf00      	nop
 8007828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800782a:	bc08      	pop	{r3}
 800782c:	469e      	mov	lr, r3
 800782e:	4770      	bx	lr
