// Seed: 3577081757
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign id_1 = 1'b0;
  wire id_5;
  id_6(
      .id_0(id_1), .id_1(1)
  );
  wire id_7;
endmodule
program module_1 (
    input uwire id_0,
    input wire  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  wor id_4 = 1;
endprogram
module module_2 (
    input wor id_0,
    output supply1 id_1,
    input wor id_2,
    input tri id_3
);
  wire id_5;
  tri1 id_6 = 1;
  always_ff @(*);
  tri1 id_7;
  tri  id_8 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
endmodule
