

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-fc80690a07466c1876745320413ad46fcb9c3275_modified_18.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-gpgpu_perfect_mem_data                    0 # no wait for data on scoreboard
-gpgpu_write_sched_order                    0 # write order in which warps were executed in file
-gpgpu_follow_defined_sched_order                    0 # follow sched order written in file
-gpgpu_print_stall_data                    0 # Print verbose stall data per cycle
-gpgpu_print_cout_statements                    0 # Print verbose stall data per cycle
-gpgpu_sched_all_warps                    0 # All schedulers see all warps
-gpgpu_reply_buffer                     0 # Replay instructions which could not be executed later
-gpgpu_reply_buffer_seperate_mem_comp                    0 # Replay instructions which could not be executed later
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      34 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_perfect_control                    0 # perfect control so that all control hazardsare resolved immediately
-gpgpu_pending_write_ignore                    0 # Ignore Pending Writes
-gpgpu_ignore_synchronization                    0 # Ignores synchronization (CAREFUL: may break execution)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,1,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_ptx_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1905.0:1905.0:1905.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1905000000.000000:1905000000.000000:1905000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000052493438320:0.00000000052493438320:0.00000000052493438320:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007febe3708000,1024
launching memcpy command : MemcpyHtoD,0x00007febe3710400,65536
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-1.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 1
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 18233
gpu_sim_insn = 154794
gpu_ipc =       8.4898
gpu_tot_sim_cycle = 18233
gpu_tot_stall_cycle = 7517
tot_cycles_exec_all_SM = 105844
cycles_passed = 18233
gpu_tot_sim_insn = 154794
gpu_tot_ipc =       8.4898
gpu_tot_issued_cta = 2
gpu_occupancy = 49.5263% 
gpu_tot_occupancy = 49.5263% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2561
partiton_level_parallism_total  =       0.2561
partiton_level_parallism_util =       1.8800
partiton_level_parallism_util_total  =       1.8800
L2_BW  =      16.3358 GB/Sec
L2_BW_total  =      16.3358 GB/Sec
gpu_total_sim_rate=25799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2682
	L1I_total_cache_misses = 766
	L1I_total_cache_miss_rate = 0.2856
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2534, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2827
	L1D_cache_core[1]: Access = 2955, Miss = 2515, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 2844
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5909
	L1D_total_cache_misses = 5049
	L1D_total_cache_miss_rate = 0.8545
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5671
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.148
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4783
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1081
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1916
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 766
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 694
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 694
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3376

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4783
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 888
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 154794
gpgpu_n_tot_w_icount = 5364
gpgpu_n_stall_shd_mem = 3094
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3904
gpgpu_n_mem_write_global = 694
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 21128
gpgpu_n_store_insn = 1228
gpgpu_n_shmem_insn = 16416
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2374
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 720
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7683	W0_Idle:77337	W0_Scoreboard:15626	W1:174	W2:6	W3:18	W4:12	W5:24	W6:24	W7:36	W8:54	W9:18	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:18	W24:54	W25:36	W26:24	W27:24	W28:12	W29:18	W30:6	W31:4	W32:4636
single_issue_nums: WS0:1476	WS1:1296	WS2:1296	WS3:1296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31232 {8:3904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27760 {40:694,}
traffic_breakdown_coretomem[INST_ACC_R] = 576 {8:72,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 156160 {40:3904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5552 {8:694,}
traffic_breakdown_memtocore[INST_ACC_R] = 11520 {40:288,}
ENTERING ACCELSIM HERE
maxmflatency = 496 
max_icnt2mem_latency = 149 
maxmrqlatency = 30 
max_icnt2sh_latency = 125 
averagemflatency = 246 
avg_icnt2mem_latency = 62 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 6 
mrq_lat_table:764 	21 	19 	107 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3249 	1349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	71 	1 	0 	560 	2440 	1586 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3333 	622 	260 	194 	149 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         1         0         1         0         0         0         0         0         1         0         0         0         0 
dram[2]:         4         8         0         0         0         0         0         0         0         0         1         1         1         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         1         0         1         0         0 
dram[4]:         8         8         0         0         1         0         0         0         0         1         0         0         0         0         1         0 
dram[5]:         8         4         0         0         0         0         2         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         0         0         1         0         0         1         0         0         0         1         0         0         0         0 
dram[7]:         4         4         0         0         0         0         0         0         1         0         0         0         0         1         0         0 
dram[8]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         4         0         0         0         0         0         0         0         0         0         1         0         0         1         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         0         0         0         0         0         0 
dram[11]:         8        20         0         0         0         0         0         1         0         0         0         1         0         0         0         0 
dram[12]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         1         0         0         0         0         0         0         0         0         0         0         1         0         0         1 
dram[14]:         0         4         1         0         0         0         0         0         1         0         0         1         0         0         0         0 
dram[15]:         4         4         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     12077     11738         0         0     16673     16246         0         0     16083     16602         0         0         0         0     16161         0 
dram[1]:     11745     12139         0     16087     16360     16104         0         0         0         0         0     16159         0         0         0         0 
dram[2]:     12547     11416         0         0     16090         0     16677     16594     16100     16421     16139     16244     16092     16091     16245     16079 
dram[3]:     10018      9592         0         0         0         0         0     16106     16084     16616     16164     16421         0     16096     16081         0 
dram[4]:     10461      8912         0     16147     16149         0         0         0         0     16581         0     16079     16671         0     16090     16615 
dram[5]:      9096      9544         0         0     16612         0     16148         0     16086     16682         0     16343         0         0     16417     16084 
dram[6]:      9231      8908     16137         0     16102         0     16090     16096         0     16341         0     16136     16601         0         0         0 
dram[7]:      8736      9042     16102         0         0         0         0         0     16362     16358     16612     16356     16610     16081         0         0 
dram[8]:     14756     16077     16325         0     16098         0         0     16676         0         0         0     16417         0         0         0     16087 
dram[9]:     17319     15058         0         0     16133         0     16422     16133     16090     16681     16163     16093         0         0     16098         0 
dram[10]:      9352     16080         0         0         0         0         0         0     16166         0     16593         0         0     16100     16247         0 
dram[11]:     11418      9658         0     16323     16606     16135         0     16134         0     16102     16131     16507         0         0         0         0 
dram[12]:     17315     16083         0     16674         0     16161         0         0         0         0         0     16147     16086         0         0     16361 
dram[13]:     17338     16419         0     16336     16341     16088     16163         0         0     16610         0     16507     16338     16363     16340     16083 
dram[14]:     17337      9975     16085         0     16097         0         0     16249     16094     16096     16419     16418         0         0         0     16342 
dram[15]:     10308     10639     16092     16099     16613         0     16146     16600     16094     16083         0         0         0     16088         0     16614 
average row accesses per activate:
dram[0]: 13.000000 13.000000      -nan      -nan  1.000000  1.000000      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[1]: 12.000000 12.000000      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[2]:  8.333333 14.000000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  2.000000  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  9.666667  9.666667      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.333333  1.000000      -nan 
dram[4]: 14.000000  7.500000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  9.666667 11.500000      -nan      -nan  2.000000      -nan  1.500000      -nan  1.000000  1.000000      -nan  1.000000      -nan      -nan  1.000000  2.000000 
dram[6]: 12.000000 12.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[7]: 12.000000  5.400000  2.000000      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan 
dram[8]: 11.500000  7.333333  1.000000      -nan  2.000000      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  1.000000 
dram[9]: 20.000000  6.500000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000      -nan 
dram[10]:  9.666667  6.500000      -nan      -nan      -nan      -nan      -nan      -nan  1.500000      -nan  1.000000      -nan      -nan  1.000000  1.000000      -nan 
dram[11]: 13.500000  9.333333      -nan  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[12]: 20.000000 10.500000      -nan  1.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan  1.000000 
dram[13]: 20.000000 10.500000      -nan  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[14]: 20.000000 11.500000  1.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000  1.000000  2.000000  1.000000      -nan      -nan      -nan  1.000000 
dram[15]: 12.000000 11.500000  1.000000  1.000000  2.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan      -nan      -nan  1.000000      -nan  1.000000 
average row locality = 952/223 = 4.269058
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        26         0         0         1         2         0         0         1         1         0         0         0         0         1         0 
dram[1]:        24        24         0         2         1         3         0         0         0         0         0         2         0         0         0         0 
dram[2]:        25        28         0         0         1         0         1         1         1         2         4         2         2         1         1         1 
dram[3]:        29        29         0         0         0         0         0         1         1         2         1         3         0         4         1         0 
dram[4]:        28        30         0         1         2         0         0         0         0         2         0         1         1         0         2         1 
dram[5]:        29        23         0         0         2         0         3         0         1         1         0         1         0         0         1         2 
dram[6]:        24        24         1         0         2         0         1         2         0         1         0         2         1         0         0         0 
dram[7]:        24        27         2         0         0         0         0         0         2         1         1         1         1         2         0         0 
dram[8]:        23        22         1         0         2         0         0         1         0         0         0         1         0         0         0         1 
dram[9]:        20        26         0         0         1         0         1         1         1         1         1         3         0         0         4         0 
dram[10]:        29        26         0         0         0         0         0         0         3         0         1         0         0         1         1         0 
dram[11]:        27        28         0         1         1         1         0         2         0         1         1         2         0         0         0         0 
dram[12]:        20        21         0         1         0         1         0         0         0         0         0         1         1         0         0         1 
dram[13]:        20        21         0         1         1         1         1         0         0         1         0         1         2         1         1         2 
dram[14]:        20        23         2         0         1         0         0         1         2         1         2         2         0         0         0         1 
dram[15]:        24        23         1         1         2         0         1         1         1         2         0         0         0         1         0         1 
total dram reads = 952
min_bank_accesses = 0!
chip skew: 71/46 = 1.54
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        707       684    none      none        1175       750    none      none         316       314    none      none      none      none         313    none  
dram[1]:        823       847    none        7454      1176       600    none      none      none      none      none         320    none      none      none      none  
dram[2]:        788       678    none      none        1165    none         314       313       320       314       323       318       323       333       317       316
dram[3]:        690       670    none      none      none      none      none         321       319       321       318       321    none         331       317    none  
dram[4]:        682       653    none       14019       329    none      none      none      none         327    none         315       313    none         321       320
dram[5]:        684       809    none      none         314    none         318    none         322       318    none         315    none      none         314       315
dram[6]:        819       822     14670    none         343    none         319       321    none         313    none         322       313    none      none      none  
dram[7]:        784       742      7521    none      none      none      none      none         323       317       321       314       314       322    none      none  
dram[8]:        828       902     14615    none         321    none      none         314    none      none      none         313    none      none      none         317
dram[9]:        951       746    none      none         319    none         317       314       321       317       316       324    none      none         334    none  
dram[10]:        656       740    none      none      none      none      none      none         320    none         313    none      none         320       314    none  
dram[11]:        675       664    none       14770       316       315    none         336    none         320       313       318    none      none      none      none  
dram[12]:        925       911    none       13978    none         313    none      none      none      none      none         314       318    none      none         315
dram[13]:        983       932    none       16592       314       316       313    none      none         313    none         314       330       315       327       324
dram[14]:        925       769      7555    none         320    none      none         315       322       329       320       319    none      none      none         315
dram[15]:        769       782     14638     14750       317    none         313       312       324       319    none      none      none         318    none         319
maximum mf latency per bank:
dram[0]:        407       409       311       271       313       324         0         0       316       314         0         0         0         0       313         0
dram[1]:        444       495       316       340       314       324         0         0         0         0         0       323         0         0         0         0
dram[2]:        496       441       272       314       317       229       314       313       320       316       328       325       324       333       317       316
dram[3]:        443       405       268       311       229       229         0       321       319       324       318       325         0       356       317         0
dram[4]:        408       432       264       314       340         0         0         0         0       341         0       315       313         0       324       320
dram[5]:        441       408       263       263       316         0       325         0       322       318         0       315         0         0       314       316
dram[6]:        428       430       318       267       364         0       319       324         0       313         0       330       313         0         0         0
dram[7]:        415       408       318       264         0         0         0         0       326       317       321       314       314       328         0         0
dram[8]:        412       414       314       266       324         0         0       314         0         0         0       313         0         0         0       317
dram[9]:        393       395       261       265       319         0       317       314       321       317       316       326         0         0       357         0
dram[10]:        397       420       269       263         0         0         0         0       327         0       313         0         0       320       314         0
dram[11]:        401       403       269       312       316       315         0       348         0       320       313       324         0         0         0         0
dram[12]:        407       393       309       313         0       313         0         0         0         0         0       314       318         0         0       315
dram[13]:        451       443       261       313       314       316       313         0         0       313         0       314       338       315       327       331
dram[14]:        394       383       324       308       320         0         0       315       325       329       321       325         0         0         0       315
dram[15]:        387       405       318       326       318         0       313       312       324       324         0         0         0       318         0       319
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33427 n_act=10 n_pre=3 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006926
n_activity=923 dram_eff=0.2514
bk0: 26a 33383i bk1: 26a 33396i bk2: 0a 33495i bk3: 0a 33498i bk4: 1a 33479i bk5: 2a 33438i bk6: 0a 33494i bk7: 0a 33498i bk8: 1a 33477i bk9: 1a 33475i bk10: 0a 33495i bk11: 0a 33496i bk12: 0a 33497i bk13: 0a 33499i bk14: 1a 33479i bk15: 0a 33500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827586
Row_Buffer_Locality_read = 0.827586
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.251497
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.068966
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.006926 
total_CMD = 33498 
util_bw = 232 
Wasted_Col = 175 
Wasted_Row = 21 
Idle = 33070 

BW Util Bottlenecks: 
RCDc_limit = 186 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33427 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 58 
Row_Bus_Util =  0.000388 
CoL_Bus_Util = 0.001731 
Either_Row_CoL_Bus_Util = 0.002120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00731387
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33424 n_act=12 n_pre=6 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006687
n_activity=846 dram_eff=0.2648
bk0: 24a 33384i bk1: 24a 33412i bk2: 0a 33497i bk3: 2a 33421i bk4: 1a 33475i bk5: 3a 33396i bk6: 0a 33493i bk7: 0a 33499i bk8: 0a 33499i bk9: 0a 33499i bk10: 0a 33499i bk11: 2a 33433i bk12: 0a 33493i bk13: 0a 33497i bk14: 0a 33497i bk15: 0a 33500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785714
Row_Buffer_Locality_read = 0.785714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.256039
Bank_Level_Parallism_Col = 1.125392
Bank_Level_Parallism_Ready = 1.053571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125392 

BW Util details:
bwutil = 0.006687 
total_CMD = 33498 
util_bw = 224 
Wasted_Col = 196 
Wasted_Row = 83 
Idle = 32995 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33424 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 6 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 56 
Row_Bus_Util =  0.000537 
CoL_Bus_Util = 0.001672 
Either_Row_CoL_Bus_Util = 0.002209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00594065
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33402 n_act=20 n_pre=7 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008359
n_activity=1198 dram_eff=0.2337
bk0: 25a 33334i bk1: 28a 33349i bk2: 0a 33492i bk3: 0a 33495i bk4: 1a 33476i bk5: 0a 33495i bk6: 1a 33477i bk7: 1a 33481i bk8: 1a 33479i bk9: 2a 33479i bk10: 4a 33396i bk11: 2a 33436i bk12: 2a 33431i bk13: 1a 33449i bk14: 1a 33471i bk15: 1a 33478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.272583
Bank_Level_Parallism_Col = 1.184000
Bank_Level_Parallism_Ready = 1.171429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.146000 

BW Util details:
bwutil = 0.008359 
total_CMD = 33498 
util_bw = 280 
Wasted_Col = 318 
Wasted_Row = 108 
Idle = 32792 

BW Util Bottlenecks: 
RCDc_limit = 361 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33402 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 70 
Row_Bus_Util =  0.000806 
CoL_Bus_Util = 0.002090 
Either_Row_CoL_Bus_Util = 0.002866 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.010417 
queue_avg = 0.011016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0110156
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33402 n_act=17 n_pre=8 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008478
n_activity=1293 dram_eff=0.2196
bk0: 29a 33336i bk1: 29a 33375i bk2: 0a 33492i bk3: 0a 33497i bk4: 0a 33497i bk5: 0a 33499i bk6: 0a 33500i bk7: 1a 33481i bk8: 1a 33475i bk9: 2a 33476i bk10: 1a 33474i bk11: 3a 33397i bk12: 0a 33496i bk13: 4a 33365i bk14: 1a 33474i bk15: 0a 33496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760563
Row_Buffer_Locality_read = 0.760563
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.167504
Bank_Level_Parallism_Col = 1.087356
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087356 

BW Util details:
bwutil = 0.008478 
total_CMD = 33498 
util_bw = 284 
Wasted_Col = 282 
Wasted_Row = 147 
Idle = 32785 

BW Util Bottlenecks: 
RCDc_limit = 316 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33402 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 8 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 71 
Row_Bus_Util =  0.000746 
CoL_Bus_Util = 0.002120 
Either_Row_CoL_Bus_Util = 0.002866 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00689593
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33407 n_act=16 n_pre=7 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00812
n_activity=1050 dram_eff=0.259
bk0: 28a 33383i bk1: 30a 33302i bk2: 0a 33491i bk3: 1a 33474i bk4: 2a 33402i bk5: 0a 33496i bk6: 0a 33499i bk7: 0a 33499i bk8: 0a 33500i bk9: 2a 33407i bk10: 0a 33496i bk11: 1a 33479i bk12: 1a 33477i bk13: 0a 33497i bk14: 2a 33438i bk15: 1a 33479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764706
Row_Buffer_Locality_read = 0.764706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375734
Bank_Level_Parallism_Col = 1.112412
Bank_Level_Parallism_Ready = 1.088235
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112412 

BW Util details:
bwutil = 0.008120 
total_CMD = 33498 
util_bw = 272 
Wasted_Col = 265 
Wasted_Row = 61 
Idle = 32900 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33407 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 7 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 68 
Row_Bus_Util =  0.000687 
CoL_Bus_Util = 0.002030 
Either_Row_CoL_Bus_Util = 0.002717 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00465699
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33418 n_act=13 n_pre=4 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007523
n_activity=1002 dram_eff=0.2515
bk0: 29a 33337i bk1: 23a 33381i bk2: 0a 33495i bk3: 0a 33498i bk4: 2a 33474i bk5: 0a 33497i bk6: 3a 33434i bk7: 0a 33496i bk8: 1a 33471i bk9: 1a 33477i bk10: 0a 33497i bk11: 1a 33478i bk12: 0a 33497i bk13: 0a 33499i bk14: 1a 33478i bk15: 2a 33477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793651
Row_Buffer_Locality_read = 0.793651
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.210884
Bank_Level_Parallism_Col = 1.154054
Bank_Level_Parallism_Ready = 1.142857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154054 

BW Util details:
bwutil = 0.007523 
total_CMD = 33498 
util_bw = 252 
Wasted_Col = 222 
Wasted_Row = 60 
Idle = 32964 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33418 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 63 
Row_Bus_Util =  0.000507 
CoL_Bus_Util = 0.001881 
Either_Row_CoL_Bus_Util = 0.002388 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00907517
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33422 n_act=14 n_pre=5 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006926
n_activity=901 dram_eff=0.2575
bk0: 24a 33375i bk1: 24a 33396i bk2: 1a 33467i bk3: 0a 33497i bk4: 2a 33393i bk5: 0a 33494i bk6: 1a 33477i bk7: 2a 33438i bk8: 0a 33497i bk9: 1a 33479i bk10: 0a 33499i bk11: 2a 33438i bk12: 1a 33475i bk13: 0a 33496i bk14: 0a 33498i bk15: 0a 33500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758621
Row_Buffer_Locality_read = 0.758621
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.304157
Bank_Level_Parallism_Col = 1.226087
Bank_Level_Parallism_Ready = 1.103448
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226087 

BW Util details:
bwutil = 0.006926 
total_CMD = 33498 
util_bw = 232 
Wasted_Col = 206 
Wasted_Row = 100 
Idle = 32960 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33422 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 5 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 58 
Row_Bus_Util =  0.000567 
CoL_Bus_Util = 0.001731 
Either_Row_CoL_Bus_Util = 0.002269 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013158 
queue_avg = 0.007702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00770195
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33414 n_act=16 n_pre=7 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007284
n_activity=1132 dram_eff=0.2155
bk0: 24a 33391i bk1: 27a 33265i bk2: 2a 33468i bk3: 0a 33492i bk4: 0a 33495i bk5: 0a 33496i bk6: 0a 33499i bk7: 0a 33501i bk8: 2a 33431i bk9: 1a 33474i bk10: 1a 33472i bk11: 1a 33480i bk12: 1a 33479i bk13: 2a 33436i bk14: 0a 33497i bk15: 0a 33499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737705
Row_Buffer_Locality_read = 0.737705
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.258824
Bank_Level_Parallism_Col = 1.113111
Bank_Level_Parallism_Ready = 1.032787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107969 

BW Util details:
bwutil = 0.007284 
total_CMD = 33498 
util_bw = 244 
Wasted_Col = 259 
Wasted_Row = 107 
Idle = 32888 

BW Util Bottlenecks: 
RCDc_limit = 290 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33414 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 7 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 61 
Row_Bus_Util =  0.000687 
CoL_Bus_Util = 0.001821 
Either_Row_CoL_Bus_Util = 0.002508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00453758
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33435 n_act=10 n_pre=3 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00609
n_activity=813 dram_eff=0.2509
bk0: 23a 33392i bk1: 22a 33358i bk2: 1a 33471i bk3: 0a 33496i bk4: 2a 33475i bk5: 0a 33498i bk6: 0a 33498i bk7: 1a 33477i bk8: 0a 33497i bk9: 0a 33498i bk10: 0a 33498i bk11: 1a 33478i bk12: 0a 33497i bk13: 0a 33499i bk14: 0a 33499i bk15: 1a 33481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803922
Row_Buffer_Locality_read = 0.803922
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.273885
Bank_Level_Parallism_Col = 1.110320
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110320 

BW Util details:
bwutil = 0.006090 
total_CMD = 33498 
util_bw = 204 
Wasted_Col = 171 
Wasted_Row = 23 
Idle = 33100 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33435 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 51 
Row_Bus_Util =  0.000388 
CoL_Bus_Util = 0.001522 
Either_Row_CoL_Bus_Util = 0.001881 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.015873 
queue_avg = 0.008806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0088065
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33414 n_act=18 n_pre=8 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007045
n_activity=1005 dram_eff=0.2348
bk0: 20a 33442i bk1: 26a 33325i bk2: 0a 33487i bk3: 0a 33497i bk4: 1a 33469i bk5: 0a 33499i bk6: 1a 33479i bk7: 1a 33480i bk8: 1a 33479i bk9: 1a 33480i bk10: 1a 33475i bk11: 3a 33388i bk12: 0a 33494i bk13: 0a 33498i bk14: 4a 33323i bk15: 0a 33493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694915
Row_Buffer_Locality_read = 0.694915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484144
Bank_Level_Parallism_Col = 1.267760
Bank_Level_Parallism_Ready = 1.016667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240437 

BW Util details:
bwutil = 0.007045 
total_CMD = 33498 
util_bw = 236 
Wasted_Col = 231 
Wasted_Row = 92 
Idle = 32939 

BW Util Bottlenecks: 
RCDc_limit = 302 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33414 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 8 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 59 
Row_Bus_Util =  0.000776 
CoL_Bus_Util = 0.001761 
Either_Row_CoL_Bus_Util = 0.002508 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.011905 
queue_avg = 0.008956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00895576
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33419 n_act=12 n_pre=6 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007284
n_activity=997 dram_eff=0.2447
bk0: 29a 33348i bk1: 26a 33314i bk2: 0a 33492i bk3: 0a 33495i bk4: 0a 33496i bk5: 0a 33497i bk6: 0a 33498i bk7: 0a 33499i bk8: 3a 33429i bk9: 0a 33495i bk10: 1a 33478i bk11: 0a 33499i bk12: 0a 33501i bk13: 1a 33480i bk14: 1a 33478i bk15: 0a 33499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803279
Row_Buffer_Locality_read = 0.803279
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115880
Bank_Level_Parallism_Col = 1.050279
Bank_Level_Parallism_Ready = 1.016393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050279 

BW Util details:
bwutil = 0.007284 
total_CMD = 33498 
util_bw = 244 
Wasted_Col = 215 
Wasted_Row = 95 
Idle = 32944 

BW Util Bottlenecks: 
RCDc_limit = 225 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33419 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 6 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 61 
Row_Bus_Util =  0.000537 
CoL_Bus_Util = 0.001821 
Either_Row_CoL_Bus_Util = 0.002358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0181503
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33416 n_act=14 n_pre=5 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007642
n_activity=1059 dram_eff=0.2417
bk0: 27a 33379i bk1: 28a 33343i bk2: 0a 33495i bk3: 1a 33477i bk4: 1a 33475i bk5: 1a 33472i bk6: 0a 33496i bk7: 2a 33393i bk8: 0a 33494i bk9: 1a 33475i bk10: 1a 33478i bk11: 2a 33436i bk12: 0a 33494i bk13: 0a 33499i bk14: 0a 33500i bk15: 0a 33504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.781250
Row_Buffer_Locality_read = 0.781250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.207101
Bank_Level_Parallism_Col = 1.160207
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160207 

BW Util details:
bwutil = 0.007642 
total_CMD = 33498 
util_bw = 256 
Wasted_Col = 232 
Wasted_Row = 106 
Idle = 32904 

BW Util Bottlenecks: 
RCDc_limit = 258 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33416 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 5 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 64 
Row_Bus_Util =  0.000567 
CoL_Bus_Util = 0.001911 
Either_Row_CoL_Bus_Util = 0.002448 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.012195 
queue_avg = 0.019822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0198221
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33443 n_act=8 n_pre=1 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005493
n_activity=660 dram_eff=0.2788
bk0: 20a 33434i bk1: 21a 33427i bk2: 0a 33494i bk3: 1a 33475i bk4: 0a 33496i bk5: 1a 33476i bk6: 0a 33495i bk7: 0a 33498i bk8: 0a 33498i bk9: 0a 33499i bk10: 0a 33500i bk11: 1a 33479i bk12: 1a 33474i bk13: 0a 33498i bk14: 0a 33499i bk15: 1a 33479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826087
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109375
Bank_Level_Parallism_Col = 1.054167
Bank_Level_Parallism_Ready = 1.021739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054167 

BW Util details:
bwutil = 0.005493 
total_CMD = 33498 
util_bw = 184 
Wasted_Col = 142 
Wasted_Row = 6 
Idle = 33166 

BW Util Bottlenecks: 
RCDc_limit = 152 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33443 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 46 
Row_Bus_Util =  0.000269 
CoL_Bus_Util = 0.001373 
Either_Row_CoL_Bus_Util = 0.001642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00220909
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33429 n_act=15 n_pre=3 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006329
n_activity=923 dram_eff=0.2297
bk0: 20a 33440i bk1: 21a 33431i bk2: 0a 33494i bk3: 1a 33476i bk4: 1a 33473i bk5: 1a 33475i bk6: 1a 33476i bk7: 0a 33497i bk8: 0a 33499i bk9: 1a 33479i bk10: 0a 33500i bk11: 1a 33481i bk12: 2a 33395i bk13: 1a 33478i bk14: 1a 33456i bk15: 2a 33426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716981
Row_Buffer_Locality_read = 0.716981
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.562682
Bank_Level_Parallism_Col = 1.206349
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.174603 

BW Util details:
bwutil = 0.006329 
total_CMD = 33498 
util_bw = 212 
Wasted_Col = 208 
Wasted_Row = 17 
Idle = 33061 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33429 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 3 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 53 
Row_Bus_Util =  0.000537 
CoL_Bus_Util = 0.001582 
Either_Row_CoL_Bus_Util = 0.002060 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.028986 
queue_avg = 0.000209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000208968
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33425 n_act=14 n_pre=4 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006568
n_activity=973 dram_eff=0.2261
bk0: 20a 33447i bk1: 23a 33422i bk2: 2a 33434i bk3: 0a 33495i bk4: 1a 33471i bk5: 0a 33497i bk6: 0a 33499i bk7: 1a 33481i bk8: 2a 33438i bk9: 1a 33458i bk10: 2a 33464i bk11: 2a 33436i bk12: 0a 33493i bk13: 0a 33496i bk14: 0a 33498i bk15: 1a 33481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745455
Row_Buffer_Locality_read = 0.745455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.321900
Bank_Level_Parallism_Col = 1.139818
Bank_Level_Parallism_Ready = 1.036364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.109422 

BW Util details:
bwutil = 0.006568 
total_CMD = 33498 
util_bw = 220 
Wasted_Col = 209 
Wasted_Row = 42 
Idle = 33027 

BW Util Bottlenecks: 
RCDc_limit = 249 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33425 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 4 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 55 
Row_Bus_Util =  0.000537 
CoL_Bus_Util = 0.001642 
Either_Row_CoL_Bus_Util = 0.002179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00346289
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=33498 n_nop=33424 n_act=14 n_pre=3 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006926
n_activity=838 dram_eff=0.2768
bk0: 24a 33399i bk1: 23a 33405i bk2: 1a 33474i bk3: 1a 33465i bk4: 2a 33472i bk5: 0a 33497i bk6: 1a 33478i bk7: 1a 33477i bk8: 1a 33468i bk9: 2a 33437i bk10: 0a 33495i bk11: 0a 33497i bk12: 0a 33498i bk13: 1a 33478i bk14: 0a 33498i bk15: 1a 33472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758621
Row_Buffer_Locality_read = 0.758621
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363881
Bank_Level_Parallism_Col = 1.237654
Bank_Level_Parallism_Ready = 1.068966
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.209877 

BW Util details:
bwutil = 0.006926 
total_CMD = 33498 
util_bw = 232 
Wasted_Col = 183 
Wasted_Row = 40 
Idle = 33043 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33498 
n_nop = 33424 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 3 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 58 
Row_Bus_Util =  0.000507 
CoL_Bus_Util = 0.001731 
Either_Row_CoL_Bus_Util = 0.002209 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.013514 
queue_avg = 0.005612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00561228

========= L2 cache stats =========
L2_cache_bank[0]: Access = 159, Miss = 32, Miss_rate = 0.201, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 156, Miss = 31, Miss_rate = 0.199, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 151, Miss = 28, Miss_rate = 0.185, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 158, Miss = 34, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 158, Miss = 36, Miss_rate = 0.228, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 163, Miss = 37, Miss_rate = 0.227, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 163, Miss = 34, Miss_rate = 0.209, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 170, Miss = 41, Miss_rate = 0.241, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 158, Miss = 34, Miss_rate = 0.215, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 159, Miss = 35, Miss_rate = 0.220, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 161, Miss = 37, Miss_rate = 0.230, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 151, Miss = 31, Miss_rate = 0.205, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 152, Miss = 30, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 150, Miss = 30, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 153, Miss = 33, Miss_rate = 0.216, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 142, Miss = 26, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 145, Miss = 29, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 151, Miss = 31, Miss_rate = 0.205, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 159, Miss = 35, Miss_rate = 0.220, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 154, Miss = 31, Miss_rate = 0.201, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 36, Miss_rate = 0.225, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 137, Miss = 21, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 142, Miss = 26, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 142, Miss = 26, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 161, Miss = 29, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 144, Miss = 28, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 147, Miss = 28, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 150, Miss = 30, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 149, Miss = 30, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 4886
L2_total_cache_misses = 993
L2_total_cache_miss_rate = 0.2032
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 694
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 432
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=4886
icnt_total_pkts_simt_to_mem=4670
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4670
Req_Network_cycles = 18233
Req_Network_injected_packets_per_cycle =       0.2561 
Req_Network_conflicts_per_cycle =       0.0008
Req_Network_conflicts_per_cycle_util =       0.0056
Req_Bank_Level_Parallism =       1.8800
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 4886
Reply_Network_cycles = 18233
Reply_Network_injected_packets_per_cycle =        0.2680
Reply_Network_conflicts_per_cycle =        0.4533
Reply_Network_conflicts_per_cycle_util =       3.0420
Reply_Bank_Level_Parallism =       1.7983
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0306
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0079
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 25799 (inst/sec)
gpgpu_simulation_rate = 3038 (cycle/sec)
gpgpu_silicon_slowdown = 627057x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-2.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 2
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 2 
gpu_sim_cycle = 13665
gpu_sim_insn = 154794
gpu_ipc =      11.3278
gpu_tot_sim_cycle = 31898
gpu_tot_stall_cycle = 13984
tot_cycles_exec_all_SM = 175052
cycles_passed = 31898
gpu_tot_sim_insn = 309588
gpu_tot_ipc =       9.7056
gpu_tot_issued_cta = 4
gpu_occupancy = 49.7753% 
gpu_tot_occupancy = 49.6247% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2899
partiton_level_parallism_total  =       0.2706
partiton_level_parallism_util =       1.7408
partiton_level_parallism_util_total  =       1.8134
L2_BW  =      18.6382 GB/Sec
L2_BW_total  =      17.3221 GB/Sec
gpu_total_sim_rate=30958

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5364
	L1I_total_cache_misses = 1520
	L1I_total_cache_miss_rate = 0.2834
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2534, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2827
	L1D_cache_core[1]: Access = 2955, Miss = 2515, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 2844
	L1D_cache_core[2]: Access = 2513, Miss = 2337, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 2278
	L1D_cache_core[3]: Access = 2485, Miss = 2331, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 2294
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10907
	L1D_total_cache_misses = 9717
	L1D_total_cache_miss_rate = 0.8909
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10243
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.170
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2115
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3844
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1520
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1376
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1040
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6740

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9031
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1212
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 309588
gpgpu_n_tot_w_icount = 10728
gpgpu_n_stall_shd_mem = 5387
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7448
gpgpu_n_mem_write_global = 1040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41158
gpgpu_n_store_insn = 3005
gpgpu_n_shmem_insn = 32832
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4149
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1238
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14316	W0_Idle:120655	W0_Scoreboard:29685	W1:354	W2:6	W3:18	W4:30	W5:30	W6:48	W7:48	W8:72	W9:54	W10:30	W11:12	W12:12	W13:6	W14:12	W15:0	W16:0	W17:0	W18:12	W19:6	W20:12	W21:12	W22:30	W23:54	W24:72	W25:48	W26:48	W27:30	W28:30	W29:18	W30:6	W31:14	W32:9272
single_issue_nums: WS0:2952	WS1:2592	WS2:2592	WS3:2592	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59584 {8:7448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41600 {40:1040,}
traffic_breakdown_coretomem[INST_ACC_R] = 1152 {8:144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 297920 {40:7448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8320 {8:1040,}
traffic_breakdown_memtocore[INST_ACC_R] = 23040 {40:576,}
ENTERING ACCELSIM HERE
maxmflatency = 496 
max_icnt2mem_latency = 149 
maxmrqlatency = 32 
max_icnt2sh_latency = 125 
averagemflatency = 236 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 5 
mrq_lat_table:926 	22 	23 	114 	45 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6419 	2069 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	143 	1 	0 	1088 	4546 	2842 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5690 	1794 	605 	208 	151 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        18         0         1         0         1         0         0         0         1         0         0         0         0         0         0 
dram[1]:         4        20         1         1         0         1         0         0         0         0         0         1         0         0         0         1 
dram[2]:        20        20         0         0         1         0         0         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         0         0         0         0         1         0         0         2         1         1         0         2         0         0 
dram[4]:         8        20         0         1         1         1         0         1         0         1         0         1         1         0         1         0 
dram[5]:         8        19         0         0         0         1         2         1         1         1         0         0         1         1         1         0 
dram[6]:        20        20         0         1         1         0         0         1         0         0         0         1         0         0         0         0 
dram[7]:         4        20         0         0         0         1         0         0         1         1         1         0         1         1         1         0 
dram[8]:        19         1         0         0         0         0         1         0         0         0         0         1         0         1         0         0 
dram[9]:        20        20         0         0         1         0         1         0         1         1         1         1         0         0         1         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         0         0         0         0         0         0 
dram[11]:        19        20         0         1         0         0         0         1         0         1         0         1         0         0         0         0 
dram[12]:        20        20         1         1         0         0         0         0         0         0         0         1         0         1         0         1 
dram[13]:        20        20         1         0         0         0         1         0         0         0         0         0         1         0         0         1 
dram[14]:        20         4         1         0         1         0         0         1         1         1         0         1         0         0         0         0 
dram[15]:         4         4         1         0         0         0         0         1         0         1         0         0         1         0         0         0 
maximum service time to same row:
dram[0]:     12077     11738     12728     12316     16673     16246         0         0     16083     16602         0         0         0         0     16161         0 
dram[1]:     11745     12139     12293     16087     16360     16104     12532     12537         0         0     12154     16159     12565     12528     12589     12313 
dram[2]:     12547     11416         0         0     16090         0     16677     16594     16100     16421     16139     16244     16092     16091     16245     16079 
dram[3]:     10018      9592     12563         0         0         0     12310     16106     16084     16616     16164     16421         0     16096     16081         0 
dram[4]:     10461      8912     12778     16147     16149     12307         0     12590         0     16581     12314     16079     16671         0     16090     16615 
dram[5]:      9096      9544     12160         0     16612     12146     16148     12145     16086     16682     12742     16343     12550     12153     16417     16084 
dram[6]:      9231      8908     16137     12144     16102     12148     16090     16096         0     16341         0     16136     16601         0     12159         0 
dram[7]:      8736      9042     16102         0     12151     12138         0     12569     16362     16358     16612     16356     16610     16081     12156     12671 
dram[8]:     14756     16077     16325         0     16098         0     12290     16676         0     12156     12165     16417         0     12162         0     16087 
dram[9]:     17319     15058     12156     12173     16133     12416     16422     16133     16090     16681     16163     16093     12150     12415     16098         0 
dram[10]:      9352     16080     12726         0         0         0     12152     12299     16166         0     16593         0         0     16100     16247     12308 
dram[11]:     11418      9658     12756     16323     16606     16135         0     16134     12142     16102     16131     16507     12318         0     12535         0 
dram[12]:     17315     16083     12163     16674         0     16161         0         0     12591         0     12525     16147     16086     12162         0     16361 
dram[13]:     17338     16419     12132     16336     16341     16088     16163     12164         0     16610         0     16507     16338     16363     16340     16083 
dram[14]:     17337      9975     16085         0     16097         0     12822     16249     16094     16096     16419     16418         0     12300     12768     16342 
dram[15]:     10308     10639     16092     16099     16613         0     16146     16600     16094     16083     12301         0     12532     16088         0     16614 
average row accesses per activate:
dram[0]: 13.000000  7.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[1]: 12.000000  8.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  2.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  4.833333  7.500000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000      -nan  1.333333  1.000000      -nan 
dram[4]: 14.000000  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  9.666667  8.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  2.000000 
dram[6]:  8.333333  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan  2.000000      -nan 
dram[7]: 12.000000  4.666667  2.000000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  8.000000  7.333333  1.000000      -nan  2.000000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  7.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan 
dram[10]:  9.666667  6.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.500000      -nan  1.000000      -nan      -nan  1.000000  1.000000  1.000000 
dram[11]:  9.333333  9.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan 
dram[12]: 11.000000  7.333333  1.000000  1.000000      -nan  1.000000      -nan      -nan  2.000000      -nan  2.000000  1.000000  1.000000  1.000000      -nan  1.000000 
dram[13]: 10.500000  7.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[14]: 10.500000 12.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000      -nan  1.000000  1.000000  1.000000 
dram[15]: 12.000000 12.000000  1.000000  1.000000  2.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000      -nan  1.000000 
average row locality = 1132/392 = 2.887755
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        28         1         2         1         2         0         0         1         2         0         0         0         0         1         0 
dram[1]:        24        25         3         3         1         3         1         1         0         0         2         3         1         1         1         2 
dram[2]:        29        30         0         0         3         0         1         2         2         4         4         5         3         1         2         1 
dram[3]:        31        30         1         0         0         0         2         1         1         5         2         4         0         8         1         0 
dram[4]:        28        31         1         2         3         2         0         2         0         2         1         2         2         0         2         1 
dram[5]:        29        24         1         0         2         2         5         2         2         2         1         1         3         2         2         2 
dram[6]:        25        26         1         2         2         1         1         2         0         1         0         3         1         0         2         0 
dram[7]:        24        28         2         0         1         2         0         1         4         2         3         1         2         3         2         1 
dram[8]:        24        22         1         0         2         0         2         1         0         1         1         2         0         2         0         1 
dram[9]:        22        27         1         1         2         1         2         1         3         2         2         3         1         1         4         0 
dram[10]:        29        26         1         0         0         0         1         1         3         0         1         0         0         1         1         1 
dram[11]:        28        28         1         3         1         1         0         2         1         2         1         2         1         0         1         0 
dram[12]:        22        22         2         2         0         1         0         0         2         0         2         2         1         4         0         2 
dram[13]:        21        22         2         1         1         1         2         1         0         1         0         1         5         1         1         3 
dram[14]:        21        24         2         0         2         0         1         2         2         2         2         3         0         1         1         1 
dram[15]:        24        24         2         1         2         0         1         2         1         2         1         0         2         1         0         1 
total dram reads = 1132
min_bank_accesses = 0!
chip skew: 87/59 = 1.47
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1152      1067     29098     14757      2228      1277    none      none         316       322    none      none      none      none         313    none  
dram[1]:       1303      1288      9954      9981      2043       890       319       318    none      none         329       322       315       315       313       322
dram[2]:       1110      1017    none      none         893    none         314       319       422       322       370       325       324       333       323       316
dram[3]:       1038      1023     29496    none      none      none         319       321       319       329       325       322    none         331       508    none  
dram[4]:       1085      1012     27834     14068       327       318    none         320    none         327       313       326       319    none         321       320
dram[5]:       1067      1253     28056    none         314       321       327       330       329       330       313       315       324       326       319       315
dram[6]:       1247      1212     29021     14648       343       321       319       416    none         501    none         322       500    none         332    none  
dram[7]:       1254      1134     14669    none         320       321    none         318       325       423       343       314       318       327       325       313
dram[8]:       1255      1399     29067    none         321    none         319       314    none         331       329       327    none         341    none         317
dram[9]:       1383      1138     28908     31836       322       318       325       314       325       329       327       324       318       313       334    none  
dram[10]:       1016      1141     29511    none      none      none         321       313       382    none         313    none      none         320       505       314
dram[11]:       1034      1033     29379     10009       316       315    none         336       314       326       313       318       316    none         314    none  
dram[12]:       1356      1371     14129     14059    none         313    none      none         316    none         314       321       318       337    none         320
dram[13]:       1459      1384     14220     30596       501       316       318       326    none         313    none         314       339       504       327       326
dram[14]:       1392      1178     14751    none         325    none         314       320       322       329       320       321    none         314       317       504
dram[15]:       1200      1186     14718     29495       317    none         313       321       512       413       315    none         319       318    none         507
maximum mf latency per bank:
dram[0]:        407       409       313       324       313       324         0         0       316       331         0         0         0         0       313         0
dram[1]:        444       495       330       340       314       324       319       318         0         0       334       327       315       315       313       328
dram[2]:        496       441       275       314       326       229       314       325       337       331       328       340       326       333       329       316
dram[3]:        443       405       319       311       231       229       324       321       319       339       332       325         0       356       317         0
dram[4]:        408       432       312       332       340       324         0       326         0       341       313       338       326         0       324       320
dram[5]:        441       408       335       269       316       323       356       341       336       343       313       315       337       328       325       316
dram[6]:        428       430       318       355       364       321       319       324         0       313         0       330       313         0       335         0
dram[7]:        415       408       318       266       320       325         0       318       331       342       368       314       323       338       326       313
dram[8]:        412       414       314       269       324         0       326       314         0       331       329       342         0       357         0       317
dram[9]:        393       395       320       334       326       318       334       314       328       341       339       326       318       313       357         0
dram[10]:        397       420       313       265         0         0       321       313       327         0       313         0         0       320       314       314
dram[11]:        401       403       313       338       316       315         0       348       314       333       313       324       316         0       314         0
dram[12]:        407       393       335       345         0       313         0         0       317         0       315       328       318       363         0       325
dram[13]:        451       443       324       313       314       316       323       326         0       313         0       314       374       315       327       331
dram[14]:        394       383       324       308       331         0       314       326       325       329       321       325         0       314       317       315
dram[15]:        387       405       323       326       318         0       313       331       324       324       315         0       326       318         0       319
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58517 n_act=16 n_pre=7 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004368
n_activity=1303 dram_eff=0.1965
bk0: 26a 58491i bk1: 28a 58423i bk2: 1a 58579i bk3: 2a 58542i bk4: 1a 58583i bk5: 2a 58544i bk6: 0a 58600i bk7: 0a 58604i bk8: 1a 58583i bk9: 2a 58533i bk10: 0a 58599i bk11: 0a 58602i bk12: 0a 58603i bk13: 0a 58605i bk14: 1a 58585i bk15: 0a 58608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.239686
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004368 
total_CMD = 58604 
util_bw = 256 
Wasted_Col = 281 
Wasted_Row = 81 
Idle = 57986 

BW Util Bottlenecks: 
RCDc_limit = 302 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58517 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 7 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 64 
Row_Bus_Util =  0.000392 
CoL_Bus_Util = 0.001092 
Either_Row_CoL_Bus_Util = 0.001485 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0041806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58495 n_act=26 n_pre=12 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004846
n_activity=1413 dram_eff=0.201
bk0: 24a 58490i bk1: 25a 58480i bk2: 3a 58483i bk3: 3a 58480i bk4: 1a 58576i bk5: 3a 58498i bk6: 1a 58573i bk7: 1a 58577i bk8: 0a 58604i bk9: 0a 58607i bk10: 2a 58584i bk11: 3a 58500i bk12: 1a 58579i bk13: 1a 58587i bk14: 1a 58586i bk15: 2a 58547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.633803
Row_Buffer_Locality_read = 0.633803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282290
Bank_Level_Parallism_Col = 1.169091
Bank_Level_Parallism_Ready = 1.042253
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169091 

BW Util details:
bwutil = 0.004846 
total_CMD = 58604 
util_bw = 284 
Wasted_Col = 399 
Wasted_Row = 181 
Idle = 57740 

BW Util Bottlenecks: 
RCDc_limit = 474 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58495 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 12 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 71 
Row_Bus_Util =  0.000648 
CoL_Bus_Util = 0.001212 
Either_Row_CoL_Bus_Util = 0.001860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00371988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58461 n_act=36 n_pre=23 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005938
n_activity=1890 dram_eff=0.1841
bk0: 29a 58281i bk1: 30a 58357i bk2: 0a 58591i bk3: 0a 58600i bk4: 3a 58501i bk5: 0a 58597i bk6: 1a 58584i bk7: 2a 58549i bk8: 2a 58547i bk9: 4a 58507i bk10: 4a 58502i bk11: 5a 58418i bk12: 3a 58494i bk13: 1a 58554i bk14: 2a 58533i bk15: 1a 58586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586207
Row_Buffer_Locality_read = 0.586207
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.458654
Bank_Level_Parallism_Col = 1.214854
Bank_Level_Parallism_Ready = 1.137931
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.176393 

BW Util details:
bwutil = 0.005938 
total_CMD = 58604 
util_bw = 348 
Wasted_Col = 539 
Wasted_Row = 249 
Idle = 57468 

BW Util Bottlenecks: 
RCDc_limit = 644 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58461 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 23 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 87 
Row_Bus_Util =  0.001007 
CoL_Bus_Util = 0.001485 
Either_Row_CoL_Bus_Util = 0.002440 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.020979 
queue_avg = 0.007269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00726913
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58469 n_act=30 n_pre=19 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00587
n_activity=1848 dram_eff=0.1861
bk0: 31a 58356i bk1: 30a 58429i bk2: 1a 58566i bk3: 0a 58602i bk4: 0a 58603i bk5: 0a 58607i bk6: 2a 58547i bk7: 1a 58586i bk8: 1a 58586i bk9: 5a 58484i bk10: 2a 58530i bk11: 4a 58460i bk12: 0a 58602i bk13: 8a 58317i bk14: 1a 58573i bk15: 0a 58600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651163
Row_Buffer_Locality_read = 0.651163
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319545
Bank_Level_Parallism_Col = 1.141539
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120000 

BW Util details:
bwutil = 0.005870 
total_CMD = 58604 
util_bw = 344 
Wasted_Col = 469 
Wasted_Row = 285 
Idle = 57506 

BW Util Bottlenecks: 
RCDc_limit = 538 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58469 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 19 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 86 
Row_Bus_Util =  0.000836 
CoL_Bus_Util = 0.001467 
Either_Row_CoL_Bus_Util = 0.002304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00552863
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58484 n_act=27 n_pre=14 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005392
n_activity=1581 dram_eff=0.1999
bk0: 28a 58491i bk1: 31a 58369i bk2: 1a 58577i bk3: 2a 58535i bk4: 3a 58465i bk5: 2a 58539i bk6: 0a 58603i bk7: 2a 58543i bk8: 0a 58604i bk9: 2a 58513i bk10: 1a 58583i bk11: 2a 58544i bk12: 2a 58543i bk13: 0a 58599i bk14: 2a 58543i bk15: 1a 58586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658228
Row_Buffer_Locality_read = 0.658228
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.346202
Bank_Level_Parallism_Col = 1.128247
Bank_Level_Parallism_Ready = 1.075949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128247 

BW Util details:
bwutil = 0.005392 
total_CMD = 58604 
util_bw = 316 
Wasted_Col = 438 
Wasted_Row = 157 
Idle = 57693 

BW Util Bottlenecks: 
RCDc_limit = 500 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58484 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 14 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 79 
Row_Bus_Util =  0.000700 
CoL_Bus_Util = 0.001348 
Either_Row_CoL_Bus_Util = 0.002048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00266193
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58481 n_act=30 n_pre=15 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00546
n_activity=1732 dram_eff=0.1848
bk0: 29a 58445i bk1: 24a 58430i bk2: 1a 58568i bk3: 0a 58605i bk4: 2a 58582i bk5: 2a 58536i bk6: 5a 58430i bk7: 2a 58537i bk8: 2a 58527i bk9: 2a 58531i bk10: 1a 58580i bk11: 1a 58583i bk12: 3a 58485i bk13: 2a 58523i bk14: 2a 58543i bk15: 2a 58583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.372636
Bank_Level_Parallism_Col = 1.199688
Bank_Level_Parallism_Ready = 1.109756
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.182527 

BW Util details:
bwutil = 0.005460 
total_CMD = 58604 
util_bw = 320 
Wasted_Col = 465 
Wasted_Row = 231 
Idle = 57588 

BW Util Bottlenecks: 
RCDc_limit = 532 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58481 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 80 
Row_Bus_Util =  0.000768 
CoL_Bus_Util = 0.001365 
Either_Row_CoL_Bus_Util = 0.002099 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.016260 
queue_avg = 0.005580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00557982
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58506 n_act=22 n_pre=10 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004573
n_activity=1195 dram_eff=0.2243
bk0: 25a 58443i bk1: 26a 58382i bk2: 1a 58570i bk3: 2a 58512i bk4: 2a 58493i bk5: 1a 58575i bk6: 1a 58579i bk7: 2a 58542i bk8: 0a 58603i bk9: 1a 58586i bk10: 0a 58607i bk11: 3a 58505i bk12: 1a 58582i bk13: 0a 58605i bk14: 2a 58575i bk15: 0a 58608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671642
Row_Buffer_Locality_read = 0.671642
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.412556
Bank_Level_Parallism_Col = 1.235789
Bank_Level_Parallism_Ready = 1.089552
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.235789 

BW Util details:
bwutil = 0.004573 
total_CMD = 58604 
util_bw = 268 
Wasted_Col = 316 
Wasted_Row = 172 
Idle = 57848 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58506 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 10 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 67 
Row_Bus_Util =  0.000546 
CoL_Bus_Util = 0.001143 
Either_Row_CoL_Bus_Util = 0.001672 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.010204 
queue_avg = 0.005256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00525561
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58482 n_act=31 n_pre=17 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005187
n_activity=1818 dram_eff=0.1672
bk0: 24a 58495i bk1: 28a 58329i bk2: 2a 58572i bk3: 0a 58599i bk4: 1a 58582i bk5: 2a 58544i bk6: 0a 58605i bk7: 1a 58589i bk8: 4a 58447i bk9: 2a 58526i bk10: 3a 58453i bk11: 1a 58583i bk12: 2a 58545i bk13: 3a 58495i bk14: 2a 58532i bk15: 1a 58580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.592105
Row_Buffer_Locality_read = 0.592105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.345987
Bank_Level_Parallism_Col = 1.148670
Bank_Level_Parallism_Ready = 1.025974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143975 

BW Util details:
bwutil = 0.005187 
total_CMD = 58604 
util_bw = 304 
Wasted_Col = 489 
Wasted_Row = 253 
Idle = 57558 

BW Util Bottlenecks: 
RCDc_limit = 558 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58482 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 17 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 76 
Row_Bus_Util =  0.000819 
CoL_Bus_Util = 0.001297 
Either_Row_CoL_Bus_Util = 0.002082 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.016393 
queue_avg = 0.002969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00296908
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58521 n_act=18 n_pre=7 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004027
n_activity=1182 dram_eff=0.1997
bk0: 24a 58458i bk1: 22a 58464i bk2: 1a 58577i bk3: 0a 58602i bk4: 2a 58581i bk5: 0a 58604i bk6: 2a 58543i bk7: 1a 58581i bk8: 0a 58604i bk9: 1a 58583i bk10: 1a 58579i bk11: 2a 58544i bk12: 0a 58603i bk13: 2a 58516i bk14: 0a 58602i bk15: 1a 58586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694915
Row_Buffer_Locality_read = 0.694915
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312139
Bank_Level_Parallism_Col = 1.126492
Bank_Level_Parallism_Ready = 1.050847
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105012 

BW Util details:
bwutil = 0.004027 
total_CMD = 58604 
util_bw = 236 
Wasted_Col = 297 
Wasted_Row = 82 
Idle = 57989 

BW Util Bottlenecks: 
RCDc_limit = 327 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58521 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 7 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 59 
Row_Bus_Util =  0.000427 
CoL_Bus_Util = 0.001007 
Either_Row_CoL_Bus_Util = 0.001416 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.012048 
queue_avg = 0.005136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00513617
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58485 n_act=31 n_pre=16 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004983
n_activity=1484 dram_eff=0.1968
bk0: 22a 58441i bk1: 27a 58383i bk2: 1a 58572i bk3: 1a 58575i bk4: 2a 58534i bk5: 1a 58575i bk6: 2a 58538i bk7: 1a 58583i bk8: 3a 58538i bk9: 2a 58535i bk10: 2a 58537i bk11: 3a 58493i bk12: 1a 58581i bk13: 1a 58584i bk14: 4a 58430i bk15: 0a 58601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.575342
Row_Buffer_Locality_read = 0.575342
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.527181
Bank_Level_Parallism_Col = 1.294849
Bank_Level_Parallism_Ready = 1.013333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.241563 

BW Util details:
bwutil = 0.004983 
total_CMD = 58604 
util_bw = 292 
Wasted_Col = 396 
Wasted_Row = 202 
Idle = 57714 

BW Util Bottlenecks: 
RCDc_limit = 518 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58485 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 73 
Row_Bus_Util =  0.000802 
CoL_Bus_Util = 0.001246 
Either_Row_CoL_Bus_Util = 0.002031 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.008403 
queue_avg = 0.006228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00622824
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58517 n_act=16 n_pre=6 n_ref_event=0 n_req=65 n_rd=65 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004437
n_activity=1200 dram_eff=0.2167
bk0: 29a 58453i bk1: 26a 58420i bk2: 1a 58577i bk3: 0a 58599i bk4: 0a 58600i bk5: 0a 58603i bk6: 1a 58583i bk7: 1a 58584i bk8: 3a 58534i bk9: 0a 58602i bk10: 1a 58585i bk11: 0a 58606i bk12: 0a 58608i bk13: 1a 58587i bk14: 1a 58585i bk15: 1a 58585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753846
Row_Buffer_Locality_read = 0.753846
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106227
Bank_Level_Parallism_Col = 1.048276
Bank_Level_Parallism_Ready = 1.015385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041379 

BW Util details:
bwutil = 0.004437 
total_CMD = 58604 
util_bw = 260 
Wasted_Col = 288 
Wasted_Row = 95 
Idle = 57961 

BW Util Bottlenecks: 
RCDc_limit = 301 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58517 
Read = 65 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 6 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 65 
Row_Bus_Util =  0.000375 
CoL_Bus_Util = 0.001109 
Either_Row_CoL_Bus_Util = 0.001485 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0103747
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58502 n_act=22 n_pre=9 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004914
n_activity=1533 dram_eff=0.1879
bk0: 28a 58446i bk1: 28a 58450i bk2: 1a 58582i bk3: 3a 58500i bk4: 1a 58577i bk5: 1a 58577i bk6: 0a 58602i bk7: 2a 58499i bk8: 1a 58580i bk9: 2a 58541i bk10: 1a 58582i bk11: 2a 58541i bk12: 1a 58580i bk13: 0a 58605i bk14: 1a 58587i bk15: 0a 58610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694444
Row_Buffer_Locality_read = 0.694444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.179698
Bank_Level_Parallism_Col = 1.123616
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123616 

BW Util details:
bwutil = 0.004914 
total_CMD = 58604 
util_bw = 288 
Wasted_Col = 383 
Wasted_Row = 166 
Idle = 57767 

BW Util Bottlenecks: 
RCDc_limit = 414 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58502 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 9 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 72 
Row_Bus_Util =  0.000529 
CoL_Bus_Util = 0.001229 
Either_Row_CoL_Bus_Util = 0.001740 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.009804 
queue_avg = 0.011330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0113303
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58512 n_act=21 n_pre=10 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004232
n_activity=1100 dram_eff=0.2255
bk0: 22a 58476i bk1: 22a 58484i bk2: 2a 58512i bk3: 2a 58521i bk4: 0a 58596i bk5: 1a 58582i bk6: 0a 58602i bk7: 0a 58606i bk8: 2a 58583i bk9: 0a 58610i bk10: 2a 58588i bk11: 2a 58548i bk12: 1a 58583i bk13: 4a 58418i bk14: 0a 58601i bk15: 2a 58545i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661290
Row_Buffer_Locality_read = 0.661290
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.563869
Bank_Level_Parallism_Col = 1.166667
Bank_Level_Parallism_Ready = 1.016129
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144444 

BW Util details:
bwutil = 0.004232 
total_CMD = 58604 
util_bw = 248 
Wasted_Col = 313 
Wasted_Row = 75 
Idle = 57968 

BW Util Bottlenecks: 
RCDc_limit = 368 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58512 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 10 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 62 
Row_Bus_Util =  0.000529 
CoL_Bus_Util = 0.001058 
Either_Row_CoL_Bus_Util = 0.001570 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.010870 
queue_avg = 0.003123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00312265
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58507 n_act=25 n_pre=11 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0043
n_activity=1519 dram_eff=0.1659
bk0: 21a 58505i bk1: 22a 58494i bk2: 2a 58539i bk3: 1a 58579i bk4: 1a 58580i bk5: 1a 58582i bk6: 2a 58542i bk7: 1a 58582i bk8: 0a 58605i bk9: 1a 58586i bk10: 0a 58607i bk11: 1a 58588i bk12: 5a 58352i bk13: 1a 58580i bk14: 1a 58562i bk15: 3a 58491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.603175
Row_Buffer_Locality_read = 0.603175
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333809
Bank_Level_Parallism_Col = 1.137255
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.117647 

BW Util details:
bwutil = 0.004300 
total_CMD = 58604 
util_bw = 252 
Wasted_Col = 396 
Wasted_Row = 168 
Idle = 57788 

BW Util Bottlenecks: 
RCDc_limit = 446 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58507 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 11 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 63 
Row_Bus_Util =  0.000614 
CoL_Bus_Util = 0.001075 
Either_Row_CoL_Bus_Util = 0.001655 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.020619 
queue_avg = 0.000768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000767866
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58509 n_act=22 n_pre=9 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004368
n_activity=1454 dram_eff=0.1761
bk0: 21a 58514i bk1: 24a 58528i bk2: 2a 58541i bk3: 0a 58603i bk4: 2a 58529i bk5: 0a 58603i bk6: 1a 58586i bk7: 2a 58546i bk8: 2a 58544i bk9: 2a 58525i bk10: 2a 58568i bk11: 3a 58500i bk12: 0a 58597i bk13: 1a 58579i bk14: 1a 58581i bk15: 1a 58586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.656250
Row_Buffer_Locality_read = 0.656250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.260940
Bank_Level_Parallism_Col = 1.116667
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095833 

BW Util details:
bwutil = 0.004368 
total_CMD = 58604 
util_bw = 256 
Wasted_Col = 355 
Wasted_Row = 122 
Idle = 57871 

BW Util Bottlenecks: 
RCDc_limit = 405 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58509 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 9 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 31 
issued_total_col = 64 
Row_Bus_Util =  0.000529 
CoL_Bus_Util = 0.001092 
Either_Row_CoL_Bus_Util = 0.001621 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00197939
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=58604 n_nop=58516 n_act=19 n_pre=6 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004368
n_activity=1141 dram_eff=0.2244
bk0: 24a 58505i bk1: 24a 58511i bk2: 2a 58540i bk3: 1a 58569i bk4: 2a 58577i bk5: 0a 58602i bk6: 1a 58584i bk7: 2a 58543i bk8: 1a 58575i bk9: 2a 58545i bk10: 1a 58582i bk11: 0a 58603i bk12: 2a 58543i bk13: 1a 58582i bk14: 0a 58604i bk15: 1a 58578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703125
Row_Buffer_Locality_read = 0.703125
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.292308
Bank_Level_Parallism_Col = 1.181176
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160000 

BW Util details:
bwutil = 0.004368 
total_CMD = 58604 
util_bw = 256 
Wasted_Col = 283 
Wasted_Row = 80 
Idle = 57985 

BW Util Bottlenecks: 
RCDc_limit = 334 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 58604 
n_nop = 58516 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 6 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 64 
Row_Bus_Util =  0.000427 
CoL_Bus_Util = 0.001092 
Either_Row_CoL_Bus_Util = 0.001502 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.011364 
queue_avg = 0.003208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00320797

========= L2 cache stats =========
L2_cache_bank[0]: Access = 297, Miss = 37, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 297, Miss = 40, Miss_rate = 0.135, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 287, Miss = 40, Miss_rate = 0.139, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 293, Miss = 45, Miss_rate = 0.154, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 297, Miss = 48, Miss_rate = 0.162, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 307, Miss = 49, Miss_rate = 0.160, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 306, Miss = 44, Miss_rate = 0.144, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 314, Miss = 53, Miss_rate = 0.169, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 293, Miss = 41, Miss_rate = 0.140, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 298, Miss = 46, Miss_rate = 0.154, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 301, Miss = 49, Miss_rate = 0.163, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 279, Miss = 40, Miss_rate = 0.143, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 278, Miss = 37, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 283, Miss = 39, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 282, Miss = 42, Miss_rate = 0.149, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 286, Miss = 44, Miss_rate = 0.154, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 271, Miss = 32, Miss_rate = 0.118, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 259, Miss = 30, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 266, Miss = 38, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 294, Miss = 36, Miss_rate = 0.122, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 291, Miss = 37, Miss_rate = 0.127, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 269, Miss = 30, Miss_rate = 0.112, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 36, Miss_rate = 0.125, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 291, Miss = 39, Miss_rate = 0.134, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 257, Miss = 29, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 262, Miss = 34, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 262, Miss = 33, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 277, Miss = 32, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 260, Miss = 32, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 272, Miss = 33, Miss_rate = 0.121, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 275, Miss = 34, Miss_rate = 0.124, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 273, Miss = 32, Miss_rate = 0.117, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 9064
L2_total_cache_misses = 1231
L2_total_cache_miss_rate = 0.1358
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 62
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 288
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 720
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9064
icnt_total_pkts_simt_to_mem=8632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8632
Req_Network_cycles = 31898
Req_Network_injected_packets_per_cycle =       0.2706 
Req_Network_conflicts_per_cycle =       0.0008
Req_Network_conflicts_per_cycle_util =       0.0053
Req_Bank_Level_Parallism =       1.8134
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0085

Reply_Network_injected_packets_num = 9064
Reply_Network_cycles = 31898
Reply_Network_injected_packets_per_cycle =        0.2842
Reply_Network_conflicts_per_cycle =        0.4451
Reply_Network_conflicts_per_cycle_util =       2.7318
Reply_Bank_Level_Parallism =       1.7441
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0247
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0084
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 30958 (inst/sec)
gpgpu_simulation_rate = 3189 (cycle/sec)
gpgpu_silicon_slowdown = 597365x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-3.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 3
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 13602
gpu_sim_insn = 154794
gpu_ipc =      11.3802
gpu_tot_sim_cycle = 45500
gpu_tot_stall_cycle = 20542
tot_cycles_exec_all_SM = 243832
cycles_passed = 45500
gpu_tot_sim_insn = 464382
gpu_tot_ipc =      10.2062
gpu_tot_issued_cta = 6
gpu_occupancy = 49.7732% 
gpu_tot_occupancy = 49.6666% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2922
partiton_level_parallism_total  =       0.2771
partiton_level_parallism_util =       1.7437
partiton_level_parallism_util_total  =       1.7909
L2_BW  =      18.7783 GB/Sec
L2_BW_total  =      17.7574 GB/Sec
gpu_total_sim_rate=33170

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8046
	L1I_total_cache_misses = 2278
	L1I_total_cache_miss_rate = 0.2831
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2534, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2827
	L1D_cache_core[1]: Access = 2955, Miss = 2515, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 2844
	L1D_cache_core[2]: Access = 2513, Miss = 2337, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 2278
	L1D_cache_core[3]: Access = 2485, Miss = 2331, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 2294
	L1D_cache_core[4]: Access = 2524, Miss = 2333, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 2265
	L1D_cache_core[5]: Access = 2529, Miss = 2349, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 2282
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15960
	L1D_total_cache_misses = 14399
	L1D_total_cache_miss_rate = 0.9022
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 14790
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.181
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3151
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2278
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2062
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1361
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10108

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1536
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 464382
gpgpu_n_tot_w_icount = 16092
gpgpu_n_stall_shd_mem = 7707
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11029
gpgpu_n_mem_write_global = 1361
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 61986
gpgpu_n_store_insn = 4383
gpgpu_n_shmem_insn = 49248
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5948
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1759
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21040	W0_Idle:163767	W0_Scoreboard:43431	W1:528	W2:6	W3:18	W4:30	W5:30	W6:54	W7:48	W8:108	W9:78	W10:48	W11:30	W12:48	W13:18	W14:36	W15:18	W16:0	W17:18	W18:36	W19:18	W20:48	W21:30	W22:48	W23:78	W24:108	W25:48	W26:54	W27:30	W28:30	W29:18	W30:6	W31:18	W32:13908
single_issue_nums: WS0:4428	WS1:3888	WS2:3888	WS3:3888	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 88232 {8:11029,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54440 {40:1361,}
traffic_breakdown_coretomem[INST_ACC_R] = 1728 {8:216,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 441160 {40:11029,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10888 {8:1361,}
traffic_breakdown_memtocore[INST_ACC_R] = 34560 {40:864,}
ENTERING ACCELSIM HERE
maxmflatency = 496 
max_icnt2mem_latency = 149 
maxmrqlatency = 45 
max_icnt2sh_latency = 125 
averagemflatency = 232 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1052 	22 	25 	121 	53 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9636 	2754 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	215 	1 	0 	1647 	6681 	4050 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8079 	2901 	993 	224 	153 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        18         0         1         0         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         0         0         0         0         0         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         0         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         0         0         0         0         1         1         0         2         1         1         1         2         0         0 
dram[4]:        20        20         0         1         1         1         0         1         0         1         0         1         1         0         1         0 
dram[5]:        20        19         0         0         0         1         2         1         1         1         0         1         1         1         1         2 
dram[6]:        20        20         1         1         1         0         1         1         0         1         0         1         0         0         2         0 
dram[7]:         4        20         0         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19         1         0         0         0         0         1         2         1         1         0         1         0         1         0         0 
dram[9]:        20        20         1         0         1         0         1         0         1         1         1         1         1         0         1         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         1         0         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         0         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         0         0         0         0         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         0         1         1         1         0         1         1         1         0         0 
dram[15]:         4        20         1         1         2         0         1         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12077     11738     12728     12316     16673     16246         0         0     16083     16602     12301         0     12595     12533     16161     12147 
dram[1]:     11745     12139     12293     16087     16360     16104     12532     12537         0         0     12154     16159     12565     12528     12589     12313 
dram[2]:     12547     11416         0         0     16090         0     16677     16594     16100     16421     16139     16244     16092     16091     16245     16079 
dram[3]:     10018      9592     12563         0         0         0     12310     16106     16084     16616     16164     16421     12195     16096     16081         0 
dram[4]:     10461      8912     12778     16147     16149     12307         0     12590     12300     16581     12314     16079     16671         0     16090     16615 
dram[5]:      9096      9544     12160         0     16612     12146     16148     12145     16086     16682     12742     16343     12550     12153     16417     16084 
dram[6]:      9231      8908     16137     12144     16102     12148     16090     16096         0     16341         0     16136     16601         0     12159     12165 
dram[7]:      8736      9042     16102         0     12151     12138     12785     12569     16362     16358     16612     16356     16610     16081     12156     12671 
dram[8]:     14756     16077     16325         0     16098         0     12290     16676     12463     12156     12165     16417         0     12162         0     16087 
dram[9]:     17319     15058     12156     12173     16133     12416     16422     16133     16090     16681     16163     16093     12150     12415     16098         0 
dram[10]:      9352     16080     12726         0         0         0     12152     12299     16166         0     16593     12559     12770     16100     16247     12308 
dram[11]:     11418      9658     12756     16323     16606     16135         0     16134     12142     16102     16131     16507     12318         0     12535     12674 
dram[12]:     17315     16083     12163     16674         0     16161     12306     12334     12591     12321     12525     16147     16086     12162         0     16361 
dram[13]:     17338     16419     12132     16336     16341     16088     16163     12164         0     16610     12306     16507     16338     16363     16340     16083 
dram[14]:     17337      9975     16085         0     16097     12160     12822     16249     16094     16096     16419     16418     12530     12300     12768     16342 
dram[15]:     10308     10639     16092     16099     16613     12319     16146     16600     16094     16083     12301     12416     12532     16088         0     16614 
average row accesses per activate:
dram[0]: 13.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  8.333333  8.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  2.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  4.285714  7.500000      -nan      -nan  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000      -nan 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000      -nan  1.500000  2.000000 
dram[7]: 12.000000  4.142857  2.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  7.333333  1.000000      -nan  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  5.750000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000      -nan 
dram[10]:  9.666667  6.500000  1.000000      -nan      -nan      -nan  1.000000  1.000000  1.333333      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000 
dram[12]: 11.000000  7.333333  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.000000  1.500000  1.000000  1.000000  1.000000      -nan  1.000000 
dram[13]: 10.500000  7.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.125000  1.000000  1.000000  1.000000 
dram[14]:  7.333333 12.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1276/528 = 2.416667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        29         1         2         1         5         0         0         1         2         2         0         1         2         2         2 
dram[1]:        25        25         3         3         2         3         1         1         0         0         2         5         1         2         5         3 
dram[2]:        30        30         0         0         5         0         1         2         3         4         4         6         3         1         3         1 
dram[3]:        31        30         1         0         0         0         4         3         1         5         2         4         3         9         1         0 
dram[4]:        29        31         1         3         3         2         0         4         1         2         1         2         2         0         2         1 
dram[5]:        30        28         1         0         2         3         5         3         2         3         1         2         3         3         2         3 
dram[6]:        25        27         2         2         2         1         2         2         0         2         0         3         1         0         3         2 
dram[7]:        24        29         2         0         1         2         1         1         4         5         3         2         2         3         2         1 
dram[8]:        27        22         1         0         2         0         2         4         2         2         1         3         0         3         0         1 
dram[9]:        23        27         3         1         2         1         5         1         3         3         3         3         3         1         4         0 
dram[10]:        29        26         1         0         0         0         1         1         4         0         4         1         2         3         1         1 
dram[11]:        28        29         3         4         1         2         0         2         3         2         2         2         1         0         3         1 
dram[12]:        22        22         2         2         0         1         1         1         4         1         3         2         1         4         0         2 
dram[13]:        21        22         2         1         1         2         2         1         0         1         1         2         9         1         2         3 
dram[14]:        22        24         2         0         2         1         1         3         4         4         2         3         2         2         1         1 
dram[15]:        24        25         2         2         3         1         3         2         2         4         1         2         3         2         0         2 
total dram reads = 1276
min_bank_accesses = 0!
chip skew: 94/68 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1565      1420     43712     22027      3092       922    none      none         316       322       322    none         316       322       318       322
dram[1]:       1708      1723     14740     14885      1623      1305       319       507    none      none         526       370       315       320       371       389
dram[2]:       1447      1379    none      none         877    none         502       413       389       419       510       389       390       530       324       316
dram[3]:       1389      1377     44246    none      none      none         371       323       319       329       325       369       327       351       708    none  
dram[4]:       1439      1367     41642     14155       389       318    none         419       314       327       313       420       419    none         419       320
dram[5]:       1420      1537     42179    none         314       323       327       328       524       330       313       420       449       325       319       318
dram[6]:       1686      1583     21930     21954       343       321       321       416    none         413    none         385       500    none         329       324
dram[7]:       1705      1486     21879    none         320       321       316       508       420       371       409       320       412       327       422       313
dram[8]:       1553      1892     46156    none         321    none         414       324       321       338       329       396    none         338    none         509
dram[9]:       1815      1538     14637     46184       322       318       328       314       325       393       396       390       324       313       429    none  
dram[10]:       1388      1560     44041    none      none      none         321       313       369    none         333       315       319       339       505       314
dram[11]:       1416      1377     14884     11286       316       327    none         336       325       423       424       318       503    none         323       313
dram[12]:       1838      1865     21038     21144    none         313       317       315       419       316       318       321       318       480    none         320
dram[13]:       1964      1864     21246     44787       501       320       318       326    none         313       316       319       360       504       325       393
dram[14]:       1806      1603     21946    none         325       321       314       322       326       327       509       445       321       320       317       705
dram[15]:       1620      1552     22050     22282       320       314       322       321       420       417       504       314       383       423    none         417
maximum mf latency per bank:
dram[0]:        407       409       313       324       313       354         0         0       316       331       330         0       316       323       323       329
dram[1]:        444       495       330       340       336       324       319       318         0         0       334       355       315       326       362       334
dram[2]:        496       441       275       314       327       229       314       325       337       331       328       340       326       333       329       316
dram[3]:        443       405       319       311       231       229       335       325       319       339       332       325       328       356       317         0
dram[4]:        408       432       312       332       340       324         0       334       314       341       313       338       326         0       324       320
dram[5]:        441       408       335       269       316       328       356       341       336       343       313       325       337       328       325       324
dram[6]:        428       430       325       355       364       321       324       324         0       325         0       330       313         0       335       326
dram[7]:        415       408       318       266       320       325       316       318       331       361       368       326       323       338       326       313
dram[8]:        412       414       314       269       324         0       326       329       328       345       329       343         0       357         0       317
dram[9]:        393       395       345       334       326       318       338       314       328       341       345       326       328       313       357         0
dram[10]:        397       420       313       265         0         0       321       313       328         0       356       315       324       355       314       314
dram[11]:        401       403       365       338       316       339         0       348       337       333       346       324       316         0       330       313
dram[12]:        407       393       335       345         0       313       317       315       338       316       325       328       318       363         0       325
dram[13]:        451       443       324       313       314       325       323       326         0       313       316       325       374       315       327       331
dram[14]:        394       383       324       308       331       321       314       326       335       329       321       325       325       327       317       315
dram[15]:        387       405       323       334       328       314       328       331       328       328       315       315       326       336         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83477 n_act=27 n_pre=14 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003637
n_activity=1877 dram_eff=0.162
bk0: 26a 83478i bk1: 29a 83367i bk2: 1a 83566i bk3: 2a 83534i bk4: 1a 83576i bk5: 5a 83384i bk6: 0a 83589i bk7: 0a 83596i bk8: 1a 83575i bk9: 2a 83525i bk10: 2a 83518i bk11: 0a 83588i bk12: 1a 83571i bk13: 2a 83570i bk14: 2a 83532i bk15: 2a 83535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644737
Row_Buffer_Locality_read = 0.644737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.248815
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.051948
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003637 
total_CMD = 83594 
util_bw = 304 
Wasted_Col = 455 
Wasted_Row = 212 
Idle = 82623 

BW Util Bottlenecks: 
RCDc_limit = 498 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83477 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 14 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 76 
Row_Bus_Util =  0.000490 
CoL_Bus_Util = 0.000909 
Either_Row_CoL_Bus_Util = 0.001400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00346915
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83455 n_act=36 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003876
n_activity=1951 dram_eff=0.1661
bk0: 25a 83439i bk1: 25a 83466i bk2: 3a 83471i bk3: 3a 83469i bk4: 2a 83526i bk5: 3a 83488i bk6: 1a 83563i bk7: 1a 83567i bk8: 0a 83596i bk9: 0a 83599i bk10: 2a 83576i bk11: 5a 83381i bk12: 1a 83567i bk13: 2a 83536i bk14: 5a 83358i bk15: 3a 83485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555556
Row_Buffer_Locality_read = 0.555556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.304889
Bank_Level_Parallism_Col = 1.153215
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153215 

BW Util details:
bwutil = 0.003876 
total_CMD = 83594 
util_bw = 324 
Wasted_Col = 568 
Wasted_Row = 358 
Idle = 82344 

BW Util Bottlenecks: 
RCDc_limit = 662 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83455 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 81 
Row_Bus_Util =  0.000694 
CoL_Bus_Util = 0.000969 
Either_Row_CoL_Bus_Util = 0.001663 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00344522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83433 n_act=42 n_pre=29 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00445
n_activity=2372 dram_eff=0.1568
bk0: 30a 83231i bk1: 30a 83346i bk2: 0a 83581i bk3: 0a 83590i bk4: 5a 83409i bk5: 0a 83584i bk6: 1a 83574i bk7: 2a 83539i bk8: 3a 83497i bk9: 4a 83496i bk10: 4a 83492i bk11: 6a 83367i bk12: 3a 83483i bk13: 1a 83546i bk14: 3a 83484i bk15: 1a 83576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548387
Row_Buffer_Locality_read = 0.548387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.370918
Bank_Level_Parallism_Col = 1.185355
Bank_Level_Parallism_Ready = 1.129032
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152174 

BW Util details:
bwutil = 0.004450 
total_CMD = 83594 
util_bw = 372 
Wasted_Col = 659 
Wasted_Row = 369 
Idle = 82194 

BW Util Bottlenecks: 
RCDc_limit = 764 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83433 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 42 
n_pre = 29 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 71 
issued_total_col = 93 
Row_Bus_Util =  0.000849 
CoL_Bus_Util = 0.001113 
Either_Row_CoL_Bus_Util = 0.001926 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.018634 
queue_avg = 0.005096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00509606
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83436 n_act=38 n_pre=26 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004498
n_activity=2384 dram_eff=0.1577
bk0: 31a 83344i bk1: 30a 83419i bk2: 1a 83558i bk3: 0a 83594i bk4: 0a 83595i bk5: 0a 83600i bk6: 4a 83458i bk7: 3a 83494i bk8: 1a 83573i bk9: 5a 83474i bk10: 2a 83520i bk11: 4a 83450i bk12: 3a 83491i bk13: 9a 83263i bk14: 1a 83560i bk15: 0a 83588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.595745
Row_Buffer_Locality_read = 0.595745
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.265176
Bank_Level_Parallism_Col = 1.116337
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.099010 

BW Util details:
bwutil = 0.004498 
total_CMD = 83594 
util_bw = 376 
Wasted_Col = 623 
Wasted_Row = 405 
Idle = 82190 

BW Util Bottlenecks: 
RCDc_limit = 694 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83436 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 26 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 94 
Row_Bus_Util =  0.000766 
CoL_Bus_Util = 0.001124 
Either_Row_CoL_Bus_Util = 0.001890 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00387588
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83460 n_act=32 n_pre=18 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004019
n_activity=1941 dram_eff=0.1731
bk0: 29a 83442i bk1: 31a 83359i bk2: 1a 83567i bk3: 3a 83484i bk4: 3a 83453i bk5: 2a 83528i bk6: 0a 83593i bk7: 4a 83452i bk8: 1a 83570i bk9: 2a 83502i bk10: 1a 83573i bk11: 2a 83534i bk12: 2a 83533i bk13: 0a 83590i bk14: 2a 83534i bk15: 1a 83578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619048
Row_Buffer_Locality_read = 0.619048
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.281376
Bank_Level_Parallism_Col = 1.110335
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110335 

BW Util details:
bwutil = 0.004019 
total_CMD = 83594 
util_bw = 336 
Wasted_Col = 538 
Wasted_Row = 237 
Idle = 82483 

BW Util Bottlenecks: 
RCDc_limit = 600 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83460 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 18 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 84 
Row_Bus_Util =  0.000598 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001603 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00186616
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83438 n_act=41 n_pre=26 n_ref_event=0 n_req=91 n_rd=91 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004354
n_activity=2324 dram_eff=0.1566
bk0: 30a 83395i bk1: 28a 83224i bk2: 1a 83550i bk3: 0a 83591i bk4: 2a 83571i bk5: 3a 83483i bk6: 5a 83419i bk7: 3a 83487i bk8: 2a 83516i bk9: 3a 83479i bk10: 1a 83570i bk11: 2a 83533i bk12: 3a 83475i bk13: 3a 83475i bk14: 2a 83535i bk15: 3a 83534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549451
Row_Buffer_Locality_read = 0.549451
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.385542
Bank_Level_Parallism_Col = 1.201701
Bank_Level_Parallism_Ready = 1.096774
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.164034 

BW Util details:
bwutil = 0.004354 
total_CMD = 83594 
util_bw = 364 
Wasted_Col = 631 
Wasted_Row = 385 
Idle = 82214 

BW Util Bottlenecks: 
RCDc_limit = 736 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83438 
Read = 91 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 26 
n_ref = 0 
n_req = 91 
total_req = 91 

Dual Bus Interface Util: 
issued_total_row = 67 
issued_total_col = 91 
Row_Bus_Util =  0.000801 
CoL_Bus_Util = 0.001089 
Either_Row_CoL_Bus_Util = 0.001866 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.012821 
queue_avg = 0.004354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00435438
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83479 n_act=28 n_pre=15 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003541
n_activity=1612 dram_eff=0.1836
bk0: 25a 83432i bk1: 27a 83331i bk2: 2a 83518i bk3: 2a 83501i bk4: 2a 83482i bk5: 1a 83565i bk6: 2a 83529i bk7: 2a 83531i bk8: 0a 83593i bk9: 2a 83535i bk10: 0a 83595i bk11: 3a 83495i bk12: 1a 83574i bk13: 0a 83597i bk14: 3a 83526i bk15: 2a 83574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621622
Row_Buffer_Locality_read = 0.621622
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.308463
Bank_Level_Parallism_Col = 1.186978
Bank_Level_Parallism_Ready = 1.081081
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.186978 

BW Util details:
bwutil = 0.003541 
total_CMD = 83594 
util_bw = 296 
Wasted_Col = 432 
Wasted_Row = 272 
Idle = 82594 

BW Util Bottlenecks: 
RCDc_limit = 508 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83479 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 15 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 74 
Row_Bus_Util =  0.000514 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001376 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.017391 
queue_avg = 0.003888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00388784
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83455 n_act=37 n_pre=22 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003924
n_activity=2144 dram_eff=0.153
bk0: 24a 83485i bk1: 29a 83280i bk2: 2a 83562i bk3: 0a 83590i bk4: 1a 83573i bk5: 2a 83535i bk6: 1a 83575i bk7: 1a 83578i bk8: 4a 83437i bk9: 5a 83366i bk10: 3a 83440i bk11: 2a 83532i bk12: 2a 83532i bk13: 3a 83484i bk14: 2a 83522i bk15: 1a 83570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548781
Row_Buffer_Locality_read = 0.548781
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.329778
Bank_Level_Parallism_Col = 1.140187
Bank_Level_Parallism_Ready = 1.024096
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133511 

BW Util details:
bwutil = 0.003924 
total_CMD = 83594 
util_bw = 328 
Wasted_Col = 591 
Wasted_Row = 339 
Idle = 82336 

BW Util Bottlenecks: 
RCDc_limit = 670 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83455 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 82 
Row_Bus_Util =  0.000706 
CoL_Bus_Util = 0.000981 
Either_Row_CoL_Bus_Util = 0.001663 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.014388 
queue_avg = 0.002488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00248822
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83481 n_act=28 n_pre=16 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00335
n_activity=1607 dram_eff=0.1742
bk0: 27a 83299i bk1: 22a 83449i bk2: 1a 83566i bk3: 0a 83591i bk4: 2a 83571i bk5: 0a 83594i bk6: 2a 83534i bk7: 4a 83488i bk8: 2a 83535i bk9: 2a 83523i bk10: 1a 83569i bk11: 3a 83495i bk12: 0a 83592i bk13: 3a 83463i bk14: 0a 83591i bk15: 1a 83576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.420918
Bank_Level_Parallism_Col = 1.124792
Bank_Level_Parallism_Ready = 1.042857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106489 

BW Util details:
bwutil = 0.003350 
total_CMD = 83594 
util_bw = 280 
Wasted_Col = 462 
Wasted_Row = 150 
Idle = 82702 

BW Util Bottlenecks: 
RCDc_limit = 514 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83481 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 16 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 44 
issued_total_col = 70 
Row_Bus_Util =  0.000526 
CoL_Bus_Util = 0.000837 
Either_Row_CoL_Bus_Util = 0.001352 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.008850 
queue_avg = 0.004522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00452186
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83450 n_act=40 n_pre=25 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003972
n_activity=1921 dram_eff=0.1728
bk0: 23a 83392i bk1: 27a 83373i bk2: 3a 83481i bk3: 1a 83565i bk4: 2a 83527i bk5: 1a 83568i bk6: 5a 83398i bk7: 1a 83569i bk8: 3a 83526i bk9: 3a 83469i bk10: 3a 83475i bk11: 3a 83479i bk12: 3a 83527i bk13: 1a 83573i bk14: 4a 83420i bk15: 0a 83593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518072
Row_Buffer_Locality_read = 0.518072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.512172
Bank_Level_Parallism_Col = 1.273361
Bank_Level_Parallism_Ready = 1.011765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217573 

BW Util details:
bwutil = 0.003972 
total_CMD = 83594 
util_bw = 332 
Wasted_Col = 534 
Wasted_Row = 313 
Idle = 82415 

BW Util Bottlenecks: 
RCDc_limit = 678 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83450 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 25 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 65 
issued_total_col = 83 
Row_Bus_Util =  0.000778 
CoL_Bus_Util = 0.000993 
Either_Row_CoL_Bus_Util = 0.001723 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.027778 
queue_avg = 0.004833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00483288
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83482 n_act=25 n_pre=13 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003541
n_activity=1710 dram_eff=0.1731
bk0: 29a 83439i bk1: 26a 83409i bk2: 1a 83567i bk3: 0a 83589i bk4: 0a 83591i bk5: 0a 83594i bk6: 1a 83576i bk7: 1a 83578i bk8: 4a 83489i bk9: 0a 83596i bk10: 4a 83426i bk11: 1a 83573i bk12: 2a 83536i bk13: 3a 83465i bk14: 1a 83568i bk15: 1a 83569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662162
Row_Buffer_Locality_read = 0.662162
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189904
Bank_Level_Parallism_Col = 1.068908
Bank_Level_Parallism_Ready = 1.013514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063866 

BW Util details:
bwutil = 0.003541 
total_CMD = 83594 
util_bw = 296 
Wasted_Col = 440 
Wasted_Row = 211 
Idle = 82647 

BW Util Bottlenecks: 
RCDc_limit = 473 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83482 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 25 
n_pre = 13 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 74 
Row_Bus_Util =  0.000455 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00738091
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83462 n_act=32 n_pre=18 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003972
n_activity=2052 dram_eff=0.1618
bk0: 28a 83436i bk1: 29a 83402i bk2: 3a 83461i bk3: 4a 83450i bk4: 1a 83568i bk5: 2a 83525i bk6: 0a 83591i bk7: 2a 83490i bk8: 3a 83490i bk9: 2a 83527i bk10: 2a 83525i bk11: 2a 83529i bk12: 1a 83569i bk13: 0a 83594i bk14: 3a 83533i bk15: 1a 83580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614458
Row_Buffer_Locality_read = 0.614458
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.234957
Bank_Level_Parallism_Col = 1.133891
Bank_Level_Parallism_Ready = 1.072289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119944 

BW Util details:
bwutil = 0.003972 
total_CMD = 83594 
util_bw = 332 
Wasted_Col = 542 
Wasted_Row = 296 
Idle = 82424 

BW Util Bottlenecks: 
RCDc_limit = 596 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83462 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 18 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 83 
Row_Bus_Util =  0.000598 
CoL_Bus_Util = 0.000993 
Either_Row_CoL_Bus_Util = 0.001579 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.007576 
queue_avg = 0.008637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00863698
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83487 n_act=27 n_pre=13 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003254
n_activity=1407 dram_eff=0.1933
bk0: 22a 83466i bk1: 22a 83474i bk2: 2a 83502i bk3: 2a 83512i bk4: 0a 83588i bk5: 1a 83575i bk6: 1a 83572i bk7: 1a 83576i bk8: 4a 83493i bk9: 1a 83577i bk10: 3a 83535i bk11: 2a 83535i bk12: 1a 83571i bk13: 4a 83407i bk14: 0a 83590i bk15: 2a 83535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602941
Row_Buffer_Locality_read = 0.602941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445367
Bank_Level_Parallism_Col = 1.151786
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133929 

BW Util details:
bwutil = 0.003254 
total_CMD = 83594 
util_bw = 272 
Wasted_Col = 419 
Wasted_Row = 135 
Idle = 82768 

BW Util Bottlenecks: 
RCDc_limit = 484 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83487 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 13 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 68 
Row_Bus_Util =  0.000479 
CoL_Bus_Util = 0.000813 
Either_Row_CoL_Bus_Util = 0.001280 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.009346 
queue_avg = 0.002189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00218915
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83476 n_act=32 n_pre=17 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003397
n_activity=1947 dram_eff=0.1459
bk0: 21a 83494i bk1: 22a 83485i bk2: 2a 83530i bk3: 1a 83570i bk4: 1a 83571i bk5: 2a 83532i bk6: 2a 83531i bk7: 1a 83571i bk8: 0a 83594i bk9: 1a 83578i bk10: 1a 83579i bk11: 2a 83539i bk12: 9a 83186i bk13: 1a 83566i bk14: 2a 83510i bk15: 3a 83479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549296
Row_Buffer_Locality_read = 0.549296
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.260204
Bank_Level_Parallism_Col = 1.115562
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.100154 

BW Util details:
bwutil = 0.003397 
total_CMD = 83594 
util_bw = 284 
Wasted_Col = 527 
Wasted_Row = 299 
Idle = 82484 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83476 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 71 
Row_Bus_Util =  0.000586 
CoL_Bus_Util = 0.000849 
Either_Row_CoL_Bus_Util = 0.001412 
Issued_on_Two_Bus_Simul_Util = 0.000024 
issued_two_Eff = 0.016949 
queue_avg = 0.001711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00171065
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83471 n_act=32 n_pre=17 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003541
n_activity=2018 dram_eff=0.1467
bk0: 22a 83460i bk1: 24a 83518i bk2: 2a 83532i bk3: 0a 83595i bk4: 2a 83521i bk5: 1a 83575i bk6: 1a 83578i bk7: 3a 83499i bk8: 4a 83435i bk9: 4a 83431i bk10: 2a 83555i bk11: 3a 83488i bk12: 2a 83524i bk13: 2a 83524i bk14: 1a 83568i bk15: 1a 83574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567568
Row_Buffer_Locality_read = 0.567568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.288229
Bank_Level_Parallism_Col = 1.133846
Bank_Level_Parallism_Ready = 1.026667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087692 

BW Util details:
bwutil = 0.003541 
total_CMD = 83594 
util_bw = 296 
Wasted_Col = 513 
Wasted_Row = 237 
Idle = 82548 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83471 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 74 
Row_Bus_Util =  0.000586 
CoL_Bus_Util = 0.000885 
Either_Row_CoL_Bus_Util = 0.001471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138766
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=83594 n_nop=83470 n_act=31 n_pre=16 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003732
n_activity=1851 dram_eff=0.1686
bk0: 24a 83497i bk1: 25a 83463i bk2: 2a 83531i bk3: 2a 83511i bk4: 3a 83525i bk5: 1a 83570i bk6: 3a 83528i bk7: 2a 83533i bk8: 2a 83524i bk9: 4a 83454i bk10: 1a 83569i bk11: 2a 83570i bk12: 3a 83491i bk13: 2a 83530i bk14: 0a 83593i bk15: 2a 83529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602564
Row_Buffer_Locality_read = 0.602564
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255507
Bank_Level_Parallism_Col = 1.146789
Bank_Level_Parallism_Ready = 1.051282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133028 

BW Util details:
bwutil = 0.003732 
total_CMD = 83594 
util_bw = 312 
Wasted_Col = 496 
Wasted_Row = 226 
Idle = 82560 

BW Util Bottlenecks: 
RCDc_limit = 566 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 83594 
n_nop = 83470 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 78 
Row_Bus_Util =  0.000562 
CoL_Bus_Util = 0.000933 
Either_Row_CoL_Bus_Util = 0.001483 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.008065 
queue_avg = 0.002955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00295476

========= L2 cache stats =========
L2_cache_bank[0]: Access = 436, Miss = 43, Miss_rate = 0.099, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 441, Miss = 50, Miss_rate = 0.113, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 422, Miss = 48, Miss_rate = 0.114, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 428, Miss = 51, Miss_rate = 0.119, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 434, Miss = 55, Miss_rate = 0.127, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 449, Miss = 53, Miss_rate = 0.118, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 51, Miss_rate = 0.114, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 453, Miss = 58, Miss_rate = 0.128, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 428, Miss = 45, Miss_rate = 0.105, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 436, Miss = 51, Miss_rate = 0.117, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 438, Miss = 52, Miss_rate = 0.119, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 415, Miss = 52, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 404, Miss = 42, Miss_rate = 0.104, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 411, Miss = 45, Miss_rate = 0.109, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 410, Miss = 45, Miss_rate = 0.110, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 415, Miss = 51, Miss_rate = 0.123, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 413, Miss = 37, Miss_rate = 0.090, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 379, Miss = 36, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 391, Miss = 47, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 417, Miss = 37, Miss_rate = 0.089, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 425, Miss = 43, Miss_rate = 0.101, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 393, Miss = 33, Miss_rate = 0.084, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 424, Miss = 43, Miss_rate = 0.101, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 425, Miss = 43, Miss_rate = 0.101, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 375, Miss = 33, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 382, Miss = 36, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 381, Miss = 39, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 394, Miss = 34, Miss_rate = 0.086, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 379, Miss = 37, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 400, Miss = 38, Miss_rate = 0.095, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 403, Miss = 39, Miss_rate = 0.097, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 405, Miss = 41, Miss_rate = 0.101, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 13254
L2_total_cache_misses = 1408
L2_total_cache_miss_rate = 0.1062
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9897
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 502
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1229
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 576
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11029
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1361
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1008
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13254
icnt_total_pkts_simt_to_mem=12606
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12606
Req_Network_cycles = 45500
Req_Network_injected_packets_per_cycle =       0.2771 
Req_Network_conflicts_per_cycle =       0.0009
Req_Network_conflicts_per_cycle_util =       0.0060
Req_Bank_Level_Parallism =       1.7909
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0087

Reply_Network_injected_packets_num = 13254
Reply_Network_cycles = 45500
Reply_Network_injected_packets_per_cycle =        0.2913
Reply_Network_conflicts_per_cycle =        0.4465
Reply_Network_conflicts_per_cycle_util =       2.6461
Reply_Bank_Level_Parallism =       1.7265
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0227
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0086
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 33170 (inst/sec)
gpgpu_simulation_rate = 3250 (cycle/sec)
gpgpu_silicon_slowdown = 586153x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-4.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 4
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 4 
gpu_sim_cycle = 13624
gpu_sim_insn = 154794
gpu_ipc =      11.3619
gpu_tot_sim_cycle = 59124
gpu_tot_stall_cycle = 26892
tot_cycles_exec_all_SM = 312636
cycles_passed = 59124
gpu_tot_sim_insn = 619176
gpu_tot_ipc =      10.4725
gpu_tot_issued_cta = 8
gpu_occupancy = 49.7731% 
gpu_tot_occupancy = 49.6900% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2886
partiton_level_parallism_total  =       0.2797
partiton_level_parallism_util =       1.6739
partiton_level_parallism_util_total  =       1.7616
L2_BW  =      18.5600 GB/Sec
L2_BW_total  =      17.9424 GB/Sec
gpu_total_sim_rate=32588

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10728
	L1I_total_cache_misses = 3037
	L1I_total_cache_miss_rate = 0.2831
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2534, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2827
	L1D_cache_core[1]: Access = 2955, Miss = 2515, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 2844
	L1D_cache_core[2]: Access = 2513, Miss = 2337, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 2278
	L1D_cache_core[3]: Access = 2485, Miss = 2331, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 2294
	L1D_cache_core[4]: Access = 2524, Miss = 2333, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 2265
	L1D_cache_core[5]: Access = 2529, Miss = 2349, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 2282
	L1D_cache_core[6]: Access = 2537, Miss = 2329, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 2305
	L1D_cache_core[7]: Access = 2524, Miss = 2312, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 2279
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 21021
	L1D_total_cache_misses = 19040
	L1D_total_cache_miss_rate = 0.9058
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 19374
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.186
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4188
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7691
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3037
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2749
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1677
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13477

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1860
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 619176
gpgpu_n_tot_w_icount = 21456
gpgpu_n_stall_shd_mem = 10070
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14573
gpgpu_n_mem_write_global = 1677
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 82980
gpgpu_n_store_insn = 5678
gpgpu_n_shmem_insn = 65664
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7775
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2295
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27556	W0_Idle:207027	W0_Scoreboard:57261	W1:708	W2:6	W3:18	W4:48	W5:36	W6:78	W7:60	W8:126	W9:114	W10:78	W11:42	W12:60	W13:24	W14:48	W15:18	W16:0	W17:18	W18:48	W19:24	W20:60	W21:42	W22:78	W23:114	W24:126	W25:60	W26:78	W27:36	W28:48	W29:18	W30:6	W31:28	W32:18544
single_issue_nums: WS0:5904	WS1:5184	WS2:5184	WS3:5184	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 116584 {8:14573,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67080 {40:1677,}
traffic_breakdown_coretomem[INST_ACC_R] = 2304 {8:288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 582920 {40:14573,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13416 {8:1677,}
traffic_breakdown_memtocore[INST_ACC_R] = 46080 {40:1152,}
ENTERING ACCELSIM HERE
maxmflatency = 496 
max_icnt2mem_latency = 152 
maxmrqlatency = 45 
max_icnt2sh_latency = 125 
averagemflatency = 230 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1097 	22 	25 	122 	55 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12883 	3367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	287 	1 	0 	2181 	8793 	5254 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10357 	4022 	1397 	279 	155 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         0         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         0         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         0         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         0         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         0         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         2         1         1         0         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         1         1         1         1         1         0         1         0 
dram[10]:         8         4         0         0         0         0         0         0         2         0         1         0         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         0         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         0         0         0         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         1         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12077     11738     12728     12316     16673     16246         0     12537     16083     16602     12301         0     12595     12533     16161     12147 
dram[1]:     11745     12139     12293     16087     16360     16104     12532     12537         0         0     12154     16159     12565     12528     12589     12313 
dram[2]:     12547     11416         0     12378     16090         0     16677     16594     16100     16421     16139     16244     16092     16091     16245     16079 
dram[3]:     10018      9592     12563     12195         0         0     12310     16106     16084     16616     16164     16421     12195     16096     16081     12340 
dram[4]:     10461      8912     12778     16147     16149     12307         0     12590     12300     16581     12314     16079     16671         0     16090     16615 
dram[5]:      9096      9544     12160         0     16612     12146     16148     12145     16086     16682     12742     16343     12550     12153     16417     16084 
dram[6]:      9231      8908     16137     12144     16102     12148     16090     16096         0     16341     12322     16136     16601         0     12159     12165 
dram[7]:      8736      9042     16102         0     12151     12138     12785     12569     16362     16358     16612     16356     16610     16081     12156     12671 
dram[8]:     14756     16077     16325     12160     16098         0     12290     16676     12463     12156     12165     16417         0     12162         0     16087 
dram[9]:     17319     15058     12156     12173     16133     12416     16422     16133     16090     16681     16163     16093     12150     12415     16098         0 
dram[10]:      9352     16080     12726     12186         0         0     12152     12299     16166         0     16593     12559     12770     16100     16247     12308 
dram[11]:     11418      9658     12756     16323     16606     16135         0     16134     12142     16102     16131     16507     12318         0     12535     12674 
dram[12]:     17315     16083     12163     16674         0     16161     12306     12334     12591     12321     12525     16147     16086     12162     12598     16361 
dram[13]:     17338     16419     12132     16336     16341     16088     16163     12164         0     16610     12306     16507     16338     16363     16340     16083 
dram[14]:     17337      9975     16085     12287     16097     12160     12822     16249     16094     16096     16419     16418     12530     12300     12768     16342 
dram[15]:     10308     10639     16092     16099     16613     12319     16146     16600     16094     16083     12301     12416     12532     16088         0     16614 
average row accesses per activate:
dram[0]:  9.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  8.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.875000  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  2.000000 
dram[7]:  8.333333  4.142857  2.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  5.750000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000      -nan 
dram[10]:  9.666667  6.500000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000 
dram[12]: 11.000000  7.333333  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  7.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.125000  1.000000  1.000000  1.000000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1324/573 = 2.310646
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        29         1         2         3         5         0         1         1         2         2         0         1         2         2         2 
dram[1]:        26        25         4         3         2         3         2         1         0         0         3         5         1         2         5         3 
dram[2]:        31        30         0         1         5         0         1         2         3         4         4         6         3         1         3         1 
dram[3]:        31        30         1         2         0         0         4         3         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         0         2         1 
dram[5]:        30        28         2         0         2         3         5         3         2         3         1         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         2         1         3         1         0         3         2 
dram[7]:        25        29         2         0         1         2         1         1         5         5         3         2         2         4         2         1 
dram[8]:        27        23         3         1         2         0         2         4         2         2         1         3         0         3         0         1 
dram[9]:        23        27         3         2         3         1         5         2         3         3         3         3         3         1         4         0 
dram[10]:        29        26         1         1         0         0         1         1         5         0         4         1         2         3         1         1 
dram[11]:        28        29         4         4         1         4         0         3         3         2         2         2         1         0         3         1 
dram[12]:        22        22         2         2         0         1         1         1         4         1         3         2         1         4         1         2 
dram[13]:        21        22         2         1         1         2         2         1         0         1         2         2         9         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         3         2         2         4         1         2         3         2         0         2 
total dram reads = 1324
min_bank_accesses = 0!
chip skew: 98/69 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1915      1786     58221     29334      1527      1170    none         312       316       416       511    none         316       322       505       421
dram[1]:       2093      2148     14761     19796      2148      1783       324       507    none      none         458       408       315       320       447       455
dram[2]:       1750      1723    none       58654      1093    none         691       506       389       519       652       451       459       731       324       509
dram[3]:       1740      1742     58605     29631    none      none         421       450       506       329       325       511       390       393       515       313
dram[4]:       1833      1749     27900     18879       452       318    none         424       319       420       313       518       419    none         616       320
dram[5]:       1804      1973     28272    none         503       323       327       328       620       395       313       611       449       325       319       414
dram[6]:       2137      1994     19577     29220       443       324       321       416    none         413       312       448       500    none         392       324
dram[7]:       2098      1892     29262    none         320       321       316       508       401       447       472       320       506       423       422       313
dram[8]:       1975      2312     20417     58161       321    none         414       419       415       338       329       462    none         401    none         700
dram[9]:       2289      1946     19422     30502       388       318       443       419       325       393       459       453       324       313       571    none  
dram[10]:       1768      1985     58653     58499    none      none         321       313       359    none         482       315       414       339       505       314
dram[11]:       1804      1749     14961     14993       507       373    none         463       391       517       612       412       503    none         451       313
dram[12]:       2317      2354     27932     28123    none         501       519       503       469       316       318       321       318       480       317       414
dram[13]:       2465      2346     28250     61296       501       421       318       326    none         313       324       319       423       504       325       520
dram[14]:       2279      2031     29075     57503       423       321       321       325       403       327       574       570       416       415       317       515
dram[15]:       2039      1952     29280     29489       320       314       385       415       514       417       504       314       446       613    none         417
maximum mf latency per bank:
dram[0]:        407       409       313       324       325       354         0       312       316       331       330         0       316       323       323       329
dram[1]:        444       495       330       340       336       324       329       318         0         0       334       355       315       326       362       334
dram[2]:        496       441       313       314       327       229       314       325       337       331       328       340       326       333       329       316
dram[3]:        443       405       319       323       231       229       335       325       319       339       332       325       328       356       323       313
dram[4]:        408       432       333       332       340       324         0       339       325       341       313       338       326         0       324       320
dram[5]:        441       408       335       270       316       328       356       341       336       343       313       325       337       328       325       325
dram[6]:        428       430       330       355       364       327       324       324         0       325       312       330       313         0       335       326
dram[7]:        415       408       318       271       320       325       316       318       331       361       368       326       323       338       326       313
dram[8]:        412       414       336       327       324         0       326       329       328       345       329       343         0       357         0       317
dram[9]:        393       395       345       334       329       318       338       337       328       341       345       326       328       313       357         0
dram[10]:        397       420       313       314         0         0       321       313       328         0       356       315       324       355       314       314
dram[11]:        401       403       365       338       316       339         0       348       337       333       346       324       316         0       330       313
dram[12]:        407       393       335       345         0       313       317       315       338       316       325       328       318       363       317       325
dram[13]:        451       443       324       313       314       325       323       326         0       313       333       325       374       315       327       331
dram[14]:        394       383       324       314       331       321       325       335       335       329       329       325       325       327       317       326
dram[15]:        387       405       323       334       328       314       328       331       328       328       315       315       326       336         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108497 n_act=31 n_pre=17 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002946
n_activity=2185 dram_eff=0.1465
bk0: 27a 108469i bk1: 29a 108398i bk2: 1a 108598i bk3: 2a 108567i bk4: 3a 108527i bk5: 5a 108413i bk6: 0a 108619i bk7: 1a 108606i bk8: 1a 108604i bk9: 2a 108555i bk10: 2a 108548i bk11: 0a 108618i bk12: 1a 108602i bk13: 2a 108601i bk14: 2a 108564i bk15: 2a 108567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.612500
Row_Buffer_Locality_read = 0.612500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.212551
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.049383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002946 
total_CMD = 108625 
util_bw = 320 
Wasted_Col = 535 
Wasted_Row = 272 
Idle = 107498 

BW Util Bottlenecks: 
RCDc_limit = 578 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108497 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 17 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 80 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.000736 
Either_Row_CoL_Bus_Util = 0.001178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00266974
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108474 n_act=40 n_pre=26 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00313
n_activity=2225 dram_eff=0.1528
bk0: 26a 108431i bk1: 25a 108497i bk2: 4a 108463i bk3: 3a 108500i bk4: 2a 108557i bk5: 3a 108519i bk6: 2a 108553i bk7: 1a 108596i bk8: 0a 108626i bk9: 0a 108629i bk10: 3a 108566i bk11: 5a 108410i bk12: 1a 108598i bk13: 2a 108567i bk14: 5a 108390i bk15: 3a 108517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529412
Row_Buffer_Locality_read = 0.529412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.278997
Bank_Level_Parallism_Col = 1.138101
Bank_Level_Parallism_Ready = 1.035294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.138101 

BW Util details:
bwutil = 0.003130 
total_CMD = 108625 
util_bw = 340 
Wasted_Col = 648 
Wasted_Row = 422 
Idle = 107215 

BW Util Bottlenecks: 
RCDc_limit = 742 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108474 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 26 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 85 
Row_Bus_Util =  0.000608 
CoL_Bus_Util = 0.000783 
Either_Row_CoL_Bus_Util = 0.001390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00265132
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108459 n_act=44 n_pre=30 n_ref_event=0 n_req=95 n_rd=95 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003498
n_activity=2516 dram_eff=0.151
bk0: 31a 108223i bk1: 30a 108377i bk2: 0a 108612i bk3: 1a 108600i bk4: 5a 108438i bk5: 0a 108614i bk6: 1a 108604i bk7: 2a 108569i bk8: 3a 108528i bk9: 4a 108527i bk10: 4a 108523i bk11: 6a 108398i bk12: 3a 108514i bk13: 1a 108578i bk14: 3a 108516i bk15: 1a 108608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536842
Row_Buffer_Locality_read = 0.536842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.353858
Bank_Level_Parallism_Col = 1.177243
Bank_Level_Parallism_Ready = 1.126316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145514 

BW Util details:
bwutil = 0.003498 
total_CMD = 108625 
util_bw = 380 
Wasted_Col = 699 
Wasted_Row = 389 
Idle = 107157 

BW Util Bottlenecks: 
RCDc_limit = 804 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108459 
Read = 95 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 30 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 95 
Row_Bus_Util =  0.000681 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.018072 
queue_avg = 0.003922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00392175
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108459 n_act=41 n_pre=27 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003609
n_activity=2590 dram_eff=0.1514
bk0: 31a 108374i bk1: 30a 108450i bk2: 1a 108589i bk3: 2a 108601i bk4: 0a 108624i bk5: 0a 108629i bk6: 4a 108488i bk7: 3a 108524i bk8: 1a 108603i bk9: 5a 108504i bk10: 2a 108552i bk11: 4a 108482i bk12: 3a 108523i bk13: 9a 108296i bk14: 2a 108553i bk15: 1a 108599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.581633
Row_Buffer_Locality_read = 0.581633
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247946
Bank_Level_Parallism_Col = 1.107798
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091743 

BW Util details:
bwutil = 0.003609 
total_CMD = 108625 
util_bw = 392 
Wasted_Col = 683 
Wasted_Row = 425 
Idle = 107125 

BW Util Bottlenecks: 
RCDc_limit = 754 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108459 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 27 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 98 
Row_Bus_Util =  0.000626 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.001528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00313003
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108481 n_act=35 n_pre=21 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003241
n_activity=2175 dram_eff=0.1618
bk0: 29a 108474i bk1: 31a 108391i bk2: 2a 108559i bk3: 3a 108515i bk4: 3a 108485i bk5: 2a 108560i bk6: 0a 108625i bk7: 6a 108440i bk8: 2a 108559i bk9: 2a 108530i bk10: 1a 108602i bk11: 2a 108563i bk12: 2a 108563i bk13: 0a 108620i bk14: 2a 108566i bk15: 1a 108610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602273
Row_Buffer_Locality_read = 0.602273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249327
Bank_Level_Parallism_Col = 1.101282
Bank_Level_Parallism_Ready = 1.068182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101282 

BW Util details:
bwutil = 0.003241 
total_CMD = 108625 
util_bw = 352 
Wasted_Col = 598 
Wasted_Row = 297 
Idle = 107378 

BW Util Bottlenecks: 
RCDc_limit = 660 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108481 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 21 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 88 
Row_Bus_Util =  0.000516 
CoL_Bus_Util = 0.000810 
Either_Row_CoL_Bus_Util = 0.001326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00179517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108463 n_act=43 n_pre=28 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003425
n_activity=2488 dram_eff=0.1495
bk0: 30a 108426i bk1: 28a 108255i bk2: 2a 108540i bk3: 0a 108620i bk4: 2a 108601i bk5: 3a 108513i bk6: 5a 108449i bk7: 3a 108518i bk8: 2a 108547i bk9: 3a 108510i bk10: 1a 108601i bk11: 2a 108564i bk12: 3a 108507i bk13: 3a 108507i bk14: 2a 108567i bk15: 4a 108526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537634
Row_Buffer_Locality_read = 0.537634
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.361718
Bank_Level_Parallism_Col = 1.192352
Bank_Level_Parallism_Ready = 1.094737
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156431 

BW Util details:
bwutil = 0.003425 
total_CMD = 108625 
util_bw = 372 
Wasted_Col = 671 
Wasted_Row = 425 
Idle = 107157 

BW Util Bottlenecks: 
RCDc_limit = 776 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108463 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 28 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 71 
issued_total_col = 93 
Row_Bus_Util =  0.000654 
CoL_Bus_Util = 0.000856 
Either_Row_CoL_Bus_Util = 0.001491 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.012346 
queue_avg = 0.003351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00335098
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108502 n_act=31 n_pre=17 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002835
n_activity=1838 dram_eff=0.1676
bk0: 25a 108463i bk1: 27a 108362i bk2: 3a 108510i bk3: 2a 108532i bk4: 2a 108515i bk5: 2a 108557i bk6: 2a 108560i bk7: 2a 108562i bk8: 0a 108624i bk9: 2a 108566i bk10: 1a 108605i bk11: 3a 108524i bk12: 1a 108604i bk13: 0a 108627i bk14: 3a 108556i bk15: 2a 108604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.597403
Row_Buffer_Locality_read = 0.597403
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.276723
Bank_Level_Parallism_Col = 1.169954
Bank_Level_Parallism_Ready = 1.077922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169954 

BW Util details:
bwutil = 0.002835 
total_CMD = 108625 
util_bw = 308 
Wasted_Col = 492 
Wasted_Row = 312 
Idle = 107513 

BW Util Bottlenecks: 
RCDc_limit = 568 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108502 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 17 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 48 
issued_total_col = 77 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.000709 
Either_Row_CoL_Bus_Util = 0.001132 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.016260 
queue_avg = 0.002992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00299194
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108477 n_act=40 n_pre=25 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00313
n_activity=2390 dram_eff=0.1423
bk0: 25a 108475i bk1: 29a 108309i bk2: 2a 108593i bk3: 0a 108621i bk4: 1a 108604i bk5: 2a 108566i bk6: 1a 108606i bk7: 1a 108609i bk8: 5a 108428i bk9: 5a 108396i bk10: 3a 108472i bk11: 2a 108564i bk12: 2a 108564i bk13: 4a 108475i bk14: 2a 108552i bk15: 1a 108600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529412
Row_Buffer_Locality_read = 0.529412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297276
Bank_Level_Parallism_Col = 1.129790
Bank_Level_Parallism_Ready = 1.023256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123609 

BW Util details:
bwutil = 0.003130 
total_CMD = 108625 
util_bw = 340 
Wasted_Col = 651 
Wasted_Row = 399 
Idle = 107235 

BW Util Bottlenecks: 
RCDc_limit = 730 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108477 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 25 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 65 
issued_total_col = 85 
Row_Bus_Util =  0.000598 
CoL_Bus_Util = 0.000783 
Either_Row_CoL_Bus_Util = 0.001362 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.013514 
queue_avg = 0.001915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00191484
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108501 n_act=32 n_pre=19 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002725
n_activity=1858 dram_eff=0.1593
bk0: 27a 108332i bk1: 23a 108435i bk2: 3a 108515i bk3: 1a 108600i bk4: 2a 108600i bk5: 0a 108624i bk6: 2a 108564i bk7: 4a 108518i bk8: 2a 108565i bk9: 2a 108554i bk10: 1a 108600i bk11: 3a 108527i bk12: 0a 108624i bk13: 3a 108495i bk14: 0a 108623i bk15: 1a 108608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567568
Row_Buffer_Locality_read = 0.567568
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.384868
Bank_Level_Parallism_Col = 1.126677
Bank_Level_Parallism_Ready = 1.040541
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110283 

BW Util details:
bwutil = 0.002725 
total_CMD = 108625 
util_bw = 296 
Wasted_Col = 528 
Wasted_Row = 205 
Idle = 107596 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108501 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 19 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 51 
issued_total_col = 74 
Row_Bus_Util =  0.000470 
CoL_Bus_Util = 0.000681 
Either_Row_CoL_Bus_Util = 0.001142 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.008065 
queue_avg = 0.003480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00347986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108472 n_act=43 n_pre=28 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003167
n_activity=2032 dram_eff=0.1693
bk0: 23a 108424i bk1: 27a 108405i bk2: 3a 108515i bk3: 2a 108554i bk4: 3a 108519i bk5: 1a 108596i bk6: 5a 108429i bk7: 2a 108559i bk8: 3a 108555i bk9: 3a 108498i bk10: 3a 108505i bk11: 3a 108509i bk12: 3a 108558i bk13: 1a 108604i bk14: 4a 108451i bk15: 0a 108624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.529877
Bank_Level_Parallism_Col = 1.270235
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.216710 

BW Util details:
bwutil = 0.003167 
total_CMD = 108625 
util_bw = 344 
Wasted_Col = 575 
Wasted_Row = 333 
Idle = 107373 

BW Util Bottlenecks: 
RCDc_limit = 730 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108472 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 28 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 71 
issued_total_col = 86 
Row_Bus_Util =  0.000654 
CoL_Bus_Util = 0.000792 
Either_Row_CoL_Bus_Util = 0.001409 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.026144 
queue_avg = 0.003719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00371922
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108508 n_act=27 n_pre=14 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002799
n_activity=1854 dram_eff=0.164
bk0: 29a 108471i bk1: 26a 108441i bk2: 1a 108599i bk3: 1a 108600i bk4: 0a 108621i bk5: 0a 108625i bk6: 1a 108607i bk7: 1a 108609i bk8: 5a 108479i bk9: 0a 108625i bk10: 4a 108456i bk11: 1a 108603i bk12: 2a 108566i bk13: 3a 108496i bk14: 1a 108600i bk15: 1a 108601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644737
Row_Buffer_Locality_read = 0.644737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176734
Bank_Level_Parallism_Col = 1.064567
Bank_Level_Parallism_Ready = 1.013158
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059842 

BW Util details:
bwutil = 0.002799 
total_CMD = 108625 
util_bw = 304 
Wasted_Col = 480 
Wasted_Row = 231 
Idle = 107610 

BW Util Bottlenecks: 
RCDc_limit = 513 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108508 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 14 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 76 
Row_Bus_Util =  0.000377 
CoL_Bus_Util = 0.000700 
Either_Row_CoL_Bus_Util = 0.001077 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00568009
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108481 n_act=36 n_pre=22 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003204
n_activity=2323 dram_eff=0.1498
bk0: 28a 108468i bk1: 29a 108434i bk2: 4a 108453i bk3: 4a 108481i bk4: 1a 108600i bk5: 4a 108475i bk6: 0a 108619i bk7: 3a 108478i bk8: 3a 108518i bk9: 2a 108557i bk10: 2a 108556i bk11: 2a 108560i bk12: 1a 108600i bk13: 0a 108626i bk14: 3a 108565i bk15: 1a 108612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586207
Row_Buffer_Locality_read = 0.586207
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219247
Bank_Level_Parallism_Col = 1.120452
Bank_Level_Parallism_Ready = 1.068966
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107905 

BW Util details:
bwutil = 0.003204 
total_CMD = 108625 
util_bw = 348 
Wasted_Col = 622 
Wasted_Row = 357 
Idle = 107298 

BW Util Bottlenecks: 
RCDc_limit = 676 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108481 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 22 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 87 
Row_Bus_Util =  0.000534 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.001326 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.006944 
queue_avg = 0.006647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00664672
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108516 n_act=28 n_pre=13 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002541
n_activity=1469 dram_eff=0.1879
bk0: 22a 108496i bk1: 22a 108504i bk2: 2a 108533i bk3: 2a 108543i bk4: 0a 108619i bk5: 1a 108606i bk6: 1a 108603i bk7: 1a 108607i bk8: 4a 108524i bk9: 1a 108608i bk10: 3a 108566i bk11: 2a 108566i bk12: 1a 108603i bk13: 4a 108439i bk14: 1a 108601i bk15: 2a 108565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594203
Row_Buffer_Locality_read = 0.594203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.432796
Bank_Level_Parallism_Col = 1.146552
Bank_Level_Parallism_Ready = 1.014493
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129310 

BW Util details:
bwutil = 0.002541 
total_CMD = 108625 
util_bw = 276 
Wasted_Col = 439 
Wasted_Row = 135 
Idle = 107775 

BW Util Bottlenecks: 
RCDc_limit = 504 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108516 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 13 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 41 
issued_total_col = 69 
Row_Bus_Util =  0.000377 
CoL_Bus_Util = 0.000635 
Either_Row_CoL_Bus_Util = 0.001003 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.009174 
queue_avg = 0.001685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016847
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108504 n_act=33 n_pre=18 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002651
n_activity=2029 dram_eff=0.1419
bk0: 21a 108525i bk1: 22a 108516i bk2: 2a 108561i bk3: 1a 108601i bk4: 1a 108602i bk5: 2a 108563i bk6: 2a 108562i bk7: 1a 108603i bk8: 0a 108626i bk9: 1a 108610i bk10: 2a 108570i bk11: 2a 108569i bk12: 9a 108216i bk13: 1a 108596i bk14: 2a 108540i bk15: 3a 108510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541667
Row_Buffer_Locality_read = 0.541667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.249755
Bank_Level_Parallism_Col = 1.112108
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097160 

BW Util details:
bwutil = 0.002651 
total_CMD = 108625 
util_bw = 288 
Wasted_Col = 547 
Wasted_Row = 319 
Idle = 107471 

BW Util Bottlenecks: 
RCDc_limit = 602 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108504 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 18 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 51 
issued_total_col = 72 
Row_Bus_Util =  0.000470 
CoL_Bus_Util = 0.000663 
Either_Row_CoL_Bus_Util = 0.001114 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.016529 
queue_avg = 0.001316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00131646
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108484 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002983
n_activity=2438 dram_eff=0.1329
bk0: 22a 108490i bk1: 24a 108549i bk2: 2a 108563i bk3: 1a 108605i bk4: 2a 108550i bk5: 1a 108606i bk6: 3a 108566i bk7: 4a 108490i bk8: 5a 108425i bk9: 4a 108462i bk10: 3a 108546i bk11: 3a 108519i bk12: 2a 108555i bk13: 2a 108555i bk14: 1a 108599i bk15: 2a 108565i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.242021
Bank_Level_Parallism_Col = 1.112403
Bank_Level_Parallism_Ready = 1.024390
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.073643 

BW Util details:
bwutil = 0.002983 
total_CMD = 108625 
util_bw = 324 
Wasted_Col = 633 
Wasted_Row = 323 
Idle = 107345 

BW Util Bottlenecks: 
RCDc_limit = 709 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108484 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000552 
CoL_Bus_Util = 0.000746 
Either_Row_CoL_Bus_Util = 0.001298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142693
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=108625 n_nop=108501 n_act=31 n_pre=16 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002872
n_activity=1851 dram_eff=0.1686
bk0: 24a 108528i bk1: 25a 108494i bk2: 2a 108562i bk3: 2a 108542i bk4: 3a 108556i bk5: 1a 108601i bk6: 3a 108559i bk7: 2a 108564i bk8: 2a 108555i bk9: 4a 108485i bk10: 1a 108600i bk11: 2a 108601i bk12: 3a 108522i bk13: 2a 108561i bk14: 0a 108624i bk15: 2a 108560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.602564
Row_Buffer_Locality_read = 0.602564
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255507
Bank_Level_Parallism_Col = 1.146789
Bank_Level_Parallism_Ready = 1.051282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133028 

BW Util details:
bwutil = 0.002872 
total_CMD = 108625 
util_bw = 312 
Wasted_Col = 496 
Wasted_Row = 226 
Idle = 107591 

BW Util Bottlenecks: 
RCDc_limit = 566 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108625 
n_nop = 108501 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 78 
Row_Bus_Util =  0.000433 
CoL_Bus_Util = 0.000718 
Either_Row_CoL_Bus_Util = 0.001142 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.008065 
queue_avg = 0.002274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00227388

========= L2 cache stats =========
L2_cache_bank[0]: Access = 577, Miss = 48, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 580, Miss = 53, Miss_rate = 0.091, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 556, Miss = 54, Miss_rate = 0.097, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 558, Miss = 53, Miss_rate = 0.095, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 566, Miss = 58, Miss_rate = 0.102, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 590, Miss = 56, Miss_rate = 0.095, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 586, Miss = 54, Miss_rate = 0.092, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 598, Miss = 63, Miss_rate = 0.105, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 563, Miss = 49, Miss_rate = 0.087, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 575, Miss = 55, Miss_rate = 0.096, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 573, Miss = 55, Miss_rate = 0.096, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 548, Miss = 55, Miss_rate = 0.100, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 531, Miss = 46, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 535, Miss = 48, Miss_rate = 0.090, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 538, Miss = 49, Miss_rate = 0.091, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 545, Miss = 54, Miss_rate = 0.099, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 538, Miss = 39, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 499, Miss = 38, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 512, Miss = 48, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 542, Miss = 39, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 559, Miss = 44, Miss_rate = 0.079, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 515, Miss = 34, Miss_rate = 0.066, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 560, Miss = 44, Miss_rate = 0.079, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 562, Miss = 46, Miss_rate = 0.082, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 490, Miss = 34, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 499, Miss = 36, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 497, Miss = 40, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 527, Miss = 34, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 502, Miss = 41, Miss_rate = 0.082, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 526, Miss = 41, Miss_rate = 0.078, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 527, Miss = 39, Miss_rate = 0.074, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 528, Miss = 41, Miss_rate = 0.078, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 17402
L2_total_cache_misses = 1488
L2_total_cache_miss_rate = 0.0855
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 864
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14573
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1677
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17402
icnt_total_pkts_simt_to_mem=16538
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16538
Req_Network_cycles = 59124
Req_Network_injected_packets_per_cycle =       0.2797 
Req_Network_conflicts_per_cycle =       0.0010
Req_Network_conflicts_per_cycle_util =       0.0062
Req_Bank_Level_Parallism =       1.7616
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0087

Reply_Network_injected_packets_num = 17402
Reply_Network_cycles = 59124
Reply_Network_injected_packets_per_cycle =        0.2943
Reply_Network_conflicts_per_cycle =        0.4563
Reply_Network_conflicts_per_cycle_util =       2.6395
Reply_Bank_Level_Parallism =       1.7026
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0220
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0087
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 32588 (inst/sec)
gpgpu_simulation_rate = 3111 (cycle/sec)
gpgpu_silicon_slowdown = 612343x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-5.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 5
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-5.traceg
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z12pgain_kerneliilP5PointiPfS1_PiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 13590
gpu_sim_insn = 154794
gpu_ipc =      11.3903
gpu_tot_sim_cycle = 72714
gpu_tot_stall_cycle = 33352
tot_cycles_exec_all_SM = 381324
cycles_passed = 72714
gpu_tot_sim_insn = 773970
gpu_tot_ipc =      10.6440
gpu_tot_issued_cta = 10
gpu_occupancy = 49.7665% 
gpu_tot_occupancy = 49.7038% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2840
partiton_level_parallism_total  =       0.2805
partiton_level_parallism_util =       1.7824
partiton_level_parallism_util_total  =       1.7655
L2_BW  =      18.2790 GB/Sec
L2_BW_total  =      18.0053 GB/Sec
gpu_total_sim_rate=33650

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13410
	L1I_total_cache_misses = 3793
	L1I_total_cache_miss_rate = 0.2828
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2954, Miss = 2534, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 2827
	L1D_cache_core[1]: Access = 2955, Miss = 2515, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 2844
	L1D_cache_core[2]: Access = 2513, Miss = 2337, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 2278
	L1D_cache_core[3]: Access = 2485, Miss = 2331, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 2294
	L1D_cache_core[4]: Access = 2524, Miss = 2333, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 2265
	L1D_cache_core[5]: Access = 2529, Miss = 2349, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 2282
	L1D_cache_core[6]: Access = 2537, Miss = 2329, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 2305
	L1D_cache_core[7]: Access = 2524, Miss = 2312, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 2279
	L1D_cache_core[8]: Access = 2519, Miss = 2283, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 2233
	L1D_cache_core[9]: Access = 2561, Miss = 2283, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 2266
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 26101
	L1D_total_cache_misses = 23606
	L1D_total_cache_miss_rate = 0.9044
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 23873
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.189
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21689
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5223
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9617
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3793
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3433
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1983
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16843

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21689
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2184
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
252, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 773970
gpgpu_n_tot_w_icount = 26820
gpgpu_n_stall_shd_mem = 12368
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18054
gpgpu_n_mem_write_global = 1983
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 104210
gpgpu_n_store_insn = 6855
gpgpu_n_shmem_insn = 82080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9521
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2847
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34182	W0_Idle:250330	W0_Scoreboard:70822	W1:888	W2:18	W3:60	W4:84	W5:66	W6:102	W7:78	W8:144	W9:120	W10:78	W11:42	W12:60	W13:24	W14:48	W15:18	W16:0	W17:18	W18:48	W19:24	W20:60	W21:42	W22:78	W23:120	W24:144	W25:78	W26:102	W27:66	W28:84	W29:60	W30:18	W31:38	W32:23180
single_issue_nums: WS0:7380	WS1:6480	WS2:6480	WS3:6480	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 144432 {8:18054,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79320 {40:1983,}
traffic_breakdown_coretomem[INST_ACC_R] = 2880 {8:360,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 722160 {40:18054,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15864 {8:1983,}
traffic_breakdown_memtocore[INST_ACC_R] = 57600 {40:1440,}
ENTERING ACCELSIM HERE
maxmflatency = 496 
max_icnt2mem_latency = 152 
maxmrqlatency = 45 
max_icnt2sh_latency = 125 
averagemflatency = 228 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 4 
mrq_lat_table:1152 	22 	25 	122 	60 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16072 	3965 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	359 	1 	0 	2678 	10880 	6457 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12794 	5015 	1738 	293 	157 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        18         0         1         1         1         0         0         0         1         1         0         0         0         1         1 
dram[1]:        20        20         1         1         1         1         1         0         0         0         2         1         0         1         1         1 
dram[2]:        20        20         0         0         1         0         1         1         1         2         1         1         1         0         1         0 
dram[3]:        20        20         1         0         0         0         1         1         0         2         1         1         1         2         1         0 
dram[4]:        20        20         1         1         1         1         0         1         1         1         0         1         1         1         1         0 
dram[5]:        20        19         1         0         0         1         2         1         1         1         1         1         1         1         1         2 
dram[6]:        20        20         1         1         1         1         1         1         0         1         0         1         0         0         2         0 
dram[7]:        20        20         2         0         0         1         0         0         1         1         1         1         1         1         1         0 
dram[8]:        19        20         1         0         0         0         1         2         1         1         1         1         0         1         0         0 
dram[9]:        20        20         1         1         1         0         1         1         2         1         1         1         1         0         1         0 
dram[10]:         8        19         0         0         0         0         1         0         2         0         1         1         1         1         0         0 
dram[11]:        19        20         1         1         0         1         0         1         1         1         1         1         0         0         1         0 
dram[12]:        20        20         1         1         0         0         0         0         2         1         2         1         0         1         0         1 
dram[13]:        20        20         1         0         0         1         1         1         0         1         1         1         2         0         1         1 
dram[14]:        20         4         1         0         1         0         1         1         1         1         2         1         1         1         0         1 
dram[15]:         4        20         1         1         2         0         2         1         1         1         0         0         1         1         0         1 
maximum service time to same row:
dram[0]:     12077     11738     12728     12316     16673     16246         0     12537     16083     16602     12301         0     12595     12533     16161     12147 
dram[1]:     11745     12139     12293     16087     16360     16104     12532     12537         0         0     12154     16159     12565     12528     12589     12313 
dram[2]:     12547     11416         0     12378     16090         0     16677     16594     16100     16421     16139     16244     16092     16091     16245     16079 
dram[3]:     10018      9592     12563     12195         0         0     12310     16106     16084     16616     16164     16421     12195     16096     16081     12340 
dram[4]:     10461      8912     12778     16147     16149     12307         0     12590     12300     16581     12314     16079     16671     12143     16090     16615 
dram[5]:      9096      9544     12160         0     16612     12146     16148     12145     16086     16682     12742     16343     12550     12153     16417     16084 
dram[6]:      9231      8908     16137     12144     16102     12148     16090     16096         0     16341     12322     16136     16601         0     12159     12165 
dram[7]:      8736      9042     16102     12319     12151     12138     12785     12569     16362     16358     16612     16356     16610     16081     12156     12671 
dram[8]:     14756     16077     16325     12160     16098         0     12290     16676     12463     12156     12165     16417         0     12162         0     16087 
dram[9]:     17319     15058     12156     12173     16133     12416     16422     16133     16090     16681     16163     16093     12150     12415     16098     12419 
dram[10]:      9352     16080     12726     12186         0         0     12152     12299     16166         0     16593     12559     12770     16100     16247     12308 
dram[11]:     11418      9658     12756     16323     16606     16135     12755     16134     12142     16102     16131     16507     12318     12780     12535     12674 
dram[12]:     17315     16083     12163     16674         0     16161     12306     12334     12591     12321     12525     16147     16086     12162     12598     16361 
dram[13]:     17338     16419     12132     16336     16341     16088     16163     12164         0     16610     12306     16507     16338     16363     16340     16083 
dram[14]:     17337      9975     16085     12287     16097     12160     12822     16249     16094     16096     16419     16418     12530     12300     12768     16342 
dram[15]:     10308     10639     16092     16099     16613     12319     16146     16600     16094     16083     12301     12416     12532     16088         0     16614 
average row accesses per activate:
dram[0]:  7.000000  5.800000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  2.000000  1.000000  1.000000 
dram[1]:  6.500000  6.500000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan      -nan  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[2]:  3.555556  7.500000      -nan  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.333333  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[3]:  6.200000  7.500000  1.000000  2.000000      -nan      -nan  1.000000  1.000000  1.000000  1.666667  1.000000  1.000000  1.000000  1.285714  1.000000  1.000000 
dram[4]:  9.666667  6.200000  1.000000  1.000000  1.000000  1.000000      -nan  1.200000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[5]:  7.500000  4.000000  1.000000      -nan  2.000000  1.000000  1.250000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.333333 
dram[6]:  8.333333  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.000000      -nan  1.333333  2.000000 
dram[7]:  8.333333  4.142857  1.333333  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.166667  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[8]:  4.500000  5.750000  1.000000  1.000000  2.000000      -nan  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000      -nan  1.000000      -nan  1.000000 
dram[9]:  4.800000  5.400000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000 
dram[10]:  9.666667  5.400000  1.000000  1.000000      -nan      -nan  1.000000  1.000000  1.250000      -nan  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[11]:  9.333333  7.250000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000 
dram[12]: 11.000000  4.166667  1.000000  1.000000      -nan  1.000000  1.000000  1.000000  1.250000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[13]: 10.500000  5.750000  1.000000  1.000000  1.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000  1.000000  1.111111  1.000000  1.000000  1.000000 
dram[14]:  7.333333 12.000000  1.000000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000 
dram[15]: 12.000000  8.333333  1.000000  1.000000  1.500000  1.000000  1.333333  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.000000      -nan  1.000000 
average row locality = 1384/629 = 2.200318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        29         1         2         3         5         0         1         1         2         2         0         1         2         4         2 
dram[1]:        26        26         5         3         2         3         2         1         0         0         3         5         1         2         6         3 
dram[2]:        32        30         0         1         5         0         2         3         3         4         4         6         3         1         3         1 
dram[3]:        31        30         2         2         0         0         4         4         1         5         2         4         3         9         2         1 
dram[4]:        29        31         2         3         3         2         0         6         2         2         1         2         2         2         2         1 
dram[5]:        30        28         2         0         2         3         5         4         2         3         3         2         3         3         2         4 
dram[6]:        25        27         3         2         2         2         2         2         0         3         1         3         1         0         4         2 
dram[7]:        25        29         4         1         1         2         1         1         5         7         3         3         3         5         2         1 
dram[8]:        27        23         3         1         2         0         2         4         3         3         2         3         0         3         0         1 
dram[9]:        24        27         5         2         3         1         5         3         6         3         3         3         3         1         4         1 
dram[10]:        29        27         1         1         0         0         2         1         5         0         4         2         2         3         1         1 
dram[11]:        28        29         5         4         1         4         1         3         3         4         2         2         1         1         3         1 
dram[12]:        22        25         2         2         0         1         1         1         5         2         3         3         1         4         1         2 
dram[13]:        21        23         4         1         1         3         2         2         0         3         2         2        10         1         2         3 
dram[14]:        22        24         2         1         2         1         3         4         5         4         3         3         2         2         1         2 
dram[15]:        24        25         2         2         3         1         4         2         2         4         1         2         3         2         0         2 
total dram reads = 1384
min_bank_accesses = 0!
chip skew: 100/75 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2243      2164     72642     36600      1878      1418    none         312       316       416       511    none         316       322       461       421
dram[1]:       2521      2481     14745     24699      2581      2198       324       507    none      none         521       446       315       320       489       455
dram[2]:       2027      2052    none       73360      1304    none         602       512       389       569       652       451       524       924       324       509
dram[3]:       2061      2077     36842     37025    none      none         467       467       506       329       325       604       454       393       611       313
dram[4]:       2217      2101     34784     23536       452       318    none         489       319       420       313       518       419       320       616       320
dram[5]:       2180      2386     35235    none         503       323       365       374       810       395       321       611       513       388       319       414
dram[6]:       2574      2404     24360     36352       537       324       321       510    none         383       312       510       500    none         375       324
dram[7]:       2530      2262     18368     72623       320       321       316       699       401       412       472       324       449       441       516       500
dram[8]:       2379      2777     25235     72592       321    none         414       419       385       333       326       462    none         464    none         700
dram[9]:       2651      2345     14653     39020       451       318       519       388       357       393       459       519       324       502       617       313
dram[10]:       2131      2310     73239     73042    none      none         323       500       397    none         576       319       414       402       505       314
dram[11]:       2173      2104     14949     18641       696       420       313       463       391       421       612       412       690       313       451       313
dram[12]:       2798      2547     34936     35020    none         501       519       503       440       319       318       322       318       528       317       414
dram[13]:       2978      2717     17800     75300       501       389       318       326    none         323       324       319       432       504       419       520
dram[14]:       2749      2461     36270     71924       423       321       321       372       403       327       574       570       416       415       505       609
dram[15]:       2467      2361     36611     36762       320       314       371       415       514       464       504       501       509       613    none         512
maximum mf latency per bank:
dram[0]:        407       409       313       324       325       354         0       312       316       331       330         0       316       323       325       329
dram[1]:        444       495       330       340       336       324       329       318         0         0       334       355       315       326       362       334
dram[2]:        496       441       313       314       327       229       325       336       337       331       328       340       326       333       329       316
dram[3]:        443       405       325       323       231       229       335       325       319       339       332       325       328       356       323       313
dram[4]:        408       432       333       332       340       324         0       339       325       341       313       338       326       325       324       320
dram[5]:        441       408       335       270       316       328       356       341       336       343       327       325       337       328       325       325
dram[6]:        428       430       330       355       364       327       324       324         0       325       312       330       313         0       335       326
dram[7]:        415       408       327       315       320       325       316       318       331       361       368       332       336       338       326       313
dram[8]:        412       414       336       327       324         0       326       329       328       345       329       343         0       357         0       317
dram[9]:        393       395       345       334       329       318       338       337       331       341       345       326       328       313       357       313
dram[10]:        397       420       313       314         0         0       325       313       328         0       356       324       324       355       314       314
dram[11]:        401       403       365       338       316       339       313       348       337       333       346       324       316       313       330       313
dram[12]:        407       393       335       345         0       313       317       315       338       323       325       328       318       363       317       325
dram[13]:        451       443       327       313       314       325       323       326         0       330       333       325       374       315       327       331
dram[14]:        394       383       324       314       331       321       325       335       335       329       329       325       325       327       317       326
dram[15]:        387       405       323       334       328       314       330       331       328       328       315       315       326       336         0       328
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133457 n_act=34 n_pre=20 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002485
n_activity=2431 dram_eff=0.1366
bk0: 28a 133396i bk1: 29a 133364i bk2: 1a 133566i bk3: 2a 133535i bk4: 3a 133495i bk5: 5a 133381i bk6: 0a 133588i bk7: 1a 133575i bk8: 1a 133574i bk9: 2a 133525i bk10: 2a 133518i bk11: 0a 133588i bk12: 1a 133573i bk13: 2a 133572i bk14: 4a 133453i bk15: 2a 133534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590361
Row_Buffer_Locality_read = 0.590361
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.189019
Bank_Level_Parallism_Col = 0.981000
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002485 
total_CMD = 133594 
util_bw = 332 
Wasted_Col = 595 
Wasted_Row = 332 
Idle = 132335 

BW Util Bottlenecks: 
RCDc_limit = 638 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133457 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 83 
Row_Bus_Util =  0.000404 
CoL_Bus_Util = 0.000621 
Either_Row_CoL_Bus_Util = 0.001025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00217076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133434 n_act=43 n_pre=29 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002635
n_activity=2471 dram_eff=0.1425
bk0: 26a 133400i bk1: 26a 133425i bk2: 5a 133390i bk3: 3a 133467i bk4: 2a 133526i bk5: 3a 133488i bk6: 2a 133522i bk7: 1a 133565i bk8: 0a 133595i bk9: 0a 133598i bk10: 3a 133536i bk11: 5a 133380i bk12: 1a 133568i bk13: 2a 133537i bk14: 6a 133319i bk15: 3a 133485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511364
Row_Buffer_Locality_read = 0.511364
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254467
Bank_Level_Parallism_Col = 1.128588
Bank_Level_Parallism_Ready = 1.034091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128588 

BW Util details:
bwutil = 0.002635 
total_CMD = 133594 
util_bw = 352 
Wasted_Col = 708 
Wasted_Row = 482 
Idle = 132052 

BW Util Bottlenecks: 
RCDc_limit = 802 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133434 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 88 
Row_Bus_Util =  0.000539 
CoL_Bus_Util = 0.000659 
Either_Row_CoL_Bus_Util = 0.001198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00215579
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133419 n_act=47 n_pre=33 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002934
n_activity=2762 dram_eff=0.1419
bk0: 32a 133152i bk1: 30a 133345i bk2: 0a 133581i bk3: 1a 133569i bk4: 5a 133407i bk5: 0a 133584i bk6: 2a 133533i bk7: 3a 133496i bk8: 3a 133495i bk9: 4a 133495i bk10: 4a 133492i bk11: 6a 133367i bk12: 3a 133483i bk13: 1a 133547i bk14: 3a 133486i bk15: 1a 133578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.520408
Row_Buffer_Locality_read = 0.520408
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.324269
Bank_Level_Parallism_Col = 1.166324
Bank_Level_Parallism_Ready = 1.122449
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136550 

BW Util details:
bwutil = 0.002934 
total_CMD = 133594 
util_bw = 392 
Wasted_Col = 759 
Wasted_Row = 449 
Idle = 131994 

BW Util Bottlenecks: 
RCDc_limit = 864 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133419 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 33 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 80 
issued_total_col = 98 
Row_Bus_Util =  0.000599 
CoL_Bus_Util = 0.000734 
Either_Row_CoL_Bus_Util = 0.001310 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.017143 
queue_avg = 0.003189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00318877
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133422 n_act=43 n_pre=29 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002994
n_activity=2754 dram_eff=0.1452
bk0: 31a 133344i bk1: 30a 133420i bk2: 2a 133518i bk3: 2a 133569i bk4: 0a 133593i bk5: 0a 133598i bk6: 4a 133458i bk7: 4a 133453i bk8: 1a 133571i bk9: 5a 133472i bk10: 2a 133520i bk11: 4a 133450i bk12: 3a 133492i bk13: 9a 133265i bk14: 2a 133522i bk15: 1a 133568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.570000
Row_Buffer_Locality_read = 0.570000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.233638
Bank_Level_Parallism_Col = 1.103070
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087719 

BW Util details:
bwutil = 0.002994 
total_CMD = 133594 
util_bw = 400 
Wasted_Col = 723 
Wasted_Row = 465 
Idle = 132006 

BW Util Bottlenecks: 
RCDc_limit = 794 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133422 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 29 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 100 
Row_Bus_Util =  0.000539 
CoL_Bus_Util = 0.000749 
Either_Row_CoL_Bus_Util = 0.001287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00254502
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133445 n_act=37 n_pre=22 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002695
n_activity=2319 dram_eff=0.1552
bk0: 29a 133442i bk1: 31a 133359i bk2: 2a 133528i bk3: 3a 133484i bk4: 3a 133454i bk5: 2a 133529i bk6: 0a 133594i bk7: 6a 133409i bk8: 2a 133528i bk9: 2a 133499i bk10: 1a 133572i bk11: 2a 133533i bk12: 2a 133533i bk13: 2a 133529i bk14: 2a 133533i bk15: 1a 133578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588889
Row_Buffer_Locality_read = 0.588889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.236194
Bank_Level_Parallism_Col = 1.096341
Bank_Level_Parallism_Ready = 1.066667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096341 

BW Util details:
bwutil = 0.002695 
total_CMD = 133594 
util_bw = 360 
Wasted_Col = 638 
Wasted_Row = 317 
Idle = 132279 

BW Util Bottlenecks: 
RCDc_limit = 700 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133445 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 90 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.000674 
Either_Row_CoL_Bus_Util = 0.001115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00145965
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133425 n_act=45 n_pre=30 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002874
n_activity=2652 dram_eff=0.1448
bk0: 30a 133395i bk1: 28a 133225i bk2: 2a 133510i bk3: 0a 133590i bk4: 2a 133571i bk5: 3a 133483i bk6: 5a 133419i bk7: 4a 133447i bk8: 2a 133515i bk9: 3a 133479i bk10: 3a 133526i bk11: 2a 133531i bk12: 3a 133474i bk13: 3a 133475i bk14: 2a 133535i bk15: 4a 133495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531250
Row_Buffer_Locality_read = 0.531250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.339703
Bank_Level_Parallism_Col = 1.183021
Bank_Level_Parallism_Ready = 1.091837
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148842 

BW Util details:
bwutil = 0.002874 
total_CMD = 133594 
util_bw = 384 
Wasted_Col = 711 
Wasted_Row = 465 
Idle = 132034 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133425 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 30 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 75 
issued_total_col = 96 
Row_Bus_Util =  0.000561 
CoL_Bus_Util = 0.000719 
Either_Row_CoL_Bus_Util = 0.001265 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.011834 
queue_avg = 0.003017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0030166
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133465 n_act=33 n_pre=19 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002365
n_activity=2002 dram_eff=0.1578
bk0: 25a 133431i bk1: 27a 133330i bk2: 3a 133478i bk3: 2a 133501i bk4: 2a 133484i bk5: 2a 133526i bk6: 2a 133529i bk7: 2a 133532i bk8: 0a 133594i bk9: 3a 133495i bk10: 1a 133573i bk11: 3a 133493i bk12: 1a 133573i bk13: 0a 133597i bk14: 4a 133485i bk15: 2a 133572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582278
Row_Buffer_Locality_read = 0.582278
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.255771
Bank_Level_Parallism_Col = 1.160229
Bank_Level_Parallism_Ready = 1.075949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160229 

BW Util details:
bwutil = 0.002365 
total_CMD = 133594 
util_bw = 316 
Wasted_Col = 532 
Wasted_Row = 352 
Idle = 132394 

BW Util Bottlenecks: 
RCDc_limit = 608 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133465 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 79 
Row_Bus_Util =  0.000389 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000966 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.015504 
queue_avg = 0.002433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00243274
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133426 n_act=47 n_pre=31 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002785
n_activity=2766 dram_eff=0.1345
bk0: 25a 133446i bk1: 29a 133280i bk2: 4a 133483i bk3: 1a 133566i bk4: 1a 133570i bk5: 2a 133534i bk6: 1a 133574i bk7: 1a 133579i bk8: 5a 133398i bk9: 7a 133323i bk10: 3a 133442i bk11: 3a 133484i bk12: 3a 133482i bk13: 5a 133401i bk14: 2a 133519i bk15: 1a 133570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.494624
Row_Buffer_Locality_read = 0.494624
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.309540
Bank_Level_Parallism_Col = 1.133976
Bank_Level_Parallism_Ready = 1.021277
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128617 

BW Util details:
bwutil = 0.002785 
total_CMD = 133594 
util_bw = 372 
Wasted_Col = 763 
Wasted_Row = 479 
Idle = 131980 

BW Util Bottlenecks: 
RCDc_limit = 858 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133426 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 93 
Row_Bus_Util =  0.000584 
CoL_Bus_Util = 0.000696 
Either_Row_CoL_Bus_Util = 0.001258 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.017857 
queue_avg = 0.001849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184889
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133461 n_act=35 n_pre=22 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002305
n_activity=2104 dram_eff=0.1464
bk0: 27a 133300i bk1: 23a 133403i bk2: 3a 133484i bk3: 1a 133569i bk4: 2a 133570i bk5: 0a 133594i bk6: 2a 133535i bk7: 4a 133489i bk8: 3a 133495i bk9: 3a 133483i bk10: 2a 133528i bk11: 3a 133494i bk12: 0a 133592i bk13: 3a 133463i bk14: 0a 133591i bk15: 1a 133576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.339130
Bank_Level_Parallism_Col = 1.116279
Bank_Level_Parallism_Ready = 1.038961
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101231 

BW Util details:
bwutil = 0.002305 
total_CMD = 133594 
util_bw = 308 
Wasted_Col = 588 
Wasted_Row = 265 
Idle = 132433 

BW Util Bottlenecks: 
RCDc_limit = 650 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133461 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 35 
n_pre = 22 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 77 
Row_Bus_Util =  0.000427 
CoL_Bus_Util = 0.000576 
Either_Row_CoL_Bus_Util = 0.000996 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.007519 
queue_avg = 0.002829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00282947
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133420 n_act=50 n_pre=34 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002814
n_activity=2453 dram_eff=0.1533
bk0: 24a 133353i bk1: 27a 133375i bk2: 5a 133405i bk3: 2a 133520i bk4: 3a 133486i bk5: 1a 133564i bk6: 5a 133397i bk7: 3a 133487i bk8: 6a 133439i bk9: 3a 133463i bk10: 3a 133473i bk11: 3a 133477i bk12: 3a 133528i bk13: 1a 133574i bk14: 4a 133423i bk15: 1a 133576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468085
Row_Buffer_Locality_read = 0.468085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.485968
Bank_Level_Parallism_Col = 1.245262
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.199554 

BW Util details:
bwutil = 0.002814 
total_CMD = 133594 
util_bw = 376 
Wasted_Col = 694 
Wasted_Row = 413 
Idle = 132111 

BW Util Bottlenecks: 
RCDc_limit = 858 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133420 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 50 
n_pre = 34 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 84 
issued_total_col = 94 
Row_Bus_Util =  0.000629 
CoL_Bus_Util = 0.000704 
Either_Row_CoL_Bus_Util = 0.001302 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.022989 
queue_avg = 0.003316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00331602
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133468 n_act=30 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002365
n_activity=2047 dram_eff=0.1544
bk0: 29a 133441i bk1: 27a 133371i bk2: 1a 133568i bk3: 1a 133569i bk4: 0a 133590i bk5: 0a 133594i bk6: 2a 133536i bk7: 1a 133576i bk8: 5a 133447i bk9: 0a 133593i bk10: 4a 133425i bk11: 2a 133531i bk12: 2a 133534i bk13: 3a 133465i bk14: 1a 133570i bk15: 1a 133571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.620253
Row_Buffer_Locality_read = 0.620253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169154
Bank_Level_Parallism_Col = 1.058993
Bank_Level_Parallism_Ready = 1.012658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054676 

BW Util details:
bwutil = 0.002365 
total_CMD = 133594 
util_bw = 316 
Wasted_Col = 540 
Wasted_Row = 276 
Idle = 132462 

BW Util Bottlenecks: 
RCDc_limit = 573 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133468 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 79 
Row_Bus_Util =  0.000352 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000943 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00461847
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133437 n_act=41 n_pre=25 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002755
n_activity=2536 dram_eff=0.1451
bk0: 28a 133437i bk1: 29a 133404i bk2: 5a 133382i bk3: 4a 133449i bk4: 1a 133569i bk5: 4a 133444i bk6: 1a 133567i bk7: 3a 133446i bk8: 3a 133487i bk9: 4a 133445i bk10: 2a 133522i bk11: 2a 133529i bk12: 1a 133570i bk13: 1a 133576i bk14: 3a 133534i bk15: 1a 133581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554348
Row_Buffer_Locality_read = 0.554348
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226002
Bank_Level_Parallism_Col = 1.107023
Bank_Level_Parallism_Ready = 1.065217
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095875 

BW Util details:
bwutil = 0.002755 
total_CMD = 133594 
util_bw = 368 
Wasted_Col = 719 
Wasted_Row = 377 
Idle = 132130 

BW Util Bottlenecks: 
RCDc_limit = 773 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133437 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 92 
Row_Bus_Util =  0.000494 
CoL_Bus_Util = 0.000689 
Either_Row_CoL_Bus_Util = 0.001175 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.006369 
queue_avg = 0.005404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00540443
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133467 n_act=34 n_pre=19 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002246
n_activity=1949 dram_eff=0.1539
bk0: 22a 133466i bk1: 25a 133323i bk2: 2a 133498i bk3: 2a 133510i bk4: 0a 133587i bk5: 1a 133575i bk6: 1a 133572i bk7: 1a 133578i bk8: 5a 133454i bk9: 2a 133536i bk10: 3a 133535i bk11: 3a 133495i bk12: 1a 133571i bk13: 4a 133408i bk14: 1a 133570i bk15: 2a 133534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546667
Row_Buffer_Locality_read = 0.546667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.315996
Bank_Level_Parallism_Col = 1.121429
Bank_Level_Parallism_Ready = 1.013333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107143 

BW Util details:
bwutil = 0.002246 
total_CMD = 133594 
util_bw = 300 
Wasted_Col = 559 
Wasted_Row = 281 
Idle = 132454 

BW Util Bottlenecks: 
RCDc_limit = 624 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133467 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 75 
Row_Bus_Util =  0.000397 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000951 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.007874 
queue_avg = 0.001662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00166175
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133451 n_act=40 n_pre=25 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002395
n_activity=2461 dram_eff=0.13
bk0: 21a 133496i bk1: 23a 133446i bk2: 4a 133450i bk3: 1a 133568i bk4: 1a 133572i bk5: 3a 133491i bk6: 2a 133530i bk7: 2a 133530i bk8: 0a 133594i bk9: 3a 133535i bk10: 2a 133537i bk11: 2a 133536i bk12: 10a 133145i bk13: 1a 133564i bk14: 2a 133510i bk15: 3a 133480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.247612
Bank_Level_Parallism_Col = 1.111389
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085106 

BW Util details:
bwutil = 0.002395 
total_CMD = 133594 
util_bw = 320 
Wasted_Col = 665 
Wasted_Row = 419 
Idle = 132190 

BW Util Bottlenecks: 
RCDc_limit = 730 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133451 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 40 
n_pre = 25 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 65 
issued_total_col = 80 
Row_Bus_Util =  0.000487 
CoL_Bus_Util = 0.000599 
Either_Row_CoL_Bus_Util = 0.001070 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.013986 
queue_avg = 0.001362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00136234
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133453 n_act=38 n_pre=22 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002425
n_activity=2438 dram_eff=0.1329
bk0: 22a 133459i bk1: 24a 133518i bk2: 2a 133532i bk3: 1a 133574i bk4: 2a 133519i bk5: 1a 133575i bk6: 3a 133535i bk7: 4a 133459i bk8: 5a 133394i bk9: 4a 133431i bk10: 3a 133515i bk11: 3a 133488i bk12: 2a 133524i bk13: 2a 133524i bk14: 1a 133568i bk15: 2a 133534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530864
Row_Buffer_Locality_read = 0.530864
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.242021
Bank_Level_Parallism_Col = 1.112403
Bank_Level_Parallism_Ready = 1.024390
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.073643 

BW Util details:
bwutil = 0.002425 
total_CMD = 133594 
util_bw = 324 
Wasted_Col = 633 
Wasted_Row = 323 
Idle = 132314 

BW Util Bottlenecks: 
RCDc_limit = 709 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133453 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 81 
Row_Bus_Util =  0.000449 
CoL_Bus_Util = 0.000606 
Either_Row_CoL_Bus_Util = 0.001055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00116023
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=133594 n_nop=133467 n_act=32 n_pre=17 n_ref_event=0 n_req=79 n_rd=79 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002365
n_activity=1933 dram_eff=0.1635
bk0: 24a 133497i bk1: 25a 133463i bk2: 2a 133531i bk3: 2a 133512i bk4: 3a 133526i bk5: 1a 133571i bk6: 4a 133488i bk7: 2a 133532i bk8: 2a 133523i bk9: 4a 133453i bk10: 1a 133568i bk11: 2a 133570i bk12: 3a 133491i bk13: 2a 133530i bk14: 0a 133593i bk15: 2a 133529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594937
Row_Buffer_Locality_read = 0.594937
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.244468
Bank_Level_Parallism_Col = 1.142433
Bank_Level_Parallism_Ready = 1.050633
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129080 

BW Util details:
bwutil = 0.002365 
total_CMD = 133594 
util_bw = 316 
Wasted_Col = 516 
Wasted_Row = 246 
Idle = 132516 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 133594 
n_nop = 133467 
Read = 79 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 79 
total_req = 79 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 79 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000951 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.007874 
queue_avg = 0.001849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184889

========= L2 cache stats =========
L2_cache_bank[0]: Access = 714, Miss = 53, Miss_rate = 0.074, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 715, Miss = 55, Miss_rate = 0.077, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 687, Miss = 58, Miss_rate = 0.084, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 686, Miss = 56, Miss_rate = 0.082, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 695, Miss = 62, Miss_rate = 0.089, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 725, Miss = 59, Miss_rate = 0.081, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[6]: Access = 722, Miss = 57, Miss_rate = 0.079, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 66, Miss_rate = 0.090, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 693, Miss = 51, Miss_rate = 0.074, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 710, Miss = 59, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 710, Miss = 59, Miss_rate = 0.083, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 676, Miss = 58, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 655, Miss = 49, Miss_rate = 0.075, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 661, Miss = 51, Miss_rate = 0.077, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 664, Miss = 54, Miss_rate = 0.081, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 675, Miss = 61, Miss_rate = 0.090, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 661, Miss = 41, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 613, Miss = 39, Miss_rate = 0.064, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 635, Miss = 54, Miss_rate = 0.085, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 683, Miss = 41, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 691, Miss = 45, Miss_rate = 0.065, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 639, Miss = 36, Miss_rate = 0.056, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 692, Miss = 46, Miss_rate = 0.066, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[23]: Access = 694, Miss = 49, Miss_rate = 0.071, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[24]: Access = 604, Miss = 35, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 618, Miss = 41, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 615, Miss = 43, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 644, Miss = 39, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 615, Miss = 41, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 648, Miss = 41, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 650, Miss = 40, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 652, Miss = 41, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 21477
L2_total_cache_misses = 1580
L2_total_cache_miss_rate = 0.0736
L2_total_cache_pending_hits = 144
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 731
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1152
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 144
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 36
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 144
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1983
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1584
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=21477
icnt_total_pkts_simt_to_mem=20397
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 20397
Req_Network_cycles = 72714
Req_Network_injected_packets_per_cycle =       0.2805 
Req_Network_conflicts_per_cycle =       0.0010
Req_Network_conflicts_per_cycle_util =       0.0061
Req_Bank_Level_Parallism =       1.7655
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0088

Reply_Network_injected_packets_num = 21477
Reply_Network_cycles = 72714
Reply_Network_injected_packets_per_cycle =        0.2954
Reply_Network_conflicts_per_cycle =        0.4461
Reply_Network_conflicts_per_cycle_util =       2.5764
Reply_Bank_Level_Parallism =       1.7059
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0208
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0087
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 33650 (inst/sec)
gpgpu_simulation_rate = 3161 (cycle/sec)
gpgpu_silicon_slowdown = 602657x
launching memcpy command : MemcpyHtoD,0x00007febe3707000,4096
launching memcpy command : MemcpyHtoD,0x00007febe3708400,32768
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-6.traceg
-kernel name = _Z12pgain_kerneliilP5PointiPfS1_PiPb
-kernel id = 6
-grid dim = (2,1,1)
-block dim = (512,1,1)
-shmem = 64
-nregs = 32
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007fec18000000
-local mem base_addr = 0x00007fec1a000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/streamcluster-rodinia-2.0-ft/3_6_16_1024_1024_100_none_output_txt_1___data_result_3_6_16_1024_1024_100_none_1_txt/traces/kernel-6.traceg
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z12pgain_kerneliilP5PointiPfS1_PiPb'
thread block = 1,0,0
