<div id="pf1cf" class="pf w2 h11" data-page-no="1cf"><div class="pc pc1cf w2 h11"><img class="bi x0 y0 w1 h1" alt="" src="csapp/bg1cf.png"/><div class="t m5 x14 h28 y9b ffe fs1e fc2 sc0 ls0 ws0">462<span class="_ _1b"> </span><span class="ff6 fs1f">Chapter<span class="_ _10"> </span>4<span class="_ _3d"> </span>Processor<span class="_ _10"> </span>Architecture</span></div><div class="t m5 x29 h26 ye7 ff7 fs19 fc2 sc0 ls0 ws0">T<span class="_ _1"></span>he<span class="_ _f"> </span>right<span class="_ _f"> </span>side<span class="_ _f"> </span>of<span class="_ _f"> </span>the<span class="_ _f"> </span>ﬁgure<span class="_ _f"> </span>shows<span class="_ _f"> </span>a<span class="_ _f"> </span>pipeline<span class="_ _f"> </span>diagram<span class="_ _f"> </span>for<span class="_ _f"> </span>this<span class="_ _f"> </span>instruction</div><div class="t m5 x1d h26 y2a7 ff7 fs19 fc2 sc0 ls0 ws0">sequence<span class="_ _1"></span>.<span class="_ _15"> </span>As<span class="_ _14"> </span>with<span class="_ _15"> </span>the<span class="_ _14"> </span>pipeline<span class="_ _14"> </span>diagrams<span class="_ _15"> </span>for<span class="_ _14"> </span>the<span class="_ _15"> </span>simple<span class="_ _14"> </span>pipelined<span class="_ _14"> </span>computation</div><div class="t m5 x1d h26 y2a8 ff7 fs19 fc2 sc0 ls0 ws0">units<span class="_ _6"> </span>of<span class="_ _6"> </span>Section<span class="_ _6"> </span>4.4,<span class="_ _13"> </span>this<span class="_ _6"> </span>diagram<span class="_ _6"> </span>shows<span class="_ _6"> </span>the<span class="_ _6"> </span>progression<span class="_ _13"> </span>of<span class="_ _a"> </span>each<span class="_ _6"> </span>instruction<span class="_ _6"> </span>through</div><div class="t m5 x1d h26 y2f7 ff7 fs19 fc2 sc0 ls0 ws0">the<span class="_ _13"> </span>pipeline<span class="_"> </span>stages<span class="_ _1"></span>,<span class="_ _13"> </span>with<span class="_"> </span>time<span class="_ _13"> </span>increasing<span class="_"> </span>from<span class="_ _13"> </span>left<span class="_"> </span>to<span class="_ _13"> </span>right.<span class="_"> </span>T<span class="_ _3"></span>he<span class="_"> </span>numbers<span class="_ _13"> </span>along<span class="_"> </span>the</div><div class="t m5 x1d h26 y2f8 ff7 fs19 fc2 sc0 ls0 ws0">top<span class="_ _11"> </span>identify<span class="_ _16"> </span>the<span class="_ _11"> </span>clock<span class="_ _16"> </span>c<span class="_ _0"></span>ycles<span class="_ _11"> </span>at<span class="_ _16"> </span>which<span class="_ _11"> </span>the<span class="_ _16"> </span>different<span class="_ _11"> </span>stages<span class="_ _11"> </span>occur.<span class="_ _11"> </span>F<span class="_ _1"></span>or<span class="_ _16"> </span>example<span class="_ _1"></span>,<span class="_ _16"> </span>in</div><div class="t m5 x1d h26 y2f9 ff7 fs19 fc2 sc0 ls0 ws0">cycle<span class="_ _13"> </span>1,<span class="_ _13"> </span>instruction<span class="_"> </span><span class="ffd">I1<span class="_ _13"> </span></span>is<span class="_"> </span>fetched,<span class="_ _13"> </span>and<span class="_ _13"> </span>it<span class="_"> </span>then<span class="_ _13"> </span>proceeds<span class="_ _13"> </span>through<span class="_"> </span>the<span class="_ _13"> </span>pipeline<span class="_"> </span>stages<span class="_ _3"></span>,</div><div class="t m5 x1d h26 y2fa ff7 fs19 fc2 sc0 ls0 ws0">with<span class="_"> </span>its<span class="_ _13"> </span>result<span class="_"> </span>being<span class="_ _13"> </span>written<span class="_"> </span>to<span class="_"> </span>the<span class="_ _13"> </span>register<span class="_"> </span>ﬁle<span class="_ _13"> </span>after<span class="_"> </span>the<span class="_"> </span>end<span class="_ _13"> </span>of<span class="_"> </span>c<span class="_ _0"></span>ycle<span class="_"> </span>5.<span class="_ _13"> </span>Instruction</div><div class="t m5 x1d h26 y2fb ffd fs19 fc2 sc0 ls0 ws0">I2<span class="_ _10"> </span><span class="ff7">is<span class="_ _11"> </span>fetched<span class="_"> </span>in<span class="_ _11"> </span>cycle<span class="_"> </span>2,<span class="_ _11"> </span>and<span class="_"> </span>its<span class="_ _11"> </span>result<span class="_"> </span>is<span class="_ _11"> </span>written<span class="_"> </span>back<span class="_ _11"> </span>after<span class="_ _11"> </span>the<span class="_"> </span>end<span class="_ _11"> </span>of<span class="_"> </span>cycle<span class="_"> </span>6,<span class="_ _11"> </span>and</span></div><div class="t m5 x1d h26 y2fc ff7 fs19 fc2 sc0 ls0 ws0">so<span class="_ _11"> </span>on.<span class="_ _16"> </span>At<span class="_ _11"> </span>the<span class="_ _11"> </span>bottom,<span class="_ _16"> </span>we<span class="_ _11"> </span>show<span class="_ _16"> </span>an<span class="_ _11"> </span>expanded<span class="_ _16"> </span>view<span class="_ _11"> </span>of<span class="_ _11"> </span>the<span class="_ _16"> </span>pipeline<span class="_ _11"> </span>for<span class="_ _11"> </span>cycle<span class="_ _11"> </span>5.<span class="_ _16"> </span>At</div><div class="t m5 x1d h26 y2fd ff7 fs19 fc2 sc0 ls0 ws0">this<span class="_"> </span>point,<span class="_"> </span>there<span class="_"> </span>is<span class="_"> </span>an<span class="_"> </span>instruction<span class="_"> </span>in<span class="_"> </span>each<span class="_"> </span>of<span class="_"> </span>the<span class="_"> </span>pipeline<span class="_"> </span>stages<span class="_ _1"></span>.</div><div class="t m5 x29 h26 y2fe ff7 fs19 fc2 sc0 ls0 ws0">F<span class="_ _1"></span>rom<span class="_ _16"> </span>Figure<span class="_ _11"> </span>4.42,<span class="_ _14"> </span>we<span class="_ _16"> </span>can<span class="_ _16"> </span>also<span class="_ _16"> </span>justify<span class="_ _16"> </span>our<span class="_ _16"> </span>convention<span class="_ _16"> </span>of<span class="_ _16"> </span>drawing<span class="_ _11"> </span>processors</div><div class="t m5 x1d h26 y2ff ff7 fs19 fc2 sc0 ls0 ws0">so<span class="_ _11"> </span>that<span class="_ _16"> </span>the<span class="_ _16"> </span>instructions<span class="_ _11"> </span>ﬂow<span class="_ _16"> </span>from<span class="_ _16"> </span>bottom<span class="_ _11"> </span>to<span class="_ _16"> </span>top<span class="_ _1"></span>.<span class="_ _16"> </span>T<span class="_ _1"></span>he<span class="_ _16"> </span>expanded<span class="_ _16"> </span>view<span class="_ _11"> </span>for<span class="_ _16"> </span>cycle<span class="_ _11"> </span>5</div><div class="t m5 x1d h26 y300 ff7 fs19 fc2 sc0 ls0 ws0">shows<span class="_ _11"> </span>the<span class="_ _11"> </span>pipeline<span class="_ _16"> </span>stages<span class="_ _11"> </span>with<span class="_ _11"> </span>the<span class="_ _16"> </span>fetch<span class="_ _11"> </span>stage<span class="_ _11"> </span>on<span class="_ _16"> </span>the<span class="_ _11"> </span>bottom<span class="_ _11"> </span>and<span class="_ _11"> </span>the<span class="_ _16"> </span>write-back</div><div class="t m5 x1d h26 y21a ff7 fs19 fc2 sc0 ls0 ws0">stage<span class="_ _11"> </span>on<span class="_ _11"> </span>the<span class="_ _11"> </span>top,<span class="_"> </span>just<span class="_ _11"> </span>as<span class="_ _16"> </span>do<span class="_"> </span>our<span class="_ _16"> </span>diagrams<span class="_"> </span>of<span class="_ _16"> </span>the<span class="_"> </span>pipeline<span class="_ _16"> </span>hardware<span class="_"> </span>(Figure<span class="_"> </span>4.41).</div><div class="t m5 x1d h26 y450 ff7 fs19 fc2 sc0 ls0 ws0">If<span class="_ _11"> </span>we<span class="_ _11"> </span>look<span class="_ _11"> </span>at<span class="_ _16"> </span>the<span class="_ _11"> </span>ordering<span class="_ _11"> </span>of<span class="_ _11"> </span>instructions<span class="_ _11"> </span>in<span class="_ _16"> </span>the<span class="_ _11"> </span>pipeline<span class="_ _11"> </span>stages<span class="_ _1"></span>,<span class="_ _16"> </span>we<span class="_"> </span>see<span class="_ _16"> </span>that<span class="_"> </span>they</div><div class="t m5 x1d h26 y451 ff7 fs19 fc2 sc0 ls0 ws0">appear<span class="_ _13"> </span>in<span class="_"> </span>the<span class="_ _13"> </span>same<span class="_"> </span>order<span class="_ _13"> </span>as<span class="_"> </span>they<span class="_ _13"> </span>do<span class="_"> </span>in<span class="_ _13"> </span>the<span class="_ _13"> </span>program<span class="_"> </span>listing<span class="_ _0"></span>.<span class="_"> </span>Since<span class="_ _13"> </span>normal<span class="_ _13"> </span>program</div><div class="t m5 x1d h26 y452 ff7 fs19 fc2 sc0 ls0 ws0">ﬂow<span class="_"> </span>goes<span class="_"> </span>from<span class="_ _13"> </span>top<span class="_"> </span>to<span class="_"> </span>bottom<span class="_"> </span>of<span class="_"> </span>a<span class="_"> </span>listing<span class="_ _1"></span>,<span class="_"> </span>we<span class="_"> </span>preserve<span class="_"> </span>this<span class="_"> </span>ordering<span class="_"> </span>by<span class="_ _13"> </span>having<span class="_"> </span>the</div><div class="t m5 x1d h26 y453 ff7 fs19 fc2 sc0 ls0 ws0">pipeline<span class="_"> </span>ﬂow<span class="_ _11"> </span>go<span class="_ _11"> </span>from<span class="_ _11"> </span>bottom<span class="_ _11"> </span>to<span class="_ _11"> </span>top<span class="_ _0"></span>.<span class="_ _11"> </span>T<span class="_ _1"></span>his<span class="_ _11"> </span>convention<span class="_ _11"> </span>is<span class="_ _11"> </span>particularly<span class="_ _11"> </span>useful<span class="_ _11"> </span>when</div><div class="t m5 x1d h26 y454 ff7 fs19 fc2 sc0 ls0 ws0">working<span class="_"> </span>with<span class="_"> </span>the<span class="_"> </span>simulators<span class="_"> </span>that<span class="_"> </span>accompany<span class="_"> </span>this<span class="_"> </span>text.</div><div class="t m5 x1d h41 y1ab8 ffe fs29 fc2 sc0 ls0 ws0">4.5.3<span class="_ _48"> </span><span class="fs19">Rearranging<span class="_"> </span>and<span class="_"> </span>Relabeling<span class="_"> </span>Signals</span></div><div class="t m5 x1d h26 y4026 ff7 fs19 fc2 sc0 ls0 ws0">Our<span class="_"> </span>sequential<span class="_ _11"> </span>implementations<span class="_"> </span>SEQ<span class="_ _11"> </span>and<span class="_"> </span>SEQ+<span class="_ _11"> </span>only<span class="_"> </span>process<span class="_ _11"> </span>one<span class="_"> </span>instruction<span class="_ _11"> </span>at</div><div class="t m5 x1d h26 y4027 ff7 fs19 fc2 sc0 ls0 ws0">a<span class="_ _11"> </span>time<span class="_ _1"></span>,<span class="_ _16"> </span>and<span class="_"> </span>so<span class="_ _11"> </span>there<span class="_ _11"> </span>are<span class="_ _11"> </span>unique<span class="_ _11"> </span>values<span class="_ _11"> </span>for<span class="_ _11"> </span>signals<span class="_ _11"> </span>such<span class="_ _11"> </span>as<span class="_ _11"> </span><span class="ff6">valC</span>,<span class="_ _11"> </span><span class="ff6">srcA</span>,<span class="_ _11"> </span>and<span class="_ _11"> </span><span class="ff6">valE</span><span class="ls1cb">.I<span class="_ _49"></span>n</span></div><div class="t m5 x1d h26 y4028 ff7 fs19 fc2 sc0 ls0 ws0">our<span class="_ _14"> </span>pipelined<span class="_ _14"> </span>design,<span class="_ _14"> </span>there<span class="_ _14"> </span>will<span class="_ _14"> </span>be<span class="_ _14"> </span>multiple<span class="_ _14"> </span>versions<span class="_ _14"> </span>of<span class="_ _14"> </span>these<span class="_ _14"> </span>values<span class="_ _14"> </span>associated</div><div class="t m5 x1d h26 y4029 ff7 fs19 fc2 sc0 ls0 ws0">with<span class="_ _14"> </span>the<span class="_ _14"> </span>different<span class="_ _14"> </span>instructions<span class="_ _14"> </span>ﬂowing<span class="_ _15"> </span>through<span class="_ _14"> </span>the<span class="_ _14"> </span>system.<span class="_ _14"> </span>F<span class="_ _1"></span>or<span class="_ _15"> </span>example<span class="_ _1"></span>,<span class="_ _15"> </span>in<span class="_ _15"> </span>the</div><div class="t m5 x1d h46 y402a ff7 fs19 fc2 sc0 ls0 ws0">detailed<span class="_"> </span>structure<span class="_ _11"> </span>of<span class="_"> </span>PIPE<span class="ff12">−</span>,<span class="_ _11"> </span>there<span class="_ _11"> </span>are<span class="_ _11"> </span>four<span class="_"> </span>white<span class="_ _11"> </span>boxes<span class="_ _11"> </span>labeled<span class="_"> </span>“Stat”<span class="_ _11"> </span>that<span class="_"> </span>hold</div><div class="t m5 x1d h26 y402b ff7 fs19 fc2 sc0 ls0 ws0">the<span class="_"> </span>status<span class="_"> </span>codes<span class="_"> </span>for<span class="_"> </span>four<span class="_"> </span>different<span class="_"> </span>instructions<span class="_"> </span>(see<span class="_"> </span>F<span class="_ _1"></span>igure<span class="_"> </span>4.41).<span class="_"> </span>W<span class="_ _3"></span>e<span class="_"> </span>need<span class="_"> </span>to<span class="_"> </span>take</div><div class="t m5 x1d h26 y402c ff7 fs19 fc2 sc0 ls0 ws0">great<span class="_ _16"> </span>care<span class="_ _16"> </span>to<span class="_ _16"> </span>make<span class="_ _16"> </span>sure<span class="_ _16"> </span>we<span class="_ _16"> </span>use<span class="_ _16"> </span>the<span class="_ _16"> </span>proper<span class="_ _14"> </span>version<span class="_ _16"> </span>of<span class="_ _16"> </span>a<span class="_ _16"> </span>signal,<span class="_ _16"> </span>or<span class="_ _14"> </span>else<span class="_ _16"> </span>we<span class="_ _16"> </span>could</div><div class="t m5 x1d h26 y402d ff7 fs19 fc2 sc0 ls0 ws0">have<span class="_"> </span>serious<span class="_"> </span>errors<span class="_ _3"></span>,<span class="_"> </span>such<span class="_"> </span>as<span class="_ _13"> </span>storing<span class="_"> </span>the<span class="_"> </span>result<span class="_"> </span>computed<span class="_"> </span>for<span class="_ _13"> </span>one<span class="_"> </span>instruction<span class="_"> </span>at<span class="_"> </span>the</div><div class="t m5 x1d h26 y402e ff7 fs19 fc2 sc0 ls0 ws0">destination<span class="_"> </span>register<span class="_ _11"> </span>speciﬁed<span class="_"> </span>by<span class="_ _11"> </span>another<span class="_ _11"> </span>instruction.<span class="_"> </span>W<span class="_ _1"></span>e<span class="_"> </span>adopt<span class="_ _11"> </span>a<span class="_ _11"> </span>naming<span class="_"> </span>scheme</div><div class="t m5 x1d h26 y402f ff7 fs19 fc2 sc0 ls0 ws0">where<span class="_"> </span>a<span class="_ _13"> </span>signal<span class="_"> </span>stored<span class="_ _13"> </span>in<span class="_"> </span>a<span class="_ _13"> </span>pipeline<span class="_"> </span>register<span class="_ _13"> </span>can<span class="_"> </span>be<span class="_ _13"> </span>uniquely<span class="_"> </span>identiﬁed<span class="_ _13"> </span>by<span class="_"> </span>preﬁxing</div><div class="t m5 x1d h26 y4030 ff7 fs19 fc2 sc0 ls0 ws0">its<span class="_"> </span>name<span class="_ _13"> </span>with<span class="_"> </span>that<span class="_ _13"> </span>of<span class="_"> </span>the<span class="_ _13"> </span>pipe<span class="_"> </span>register<span class="_ _13"> </span>written<span class="_"> </span>in<span class="_"> </span>uppercase<span class="_ _1"></span>.<span class="_"> </span>F<span class="_ _3"></span>or<span class="_"> </span>example<span class="_ _1"></span>,<span class="_"> </span>the<span class="_ _13"> </span>four</div><div class="t m5 x1d h26 y4031 ff7 fs19 fc2 sc0 ls0 ws0">status<span class="_"> </span>codes<span class="_"> </span>are<span class="_"> </span>named<span class="_"> </span><span class="ff6">D_stat</span>,<span class="_"> </span><span class="ff6">E_stat</span>,<span class="_"> </span><span class="ff6">M_stat</span>,<span class="_"> </span>and<span class="_"> </span><span class="ff6">W_stat</span>.<span class="_"> </span>W<span class="_ _3"></span>e<span class="_"> </span>also<span class="_"> </span>need<span class="_"> </span>to<span class="_"> </span>refer</div><div class="t m5 x1d h26 y4032 ff7 fs19 fc2 sc0 ls0 ws0">to<span class="_ _16"> </span>some<span class="_ _16"> </span>signals<span class="_ _16"> </span>that<span class="_ _16"> </span>have<span class="_ _14"> </span>just<span class="_ _16"> </span>been<span class="_ _16"> </span>computed<span class="_ _16"> </span>within<span class="_ _16"> </span>a<span class="_ _14"> </span>stage<span class="_ _1"></span>.<span class="_ _14"> </span>T<span class="_ _1"></span>hese<span class="_ _16"> </span>are<span class="_ _14"> </span>labeled</div><div class="t m5 x1d h26 y4033 ff7 fs19 fc2 sc0 ls0 ws0">by<span class="_ _16"> </span>preﬁxing<span class="_ _14"> </span>the<span class="_ _14"> </span>signal<span class="_ _14"> </span>name<span class="_ _16"> </span>with<span class="_ _14"> </span>the<span class="_ _14"> </span>ﬁrst<span class="_ _14"> </span>character<span class="_ _14"> </span>of<span class="_ _16"> </span>the<span class="_ _14"> </span>stage<span class="_ _14"> </span>name<span class="_ _0"></span>,<span class="_ _14"> </span>written</div><div class="t m5 x1d h26 y4034 ff7 fs19 fc2 sc0 ls0 ws0">in<span class="_"> </span>lowercase<span class="_ _0"></span>.<span class="_"> </span>Using<span class="_"> </span>the<span class="_ _11"> </span>status<span class="_"> </span>codes<span class="_ _11"> </span>as<span class="_"> </span>examples<span class="_ _1"></span>,<span class="_ _11"> </span>we<span class="_"> </span>can<span class="_"> </span>see<span class="_ _11"> </span>control<span class="_"> </span>logic<span class="_"> </span>blocks</div><div class="t m5 x1d h26 y4035 ff7 fs19 fc2 sc0 ls0 ws0">labeled<span class="_ _16"> </span>“Stat”<span class="_ _16"> </span>in<span class="_ _16"> </span>the<span class="_ _14"> </span>fetch<span class="_ _16"> </span>and<span class="_ _16"> </span>memory<span class="_ _14"> </span>stages<span class="_ _1"></span>.<span class="_ _16"> </span>T<span class="_ _1"></span>he<span class="_ _14"> </span>outputs<span class="_ _16"> </span>of<span class="_ _16"> </span>these<span class="_ _14"> </span>blocks<span class="_ _16"> </span>are</div><div class="t m5 x1d h26 y4036 ff7 fs19 fc2 sc0 ls0 ws0">therefore<span class="_ _11"> </span>named<span class="_ _16"> </span><span class="ff6">f_stat<span class="_ _11"> </span></span>and<span class="_ _11"> </span><span class="ff6">m_stat</span>.<span class="_ _16"> </span>W<span class="_ _3"></span>e<span class="_ _11"> </span>can<span class="_ _11"> </span>also<span class="_ _16"> </span>see<span class="_ _11"> </span>that<span class="_ _11"> </span>the<span class="_ _16"> </span>actual<span class="_ _11"> </span>status<span class="_ _11"> </span>of<span class="_ _16"> </span>the</div><div class="t m5 x1d h26 y4037 ff7 fs19 fc2 sc0 ls0 ws0">overall<span class="_ _16"> </span>processor<span class="_ _16"> </span><span class="ff6">Stat<span class="_ _16"> </span></span>is<span class="_ _16"> </span>computed<span class="_ _16"> </span>by<span class="_ _16"> </span>a<span class="_ _16"> </span>block<span class="_ _16"> </span>in<span class="_ _16"> </span>the<span class="_ _16"> </span>write-back<span class="_ _16"> </span>stage<span class="_ _1"></span>,<span class="_ _16"> </span>based<span class="_ _16"> </span>on</div><div class="t m5 x1d h26 y4038 ff7 fs19 fc2 sc0 ls0 ws0">the<span class="_"> </span>status<span class="_"> </span>value<span class="_"> </span>in<span class="_"> </span>pipeline<span class="_"> </span>register<span class="_"> </span>W<span class="_ _7"></span>.</div><div class="t m5 x29 h46 y4039 ff7 fs19 fc2 sc0 ls0 ws0">T<span class="_ _1"></span>he<span class="_"> </span>decode<span class="_"> </span>stages<span class="_"> </span>of<span class="_"> </span>SEQ+<span class="_"> </span>and<span class="_ _13"> </span>PIPE<span class="ff12">−<span class="_ _10"> </span></span>both<span class="_"> </span>generate<span class="_"> </span>signals<span class="_"> </span><span class="ff6">dstE<span class="_ _10"> </span></span>and<span class="_"> </span><span class="ff6">dstM</span></div><div class="t m5 x1d h26 y403a ff7 fs19 fc2 sc0 ls0 ws0">indicating<span class="_ _16"> </span>the<span class="_ _16"> </span>destination<span class="_ _16"> </span>register<span class="_ _16"> </span>for<span class="_ _11"> </span>values<span class="_ _16"> </span><span class="ff6">valE<span class="_ _16"> </span></span>and<span class="_ _16"> </span><span class="ff6">valM</span>.<span class="_ _16"> </span>In<span class="_ _16"> </span>SEQ+,<span class="_ _16"> </span>we<span class="_ _16"> </span>could</div><div class="t m5 x1d h26 y403b ff7 fs19 fc2 sc0 ls0 ws0">connect<span class="_"> </span>these<span class="_"> </span>signals<span class="_"> </span>directly<span class="_"> </span>to<span class="_"> </span>the<span class="_"> </span>address<span class="_"> </span>inputs<span class="_"> </span>of<span class="_ _13"> </span>the<span class="_"> </span>register<span class="_"> </span>ﬁle<span class="_"> </span>write<span class="_"> </span>ports<span class="_ _1"></span>.</div><div class="t m5 x1d h46 y403c ff7 fs19 fc2 sc0 ls0 ws0">W<span class="_ _1"></span>ith<span class="_ _16"> </span>PIPE<span class="ff12">−</span>,<span class="_ _11"> </span>these<span class="_ _11"> </span>signals<span class="_ _11"> </span>are<span class="_ _16"> </span>carried<span class="_"> </span>along<span class="_ _16"> </span>in<span class="_ _11"> </span>the<span class="_ _11"> </span>pipeline<span class="_ _11"> </span>through<span class="_ _11"> </span>the<span class="_ _16"> </span>execute</div><div class="t m5 x1d h26 y403d ff7 fs19 fc2 sc0 ls0 ws0">and<span class="_ _21"> </span>memory<span class="_ _21"> </span>stages<span class="_ _21"> </span>and<span class="_ _f"> </span>are<span class="_ _21"> </span>directed<span class="_ _21"> </span>to<span class="_ _21"> </span>the<span class="_ _f"> </span>register<span class="_ _21"> </span>ﬁle<span class="_ _21"> </span>only<span class="_ _f"> </span>once<span class="_ _21"> </span>they<span class="_ _21"> </span>reach</div></div><div class="pi" data-data='{"ctm":[2.000000,0.000000,0.000000,2.000000,0.000000,0.000000]}'></div></div>
