{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557210302565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557210302576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 01:25:02 2019 " "Processing started: Tue May 07 01:25:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557210302576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210302576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject_NightsWatch -c FinalProject_NightsWatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject_NightsWatch -c FinalProject_NightsWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210302576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557210303381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557210303381 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buttonShaper.v(27) " "Verilog HDL information at buttonShaper.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "../src/buttonShaper.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557210317003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonShaper " "Found entity 1: buttonShaper" {  } { { "../src/buttonShaper.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/checkpassword.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/checkpassword.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkPassword " "Found entity 1: checkPassword" {  } { { "../src/checkPassword.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/checkPassword.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipswd.v 1 1 " "Found 1 design units, including 1 entities, in source file multipswd.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiPSWD " "Found entity 1: multiPSWD" {  } { { "multiPSWD.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiPSWD.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiid.v 1 1 " "Found 1 design units, including 1 entities, in source file multiid.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiID " "Found entity 1: multiID" {  } { { "multiID.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiID.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/timeronesecond.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/timeronesecond.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerOneSecond " "Found entity 1: TimerOneSecond" {  } { { "../src/TimerOneSecond.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/TimerOneSecond.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/timer100ms.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/timer100ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer100ms " "Found entity 1: Timer100ms" {  } { { "../src/Timer100ms.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/Timer100ms.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/timer1ms.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/timer1ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer1ms " "Found entity 1: Timer1ms" {  } { { "../src/Timer1ms.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/Timer1ms.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../src/timer.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317025 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Next_Prime.v(13) " "Verilog HDL information at Next_Prime.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "../src/Next_Prime.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/Next_Prime.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557210317027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/next_prime.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/next_prime.v" { { "Info" "ISGN_ENTITY_NAME" "1 Next_Prime " "Found entity 1: Next_Prime" {  } { { "../src/Next_Prime.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/Next_Prime.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/lfsr_prime.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/lfsr_prime.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_Prime " "Found entity 1: LFSR_Prime" {  } { { "../src/LFSR_Prime.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/LFSR_Prime.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/lfsr_7bit_random.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/lfsr_7bit_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_7bit_Random " "Found entity 1: LFSR_7bit_Random" {  } { { "../src/LFSR_7bit_Random.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/LFSR_7bit_Random.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/game_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/game_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Control " "Found entity 1: Game_Control" {  } { { "../src/Game_Control.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/Game_Control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/finalproject_nightswatch.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/finalproject_nightswatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject_NightsWatch " "Found entity 1: FinalProject_NightsWatch" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/countto100.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/countto100.v" { { "Info" "ISGN_ENTITY_NAME" "1 CountTo100 " "Found entity 1: CountTo100" {  } { { "../src/CountTo100.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/CountTo100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/countto10.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/countto10.v" { { "Info" "ISGN_ENTITY_NAME" "1 CountTo10 " "Found entity 1: CountTo10" {  } { { "../src/CountTo10.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/CountTo10.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../src/counter.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/grad school/spring, 2019/add/finalproject_nightswatch/src/countdowntozero.v 1 1 " "Found 1 design units, including 1 entities, in source file /grad school/spring, 2019/add/finalproject_nightswatch/src/countdowntozero.v" { { "Info" "ISGN_ENTITY_NAME" "1 countDownToZero " "Found entity 1: countDownToZero" {  } { { "../src/countDownToZero.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/countDownToZero.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject_NightsWatch " "Elaborating entity \"FinalProject_NightsWatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557210317137 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "digit FinalProject_NightsWatch.v(5) " "Output port \"digit\" at FinalProject_NightsWatch.v(5) has no driver" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557210317139 "|FinalProject_NightsWatch"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LessThanLED FinalProject_NightsWatch.v(6) " "Output port \"LessThanLED\" at FinalProject_NightsWatch.v(6) has no driver" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557210317139 "|FinalProject_NightsWatch"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GreaterThanLED FinalProject_NightsWatch.v(6) " "Output port \"GreaterThanLED\" at FinalProject_NightsWatch.v(6) has no driver" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557210317139 "|FinalProject_NightsWatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkPassword checkPassword:inst_chkPswd " "Elaborating entity \"checkPassword\" for hierarchy \"checkPassword:inst_chkPswd\"" {  } { { "../src/FinalProject_NightsWatch.v" "inst_chkPswd" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557210317141 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "userUniqueID checkPassword.v(12) " "Verilog HDL or VHDL warning at checkPassword.v(12): object \"userUniqueID\" assigned a value but never read" {  } { { "../src/checkPassword.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/checkPassword.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557210317144 "|FinalProject_NightsWatch|checkPassword:inst_chkPswd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiID checkPassword:inst_chkPswd\|multiID:instMultipleID " "Elaborating entity \"multiID\" for hierarchy \"checkPassword:inst_chkPswd\|multiID:instMultipleID\"" {  } { { "../src/checkPassword.v" "instMultipleID" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/checkPassword.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557210317146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram checkPassword:inst_chkPswd\|multiID:instMultipleID\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"checkPassword:inst_chkPswd\|multiID:instMultipleID\|altsyncram:altsyncram_component\"" {  } { { "multiID.v" "altsyncram_component" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiID.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557210317222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "checkPassword:inst_chkPswd\|multiID:instMultipleID\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"checkPassword:inst_chkPswd\|multiID:instMultipleID\|altsyncram:altsyncram_component\"" {  } { { "multiID.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiID.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557210317224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "checkPassword:inst_chkPswd\|multiID:instMultipleID\|altsyncram:altsyncram_component " "Instantiated megafunction \"checkPassword:inst_chkPswd\|multiID:instMultipleID\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MultiPSID.mif " "Parameter \"init_file\" = \"MultiPSID.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317224 ""}  } { { "multiID.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiID.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557210317224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0h91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0h91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0h91 " "Found entity 1: altsyncram_0h91" {  } { { "db/altsyncram_0h91.tdf" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/db/altsyncram_0h91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0h91 checkPassword:inst_chkPswd\|multiID:instMultipleID\|altsyncram:altsyncram_component\|altsyncram_0h91:auto_generated " "Elaborating entity \"altsyncram_0h91\" for hierarchy \"checkPassword:inst_chkPswd\|multiID:instMultipleID\|altsyncram:altsyncram_component\|altsyncram_0h91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557210317305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiPSWD checkPassword:inst_chkPswd\|multiPSWD:instUsrPswd " "Elaborating entity \"multiPSWD\" for hierarchy \"checkPassword:inst_chkPswd\|multiPSWD:instUsrPswd\"" {  } { { "../src/checkPassword.v" "instUsrPswd" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/checkPassword.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557210317316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram checkPassword:inst_chkPswd\|multiPSWD:instUsrPswd\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"checkPassword:inst_chkPswd\|multiPSWD:instUsrPswd\|altsyncram:altsyncram_component\"" {  } { { "multiPSWD.v" "altsyncram_component" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiPSWD.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557210317331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "checkPassword:inst_chkPswd\|multiPSWD:instUsrPswd\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"checkPassword:inst_chkPswd\|multiPSWD:instUsrPswd\|altsyncram:altsyncram_component\"" {  } { { "multiPSWD.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiPSWD.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557210317333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "checkPassword:inst_chkPswd\|multiPSWD:instUsrPswd\|altsyncram:altsyncram_component " "Instantiated megafunction \"checkPassword:inst_chkPswd\|multiPSWD:instUsrPswd\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MultiPswd.mif " "Parameter \"init_file\" = \"MultiPswd.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557210317334 ""}  } { { "multiPSWD.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/multiPSWD.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557210317334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eh91 " "Found entity 1: altsyncram_eh91" {  } { { "db/altsyncram_eh91.tdf" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/db/altsyncram_eh91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557210317399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eh91 checkPassword:inst_chkPswd\|multiPSWD:instUsrPswd\|altsyncram:altsyncram_component\|altsyncram_eh91:auto_generated " "Elaborating entity \"altsyncram_eh91\" for hierarchy \"checkPassword:inst_chkPswd\|multiPSWD:instUsrPswd\|altsyncram:altsyncram_component\|altsyncram_eh91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557210317400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonShaper buttonShaper:instBtnShaper " "Elaborating entity \"buttonShaper\" for hierarchy \"buttonShaper:instBtnShaper\"" {  } { { "../src/FinalProject_NightsWatch.v" "instBtnShaper" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557210317408 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stateNext buttonShaper.v(27) " "Verilog HDL Always Construct warning at buttonShaper.v(27): inferring latch(es) for variable \"stateNext\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/buttonShaper.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557210317410 "|FinalProject_NightsWatch|buttonShaper:instBtnShaper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateNext.s_WAIT buttonShaper.v(27) " "Inferred latch for \"stateNext.s_WAIT\" at buttonShaper.v(27)" {  } { { "../src/buttonShaper.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317410 "|FinalProject_NightsWatch|buttonShaper:instBtnShaper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateNext.s_PULSE buttonShaper.v(27) " "Inferred latch for \"stateNext.s_PULSE\" at buttonShaper.v(27)" {  } { { "../src/buttonShaper.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317410 "|FinalProject_NightsWatch|buttonShaper:instBtnShaper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateNext.s_INIT buttonShaper.v(27) " "Inferred latch for \"stateNext.s_INIT\" at buttonShaper.v(27)" {  } { { "../src/buttonShaper.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210317410 "|FinalProject_NightsWatch|buttonShaper:instBtnShaper"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "buttonShaper:instBtnShaper\|stateNext.s_PULSE_98 " "Latch buttonShaper:instBtnShaper\|stateNext.s_PULSE_98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_pswdLoad " "Ports D and ENA on the latch are fed by the same signal btn_pswdLoad" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557210318071 ""}  } { { "../src/buttonShaper.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557210318071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "buttonShaper:instBtnShaper\|stateNext.s_INIT_110 " "Latch buttonShaper:instBtnShaper\|stateNext.s_INIT_110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_pswdLoad " "Ports D and ENA on the latch are fed by the same signal btn_pswdLoad" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557210318072 ""}  } { { "../src/buttonShaper.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/buttonShaper.v" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557210318072 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LessThanLED GND " "Pin \"LessThanLED\" is stuck at GND" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557210318100 "|FinalProject_NightsWatch|LessThanLED"} { "Warning" "WMLS_MLS_STUCK_PIN" "GreaterThanLED GND " "Pin \"GreaterThanLED\" is stuck at GND" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557210318100 "|FinalProject_NightsWatch|GreaterThanLED"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit\[0\] GND " "Pin \"digit\[0\]\" is stuck at GND" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557210318100 "|FinalProject_NightsWatch|digit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit\[1\] GND " "Pin \"digit\[1\]\" is stuck at GND" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557210318100 "|FinalProject_NightsWatch|digit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit\[2\] GND " "Pin \"digit\[2\]\" is stuck at GND" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557210318100 "|FinalProject_NightsWatch|digit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit\[3\] GND " "Pin \"digit\[3\]\" is stuck at GND" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557210318100 "|FinalProject_NightsWatch|digit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit\[4\] GND " "Pin \"digit\[4\]\" is stuck at GND" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557210318100 "|FinalProject_NightsWatch|digit[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit\[5\] GND " "Pin \"digit\[5\]\" is stuck at GND" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557210318100 "|FinalProject_NightsWatch|digit[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digit\[6\] GND " "Pin \"digit\[6\]\" is stuck at GND" {  } { { "../src/FinalProject_NightsWatch.v" "" { Text "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/src/FinalProject_NightsWatch.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557210318100 "|FinalProject_NightsWatch|digit[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557210318100 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557210318211 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557210318669 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/output_files/FinalProject_NightsWatch.map.smsg " "Generated suppressed messages file D:/Grad School/Spring, 2019/ADD/FinalProject_NightsWatch/syn/output_files/FinalProject_NightsWatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210318706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557210318818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557210318818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557210318872 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557210318872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557210318872 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557210318872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557210318872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557210318899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 01:25:18 2019 " "Processing ended: Tue May 07 01:25:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557210318899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557210318899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557210318899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557210318899 ""}
