Design Entry;SmartDesign Check||(null)||SmartDesign 'Fabric_Top' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'Fabric_Top' was generated successfully||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Fabric_Top
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Fabric_Top.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/53||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.fabric_top.rtl.||Fabric_Top.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/54||Fabric_Top.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Fabric_Top\Fabric_Top.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||Fabric_Top.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/55||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0.rtl.||Fabric_Top.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/58||OSC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.||Fabric_Top.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/59||OSC_C0_OSC_C0_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||Fabric_Top.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/60||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||Fabric_Top.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/65||OSC_C0_OSC_C0_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||Fabric_Top.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/66||OSC_C0_OSC_C0_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||Fabric_Top.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/67||OSC_C0_OSC_C0_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||Fabric_Top.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/68||OSC_C0_OSC_C0_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.||Fabric_Top.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/69||OSC_C0_OSC_C0_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/12
Implementation;Synthesis||CD630||@N: Synthesizing work.led_ctrl.rtl.||Fabric_Top.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/72||LED_ctrl.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_ctrl.vhd'/linenumber/24
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Fabric_Top.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/73||LED_ctrl.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_ctrl.vhd'/linenumber/87
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0.rtl.||Fabric_Top.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/76||FCCC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.||Fabric_Top.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/77||FCCC_C0_FCCC_C0_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||Fabric_Top.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/78||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||Fabric_Top.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/81||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||Fabric_Top.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/84||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||Fabric_Top.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/87||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.and2.syn_black_box.||Fabric_Top.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/94||smartfusion2.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/191
Implementation;Synthesis||CL159||@N: Input XTL is unused.||Fabric_Top.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/109||OSC_C0_OSC_C0_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Fabric_Top.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/215||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Fabric_Top.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/233||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 21 sequential elements including LED_ctrl_0.counter[18:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Fabric_Top.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/270||led_ctrl.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_ctrl.vhd'/linenumber/59
Implementation;Synthesis||MT530||@W:Found inferred clock LED_ctrl|counter_inferred_clock[17] which controls 4 sequential elements including LED_ctrl_0.sh_lft[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Fabric_Top.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/271||led_ctrl.vhd(71);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_ctrl.vhd'/linenumber/71
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Fabric_Top.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/273||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Fabric_Top.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/318||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Fabric_Top.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/334||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AND2_0_Y on CLKINT  I_41 ||Fabric_Top.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/379||null;null
Implementation;Synthesis||FP130||@N: Promoting Net LED_ctrl_0.counter[17] on CLKINT  I_42 ||Fabric_Top.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/380||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_0.FCCC_C0_0.GL0_net.||Fabric_Top.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/431||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock LED_ctrl|counter_inferred_clock[17] with period 10.00ns. Please declare a user-defined clock on net LED_ctrl_0.counter_0[17].||Fabric_Top.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Fabric_Top.srr'/linenumber/432||null;null
Implementation;Compile;RootName:Fabric_Top
Implementation;Place and Route;RootName:Fabric_Top
Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Info(s)||Fabric_Top_layout_log.log;liberoaction://open_report/file/Fabric_Top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Fabric_Top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||Fabric_Top_generateBitstream.log;liberoaction://open_report/file/Fabric_Top_generateBitstream.log||(null);(null)
