#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5aaccad31b80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5aaccad05820 .scope module, "asic_top" "asic_top" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "busy";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /INPUT 512 "in_state";
    .port_info 6 /OUTPUT 512 "out_state";
    .port_info 7 /INPUT 1 "use_streamed_key";
    .port_info 8 /INPUT 1 "use_streamed_nonce";
    .port_info 9 /INPUT 1 "use_streamed_counter";
    .port_info 10 /INPUT 2 "chunk_type";
    .port_info 11 /INPUT 1 "chunk_valid";
    .port_info 12 /INPUT 32 "chunk";
    .port_info 13 /OUTPUT 5 "chunk_index";
    .port_info 14 /OUTPUT 1 "chunk_request";
    .port_info 15 /OUTPUT 2 "request_type";
P_0x5aaccacf5550 .param/l "ACQUIRE" 1 3 28, C4<001>;
P_0x5aaccacf5590 .param/l "COMPLETE" 1 3 31, C4<100>;
P_0x5aaccacf55d0 .param/l "CORE" 1 3 29, C4<010>;
P_0x5aaccacf5610 .param/l "COUNTER" 1 3 47, C4<10>;
P_0x5aaccacf5650 .param/l "IDLE" 1 3 27, C4<000>;
P_0x5aaccacf5690 .param/l "KEY" 1 3 45, C4<00>;
P_0x5aaccacf56d0 .param/l "NONCE" 1 3 46, C4<01>;
P_0x5aaccacf5710 .param/l "WAIT" 1 3 30, C4<011>;
L_0x5aaccad38a90 .functor BUFZ 5, v0x5aaccad61cc0_0, C4<00000>, C4<00000>, C4<00000>;
o0x763512974928 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5aaccad2cf60 .functor AND 1, L_0x5aaccad63160, o0x763512974928, C4<1>, C4<1>;
o0x763512974958 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5aaccad634a0 .functor AND 1, L_0x5aaccad63330, o0x763512974958, C4<1>, C4<1>;
o0x7635129748f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5aaccad636b0 .functor AND 1, L_0x5aaccad63590, o0x7635129748f8, C4<1>, C4<1>;
L_0x5aaccad63cf0 .functor AND 1, L_0x5aaccad63c50, o0x763512974928, C4<1>, C4<1>;
L_0x5aaccad63f90 .functor AND 1, L_0x5aaccad63e50, o0x763512974958, C4<1>, C4<1>;
L_0x5aaccad640e0 .functor OR 1, L_0x5aaccad63cf0, L_0x5aaccad63f90, C4<0>, C4<0>;
L_0x5aaccad642e0 .functor AND 1, L_0x5aaccad641f0, o0x7635129748f8, C4<1>, C4<1>;
L_0x5aaccad64440 .functor OR 1, L_0x5aaccad640e0, L_0x5aaccad642e0, C4<0>, C4<0>;
o0x763512974688 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5aaccad64650 .functor AND 1, o0x763512974688, L_0x5aaccad64550, C4<1>, C4<1>;
v0x5aaccad5ffa0_0 .net *"_ivl_10", 0 0, L_0x5aaccad63330;  1 drivers
v0x5aaccad60080_0 .net *"_ivl_13", 0 0, L_0x5aaccad634a0;  1 drivers
L_0x7635129290a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5aaccad60140_0 .net/2u *"_ivl_14", 1 0, L_0x7635129290a8;  1 drivers
v0x5aaccad60200_0 .net *"_ivl_16", 0 0, L_0x5aaccad63590;  1 drivers
v0x5aaccad602c0_0 .net *"_ivl_19", 0 0, L_0x5aaccad636b0;  1 drivers
L_0x763512929018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aaccad603d0_0 .net/2u *"_ivl_2", 1 0, L_0x763512929018;  1 drivers
v0x5aaccad604b0_0 .net *"_ivl_20", 31 0, L_0x5aaccad637a0;  1 drivers
v0x5aaccad60590_0 .net *"_ivl_22", 31 0, L_0x5aaccad63940;  1 drivers
L_0x7635129290f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5aaccad60670_0 .net/2u *"_ivl_26", 1 0, L_0x7635129290f0;  1 drivers
v0x5aaccad60750_0 .net *"_ivl_28", 0 0, L_0x5aaccad63c50;  1 drivers
v0x5aaccad60810_0 .net *"_ivl_31", 0 0, L_0x5aaccad63cf0;  1 drivers
L_0x763512929138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5aaccad608d0_0 .net/2u *"_ivl_32", 1 0, L_0x763512929138;  1 drivers
v0x5aaccad609b0_0 .net *"_ivl_34", 0 0, L_0x5aaccad63e50;  1 drivers
v0x5aaccad60a70_0 .net *"_ivl_37", 0 0, L_0x5aaccad63f90;  1 drivers
v0x5aaccad60b30_0 .net *"_ivl_39", 0 0, L_0x5aaccad640e0;  1 drivers
v0x5aaccad60bf0_0 .net *"_ivl_4", 0 0, L_0x5aaccad63160;  1 drivers
L_0x763512929180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5aaccad60cb0_0 .net/2u *"_ivl_40", 1 0, L_0x763512929180;  1 drivers
v0x5aaccad60d90_0 .net *"_ivl_42", 0 0, L_0x5aaccad641f0;  1 drivers
v0x5aaccad60e50_0 .net *"_ivl_45", 0 0, L_0x5aaccad642e0;  1 drivers
v0x5aaccad60f10_0 .net *"_ivl_48", 0 0, L_0x5aaccad64550;  1 drivers
v0x5aaccad60fd0_0 .net *"_ivl_7", 0 0, L_0x5aaccad2cf60;  1 drivers
L_0x763512929060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5aaccad61090_0 .net/2u *"_ivl_8", 1 0, L_0x763512929060;  1 drivers
v0x5aaccad61170_0 .var "acquire_sub_state", 1 0;
v0x5aaccad61250_0 .var "busy", 0 0;
o0x7635129745c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5aaccad61310_0 .net "chunk", 31 0, o0x7635129745c8;  0 drivers
v0x5aaccad613f0_0 .net "chunk_index", 4 0, L_0x5aaccad38a90;  1 drivers
v0x5aaccad614d0_0 .var "chunk_request", 0 0;
o0x763512974658 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5aaccad61590_0 .net "chunk_type", 1 0, o0x763512974658;  0 drivers
v0x5aaccad61670_0 .net "chunk_valid", 0 0, o0x763512974688;  0 drivers
o0x763512973bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aaccad61730_0 .net "clk", 0 0, o0x763512973bd8;  0 drivers
v0x5aaccad617d0_0 .net "core_busy", 0 0, v0x5aaccad5cc30_0;  1 drivers
v0x5aaccad61870_0 .net "core_done", 0 0, v0x5aaccad5ed60_0;  1 drivers
v0x5aaccad61910_0 .var "core_start", 0 0;
v0x5aaccad61bf0_0 .var "counter", 31 0;
v0x5aaccad61cc0_0 .var "current_chunk_id", 4 0;
v0x5aaccad61d60_0 .net "data_is_from_stream", 0 0, L_0x5aaccad64440;  1 drivers
v0x5aaccad61e00_0 .net "data_source_is_ready", 0 0, L_0x5aaccad64720;  1 drivers
v0x5aaccad61ec0_0 .net "data_to_accumulate", 31 0, L_0x5aaccad63ad0;  1 drivers
v0x5aaccad61fa0_0 .var "done", 0 0;
v0x5aaccad62060_0 .var "fsm_state", 2 0;
o0x763512973cf8 .functor BUFZ 512, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5aaccad62140_0 .net "in_state", 511 0, o0x763512973cf8;  0 drivers
v0x5aaccad62230_0 .var "key", 255 0;
v0x5aaccad62300_0 .var "nonce", 95 0;
v0x5aaccad623d0_0 .net "out_state", 511 0, v0x5aaccad5cd10_0;  1 drivers
v0x5aaccad624a0_0 .var "request_type", 1 0;
o0x763512973d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aaccad62560_0 .net "rst_n", 0 0, o0x763512973d58;  0 drivers
o0x763512974808 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aaccad62650_0 .net "start", 0 0, o0x763512974808;  0 drivers
v0x5aaccad62710_0 .net "stream_data_is_valid", 0 0, L_0x5aaccad64650;  1 drivers
v0x5aaccad627d0_0 .var "temp_counter", 31 0;
v0x5aaccad628b0_0 .var "temp_key", 255 0;
v0x5aaccad62990_0 .var "temp_nonce", 95 0;
v0x5aaccad62a70_0 .net "trng_data", 31 0, v0x5aaccad5fc10_0;  1 drivers
v0x5aaccad62b30_0 .net "trng_ready", 0 0, v0x5aaccad5fce0_0;  1 drivers
v0x5aaccad62c00_0 .var "trng_request", 0 0;
v0x5aaccad62cd0_0 .net "use_streamed_counter", 0 0, o0x7635129748f8;  0 drivers
v0x5aaccad62d70_0 .net "use_streamed_key", 0 0, o0x763512974928;  0 drivers
v0x5aaccad62e10_0 .net "use_streamed_nonce", 0 0, o0x763512974958;  0 drivers
L_0x5aaccad63160 .cmp/eq 2, v0x5aaccad61170_0, L_0x763512929018;
L_0x5aaccad63330 .cmp/eq 2, v0x5aaccad61170_0, L_0x763512929060;
L_0x5aaccad63590 .cmp/eq 2, v0x5aaccad61170_0, L_0x7635129290a8;
L_0x5aaccad637a0 .functor MUXZ 32, v0x5aaccad5fc10_0, o0x7635129745c8, L_0x5aaccad636b0, C4<>;
L_0x5aaccad63940 .functor MUXZ 32, L_0x5aaccad637a0, o0x7635129745c8, L_0x5aaccad634a0, C4<>;
L_0x5aaccad63ad0 .functor MUXZ 32, L_0x5aaccad63940, o0x7635129745c8, L_0x5aaccad2cf60, C4<>;
L_0x5aaccad63c50 .cmp/eq 2, v0x5aaccad61170_0, L_0x7635129290f0;
L_0x5aaccad63e50 .cmp/eq 2, v0x5aaccad61170_0, L_0x763512929138;
L_0x5aaccad641f0 .cmp/eq 2, v0x5aaccad61170_0, L_0x763512929180;
L_0x5aaccad64550 .cmp/eq 2, o0x763512974658, v0x5aaccad61170_0;
L_0x5aaccad64720 .functor MUXZ 1, v0x5aaccad5fce0_0, L_0x5aaccad64650, L_0x5aaccad64440, C4<>;
S_0x5aaccad2fa70 .scope module, "chacha_unit" "ChaCha20" 3 69, 4 1 0, S_0x5aaccad05820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 256 "key";
    .port_info 4 /INPUT 96 "nonce";
    .port_info 5 /INPUT 32 "counter";
    .port_info 6 /INPUT 512 "plaintext";
    .port_info 7 /OUTPUT 512 "ciphertext";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 1 "busy";
P_0x5aaccaceea80 .param/l "C0" 1 4 15, C4<01100001011100000111100001100101>;
P_0x5aaccaceeac0 .param/l "C1" 1 4 16, C4<00110011001000000110010001101110>;
P_0x5aaccaceeb00 .param/l "C2" 1 4 17, C4<01111001011000100010110100110010>;
P_0x5aaccaceeb40 .param/l "C3" 1 4 18, C4<01101011001000000110010101110100>;
P_0x5aaccaceeb80 .param/l "COMPLETE" 1 4 33, C4<100>;
P_0x5aaccaceebc0 .param/l "IDLE" 1 4 29, C4<000>;
P_0x5aaccaceec00 .param/l "INIT" 1 4 30, C4<001>;
P_0x5aaccaceec40 .param/l "OUTPUT" 1 4 32, C4<011>;
P_0x5aaccaceec80 .param/l "ROUND" 1 4 31, C4<010>;
v0x5aaccad5cc30_0 .var "busy", 0 0;
v0x5aaccad5cd10_0 .var "ciphertext", 511 0;
v0x5aaccad5cdf0_0 .net "clk", 0 0, o0x763512973bd8;  alias, 0 drivers
v0x5aaccad5ce90_0 .net "col_out_s0", 31 0, v0x5aaccad54d70_0;  1 drivers
v0x5aaccad5cf50_0 .net "col_out_s1", 31 0, v0x5aaccad55ee0_0;  1 drivers
v0x5aaccad5d0b0_0 .net "col_out_s10", 31 0, v0x5aaccad57280_0;  1 drivers
v0x5aaccad5d1c0_0 .net "col_out_s11", 31 0, v0x5aaccad583f0_0;  1 drivers
v0x5aaccad5d2d0_0 .net "col_out_s12", 31 0, v0x5aaccad55060_0;  1 drivers
v0x5aaccad5d3e0_0 .net "col_out_s13", 31 0, v0x5aaccad561d0_0;  1 drivers
v0x5aaccad5d4a0_0 .net "col_out_s14", 31 0, v0x5aaccad57360_0;  1 drivers
v0x5aaccad5d5b0_0 .net "col_out_s15", 31 0, v0x5aaccad584d0_0;  1 drivers
v0x5aaccad5d6c0_0 .net "col_out_s2", 31 0, v0x5aaccad57070_0;  1 drivers
v0x5aaccad5d7d0_0 .net "col_out_s3", 31 0, v0x5aaccad581e0_0;  1 drivers
v0x5aaccad5d8e0_0 .net "col_out_s4", 31 0, v0x5aaccad54ea0_0;  1 drivers
v0x5aaccad5d9f0_0 .net "col_out_s5", 31 0, v0x5aaccad56010_0;  1 drivers
v0x5aaccad5db00_0 .net "col_out_s6", 31 0, v0x5aaccad571a0_0;  1 drivers
v0x5aaccad5dc10_0 .net "col_out_s7", 31 0, v0x5aaccad58310_0;  1 drivers
v0x5aaccad5de30_0 .net "col_out_s8", 31 0, v0x5aaccad54f80_0;  1 drivers
v0x5aaccad5df40_0 .net "col_out_s9", 31 0, v0x5aaccad560f0_0;  1 drivers
v0x5aaccad5e050_0 .net "counter", 31 0, v0x5aaccad61bf0_0;  1 drivers
v0x5aaccad5e130_0 .net "diag_out_s0", 31 0, v0x5aaccad59350_0;  1 drivers
v0x5aaccad5e1f0_0 .net "diag_out_s1", 31 0, v0x5aaccad5a4c0_0;  1 drivers
v0x5aaccad5e290_0 .net "diag_out_s10", 31 0, v0x5aaccad59520_0;  1 drivers
v0x5aaccad5e330_0 .net "diag_out_s11", 31 0, v0x5aaccad5a690_0;  1 drivers
v0x5aaccad5e3d0_0 .net "diag_out_s12", 31 0, v0x5aaccad5a770_0;  1 drivers
v0x5aaccad5e470_0 .net "diag_out_s13", 31 0, v0x5aaccad5b890_0;  1 drivers
v0x5aaccad5e510_0 .net "diag_out_s14", 31 0, v0x5aaccad5ca00_0;  1 drivers
v0x5aaccad5e5b0_0 .net "diag_out_s15", 31 0, v0x5aaccad59600_0;  1 drivers
v0x5aaccad5e650_0 .net "diag_out_s2", 31 0, v0x5aaccad5b5e0_0;  1 drivers
v0x5aaccad5e6f0_0 .net "diag_out_s3", 31 0, v0x5aaccad5c750_0;  1 drivers
v0x5aaccad5e790_0 .net "diag_out_s4", 31 0, v0x5aaccad5c840_0;  1 drivers
v0x5aaccad5e830_0 .net "diag_out_s5", 31 0, v0x5aaccad59440_0;  1 drivers
v0x5aaccad5e8d0_0 .net "diag_out_s6", 31 0, v0x5aaccad5a5b0_0;  1 drivers
v0x5aaccad5eb80_0 .net "diag_out_s7", 31 0, v0x5aaccad5b6d0_0;  1 drivers
v0x5aaccad5ec20_0 .net "diag_out_s8", 31 0, v0x5aaccad5b7b0_0;  1 drivers
v0x5aaccad5ecc0_0 .net "diag_out_s9", 31 0, v0x5aaccad5c920_0;  1 drivers
v0x5aaccad5ed60_0 .var "done", 0 0;
v0x5aaccad5ee00_0 .var "fsm_state", 2 0;
v0x5aaccad5eee0_0 .net "key", 255 0, v0x5aaccad62230_0;  1 drivers
v0x5aaccad5efc0_0 .net "nonce", 95 0, v0x5aaccad62300_0;  1 drivers
v0x5aaccad5f0a0 .array "original", 15 0, 31 0;
v0x5aaccad5f160_0 .net "plaintext", 511 0, o0x763512973cf8;  alias, 0 drivers
v0x5aaccad5f240_0 .var "round_count", 4 0;
v0x5aaccad5f320_0 .net "rst_n", 0 0, o0x763512973d58;  alias, 0 drivers
v0x5aaccad5f3e0_0 .net "start", 0 0, v0x5aaccad61910_0;  1 drivers
v0x5aaccad5f4a0 .array "state", 15 0, 31 0;
E_0x5aaccacceda0/0 .event negedge, v0x5aaccad5f320_0;
E_0x5aaccacceda0/1 .event posedge, v0x5aaccad5cdf0_0;
E_0x5aaccacceda0 .event/or E_0x5aaccacceda0/0, E_0x5aaccacceda0/1;
S_0x5aaccac7c490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 69, 4 69 0, S_0x5aaccad2fa70;
 .timescale 0 0;
v0x5aaccad38bb0_0 .var/2s "i", 31 0;
S_0x5aaccad53fc0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 109, 4 109 0, S_0x5aaccad2fa70;
 .timescale 0 0;
v0x5aaccad38c50_0 .var/2s "i", 31 0;
S_0x5aaccad54200 .scope module, "U_QR_COL_0" "QR" 4 49, 5 3 0, S_0x5aaccad2fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5aaccad5f4a0_0 .array/port v0x5aaccad5f4a0, 0;
v0x5aaccad549c0_0 .net "in_a", 31 0, v0x5aaccad5f4a0_0;  1 drivers
v0x5aaccad5f4a0_4 .array/port v0x5aaccad5f4a0, 4;
v0x5aaccad54ac0_0 .net "in_b", 31 0, v0x5aaccad5f4a0_4;  1 drivers
v0x5aaccad5f4a0_8 .array/port v0x5aaccad5f4a0, 8;
v0x5aaccad54ba0_0 .net "in_c", 31 0, v0x5aaccad5f4a0_8;  1 drivers
v0x5aaccad5f4a0_12 .array/port v0x5aaccad5f4a0, 12;
v0x5aaccad54c90_0 .net "in_d", 31 0, v0x5aaccad5f4a0_12;  1 drivers
v0x5aaccad54d70_0 .var "out_a", 31 0;
v0x5aaccad54ea0_0 .var "out_b", 31 0;
v0x5aaccad54f80_0 .var "out_c", 31 0;
v0x5aaccad55060_0 .var "out_d", 31 0;
E_0x5aaccacceff0/0 .event anyedge, v0x5aaccad549c0_0, v0x5aaccad54ac0_0, v0x5aaccad54ba0_0, v0x5aaccad54c90_0;
E_0x5aaccacceff0/1 .event anyedge, v0x5aaccad2d0c0_0, v0x5aaccad2d1c0_0, v0x5aaccad548e0_0, v0x5aaccad547f0_0;
E_0x5aaccacceff0 .event/or E_0x5aaccacceff0/0, E_0x5aaccacceff0/1;
S_0x5aaccad54550 .scope begin, "$unm_blk_36" "$unm_blk_36" 5 14, 5 14 0, S_0x5aaccad54200;
 .timescale 0 0;
v0x5aaccad2d0c0_0 .var "a", 31 0;
v0x5aaccad2d1c0_0 .var "b", 31 0;
v0x5aaccad547f0_0 .var "c", 31 0;
v0x5aaccad548e0_0 .var "d", 31 0;
S_0x5aaccad55290 .scope module, "U_QR_COL_1" "QR" 4 50, 5 3 0, S_0x5aaccad2fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5aaccad5f4a0_1 .array/port v0x5aaccad5f4a0, 1;
v0x5aaccad55b30_0 .net "in_a", 31 0, v0x5aaccad5f4a0_1;  1 drivers
v0x5aaccad5f4a0_5 .array/port v0x5aaccad5f4a0, 5;
v0x5aaccad55c30_0 .net "in_b", 31 0, v0x5aaccad5f4a0_5;  1 drivers
v0x5aaccad5f4a0_9 .array/port v0x5aaccad5f4a0, 9;
v0x5aaccad55d10_0 .net "in_c", 31 0, v0x5aaccad5f4a0_9;  1 drivers
v0x5aaccad5f4a0_13 .array/port v0x5aaccad5f4a0, 13;
v0x5aaccad55e00_0 .net "in_d", 31 0, v0x5aaccad5f4a0_13;  1 drivers
v0x5aaccad55ee0_0 .var "out_a", 31 0;
v0x5aaccad56010_0 .var "out_b", 31 0;
v0x5aaccad560f0_0 .var "out_c", 31 0;
v0x5aaccad561d0_0 .var "out_d", 31 0;
E_0x5aaccacd1f30/0 .event anyedge, v0x5aaccad55b30_0, v0x5aaccad55c30_0, v0x5aaccad55d10_0, v0x5aaccad55e00_0;
E_0x5aaccacd1f30/1 .event anyedge, v0x5aaccad557b0_0, v0x5aaccad558b0_0, v0x5aaccad55a50_0, v0x5aaccad55990_0;
E_0x5aaccacd1f30 .event/or E_0x5aaccacd1f30/0, E_0x5aaccacd1f30/1;
S_0x5aaccad555b0 .scope begin, "$unm_blk_36" "$unm_blk_36" 5 14, 5 14 0, S_0x5aaccad55290;
 .timescale 0 0;
v0x5aaccad557b0_0 .var "a", 31 0;
v0x5aaccad558b0_0 .var "b", 31 0;
v0x5aaccad55990_0 .var "c", 31 0;
v0x5aaccad55a50_0 .var "d", 31 0;
S_0x5aaccad56400 .scope module, "U_QR_COL_2" "QR" 4 51, 5 3 0, S_0x5aaccad2fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5aaccad5f4a0_2 .array/port v0x5aaccad5f4a0, 2;
v0x5aaccad56cf0_0 .net "in_a", 31 0, v0x5aaccad5f4a0_2;  1 drivers
v0x5aaccad5f4a0_6 .array/port v0x5aaccad5f4a0, 6;
v0x5aaccad56df0_0 .net "in_b", 31 0, v0x5aaccad5f4a0_6;  1 drivers
v0x5aaccad5f4a0_10 .array/port v0x5aaccad5f4a0, 10;
v0x5aaccad56ed0_0 .net "in_c", 31 0, v0x5aaccad5f4a0_10;  1 drivers
v0x5aaccad5f4a0_14 .array/port v0x5aaccad5f4a0, 14;
v0x5aaccad56f90_0 .net "in_d", 31 0, v0x5aaccad5f4a0_14;  1 drivers
v0x5aaccad57070_0 .var "out_a", 31 0;
v0x5aaccad571a0_0 .var "out_b", 31 0;
v0x5aaccad57280_0 .var "out_c", 31 0;
v0x5aaccad57360_0 .var "out_d", 31 0;
E_0x5aaccaca0840/0 .event anyedge, v0x5aaccad56cf0_0, v0x5aaccad56df0_0, v0x5aaccad56ed0_0, v0x5aaccad56f90_0;
E_0x5aaccaca0840/1 .event anyedge, v0x5aaccad56970_0, v0x5aaccad56a70_0, v0x5aaccad56c10_0, v0x5aaccad56b50_0;
E_0x5aaccaca0840 .event/or E_0x5aaccaca0840/0, E_0x5aaccaca0840/1;
S_0x5aaccad56770 .scope begin, "$unm_blk_36" "$unm_blk_36" 5 14, 5 14 0, S_0x5aaccad56400;
 .timescale 0 0;
v0x5aaccad56970_0 .var "a", 31 0;
v0x5aaccad56a70_0 .var "b", 31 0;
v0x5aaccad56b50_0 .var "c", 31 0;
v0x5aaccad56c10_0 .var "d", 31 0;
S_0x5aaccad57590 .scope module, "U_QR_COL_3" "QR" 4 52, 5 3 0, S_0x5aaccad2fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5aaccad5f4a0_3 .array/port v0x5aaccad5f4a0, 3;
v0x5aaccad57e30_0 .net "in_a", 31 0, v0x5aaccad5f4a0_3;  1 drivers
v0x5aaccad5f4a0_7 .array/port v0x5aaccad5f4a0, 7;
v0x5aaccad57f30_0 .net "in_b", 31 0, v0x5aaccad5f4a0_7;  1 drivers
v0x5aaccad5f4a0_11 .array/port v0x5aaccad5f4a0, 11;
v0x5aaccad58010_0 .net "in_c", 31 0, v0x5aaccad5f4a0_11;  1 drivers
v0x5aaccad5f4a0_15 .array/port v0x5aaccad5f4a0, 15;
v0x5aaccad58100_0 .net "in_d", 31 0, v0x5aaccad5f4a0_15;  1 drivers
v0x5aaccad581e0_0 .var "out_a", 31 0;
v0x5aaccad58310_0 .var "out_b", 31 0;
v0x5aaccad583f0_0 .var "out_c", 31 0;
v0x5aaccad584d0_0 .var "out_d", 31 0;
E_0x5aaccad38110/0 .event anyedge, v0x5aaccad57e30_0, v0x5aaccad57f30_0, v0x5aaccad58010_0, v0x5aaccad58100_0;
E_0x5aaccad38110/1 .event anyedge, v0x5aaccad57ab0_0, v0x5aaccad57bb0_0, v0x5aaccad57d50_0, v0x5aaccad57c90_0;
E_0x5aaccad38110 .event/or E_0x5aaccad38110/0, E_0x5aaccad38110/1;
S_0x5aaccad578b0 .scope begin, "$unm_blk_36" "$unm_blk_36" 5 14, 5 14 0, S_0x5aaccad57590;
 .timescale 0 0;
v0x5aaccad57ab0_0 .var "a", 31 0;
v0x5aaccad57bb0_0 .var "b", 31 0;
v0x5aaccad57c90_0 .var "c", 31 0;
v0x5aaccad57d50_0 .var "d", 31 0;
S_0x5aaccad58700 .scope module, "U_QR_DIAG_0" "QR" 4 55, 5 3 0, S_0x5aaccad2fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5aaccad58fa0_0 .net "in_a", 31 0, v0x5aaccad54d70_0;  alias, 1 drivers
v0x5aaccad590b0_0 .net "in_b", 31 0, v0x5aaccad56010_0;  alias, 1 drivers
v0x5aaccad59180_0 .net "in_c", 31 0, v0x5aaccad57280_0;  alias, 1 drivers
v0x5aaccad59280_0 .net "in_d", 31 0, v0x5aaccad584d0_0;  alias, 1 drivers
v0x5aaccad59350_0 .var "out_a", 31 0;
v0x5aaccad59440_0 .var "out_b", 31 0;
v0x5aaccad59520_0 .var "out_c", 31 0;
v0x5aaccad59600_0 .var "out_d", 31 0;
E_0x5aaccad387c0/0 .event anyedge, v0x5aaccad54d70_0, v0x5aaccad56010_0, v0x5aaccad57280_0, v0x5aaccad584d0_0;
E_0x5aaccad387c0/1 .event anyedge, v0x5aaccad58c20_0, v0x5aaccad58d20_0, v0x5aaccad58ec0_0, v0x5aaccad58e00_0;
E_0x5aaccad387c0 .event/or E_0x5aaccad387c0/0, E_0x5aaccad387c0/1;
S_0x5aaccad58a20 .scope begin, "$unm_blk_36" "$unm_blk_36" 5 14, 5 14 0, S_0x5aaccad58700;
 .timescale 0 0;
v0x5aaccad58c20_0 .var "a", 31 0;
v0x5aaccad58d20_0 .var "b", 31 0;
v0x5aaccad58e00_0 .var "c", 31 0;
v0x5aaccad58ec0_0 .var "d", 31 0;
S_0x5aaccad59830 .scope module, "U_QR_DIAG_1" "QR" 4 56, 5 3 0, S_0x5aaccad2fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5aaccad5a110_0 .net "in_a", 31 0, v0x5aaccad55ee0_0;  alias, 1 drivers
v0x5aaccad5a220_0 .net "in_b", 31 0, v0x5aaccad571a0_0;  alias, 1 drivers
v0x5aaccad5a2f0_0 .net "in_c", 31 0, v0x5aaccad583f0_0;  alias, 1 drivers
v0x5aaccad5a3f0_0 .net "in_d", 31 0, v0x5aaccad55060_0;  alias, 1 drivers
v0x5aaccad5a4c0_0 .var "out_a", 31 0;
v0x5aaccad5a5b0_0 .var "out_b", 31 0;
v0x5aaccad5a690_0 .var "out_c", 31 0;
v0x5aaccad5a770_0 .var "out_d", 31 0;
E_0x5aaccad59ae0/0 .event anyedge, v0x5aaccad55ee0_0, v0x5aaccad571a0_0, v0x5aaccad583f0_0, v0x5aaccad55060_0;
E_0x5aaccad59ae0/1 .event anyedge, v0x5aaccad59d90_0, v0x5aaccad59e90_0, v0x5aaccad5a030_0, v0x5aaccad59f70_0;
E_0x5aaccad59ae0 .event/or E_0x5aaccad59ae0/0, E_0x5aaccad59ae0/1;
S_0x5aaccad59b90 .scope begin, "$unm_blk_36" "$unm_blk_36" 5 14, 5 14 0, S_0x5aaccad59830;
 .timescale 0 0;
v0x5aaccad59d90_0 .var "a", 31 0;
v0x5aaccad59e90_0 .var "b", 31 0;
v0x5aaccad59f70_0 .var "c", 31 0;
v0x5aaccad5a030_0 .var "d", 31 0;
S_0x5aaccad5a9a0 .scope module, "U_QR_DIAG_2" "QR" 4 57, 5 3 0, S_0x5aaccad2fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5aaccad5b230_0 .net "in_a", 31 0, v0x5aaccad57070_0;  alias, 1 drivers
v0x5aaccad5b340_0 .net "in_b", 31 0, v0x5aaccad58310_0;  alias, 1 drivers
v0x5aaccad5b410_0 .net "in_c", 31 0, v0x5aaccad54f80_0;  alias, 1 drivers
v0x5aaccad5b510_0 .net "in_d", 31 0, v0x5aaccad561d0_0;  alias, 1 drivers
v0x5aaccad5b5e0_0 .var "out_a", 31 0;
v0x5aaccad5b6d0_0 .var "out_b", 31 0;
v0x5aaccad5b7b0_0 .var "out_c", 31 0;
v0x5aaccad5b890_0 .var "out_d", 31 0;
E_0x5aaccad5ac00/0 .event anyedge, v0x5aaccad57070_0, v0x5aaccad58310_0, v0x5aaccad54f80_0, v0x5aaccad561d0_0;
E_0x5aaccad5ac00/1 .event anyedge, v0x5aaccad5aeb0_0, v0x5aaccad5afb0_0, v0x5aaccad5b150_0, v0x5aaccad5b090_0;
E_0x5aaccad5ac00 .event/or E_0x5aaccad5ac00/0, E_0x5aaccad5ac00/1;
S_0x5aaccad5acb0 .scope begin, "$unm_blk_36" "$unm_blk_36" 5 14, 5 14 0, S_0x5aaccad5a9a0;
 .timescale 0 0;
v0x5aaccad5aeb0_0 .var "a", 31 0;
v0x5aaccad5afb0_0 .var "b", 31 0;
v0x5aaccad5b090_0 .var "c", 31 0;
v0x5aaccad5b150_0 .var "d", 31 0;
S_0x5aaccad5bac0 .scope module, "U_QR_DIAG_3" "QR" 4 58, 5 3 0, S_0x5aaccad2fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5aaccad5c3a0_0 .net "in_a", 31 0, v0x5aaccad581e0_0;  alias, 1 drivers
v0x5aaccad5c4b0_0 .net "in_b", 31 0, v0x5aaccad54ea0_0;  alias, 1 drivers
v0x5aaccad5c580_0 .net "in_c", 31 0, v0x5aaccad560f0_0;  alias, 1 drivers
v0x5aaccad5c680_0 .net "in_d", 31 0, v0x5aaccad57360_0;  alias, 1 drivers
v0x5aaccad5c750_0 .var "out_a", 31 0;
v0x5aaccad5c840_0 .var "out_b", 31 0;
v0x5aaccad5c920_0 .var "out_c", 31 0;
v0x5aaccad5ca00_0 .var "out_d", 31 0;
E_0x5aaccad5bd70/0 .event anyedge, v0x5aaccad581e0_0, v0x5aaccad54ea0_0, v0x5aaccad560f0_0, v0x5aaccad57360_0;
E_0x5aaccad5bd70/1 .event anyedge, v0x5aaccad5c020_0, v0x5aaccad5c120_0, v0x5aaccad5c2c0_0, v0x5aaccad5c200_0;
E_0x5aaccad5bd70 .event/or E_0x5aaccad5bd70/0, E_0x5aaccad5bd70/1;
S_0x5aaccad5be20 .scope begin, "$unm_blk_36" "$unm_blk_36" 5 14, 5 14 0, S_0x5aaccad5bac0;
 .timescale 0 0;
v0x5aaccad5c020_0 .var "a", 31 0;
v0x5aaccad5c120_0 .var "b", 31 0;
v0x5aaccad5c200_0 .var "c", 31 0;
v0x5aaccad5c2c0_0 .var "d", 31 0;
S_0x5aaccad5f890 .scope module, "trng_unit" "MockTRNGHardened" 3 85, 6 2 0, S_0x5aaccad05820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "trng_request";
    .port_info 3 /OUTPUT 32 "random_number";
    .port_info 4 /OUTPUT 1 "ready";
v0x5aaccad5faa0_0 .net "clk", 0 0, o0x763512973bd8;  alias, 0 drivers
v0x5aaccad5fb70_0 .var "internal_counter", 31 0;
v0x5aaccad5fc10_0 .var "random_number", 31 0;
v0x5aaccad5fce0_0 .var "ready", 0 0;
v0x5aaccad5fd80_0 .net "rst_n", 0 0, o0x763512973d58;  alias, 0 drivers
v0x5aaccad5fe70_0 .net "trng_request", 0 0, v0x5aaccad62c00_0;  1 drivers
    .scope S_0x5aaccad54200;
T_0 ;
    %wait E_0x5aaccacceff0;
    %fork t_1, S_0x5aaccad54550;
    %jmp t_0;
    .scope S_0x5aaccad54550;
t_1 ;
    %load/vec4 v0x5aaccad549c0_0;
    %store/vec4 v0x5aaccad2d0c0_0, 0, 32;
    %load/vec4 v0x5aaccad54ac0_0;
    %store/vec4 v0x5aaccad2d1c0_0, 0, 32;
    %load/vec4 v0x5aaccad54ba0_0;
    %store/vec4 v0x5aaccad547f0_0, 0, 32;
    %load/vec4 v0x5aaccad54c90_0;
    %store/vec4 v0x5aaccad548e0_0, 0, 32;
    %load/vec4 v0x5aaccad2d0c0_0;
    %load/vec4 v0x5aaccad2d1c0_0;
    %add;
    %store/vec4 v0x5aaccad2d0c0_0, 0, 32;
    %load/vec4 v0x5aaccad548e0_0;
    %load/vec4 v0x5aaccad2d0c0_0;
    %xor;
    %store/vec4 v0x5aaccad548e0_0, 0, 32;
    %load/vec4 v0x5aaccad548e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad548e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad548e0_0, 0, 32;
    %load/vec4 v0x5aaccad547f0_0;
    %load/vec4 v0x5aaccad548e0_0;
    %add;
    %store/vec4 v0x5aaccad547f0_0, 0, 32;
    %load/vec4 v0x5aaccad2d1c0_0;
    %load/vec4 v0x5aaccad547f0_0;
    %xor;
    %store/vec4 v0x5aaccad2d1c0_0, 0, 32;
    %load/vec4 v0x5aaccad2d1c0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad2d1c0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad2d1c0_0, 0, 32;
    %load/vec4 v0x5aaccad2d0c0_0;
    %load/vec4 v0x5aaccad2d1c0_0;
    %add;
    %store/vec4 v0x5aaccad2d0c0_0, 0, 32;
    %load/vec4 v0x5aaccad548e0_0;
    %load/vec4 v0x5aaccad2d0c0_0;
    %xor;
    %store/vec4 v0x5aaccad548e0_0, 0, 32;
    %load/vec4 v0x5aaccad548e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad548e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad548e0_0, 0, 32;
    %load/vec4 v0x5aaccad547f0_0;
    %load/vec4 v0x5aaccad548e0_0;
    %add;
    %store/vec4 v0x5aaccad547f0_0, 0, 32;
    %load/vec4 v0x5aaccad2d1c0_0;
    %load/vec4 v0x5aaccad547f0_0;
    %xor;
    %store/vec4 v0x5aaccad2d1c0_0, 0, 32;
    %load/vec4 v0x5aaccad2d1c0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad2d1c0_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad2d1c0_0, 0, 32;
    %load/vec4 v0x5aaccad2d0c0_0;
    %store/vec4 v0x5aaccad54d70_0, 0, 32;
    %load/vec4 v0x5aaccad2d1c0_0;
    %store/vec4 v0x5aaccad54ea0_0, 0, 32;
    %load/vec4 v0x5aaccad547f0_0;
    %store/vec4 v0x5aaccad54f80_0, 0, 32;
    %load/vec4 v0x5aaccad548e0_0;
    %store/vec4 v0x5aaccad55060_0, 0, 32;
    %end;
    .scope S_0x5aaccad54200;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5aaccad55290;
T_1 ;
    %wait E_0x5aaccacd1f30;
    %fork t_3, S_0x5aaccad555b0;
    %jmp t_2;
    .scope S_0x5aaccad555b0;
t_3 ;
    %load/vec4 v0x5aaccad55b30_0;
    %store/vec4 v0x5aaccad557b0_0, 0, 32;
    %load/vec4 v0x5aaccad55c30_0;
    %store/vec4 v0x5aaccad558b0_0, 0, 32;
    %load/vec4 v0x5aaccad55d10_0;
    %store/vec4 v0x5aaccad55990_0, 0, 32;
    %load/vec4 v0x5aaccad55e00_0;
    %store/vec4 v0x5aaccad55a50_0, 0, 32;
    %load/vec4 v0x5aaccad557b0_0;
    %load/vec4 v0x5aaccad558b0_0;
    %add;
    %store/vec4 v0x5aaccad557b0_0, 0, 32;
    %load/vec4 v0x5aaccad55a50_0;
    %load/vec4 v0x5aaccad557b0_0;
    %xor;
    %store/vec4 v0x5aaccad55a50_0, 0, 32;
    %load/vec4 v0x5aaccad55a50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad55a50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad55a50_0, 0, 32;
    %load/vec4 v0x5aaccad55990_0;
    %load/vec4 v0x5aaccad55a50_0;
    %add;
    %store/vec4 v0x5aaccad55990_0, 0, 32;
    %load/vec4 v0x5aaccad558b0_0;
    %load/vec4 v0x5aaccad55990_0;
    %xor;
    %store/vec4 v0x5aaccad558b0_0, 0, 32;
    %load/vec4 v0x5aaccad558b0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad558b0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad558b0_0, 0, 32;
    %load/vec4 v0x5aaccad557b0_0;
    %load/vec4 v0x5aaccad558b0_0;
    %add;
    %store/vec4 v0x5aaccad557b0_0, 0, 32;
    %load/vec4 v0x5aaccad55a50_0;
    %load/vec4 v0x5aaccad557b0_0;
    %xor;
    %store/vec4 v0x5aaccad55a50_0, 0, 32;
    %load/vec4 v0x5aaccad55a50_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad55a50_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad55a50_0, 0, 32;
    %load/vec4 v0x5aaccad55990_0;
    %load/vec4 v0x5aaccad55a50_0;
    %add;
    %store/vec4 v0x5aaccad55990_0, 0, 32;
    %load/vec4 v0x5aaccad558b0_0;
    %load/vec4 v0x5aaccad55990_0;
    %xor;
    %store/vec4 v0x5aaccad558b0_0, 0, 32;
    %load/vec4 v0x5aaccad558b0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad558b0_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad558b0_0, 0, 32;
    %load/vec4 v0x5aaccad557b0_0;
    %store/vec4 v0x5aaccad55ee0_0, 0, 32;
    %load/vec4 v0x5aaccad558b0_0;
    %store/vec4 v0x5aaccad56010_0, 0, 32;
    %load/vec4 v0x5aaccad55990_0;
    %store/vec4 v0x5aaccad560f0_0, 0, 32;
    %load/vec4 v0x5aaccad55a50_0;
    %store/vec4 v0x5aaccad561d0_0, 0, 32;
    %end;
    .scope S_0x5aaccad55290;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5aaccad56400;
T_2 ;
    %wait E_0x5aaccaca0840;
    %fork t_5, S_0x5aaccad56770;
    %jmp t_4;
    .scope S_0x5aaccad56770;
t_5 ;
    %load/vec4 v0x5aaccad56cf0_0;
    %store/vec4 v0x5aaccad56970_0, 0, 32;
    %load/vec4 v0x5aaccad56df0_0;
    %store/vec4 v0x5aaccad56a70_0, 0, 32;
    %load/vec4 v0x5aaccad56ed0_0;
    %store/vec4 v0x5aaccad56b50_0, 0, 32;
    %load/vec4 v0x5aaccad56f90_0;
    %store/vec4 v0x5aaccad56c10_0, 0, 32;
    %load/vec4 v0x5aaccad56970_0;
    %load/vec4 v0x5aaccad56a70_0;
    %add;
    %store/vec4 v0x5aaccad56970_0, 0, 32;
    %load/vec4 v0x5aaccad56c10_0;
    %load/vec4 v0x5aaccad56970_0;
    %xor;
    %store/vec4 v0x5aaccad56c10_0, 0, 32;
    %load/vec4 v0x5aaccad56c10_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad56c10_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad56c10_0, 0, 32;
    %load/vec4 v0x5aaccad56b50_0;
    %load/vec4 v0x5aaccad56c10_0;
    %add;
    %store/vec4 v0x5aaccad56b50_0, 0, 32;
    %load/vec4 v0x5aaccad56a70_0;
    %load/vec4 v0x5aaccad56b50_0;
    %xor;
    %store/vec4 v0x5aaccad56a70_0, 0, 32;
    %load/vec4 v0x5aaccad56a70_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad56a70_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad56a70_0, 0, 32;
    %load/vec4 v0x5aaccad56970_0;
    %load/vec4 v0x5aaccad56a70_0;
    %add;
    %store/vec4 v0x5aaccad56970_0, 0, 32;
    %load/vec4 v0x5aaccad56c10_0;
    %load/vec4 v0x5aaccad56970_0;
    %xor;
    %store/vec4 v0x5aaccad56c10_0, 0, 32;
    %load/vec4 v0x5aaccad56c10_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad56c10_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad56c10_0, 0, 32;
    %load/vec4 v0x5aaccad56b50_0;
    %load/vec4 v0x5aaccad56c10_0;
    %add;
    %store/vec4 v0x5aaccad56b50_0, 0, 32;
    %load/vec4 v0x5aaccad56a70_0;
    %load/vec4 v0x5aaccad56b50_0;
    %xor;
    %store/vec4 v0x5aaccad56a70_0, 0, 32;
    %load/vec4 v0x5aaccad56a70_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad56a70_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad56a70_0, 0, 32;
    %load/vec4 v0x5aaccad56970_0;
    %store/vec4 v0x5aaccad57070_0, 0, 32;
    %load/vec4 v0x5aaccad56a70_0;
    %store/vec4 v0x5aaccad571a0_0, 0, 32;
    %load/vec4 v0x5aaccad56b50_0;
    %store/vec4 v0x5aaccad57280_0, 0, 32;
    %load/vec4 v0x5aaccad56c10_0;
    %store/vec4 v0x5aaccad57360_0, 0, 32;
    %end;
    .scope S_0x5aaccad56400;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5aaccad57590;
T_3 ;
    %wait E_0x5aaccad38110;
    %fork t_7, S_0x5aaccad578b0;
    %jmp t_6;
    .scope S_0x5aaccad578b0;
t_7 ;
    %load/vec4 v0x5aaccad57e30_0;
    %store/vec4 v0x5aaccad57ab0_0, 0, 32;
    %load/vec4 v0x5aaccad57f30_0;
    %store/vec4 v0x5aaccad57bb0_0, 0, 32;
    %load/vec4 v0x5aaccad58010_0;
    %store/vec4 v0x5aaccad57c90_0, 0, 32;
    %load/vec4 v0x5aaccad58100_0;
    %store/vec4 v0x5aaccad57d50_0, 0, 32;
    %load/vec4 v0x5aaccad57ab0_0;
    %load/vec4 v0x5aaccad57bb0_0;
    %add;
    %store/vec4 v0x5aaccad57ab0_0, 0, 32;
    %load/vec4 v0x5aaccad57d50_0;
    %load/vec4 v0x5aaccad57ab0_0;
    %xor;
    %store/vec4 v0x5aaccad57d50_0, 0, 32;
    %load/vec4 v0x5aaccad57d50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad57d50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad57d50_0, 0, 32;
    %load/vec4 v0x5aaccad57c90_0;
    %load/vec4 v0x5aaccad57d50_0;
    %add;
    %store/vec4 v0x5aaccad57c90_0, 0, 32;
    %load/vec4 v0x5aaccad57bb0_0;
    %load/vec4 v0x5aaccad57c90_0;
    %xor;
    %store/vec4 v0x5aaccad57bb0_0, 0, 32;
    %load/vec4 v0x5aaccad57bb0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad57bb0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad57bb0_0, 0, 32;
    %load/vec4 v0x5aaccad57ab0_0;
    %load/vec4 v0x5aaccad57bb0_0;
    %add;
    %store/vec4 v0x5aaccad57ab0_0, 0, 32;
    %load/vec4 v0x5aaccad57d50_0;
    %load/vec4 v0x5aaccad57ab0_0;
    %xor;
    %store/vec4 v0x5aaccad57d50_0, 0, 32;
    %load/vec4 v0x5aaccad57d50_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad57d50_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad57d50_0, 0, 32;
    %load/vec4 v0x5aaccad57c90_0;
    %load/vec4 v0x5aaccad57d50_0;
    %add;
    %store/vec4 v0x5aaccad57c90_0, 0, 32;
    %load/vec4 v0x5aaccad57bb0_0;
    %load/vec4 v0x5aaccad57c90_0;
    %xor;
    %store/vec4 v0x5aaccad57bb0_0, 0, 32;
    %load/vec4 v0x5aaccad57bb0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad57bb0_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad57bb0_0, 0, 32;
    %load/vec4 v0x5aaccad57ab0_0;
    %store/vec4 v0x5aaccad581e0_0, 0, 32;
    %load/vec4 v0x5aaccad57bb0_0;
    %store/vec4 v0x5aaccad58310_0, 0, 32;
    %load/vec4 v0x5aaccad57c90_0;
    %store/vec4 v0x5aaccad583f0_0, 0, 32;
    %load/vec4 v0x5aaccad57d50_0;
    %store/vec4 v0x5aaccad584d0_0, 0, 32;
    %end;
    .scope S_0x5aaccad57590;
t_6 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5aaccad58700;
T_4 ;
    %wait E_0x5aaccad387c0;
    %fork t_9, S_0x5aaccad58a20;
    %jmp t_8;
    .scope S_0x5aaccad58a20;
t_9 ;
    %load/vec4 v0x5aaccad58fa0_0;
    %store/vec4 v0x5aaccad58c20_0, 0, 32;
    %load/vec4 v0x5aaccad590b0_0;
    %store/vec4 v0x5aaccad58d20_0, 0, 32;
    %load/vec4 v0x5aaccad59180_0;
    %store/vec4 v0x5aaccad58e00_0, 0, 32;
    %load/vec4 v0x5aaccad59280_0;
    %store/vec4 v0x5aaccad58ec0_0, 0, 32;
    %load/vec4 v0x5aaccad58c20_0;
    %load/vec4 v0x5aaccad58d20_0;
    %add;
    %store/vec4 v0x5aaccad58c20_0, 0, 32;
    %load/vec4 v0x5aaccad58ec0_0;
    %load/vec4 v0x5aaccad58c20_0;
    %xor;
    %store/vec4 v0x5aaccad58ec0_0, 0, 32;
    %load/vec4 v0x5aaccad58ec0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad58ec0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad58ec0_0, 0, 32;
    %load/vec4 v0x5aaccad58e00_0;
    %load/vec4 v0x5aaccad58ec0_0;
    %add;
    %store/vec4 v0x5aaccad58e00_0, 0, 32;
    %load/vec4 v0x5aaccad58d20_0;
    %load/vec4 v0x5aaccad58e00_0;
    %xor;
    %store/vec4 v0x5aaccad58d20_0, 0, 32;
    %load/vec4 v0x5aaccad58d20_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad58d20_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad58d20_0, 0, 32;
    %load/vec4 v0x5aaccad58c20_0;
    %load/vec4 v0x5aaccad58d20_0;
    %add;
    %store/vec4 v0x5aaccad58c20_0, 0, 32;
    %load/vec4 v0x5aaccad58ec0_0;
    %load/vec4 v0x5aaccad58c20_0;
    %xor;
    %store/vec4 v0x5aaccad58ec0_0, 0, 32;
    %load/vec4 v0x5aaccad58ec0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad58ec0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad58ec0_0, 0, 32;
    %load/vec4 v0x5aaccad58e00_0;
    %load/vec4 v0x5aaccad58ec0_0;
    %add;
    %store/vec4 v0x5aaccad58e00_0, 0, 32;
    %load/vec4 v0x5aaccad58d20_0;
    %load/vec4 v0x5aaccad58e00_0;
    %xor;
    %store/vec4 v0x5aaccad58d20_0, 0, 32;
    %load/vec4 v0x5aaccad58d20_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad58d20_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad58d20_0, 0, 32;
    %load/vec4 v0x5aaccad58c20_0;
    %store/vec4 v0x5aaccad59350_0, 0, 32;
    %load/vec4 v0x5aaccad58d20_0;
    %store/vec4 v0x5aaccad59440_0, 0, 32;
    %load/vec4 v0x5aaccad58e00_0;
    %store/vec4 v0x5aaccad59520_0, 0, 32;
    %load/vec4 v0x5aaccad58ec0_0;
    %store/vec4 v0x5aaccad59600_0, 0, 32;
    %end;
    .scope S_0x5aaccad58700;
t_8 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5aaccad59830;
T_5 ;
    %wait E_0x5aaccad59ae0;
    %fork t_11, S_0x5aaccad59b90;
    %jmp t_10;
    .scope S_0x5aaccad59b90;
t_11 ;
    %load/vec4 v0x5aaccad5a110_0;
    %store/vec4 v0x5aaccad59d90_0, 0, 32;
    %load/vec4 v0x5aaccad5a220_0;
    %store/vec4 v0x5aaccad59e90_0, 0, 32;
    %load/vec4 v0x5aaccad5a2f0_0;
    %store/vec4 v0x5aaccad59f70_0, 0, 32;
    %load/vec4 v0x5aaccad5a3f0_0;
    %store/vec4 v0x5aaccad5a030_0, 0, 32;
    %load/vec4 v0x5aaccad59d90_0;
    %load/vec4 v0x5aaccad59e90_0;
    %add;
    %store/vec4 v0x5aaccad59d90_0, 0, 32;
    %load/vec4 v0x5aaccad5a030_0;
    %load/vec4 v0x5aaccad59d90_0;
    %xor;
    %store/vec4 v0x5aaccad5a030_0, 0, 32;
    %load/vec4 v0x5aaccad5a030_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad5a030_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad5a030_0, 0, 32;
    %load/vec4 v0x5aaccad59f70_0;
    %load/vec4 v0x5aaccad5a030_0;
    %add;
    %store/vec4 v0x5aaccad59f70_0, 0, 32;
    %load/vec4 v0x5aaccad59e90_0;
    %load/vec4 v0x5aaccad59f70_0;
    %xor;
    %store/vec4 v0x5aaccad59e90_0, 0, 32;
    %load/vec4 v0x5aaccad59e90_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad59e90_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad59e90_0, 0, 32;
    %load/vec4 v0x5aaccad59d90_0;
    %load/vec4 v0x5aaccad59e90_0;
    %add;
    %store/vec4 v0x5aaccad59d90_0, 0, 32;
    %load/vec4 v0x5aaccad5a030_0;
    %load/vec4 v0x5aaccad59d90_0;
    %xor;
    %store/vec4 v0x5aaccad5a030_0, 0, 32;
    %load/vec4 v0x5aaccad5a030_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad5a030_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad5a030_0, 0, 32;
    %load/vec4 v0x5aaccad59f70_0;
    %load/vec4 v0x5aaccad5a030_0;
    %add;
    %store/vec4 v0x5aaccad59f70_0, 0, 32;
    %load/vec4 v0x5aaccad59e90_0;
    %load/vec4 v0x5aaccad59f70_0;
    %xor;
    %store/vec4 v0x5aaccad59e90_0, 0, 32;
    %load/vec4 v0x5aaccad59e90_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad59e90_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad59e90_0, 0, 32;
    %load/vec4 v0x5aaccad59d90_0;
    %store/vec4 v0x5aaccad5a4c0_0, 0, 32;
    %load/vec4 v0x5aaccad59e90_0;
    %store/vec4 v0x5aaccad5a5b0_0, 0, 32;
    %load/vec4 v0x5aaccad59f70_0;
    %store/vec4 v0x5aaccad5a690_0, 0, 32;
    %load/vec4 v0x5aaccad5a030_0;
    %store/vec4 v0x5aaccad5a770_0, 0, 32;
    %end;
    .scope S_0x5aaccad59830;
t_10 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5aaccad5a9a0;
T_6 ;
    %wait E_0x5aaccad5ac00;
    %fork t_13, S_0x5aaccad5acb0;
    %jmp t_12;
    .scope S_0x5aaccad5acb0;
t_13 ;
    %load/vec4 v0x5aaccad5b230_0;
    %store/vec4 v0x5aaccad5aeb0_0, 0, 32;
    %load/vec4 v0x5aaccad5b340_0;
    %store/vec4 v0x5aaccad5afb0_0, 0, 32;
    %load/vec4 v0x5aaccad5b410_0;
    %store/vec4 v0x5aaccad5b090_0, 0, 32;
    %load/vec4 v0x5aaccad5b510_0;
    %store/vec4 v0x5aaccad5b150_0, 0, 32;
    %load/vec4 v0x5aaccad5aeb0_0;
    %load/vec4 v0x5aaccad5afb0_0;
    %add;
    %store/vec4 v0x5aaccad5aeb0_0, 0, 32;
    %load/vec4 v0x5aaccad5b150_0;
    %load/vec4 v0x5aaccad5aeb0_0;
    %xor;
    %store/vec4 v0x5aaccad5b150_0, 0, 32;
    %load/vec4 v0x5aaccad5b150_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad5b150_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad5b150_0, 0, 32;
    %load/vec4 v0x5aaccad5b090_0;
    %load/vec4 v0x5aaccad5b150_0;
    %add;
    %store/vec4 v0x5aaccad5b090_0, 0, 32;
    %load/vec4 v0x5aaccad5afb0_0;
    %load/vec4 v0x5aaccad5b090_0;
    %xor;
    %store/vec4 v0x5aaccad5afb0_0, 0, 32;
    %load/vec4 v0x5aaccad5afb0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad5afb0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad5afb0_0, 0, 32;
    %load/vec4 v0x5aaccad5aeb0_0;
    %load/vec4 v0x5aaccad5afb0_0;
    %add;
    %store/vec4 v0x5aaccad5aeb0_0, 0, 32;
    %load/vec4 v0x5aaccad5b150_0;
    %load/vec4 v0x5aaccad5aeb0_0;
    %xor;
    %store/vec4 v0x5aaccad5b150_0, 0, 32;
    %load/vec4 v0x5aaccad5b150_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad5b150_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad5b150_0, 0, 32;
    %load/vec4 v0x5aaccad5b090_0;
    %load/vec4 v0x5aaccad5b150_0;
    %add;
    %store/vec4 v0x5aaccad5b090_0, 0, 32;
    %load/vec4 v0x5aaccad5afb0_0;
    %load/vec4 v0x5aaccad5b090_0;
    %xor;
    %store/vec4 v0x5aaccad5afb0_0, 0, 32;
    %load/vec4 v0x5aaccad5afb0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad5afb0_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad5afb0_0, 0, 32;
    %load/vec4 v0x5aaccad5aeb0_0;
    %store/vec4 v0x5aaccad5b5e0_0, 0, 32;
    %load/vec4 v0x5aaccad5afb0_0;
    %store/vec4 v0x5aaccad5b6d0_0, 0, 32;
    %load/vec4 v0x5aaccad5b090_0;
    %store/vec4 v0x5aaccad5b7b0_0, 0, 32;
    %load/vec4 v0x5aaccad5b150_0;
    %store/vec4 v0x5aaccad5b890_0, 0, 32;
    %end;
    .scope S_0x5aaccad5a9a0;
t_12 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5aaccad5bac0;
T_7 ;
    %wait E_0x5aaccad5bd70;
    %fork t_15, S_0x5aaccad5be20;
    %jmp t_14;
    .scope S_0x5aaccad5be20;
t_15 ;
    %load/vec4 v0x5aaccad5c3a0_0;
    %store/vec4 v0x5aaccad5c020_0, 0, 32;
    %load/vec4 v0x5aaccad5c4b0_0;
    %store/vec4 v0x5aaccad5c120_0, 0, 32;
    %load/vec4 v0x5aaccad5c580_0;
    %store/vec4 v0x5aaccad5c200_0, 0, 32;
    %load/vec4 v0x5aaccad5c680_0;
    %store/vec4 v0x5aaccad5c2c0_0, 0, 32;
    %load/vec4 v0x5aaccad5c020_0;
    %load/vec4 v0x5aaccad5c120_0;
    %add;
    %store/vec4 v0x5aaccad5c020_0, 0, 32;
    %load/vec4 v0x5aaccad5c2c0_0;
    %load/vec4 v0x5aaccad5c020_0;
    %xor;
    %store/vec4 v0x5aaccad5c2c0_0, 0, 32;
    %load/vec4 v0x5aaccad5c2c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad5c2c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad5c2c0_0, 0, 32;
    %load/vec4 v0x5aaccad5c200_0;
    %load/vec4 v0x5aaccad5c2c0_0;
    %add;
    %store/vec4 v0x5aaccad5c200_0, 0, 32;
    %load/vec4 v0x5aaccad5c120_0;
    %load/vec4 v0x5aaccad5c200_0;
    %xor;
    %store/vec4 v0x5aaccad5c120_0, 0, 32;
    %load/vec4 v0x5aaccad5c120_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad5c120_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad5c120_0, 0, 32;
    %load/vec4 v0x5aaccad5c020_0;
    %load/vec4 v0x5aaccad5c120_0;
    %add;
    %store/vec4 v0x5aaccad5c020_0, 0, 32;
    %load/vec4 v0x5aaccad5c2c0_0;
    %load/vec4 v0x5aaccad5c020_0;
    %xor;
    %store/vec4 v0x5aaccad5c2c0_0, 0, 32;
    %load/vec4 v0x5aaccad5c2c0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad5c2c0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad5c2c0_0, 0, 32;
    %load/vec4 v0x5aaccad5c200_0;
    %load/vec4 v0x5aaccad5c2c0_0;
    %add;
    %store/vec4 v0x5aaccad5c200_0, 0, 32;
    %load/vec4 v0x5aaccad5c120_0;
    %load/vec4 v0x5aaccad5c200_0;
    %xor;
    %store/vec4 v0x5aaccad5c120_0, 0, 32;
    %load/vec4 v0x5aaccad5c120_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5aaccad5c120_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5aaccad5c120_0, 0, 32;
    %load/vec4 v0x5aaccad5c020_0;
    %store/vec4 v0x5aaccad5c750_0, 0, 32;
    %load/vec4 v0x5aaccad5c120_0;
    %store/vec4 v0x5aaccad5c840_0, 0, 32;
    %load/vec4 v0x5aaccad5c200_0;
    %store/vec4 v0x5aaccad5c920_0, 0, 32;
    %load/vec4 v0x5aaccad5c2c0_0;
    %store/vec4 v0x5aaccad5ca00_0, 0, 32;
    %end;
    .scope S_0x5aaccad5bac0;
t_14 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5aaccad2fa70;
T_8 ;
    %wait E_0x5aaccacceda0;
    %load/vec4 v0x5aaccad5f320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aaccad5ee00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aaccad5f240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad5ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad5cc30_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x5aaccad5cd10_0, 0;
    %fork t_17, S_0x5aaccac7c490;
    %jmp t_16;
    .scope S_0x5aaccac7c490;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aaccad38bb0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x5aaccad38bb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5aaccad38bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5aaccad38bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f0a0, 0, 4;
    %load/vec4 v0x5aaccad38bb0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5aaccad38bb0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_0x5aaccad2fa70;
t_16 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5aaccad5ee00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aaccad5ee00_0, 0;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad5ed60_0, 0;
    %load/vec4 v0x5aaccad5f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aaccad5cc30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5aaccad5ee00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aaccad5f240_0, 0;
    %pushi/vec4 1634760805, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %pushi/vec4 857760878, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %pushi/vec4 2036477234, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %pushi/vec4 1797285236, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5eee0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5eee0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5eee0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5eee0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5eee0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5eee0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5eee0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5eee0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5e050_0;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5efc0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5efc0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5efc0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad5cc30_0, 0;
T_8.12 ;
    %jmp T_8.10;
T_8.5 ;
    %fork t_19, S_0x5aaccad53fc0;
    %jmp t_18;
    .scope S_0x5aaccad53fc0;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5aaccad38c50_0, 0, 32;
T_8.13 ;
    %load/vec4 v0x5aaccad38c50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.14, 5;
    %ix/getv/s 4, v0x5aaccad38c50_0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/getv/s 3, v0x5aaccad38c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f0a0, 0, 4;
    %load/vec4 v0x5aaccad38c50_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5aaccad38c50_0, 0, 32;
    %jmp T_8.13;
T_8.14 ;
    %end;
    .scope S_0x5aaccad2fa70;
t_18 %join;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5aaccad5ee00_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x5aaccad5f240_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_8.15, 5;
    %load/vec4 v0x5aaccad5e130_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5e1f0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5e650_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5e6f0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5e790_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5e830_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5e8d0_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5eb80_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5ec20_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5ecc0_0;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5e290_0;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5e330_0;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5e3d0_0;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5e470_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5e510_0;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5e5b0_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aaccad5f4a0, 0, 4;
    %load/vec4 v0x5aaccad5f240_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5aaccad5f240_0, 0;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5aaccad5ee00_0, 0;
T_8.16 ;
    %jmp T_8.10;
T_8.7 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 480, 10;
    %xor;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 448, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 416, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 384, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 352, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 320, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 288, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 256, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 224, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 192, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 160, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 128, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 96, 8;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 64, 8;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 32, 7;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f4a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5aaccad5f0a0, 4;
    %add;
    %load/vec4 v0x5aaccad5f160_0;
    %parti/s 32, 0, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5aaccad5cd10_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5aaccad5ee00_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aaccad5ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad5cc30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aaccad5ee00_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5aaccad5f890;
T_9 ;
    %wait E_0x5aaccacceda0;
    %load/vec4 v0x5aaccad5fd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aaccad5fb70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aaccad5fc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad5fce0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad5fce0_0, 0;
    %load/vec4 v0x5aaccad5fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5aaccad5fb70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aaccad5fb70_0, 0;
    %load/vec4 v0x5aaccad5fb70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5aaccad5fc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aaccad5fce0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5aaccad05820;
T_10 ;
    %wait E_0x5aaccacceda0;
    %load/vec4 v0x5aaccad62560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aaccad62060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad61250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad61fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad614d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5aaccad624a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aaccad61cc0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5aaccad62230_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x5aaccad62300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aaccad61bf0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5aaccad628b0_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x5aaccad62990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aaccad627d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad61910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad62c00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad61910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad614d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad62c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad61fa0_0, 0;
    %load/vec4 v0x5aaccad62060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aaccad62060_0, 0;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad61fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad61250_0, 0;
    %load/vec4 v0x5aaccad62650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aaccad61250_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5aaccad62060_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5aaccad61170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aaccad61cc0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5aaccad628b0_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x5aaccad62990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aaccad627d0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5aaccad62230_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x5aaccad62300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aaccad61bf0_0, 0;
T_10.9 ;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x5aaccad61e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %load/vec4 v0x5aaccad61170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0x5aaccad61cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %jmp T_10.25;
T_10.17 ;
    %load/vec4 v0x5aaccad61ec0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5aaccad628b0_0, 4, 5;
    %jmp T_10.25;
T_10.18 ;
    %load/vec4 v0x5aaccad61ec0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5aaccad628b0_0, 4, 5;
    %jmp T_10.25;
T_10.19 ;
    %load/vec4 v0x5aaccad61ec0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5aaccad628b0_0, 4, 5;
    %jmp T_10.25;
T_10.20 ;
    %load/vec4 v0x5aaccad61ec0_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5aaccad628b0_0, 4, 5;
    %jmp T_10.25;
T_10.21 ;
    %load/vec4 v0x5aaccad61ec0_0;
    %ix/load 4, 128, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5aaccad628b0_0, 4, 5;
    %jmp T_10.25;
T_10.22 ;
    %load/vec4 v0x5aaccad61ec0_0;
    %ix/load 4, 160, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5aaccad628b0_0, 4, 5;
    %jmp T_10.25;
T_10.23 ;
    %load/vec4 v0x5aaccad61ec0_0;
    %ix/load 4, 192, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5aaccad628b0_0, 4, 5;
    %jmp T_10.25;
T_10.24 ;
    %load/vec4 v0x5aaccad61ec0_0;
    %ix/load 4, 224, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5aaccad628b0_0, 4, 5;
    %jmp T_10.25;
T_10.25 ;
    %pop/vec4 1;
    %load/vec4 v0x5aaccad61cc0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_10.26, 5;
    %load/vec4 v0x5aaccad61cc0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5aaccad61cc0_0, 0;
    %jmp T_10.27;
T_10.26 ;
    %load/vec4 v0x5aaccad628b0_0;
    %assign/vec4 v0x5aaccad62230_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aaccad61cc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5aaccad61170_0, 0;
T_10.27 ;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0x5aaccad61cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %jmp T_10.31;
T_10.28 ;
    %load/vec4 v0x5aaccad61ec0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5aaccad62990_0, 4, 5;
    %jmp T_10.31;
T_10.29 ;
    %load/vec4 v0x5aaccad61ec0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5aaccad62990_0, 4, 5;
    %jmp T_10.31;
T_10.30 ;
    %load/vec4 v0x5aaccad61ec0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5aaccad62990_0, 4, 5;
    %jmp T_10.31;
T_10.31 ;
    %pop/vec4 1;
    %load/vec4 v0x5aaccad61cc0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_10.32, 5;
    %load/vec4 v0x5aaccad61cc0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5aaccad61cc0_0, 0;
    %jmp T_10.33;
T_10.32 ;
    %load/vec4 v0x5aaccad62990_0;
    %assign/vec4 v0x5aaccad62300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aaccad61cc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5aaccad61170_0, 0;
T_10.33 ;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x5aaccad61ec0_0;
    %assign/vec4 v0x5aaccad61bf0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5aaccad62060_0, 0;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x5aaccad61d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aaccad614d0_0, 0;
    %load/vec4 v0x5aaccad61170_0;
    %assign/vec4 v0x5aaccad624a0_0, 0;
    %jmp T_10.35;
T_10.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aaccad62c00_0, 0;
T_10.35 ;
T_10.12 ;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aaccad61910_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5aaccad62060_0, 0;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x5aaccad61870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.36, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5aaccad62060_0, 0;
T_10.36 ;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aaccad61fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aaccad61250_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5aaccad62060_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "main/rtl/asic_top.v";
    "main/rtl/ChaCha20_core.v";
    "main/rtl/QR.v";
    "main/rtl/MockTRNGHardened.v";
