{"vcs1":{"timestamp_begin":1731508146.124489807, "rt":1.54, "ut":0.22, "st":0.21}}
{"vcselab":{"timestamp_begin":1731508147.740599179, "rt":1.27, "ut":0.27, "st":0.14}}
{"link":{"timestamp_begin":1731508149.080170539, "rt":0.32, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731508145.521283221}
{"VCS_COMP_START_TIME": 1731508145.521283221}
{"VCS_COMP_END_TIME": 1731513945.893442889}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 332768}}
{"stitch_vcselab": {"peak_mem": 231536}}
