{
  "name": "arch::iommu::registers::capability::CapabilitySagaw",
  "constructors": [
    "arch::iommu::registers::capability::Capability::supported_adjusted_guest_address_widths",
    "<arch::iommu::registers::capability::CapabilitySagaw as core::clone::Clone>::clone",
    "arch::iommu::registers::capability::CapabilitySagaw::empty",
    "arch::iommu::registers::capability::CapabilitySagaw::all",
    "arch::iommu::registers::capability::CapabilitySagaw::from_bits",
    "arch::iommu::registers::capability::CapabilitySagaw::from_bits_truncate",
    "arch::iommu::registers::capability::CapabilitySagaw::from_bits_unchecked",
    "arch::iommu::registers::capability::CapabilitySagaw::intersection",
    "arch::iommu::registers::capability::CapabilitySagaw::union",
    "arch::iommu::registers::capability::CapabilitySagaw::difference",
    "arch::iommu::registers::capability::CapabilitySagaw::symmetric_difference",
    "arch::iommu::registers::capability::CapabilitySagaw::complement",
    "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitOr>::bitor",
    "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitXor>::bitxor",
    "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitAnd>::bitand",
    "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::Sub>::sub",
    "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::Not>::not",
    "<arch::iommu::registers::capability::CapabilitySagaw as core::iter::FromIterator<arch::iommu::registers::capability::CapabilitySagaw>>::from_iter"
  ],
  "access_self_as_arg": {
    "read": [
      "<arch::iommu::registers::capability::CapabilitySagaw as core::cmp::PartialEq>::eq",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::cmp::Eq>::assert_receiver_is_total_eq",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::clone::Clone>::clone",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::cmp::PartialOrd>::partial_cmp",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::cmp::Ord>::cmp",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::hash::Hash>::hash",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Binary>::fmt",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Octal>::fmt",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::fmt::LowerHex>::fmt",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::fmt::UpperHex>::fmt",
      "arch::iommu::registers::capability::CapabilitySagaw::bits",
      "arch::iommu::registers::capability::CapabilitySagaw::is_empty",
      "arch::iommu::registers::capability::CapabilitySagaw::is_all",
      "arch::iommu::registers::capability::CapabilitySagaw::intersects",
      "arch::iommu::registers::capability::CapabilitySagaw::contains",
      "<arch::iommu::registers::capability::CapabilitySagaw as <arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt::__BitFlags>::AGAW_39BIT_3LP",
      "<arch::iommu::registers::capability::CapabilitySagaw as <arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt::__BitFlags>::AGAW_48BIT_4LP",
      "<arch::iommu::registers::capability::CapabilitySagaw as <arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt::__BitFlags>::AGAW_57BIT_5LP"
    ],
    "write": [
      "<arch::iommu::registers::capability::CapabilitySagaw as core::clone::Clone>::clone",
      "arch::iommu::registers::capability::CapabilitySagaw::insert",
      "arch::iommu::registers::capability::CapabilitySagaw::remove",
      "arch::iommu::registers::capability::CapabilitySagaw::toggle",
      "arch::iommu::registers::capability::CapabilitySagaw::set",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitOrAssign>::bitor_assign",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitXorAssign>::bitxor_assign",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitAndAssign>::bitand_assign",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::SubAssign>::sub_assign",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::iter::Extend<arch::iommu::registers::capability::CapabilitySagaw>>::extend"
    ],
    "other": [
      "<arch::iommu::registers::capability::CapabilitySagaw as core::clone::Clone>::clone",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt",
      "arch::iommu::registers::capability::CapabilitySagaw::is_empty",
      "arch::iommu::registers::capability::CapabilitySagaw::is_all",
      "arch::iommu::registers::capability::CapabilitySagaw::intersects",
      "arch::iommu::registers::capability::CapabilitySagaw::contains",
      "arch::iommu::registers::capability::CapabilitySagaw::insert",
      "arch::iommu::registers::capability::CapabilitySagaw::remove",
      "arch::iommu::registers::capability::CapabilitySagaw::toggle",
      "arch::iommu::registers::capability::CapabilitySagaw::set",
      "arch::iommu::registers::capability::CapabilitySagaw::intersection",
      "arch::iommu::registers::capability::CapabilitySagaw::union",
      "arch::iommu::registers::capability::CapabilitySagaw::difference",
      "arch::iommu::registers::capability::CapabilitySagaw::symmetric_difference",
      "arch::iommu::registers::capability::CapabilitySagaw::complement",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitOr>::bitor",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitOrAssign>::bitor_assign",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitXor>::bitxor",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitXorAssign>::bitxor_assign",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitAnd>::bitand",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitAndAssign>::bitand_assign",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::Sub>::sub",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::SubAssign>::sub_assign",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::Not>::not",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::iter::Extend<arch::iommu::registers::capability::CapabilitySagaw>>::extend",
      "<arch::iommu::registers::capability::CapabilitySagaw as <arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt::__BitFlags>::AGAW_39BIT_3LP",
      "<arch::iommu::registers::capability::CapabilitySagaw as <arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt::__BitFlags>::AGAW_48BIT_4LP",
      "<arch::iommu::registers::capability::CapabilitySagaw as <arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt::__BitFlags>::AGAW_57BIT_5LP",
      "arch::iommu::registers::capability::CapabilitySagaw::is_all",
      "arch::iommu::registers::capability::CapabilitySagaw::intersects",
      "arch::iommu::registers::capability::CapabilitySagaw::contains",
      "arch::iommu::registers::capability::CapabilitySagaw::insert",
      "arch::iommu::registers::capability::CapabilitySagaw::remove",
      "arch::iommu::registers::capability::CapabilitySagaw::toggle",
      "arch::iommu::registers::capability::CapabilitySagaw::intersection",
      "arch::iommu::registers::capability::CapabilitySagaw::union",
      "arch::iommu::registers::capability::CapabilitySagaw::difference",
      "arch::iommu::registers::capability::CapabilitySagaw::symmetric_difference",
      "arch::iommu::registers::capability::CapabilitySagaw::complement",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitOr>::bitor",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitOrAssign>::bitor_assign",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitXor>::bitxor",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitXorAssign>::bitxor_assign",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitAnd>::bitand",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitAndAssign>::bitand_assign",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::Sub>::sub",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::SubAssign>::sub_assign",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::Not>::not",
      "<arch::iommu::registers::capability::CapabilitySagaw as <arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt::__BitFlags>::AGAW_39BIT_3LP",
      "<arch::iommu::registers::capability::CapabilitySagaw as <arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt::__BitFlags>::AGAW_48BIT_4LP",
      "<arch::iommu::registers::capability::CapabilitySagaw as <arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt::__BitFlags>::AGAW_57BIT_5LP"
    ]
  },
  "access_self_as_locals": {
    "read": [
      "arch::iommu::dma_remapping::init",
      "<arch::iommu::registers::capability::Capability as core::fmt::Debug>::fmt",
      "arch::iommu::registers::capability::CapabilitySagaw::from_bits"
    ],
    "write": [
      "<arch::iommu::registers::capability::CapabilitySagaw as core::iter::FromIterator<arch::iommu::registers::capability::CapabilitySagaw>>::from_iter"
    ],
    "other": [
      "arch::iommu::dma_remapping::init",
      "arch::iommu::registers::capability::Capability::supported_adjusted_guest_address_widths",
      "<arch::iommu::registers::capability::Capability as core::fmt::Debug>::fmt",
      "arch::iommu::registers::capability::CapabilitySagaw::empty",
      "arch::iommu::registers::capability::CapabilitySagaw::all",
      "arch::iommu::registers::capability::CapabilitySagaw::from_bits",
      "arch::iommu::registers::capability::CapabilitySagaw::from_bits_truncate",
      "arch::iommu::registers::capability::CapabilitySagaw::from_bits_unchecked",
      "<arch::iommu::registers::capability::CapabilitySagaw as core::iter::FromIterator<arch::iommu::registers::capability::CapabilitySagaw>>::from_iter",
      "arch::iommu::registers::capability::CapabilitySagaw::from_bits_truncate"
    ]
  },
  "access_field": [
    {
      "read": [
        "<arch::iommu::registers::capability::CapabilitySagaw as core::cmp::PartialEq>::eq",
        "<arch::iommu::registers::capability::CapabilitySagaw as core::cmp::PartialOrd>::partial_cmp",
        "<arch::iommu::registers::capability::CapabilitySagaw as core::cmp::Ord>::cmp",
        "<arch::iommu::registers::capability::CapabilitySagaw as core::hash::Hash>::hash",
        "<arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt",
        "<arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Binary>::fmt",
        "<arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Octal>::fmt",
        "<arch::iommu::registers::capability::CapabilitySagaw as core::fmt::LowerHex>::fmt",
        "<arch::iommu::registers::capability::CapabilitySagaw as core::fmt::UpperHex>::fmt",
        "arch::iommu::registers::capability::CapabilitySagaw::bits",
        "arch::iommu::registers::capability::CapabilitySagaw::is_all",
        "arch::iommu::registers::capability::CapabilitySagaw::intersects",
        "arch::iommu::registers::capability::CapabilitySagaw::contains",
        "<arch::iommu::registers::capability::CapabilitySagaw as <arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt::__BitFlags>::AGAW_39BIT_3LP",
        "<arch::iommu::registers::capability::CapabilitySagaw as <arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt::__BitFlags>::AGAW_48BIT_4LP",
        "<arch::iommu::registers::capability::CapabilitySagaw as <arch::iommu::registers::capability::CapabilitySagaw as core::fmt::Debug>::fmt::__BitFlags>::AGAW_57BIT_5LP"
      ],
      "write": [
        "arch::iommu::registers::capability::CapabilitySagaw::insert",
        "arch::iommu::registers::capability::CapabilitySagaw::remove",
        "arch::iommu::registers::capability::CapabilitySagaw::toggle",
        "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitOrAssign>::bitor_assign",
        "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitXorAssign>::bitxor_assign",
        "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::BitAndAssign>::bitand_assign",
        "<arch::iommu::registers::capability::CapabilitySagaw as core::ops::SubAssign>::sub_assign"
      ],
      "other": []
    }
  ],
  "span": "/home/gh-zjp-CN/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/bitflags-1.3.2/src/lib.rs:364:9: 366:10",
  "src": "$vis struct $BitFlags {\n            bits: $T,\n        }",
  "kind": "Struct",
  "doc_adt": "",
  "variant_fields": {
    "VariantIdx(None)-FieldIdx(Some(0))": {
      "name": "bits",
      "doc": ""
    }
  }
}