// Seed: 4213801699
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd87
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  not primCall (id_3, id_2);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
  output wire _id_1;
  logic [id_1 : id_1] id_4;
  parameter id_5 = 1'h0;
  logic [-1 : -1  *  (  -1 'b0 )] id_6 = 'd0;
  wire ["" : 1 'b0] id_7;
  wire id_8;
  always begin : LABEL_0
    $clog2(51);
    ;
  end
endmodule
