--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
item_select<0>|   -0.004(R)|      FAST  |    1.775(R)|      SLOW  |clk_BUFGP         |   0.000|
item_select<1>|   -0.224(R)|      FAST  |    1.943(R)|      SLOW  |clk_BUFGP         |   0.000|
one_tl        |   -0.218(R)|      FAST  |    2.097(R)|      SLOW  |clk_BUFGP         |   0.000|
request       |   -0.312(R)|      FAST  |    2.066(R)|      SLOW  |clk_BUFGP         |   0.000|
rst           |    0.028(R)|      FAST  |    1.804(R)|      SLOW  |clk_BUFGP         |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock take_item
------------+------------+------------+------------+------------+-------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                               | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)              | Phase  |
------------+------------+------------+------------+------------+-------------------------------+--------+
one_tl      |    0.473(F)|      SLOW  |    1.147(F)|      SLOW  |state_reg[1]_take_item_Mux_53_o|   0.000|
------------+------------+------------+------------+------------+-------------------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ready       |         9.601(R)|      SLOW  |         3.557(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<1>  |        10.892(R)|      SLOW  |         3.837(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<2>  |        10.771(R)|      SLOW  |         4.046(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<3>  |        10.240(R)|      SLOW  |         3.636(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<4>  |        10.770(R)|      SLOW  |         3.821(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<5>  |        10.885(R)|      SLOW  |         3.864(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<6>  |        10.523(R)|      SLOW  |         3.832(R)|      FAST  |clk_BUFGP         |   0.000|
seg_out<7>  |        10.770(R)|      SLOW  |         3.574(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sel<0>  |        10.487(R)|      SLOW  |         3.880(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sel<1>  |        10.327(R)|      SLOW  |         3.825(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sel<2>  |        10.610(R)|      SLOW  |         4.056(R)|      FAST  |clk_BUFGP         |   0.000|
seg_sel<3>  |        10.172(R)|      SLOW  |         3.812(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.680|         |         |         |
take_item      |   -0.144|    0.745|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock take_item
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.138|         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 18 15:27:03 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 411 MB



