--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml cpme48.twx cpme48.ncd -o cpme48.twr cpme48.pcf -ucf
cpme48.ucf

Design file:              cpme48.ncd
Physical constraint file: cpme48.pcf
Device,package,speed:     xc3s500e,pq208,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock rst
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DBUS<0>     |   -0.511(R)|    3.358(R)|rst_IBUF          |   0.000|
DBUS<1>     |    0.278(R)|    3.243(R)|rst_IBUF          |   0.000|
DBUS<2>     |   -0.219(R)|    3.206(R)|rst_IBUF          |   0.000|
DBUS<3>     |   -0.828(R)|    3.188(R)|rst_IBUF          |   0.000|
DBUS<4>     |    0.177(R)|    2.687(R)|rst_IBUF          |   0.000|
DBUS<5>     |   -0.124(R)|    2.861(R)|rst_IBUF          |   0.000|
DBUS<6>     |   -0.230(R)|    2.709(R)|rst_IBUF          |   0.000|
DBUS<7>     |   -0.464(R)|    2.678(R)|rst_IBUF          |   0.000|
DBUS<8>     |    2.357(R)|    2.094(R)|rst_IBUF          |   0.000|
DBUS<9>     |    2.352(R)|    2.100(R)|rst_IBUF          |   0.000|
DBUS<10>    |    2.352(R)|    2.100(R)|rst_IBUF          |   0.000|
DBUS<11>    |    2.345(R)|    2.108(R)|rst_IBUF          |   0.000|
DBUS<12>    |    2.344(R)|    2.109(R)|rst_IBUF          |   0.000|
DBUS<13>    |    2.344(R)|    2.109(R)|rst_IBUF          |   0.000|
DBUS<14>    |    2.346(R)|    2.107(R)|rst_IBUF          |   0.000|
DBUS<15>    |    2.346(R)|    2.107(R)|rst_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
IOout<0>    |   12.640(R)|clk_BUFGP         |   0.000|
IOout<1>    |   12.336(R)|clk_BUFGP         |   0.000|
IOout<2>    |   13.198(R)|clk_BUFGP         |   0.000|
IOout<3>    |   11.744(R)|clk_BUFGP         |   0.000|
IOout<4>    |   13.539(R)|clk_BUFGP         |   0.000|
IOout<5>    |   12.680(R)|clk_BUFGP         |   0.000|
IOout<6>    |   12.946(R)|clk_BUFGP         |   0.000|
IOout<7>    |   12.970(R)|clk_BUFGP         |   0.000|
bst<0>      |    8.979(R)|clk_BUFGP         |   0.000|
bst<1>      |    9.308(R)|clk_BUFGP         |   0.000|
bst<2>      |   10.546(R)|clk_BUFGP         |   0.000|
bst<3>      |    9.614(R)|clk_BUFGP         |   0.000|
nPRD        |   12.039(R)|clk_BUFGP         |   0.000|
nPREQ       |   11.760(R)|clk_BUFGP         |   0.000|
nPWR        |   14.700(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+-------------------------------+--------+
            | clk (edge) |                               | Clock  |
Destination |   to PAD   |Internal Clock(s)              | Phase  |
------------+------------+-------------------------------+--------+
ABUS<0>     |   15.143(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<1>     |   15.142(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<2>     |   15.142(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<3>     |   14.881(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<4>     |   14.881(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<5>     |   14.751(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<6>     |   14.751(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<7>     |   14.746(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<8>     |   14.746(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<9>     |   14.987(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<10>    |   14.978(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<11>    |   14.978(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<12>    |   14.974(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<13>    |   14.781(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<14>    |   14.753(F)|umemctrl/ABUS_not0001          |   0.000|
ABUS<15>    |   14.753(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<0>  |   14.800(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<1>  |   14.800(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<2>  |   14.794(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<3>  |   15.485(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<4>  |   15.485(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<5>  |   15.498(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<6>  |   15.498(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<7>  |   15.025(F)|umemctrl/ABUS_not0001          |   0.000|
ABUSout<8>  |    9.076(R)|rst_IBUF                       |   0.000|
ABUSout<9>  |    9.072(R)|rst_IBUF                       |   0.000|
ABUSout<10> |    9.072(R)|rst_IBUF                       |   0.000|
ABUSout<11> |    9.066(R)|rst_IBUF                       |   0.000|
ABUSout<12> |    9.066(R)|rst_IBUF                       |   0.000|
ABUSout<13> |    9.065(R)|rst_IBUF                       |   0.000|
ABUSout<14> |    9.065(R)|rst_IBUF                       |   0.000|
ABUSout<15> |    9.084(R)|rst_IBUF                       |   0.000|
DBUS<0>     |   12.697(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<1>     |   12.721(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<2>     |   12.721(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<3>     |   13.531(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<4>     |   13.531(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<5>     |   12.858(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<6>     |   12.858(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
DBUS<7>     |   12.863(F)|umemctrl/Mtrien_DBUS<0>_not0001|   0.000|
IOAD<0>     |   10.170(R)|rst_IBUF                       |   0.000|
IOAD<1>     |   10.496(R)|rst_IBUF                       |   0.000|
IOAD<2>     |   11.523(R)|rst_IBUF                       |   0.000|
IOout<0>    |   11.510(R)|rst_IBUF                       |   0.000|
IOout<1>    |   11.651(R)|rst_IBUF                       |   0.000|
IOout<2>    |   11.542(R)|rst_IBUF                       |   0.000|
IOout<3>    |   11.474(R)|rst_IBUF                       |   0.000|
IOout<4>    |   13.333(R)|rst_IBUF                       |   0.000|
IOout<5>    |   12.226(R)|rst_IBUF                       |   0.000|
IOout<6>    |   13.418(R)|rst_IBUF                       |   0.000|
IOout<7>    |   12.467(R)|rst_IBUF                       |   0.000|
nBHE        |   11.437(R)|rst_IBUF                       |   0.000|
nBLE        |   11.307(R)|rst_IBUF                       |   0.000|
nMREQ       |   11.873(R)|rst_IBUF                       |   0.000|
nMREQout    |   13.004(R)|rst_IBUF                       |   0.000|
nRD         |   11.016(R)|rst_IBUF                       |   0.000|
nRDout      |   12.131(R)|rst_IBUF                       |   0.000|
nWR         |   11.468(R)|rst_IBUF                       |   0.000|
nWRout      |   11.896(R)|rst_IBUF                       |   0.000|
------------+------------+-------------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.161|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.240|         |   13.783|         |
rst            |    7.320|    7.320|    7.107|    7.107|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rst            |IOout<0>       |   12.968|
rst            |IOout<1>       |   12.664|
rst            |IOout<2>       |   13.526|
rst            |IOout<3>       |   12.072|
rst            |IOout<4>       |   13.867|
rst            |IOout<5>       |   13.008|
rst            |IOout<6>       |   13.274|
rst            |IOout<7>       |   13.298|
rst            |nPRD           |    8.648|
rst            |nPREQ          |    8.038|
rst            |nPWR           |   15.028|
---------------+---------------+---------+


Analysis completed Tue Jul 22 13:27:56 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 106 MB



