<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include_b/component/pac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_77906d78eadec3b490d272609fc2ad07.html">include_b</a></li><li class="navelem"><a class="el" href="dir_375a7981bc807e88bf9ff3f6d1b7fd61.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pac.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="saml21_2include__b_2component_2pac_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAML21_PAC_COMPONENT_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAML21_PAC_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gafc4817e927b730cc6c3c00130d58383d">   53</a></span>&#160;<span class="preprocessor">#define PAC_U2120</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gae5cdafc1f439a00abc501cacc09f6013">   54</a></span>&#160;<span class="preprocessor">#define REV_PAC                     0x110</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* -------- PAC_WRCTRL : (PAC Offset: 0x00) (R/W 32) Write control -------- */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    uint32_t PERID:16;         </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    uint32_t <a class="code" href="sam3_2periph_2hwrng_8c.html#a8ae9d53f33f46cfcfcb9736e6351452a">KEY</a>:8;            </div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    uint32_t :8;               </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  } bit;                       </div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;} <a class="code" href="union_p_a_c___w_r_c_t_r_l___type.html">PAC_WRCTRL_Type</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga37963dbce03e6a2686f45d67f70539d5">   68</a></span>&#160;<span class="preprocessor">#define PAC_WRCTRL_OFFSET           0x00         </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga903fbff5f9673c0eda0d3309bbb78b34">   69</a></span>&#160;<span class="preprocessor">#define PAC_WRCTRL_RESETVALUE       0x00000000ul </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga3dc9ff0a036088acbcfa5f449a5d822e">   71</a></span>&#160;<span class="preprocessor">#define PAC_WRCTRL_PERID_Pos        0            </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaaee03714b7806d6744292cb9eabb450c">   72</a></span>&#160;<span class="preprocessor">#define PAC_WRCTRL_PERID_Msk        (0xFFFFul &lt;&lt; PAC_WRCTRL_PERID_Pos)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga7349c2df1156e245f28c1dfce60fd282">   73</a></span>&#160;<span class="preprocessor">#define PAC_WRCTRL_PERID(value)     (PAC_WRCTRL_PERID_Msk &amp; ((value) &lt;&lt; PAC_WRCTRL_PERID_Pos))</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga40efb8e0f647731be9f0df54d385282d">   74</a></span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY_Pos          16           </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gae6f6c858140e129a3f5d708d546716d7">   75</a></span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY_Msk          (0xFFul &lt;&lt; PAC_WRCTRL_KEY_Pos)</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga0c4c50842e500cde97bb8f89cd27c216">   76</a></span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY(value)       (PAC_WRCTRL_KEY_Msk &amp; ((value) &lt;&lt; PAC_WRCTRL_KEY_Pos))</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaab794b38156768a64abe6a8a232f4322">   77</a></span>&#160;<span class="preprocessor">#define   PAC_WRCTRL_KEY_OFF_Val          0x0ul  </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga5ee6860a242b2e370966db4a8e897d65">   78</a></span>&#160;<span class="preprocessor">#define   PAC_WRCTRL_KEY_CLR_Val          0x1ul  </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga4546bc0b91f6f0a0283eb1a9e48c767d">   79</a></span>&#160;<span class="preprocessor">#define   PAC_WRCTRL_KEY_SET_Val          0x2ul  </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga743a61ffc754e8f10947372a73e07289">   80</a></span>&#160;<span class="preprocessor">#define   PAC_WRCTRL_KEY_SETLCK_Val       0x3ul  </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga5fe0f9b9016aa71a3401a5f85e6a2419">   81</a></span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY_OFF          (PAC_WRCTRL_KEY_OFF_Val        &lt;&lt; PAC_WRCTRL_KEY_Pos)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga73abea9fa0afec9b59ab00c4eb171143">   82</a></span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY_CLR          (PAC_WRCTRL_KEY_CLR_Val        &lt;&lt; PAC_WRCTRL_KEY_Pos)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga9302204a9747a48d927285cc1bdc5b73">   83</a></span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY_SET          (PAC_WRCTRL_KEY_SET_Val        &lt;&lt; PAC_WRCTRL_KEY_Pos)</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga73300b98c3788b80d5f94de7cfb59e42">   84</a></span>&#160;<span class="preprocessor">#define PAC_WRCTRL_KEY_SETLCK       (PAC_WRCTRL_KEY_SETLCK_Val     &lt;&lt; PAC_WRCTRL_KEY_Pos)</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga20de081af2514eb13d470f89d77999ed">   85</a></span>&#160;<span class="preprocessor">#define PAC_WRCTRL_MASK             0x00FFFFFFul </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_EVCTRL : (PAC Offset: 0x04) (R/W  8) Event control -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    uint8_t  ERREO:1;          </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    uint8_t  :7;               </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  } bit;                       </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;} <a class="code" href="union_p_a_c___e_v_c_t_r_l___type.html">PAC_EVCTRL_Type</a>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga3ff92d7bb0f7e261da7ddb81bbaf900f">   98</a></span>&#160;<span class="preprocessor">#define PAC_EVCTRL_OFFSET           0x04         </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac4be9b5abd80d24d56fac00c9becb708">   99</a></span>&#160;<span class="preprocessor">#define PAC_EVCTRL_RESETVALUE       0x00ul       </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga5920713bfe0dc88ccdc65852e077e8c9">  101</a></span>&#160;<span class="preprocessor">#define PAC_EVCTRL_ERREO_Pos        0            </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaa4106c53838ed3df5f093a1520ff3d3d">  102</a></span>&#160;<span class="preprocessor">#define PAC_EVCTRL_ERREO            (0x1ul &lt;&lt; PAC_EVCTRL_ERREO_Pos)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga512b4c1a352ec1cdbee25ec33dddc526">  103</a></span>&#160;<span class="preprocessor">#define PAC_EVCTRL_MASK             0x01ul       </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_INTENCLR : (PAC Offset: 0x08) (R/W  8) Interrupt enable clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    uint8_t  ERR:1;            </div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    uint8_t  :7;               </div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  } bit;                       </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;} <a class="code" href="union_p_a_c___i_n_t_e_n_c_l_r___type.html">PAC_INTENCLR_Type</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gab74ed8f7d8aa591cf1c8a49d5dd394a4">  116</a></span>&#160;<span class="preprocessor">#define PAC_INTENCLR_OFFSET         0x08         </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaf70176d821e215c1479501941b47cb6d">  117</a></span>&#160;<span class="preprocessor">#define PAC_INTENCLR_RESETVALUE     0x00ul       </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga9d91633dd3124f58a42f16cbdf9bda28">  119</a></span>&#160;<span class="preprocessor">#define PAC_INTENCLR_ERR_Pos        0            </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga0e138b449b32b5129e678be1f0547561">  120</a></span>&#160;<span class="preprocessor">#define PAC_INTENCLR_ERR            (0x1ul &lt;&lt; PAC_INTENCLR_ERR_Pos)</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga5d611adf6f1cc6376f50b18834e49b61">  121</a></span>&#160;<span class="preprocessor">#define PAC_INTENCLR_MASK           0x01ul       </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_INTENSET : (PAC Offset: 0x09) (R/W  8) Interrupt enable set -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    uint8_t  ERR:1;            </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    uint8_t  :7;               </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  } bit;                       </div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;} <a class="code" href="union_p_a_c___i_n_t_e_n_s_e_t___type.html">PAC_INTENSET_Type</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga421fbc8df3566dfcce8a684c5ae89aaa">  134</a></span>&#160;<span class="preprocessor">#define PAC_INTENSET_OFFSET         0x09         </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga76af054cd69c5f88e62b0c70e9303e80">  135</a></span>&#160;<span class="preprocessor">#define PAC_INTENSET_RESETVALUE     0x00ul       </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gab88efd740ff8813223ad6f542d9a9b21">  137</a></span>&#160;<span class="preprocessor">#define PAC_INTENSET_ERR_Pos        0            </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gafc7f9c38b672accb9d0ef762bac56c85">  138</a></span>&#160;<span class="preprocessor">#define PAC_INTENSET_ERR            (0x1ul &lt;&lt; PAC_INTENSET_ERR_Pos)</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga275044a43202e526e110b4df9bbcd57c">  139</a></span>&#160;<span class="preprocessor">#define PAC_INTENSET_MASK           0x01ul       </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_INTFLAGAHB : (PAC Offset: 0x10) (R/W 32) Bridge interrupt flag status -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t FLASH_:1;         </div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t HSRAMCM0P_:1;     </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t HSRAMDSU_:1;      </div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t HPB1_:1;          </div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t H2LBRIDGES_:1;    </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :11;              </div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t HPB0_:1;          </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t HPB2_:1;          </div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t HPB3_:1;          </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t HPB4_:1;          </div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :1;               </div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPRAMHS_:1;       </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPRAMPICOP_:1;    </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPRAMDMAC_:1;     </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t L2HBRIDGES_:1;    </div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t HSRAMLP_:1;       </div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :6;               </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  } bit;                       </div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;} <a class="code" href="union_p_a_c___i_n_t_f_l_a_g_a_h_b___type.html">PAC_INTFLAGAHB_Type</a>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga83fa61fe80493623b4c03803a5868356">  167</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_OFFSET       0x10         </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga26d7f3826d7482e68af262319e44f4ed">  168</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_RESETVALUE   0x00000000ul </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga9473b5c5dff72c63c354118051ce0ee6">  170</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_FLASH_Pos    0            </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga33ef3ca120b4912799fe6fc6e1d3ace7">  171</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_FLASH        (0x1ul &lt;&lt; PAC_INTFLAGAHB_FLASH_Pos)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaa673b01c43532e7f9502443d0affea2e">  172</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HSRAMCM0P_Pos 1            </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga8ffad3f068d08b6fc384753581e7891e">  173</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HSRAMCM0P    (0x1ul &lt;&lt; PAC_INTFLAGAHB_HSRAMCM0P_Pos)</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga3a2d64dffe726aec52c10b798e1f39c4">  174</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HSRAMDSU_Pos 2            </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gab6f48987fe4ddf11eb0758d279df5e5a">  175</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HSRAMDSU     (0x1ul &lt;&lt; PAC_INTFLAGAHB_HSRAMDSU_Pos)</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gafa1c35302b965176e72cad01c2f93bdf">  176</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB1_Pos     3            </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga36acbd600e4c9f4cd1ca2706073e8942">  177</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB1         (0x1ul &lt;&lt; PAC_INTFLAGAHB_HPB1_Pos)</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga8f582c325f9ac031b98ce2e3e061f9c3">  178</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_H2LBRIDGES_Pos 4            </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga2c53fd04865409cde86e983d79ca7a5c">  179</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_H2LBRIDGES   (0x1ul &lt;&lt; PAC_INTFLAGAHB_H2LBRIDGES_Pos)</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga9060cadbd6000995c8033e96d40c2ee3">  180</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB0_Pos     16           </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaf5096db72e48e6f02314a7d0b3b3838b">  181</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB0         (0x1ul &lt;&lt; PAC_INTFLAGAHB_HPB0_Pos)</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga8cb745f54251f1a82c17a32b53aea8a1">  182</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB2_Pos     17           </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gad021be78c00791d149f8373b440e3351">  183</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB2         (0x1ul &lt;&lt; PAC_INTFLAGAHB_HPB2_Pos)</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga192895933b071d5cdb982db8da4a8d57">  184</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB3_Pos     18           </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gada4df2c1cbf6e3b2d6d17dba3e06f0ce">  185</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB3         (0x1ul &lt;&lt; PAC_INTFLAGAHB_HPB3_Pos)</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gad197b30a3f02403bda3e84a239dd48f6">  186</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB4_Pos     19           </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaf5c3e633ba3d960535ea148f84a97413">  187</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HPB4         (0x1ul &lt;&lt; PAC_INTFLAGAHB_HPB4_Pos)</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga41782e7e46d6168fe1a524d5c15652ec">  188</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_LPRAMHS_Pos  21           </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaa618592cdca90bdb4b65d71b61471ae9">  189</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_LPRAMHS      (0x1ul &lt;&lt; PAC_INTFLAGAHB_LPRAMHS_Pos)</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gabad637c65c4d41f8511b80d4ef5e2ba8">  190</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_LPRAMPICOP_Pos 22           </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga54c7b75d2192c9dcfaf9e409acaf017e">  191</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_LPRAMPICOP   (0x1ul &lt;&lt; PAC_INTFLAGAHB_LPRAMPICOP_Pos)</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga6653b802879362b67b49226e747901e3">  192</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_LPRAMDMAC_Pos 23           </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga38383e5f926f78de00e53053d21b1703">  193</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_LPRAMDMAC    (0x1ul &lt;&lt; PAC_INTFLAGAHB_LPRAMDMAC_Pos)</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaff72724ea67fbc48704a4767b3f58579">  194</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_L2HBRIDGES_Pos 24           </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga5c048492650d4af4a70e89af6fb9eead">  195</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_L2HBRIDGES   (0x1ul &lt;&lt; PAC_INTFLAGAHB_L2HBRIDGES_Pos)</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga5d27d7d264dd8d0804d565c295871c8a">  196</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HSRAMLP_Pos  25           </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga8bb7d0b0058083976334f932bb383614">  197</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_HSRAMLP      (0x1ul &lt;&lt; PAC_INTFLAGAHB_HSRAMLP_Pos)</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gade378cf78980d5a5047a176b8fe09375">  198</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGAHB_MASK         0x03EF001Ful </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_INTFLAGA : (PAC Offset: 0x14) (R/W 32) Peripheral interrupt flag status - Bridge A -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PM_:1;            </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MCLK_:1;          </div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RSTC_:1;          </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t OSCCTRL_:1;       </div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t OSC32KCTRL_:1;    </div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SUPC_:1;          </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t GCLK_:1;          </div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t WDT_:1;           </div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t RTC_:1;           </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t EIC_:1;           </div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT_:1;          </div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TAL_:1;           </div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :20;              </div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  } bit;                       </div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;} <a class="code" href="union_p_a_c___i_n_t_f_l_a_g_a___type.html">PAC_INTFLAGA_Type</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga60a473e4010e9cf3199b82139414f8c1">  222</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_OFFSET         0x14         </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac48baf8aa4b8fb392e030088d32fca07">  223</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_RESETVALUE     0x00000000ul </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gadd3a4639c92a89f74a0bfb8f1e5e4447">  225</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_PM_Pos         0            </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gae8105eaff95c65f0abda00eb4544a6c3">  226</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_PM             (0x1ul &lt;&lt; PAC_INTFLAGA_PM_Pos)</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga34d71b64255f5253ff36cb01eec6435a">  227</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_MCLK_Pos       1            </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga409dcc8db29c0081a0e594900e08c8b0">  228</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_MCLK           (0x1ul &lt;&lt; PAC_INTFLAGA_MCLK_Pos)</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gacea8dc7ff223aaf6ebae753d92457d3e">  229</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_RSTC_Pos       2            </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga28922f25de87d18aef34ad75a60104af">  230</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_RSTC           (0x1ul &lt;&lt; PAC_INTFLAGA_RSTC_Pos)</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gab1d2e78c048c19fa40ded1a2164911c1">  231</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_OSCCTRL_Pos    3            </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaffc24c4040cb6b84eb799e3dc8474854">  232</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_OSCCTRL        (0x1ul &lt;&lt; PAC_INTFLAGA_OSCCTRL_Pos)</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga98b1bb28cf160cc139d57a5371a2bb57">  233</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_OSC32KCTRL_Pos 4            </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaec195e885d795f4d29aa1ca2e64bbba1">  234</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_OSC32KCTRL     (0x1ul &lt;&lt; PAC_INTFLAGA_OSC32KCTRL_Pos)</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga3a76db3b81641575ae9d66ccd76f9b57">  235</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_SUPC_Pos       5            </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga96d8fcde168624ac3da7f48e394016ed">  236</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_SUPC           (0x1ul &lt;&lt; PAC_INTFLAGA_SUPC_Pos)</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga79e2af224a5f7298a2780418863d8397">  237</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_GCLK_Pos       6            </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga7108d21365c965176c3fa6752c7d35a7">  238</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_GCLK           (0x1ul &lt;&lt; PAC_INTFLAGA_GCLK_Pos)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga89762a30c9ce064cb310ef9070a38f39">  239</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_WDT_Pos        7            </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga35bf91ae0b64f5902cd270556f7bf47d">  240</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_WDT            (0x1ul &lt;&lt; PAC_INTFLAGA_WDT_Pos)</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga3395ee0d9089942d7695d0a5cb854579">  241</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_RTC_Pos        8            </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaa18bdf79edfab38de39276e82baad658">  242</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_RTC            (0x1ul &lt;&lt; PAC_INTFLAGA_RTC_Pos)</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga9401973db26dc04699c92c7213d58a71">  243</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_EIC_Pos        9            </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaa29561d48f90b00aaafd63d9b00c49e7">  244</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_EIC            (0x1ul &lt;&lt; PAC_INTFLAGA_EIC_Pos)</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga8234d1e5ad233c03640830a88f311c89">  245</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_PORT_Pos       10           </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga41a1d451a588af9611d3bbf9c026de65">  246</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_PORT           (0x1ul &lt;&lt; PAC_INTFLAGA_PORT_Pos)</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaf746fe7b494502af5cefc153b966f457">  247</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_TAL_Pos        11           </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga6e854453c06c3f98c86ef18ea3590233">  248</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_TAL            (0x1ul &lt;&lt; PAC_INTFLAGA_TAL_Pos)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gacb516faf4eff811311d1d179213ff279">  249</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGA_MASK           0x00000FFFul </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_INTFLAGB : (PAC Offset: 0x18) (R/W 32) Peripheral interrupt flag status - Bridge B -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t USB_:1;           </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DSU_:1;           </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t NVMCTRL_:1;       </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MTB_:1;           </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :28;              </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  } bit;                       </div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;} <a class="code" href="union_p_a_c___i_n_t_f_l_a_g_b___type.html">PAC_INTFLAGB_Type</a>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga008f186584878920c54459ef777fa7cf">  265</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_OFFSET         0x18         </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga565a30045293eefff3bffdf0772e38b2">  266</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_RESETVALUE     0x00000000ul </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga518b16d2f73cb68cd1553e57d99592d3">  268</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_USB_Pos        0            </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gafb3810336735cb88651aa66268080f65">  269</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_USB            (0x1ul &lt;&lt; PAC_INTFLAGB_USB_Pos)</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaf37fe8fcd3be26d9a958db2acf1f6ec2">  270</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_DSU_Pos        1            </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga6684561270bf657d4ba82facc781ae27">  271</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_DSU            (0x1ul &lt;&lt; PAC_INTFLAGB_DSU_Pos)</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gad2e15892745f7ecbb2385a50e6c362b4">  272</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_NVMCTRL_Pos    2            </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gabf04425fd0ca8c54ca93e1c302b6fce9">  273</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_NVMCTRL        (0x1ul &lt;&lt; PAC_INTFLAGB_NVMCTRL_Pos)</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga6954a99bab23976623d786e890112e86">  274</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_MTB_Pos        3            </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga8ae322cdf5fc0f655a3b509507059776">  275</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_MTB            (0x1ul &lt;&lt; PAC_INTFLAGB_MTB_Pos)</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga707b08b4a7e4c1e636e402d60cb23cdc">  276</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGB_MASK           0x0000000Ful </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_INTFLAGC : (PAC Offset: 0x1C) (R/W 32) Peripheral interrupt flag status - Bridge C -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SERCOM0_:1;       </div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SERCOM1_:1;       </div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SERCOM2_:1;       </div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SERCOM3_:1;       </div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SERCOM4_:1;       </div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TCC0_:1;          </div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TCC1_:1;          </div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TCC2_:1;          </div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TC0_:1;           </div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TC1_:1;           </div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TC2_:1;           </div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TC3_:1;           </div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DAC_:1;           </div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t AES_:1;           </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TRNG_:1;          </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :17;              </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  } bit;                       </div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;} <a class="code" href="union_p_a_c___i_n_t_f_l_a_g_c___type.html">PAC_INTFLAGC_Type</a>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga917dcc040608ffd02857a4f84194be21">  303</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_OFFSET         0x1C         </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga2ce41e793355fdc0e3a1835e8ef29188">  304</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_RESETVALUE     0x00000000ul </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaa27538506fc52a980685318889343e6f">  306</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM0_Pos    0            </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga2d3cbb9eab3cd5ded38f5c72fc07b75f">  307</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM0        (0x1ul &lt;&lt; PAC_INTFLAGC_SERCOM0_Pos)</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga9226cef037ee2b558ef3beba6a9203e0">  308</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM1_Pos    1            </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga2d91cb870556d41ed2811a00307d97ed">  309</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM1        (0x1ul &lt;&lt; PAC_INTFLAGC_SERCOM1_Pos)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac07923bc4b4cd3c10e750ebb2cd675ef">  310</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM2_Pos    2            </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga3178598bfa56aec539127e36f0653c17">  311</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM2        (0x1ul &lt;&lt; PAC_INTFLAGC_SERCOM2_Pos)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac950845249afd77f49f50d2d4edf1344">  312</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM3_Pos    3            </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaf6f90f5feec01e2d7a338368084d4499">  313</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM3        (0x1ul &lt;&lt; PAC_INTFLAGC_SERCOM3_Pos)</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga3b2e7b75953d564c5c1e38504b7d1168">  314</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM4_Pos    4            </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga0dc4dae27dd07722b4035a4619c87423">  315</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_SERCOM4        (0x1ul &lt;&lt; PAC_INTFLAGC_SERCOM4_Pos)</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gab022b3b9482bc40aca6b6c4abebaa0b5">  316</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC0_Pos       5            </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga8e4a5edcc7bb260a14be327275a80ea7">  317</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC0           (0x1ul &lt;&lt; PAC_INTFLAGC_TCC0_Pos)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga5a1c17d6eeaa208cec4f131e533edd41">  318</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC1_Pos       6            </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga1b8a43f79aeb44cce9f10f28a03b2dd2">  319</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC1           (0x1ul &lt;&lt; PAC_INTFLAGC_TCC1_Pos)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga2a6694132bd55f596d80a23a5098e7a6">  320</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC2_Pos       7            </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaacd78e702a73a03226f4bc7e7495cdcb">  321</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TCC2           (0x1ul &lt;&lt; PAC_INTFLAGC_TCC2_Pos)</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga110f573e5a61619b65a7634ce75ece2e">  322</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC0_Pos        8            </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gab6f39754ee735dc9984f5e3a4f3b3abc">  323</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC0            (0x1ul &lt;&lt; PAC_INTFLAGC_TC0_Pos)</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga219c5294238d0e877e80bb25cabfe7ef">  324</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC1_Pos        9            </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac7c17d1252aebc57161aded507f0acab">  325</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC1            (0x1ul &lt;&lt; PAC_INTFLAGC_TC1_Pos)</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga552930c4f4f2729d1619e1419e99479e">  326</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC2_Pos        10           </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga6c6f02e19d6914a004a100f07b9ee73c">  327</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC2            (0x1ul &lt;&lt; PAC_INTFLAGC_TC2_Pos)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga06cc4c7529a3197a35b26bdb3b952cae">  328</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC3_Pos        11           </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga09aef68f4a94089c68ad13fda4b1dc7d">  329</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TC3            (0x1ul &lt;&lt; PAC_INTFLAGC_TC3_Pos)</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga88d15efcdb6f95d3c72ce436ae25f98d">  330</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_DAC_Pos        12           </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga689ce87e3f4eb6be3f2a6e668bb60120">  331</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_DAC            (0x1ul &lt;&lt; PAC_INTFLAGC_DAC_Pos)</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga907567b05744c1f2a034f8f730f72c47">  332</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_AES_Pos        13           </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gafa2dcf7bee82ce4aa400c173dadf3014">  333</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_AES            (0x1ul &lt;&lt; PAC_INTFLAGC_AES_Pos)</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga22ee6ab690da90cff67b50a87c04ce59">  334</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TRNG_Pos       14           </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac38f0b130c9b1c4c9f7b8d08476cfd22">  335</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_TRNG           (0x1ul &lt;&lt; PAC_INTFLAGC_TRNG_Pos)</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga4cce7e4ad8ae62263da0d09e97638410">  336</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGC_MASK           0x00007FFFul </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_INTFLAGD : (PAC Offset: 0x20) (R/W 32) Peripheral interrupt flag status - Bridge D -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t EVSYS_:1;         </div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t SERCOM5_:1;       </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TC4_:1;           </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ADC_:1;           </div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t AC_:1;            </div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PTC_:1;           </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t OPAMP_:1;         </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CCL_:1;           </div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :24;              </div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  } bit;                       </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;} <a class="code" href="union_p_a_c___i_n_t_f_l_a_g_d___type.html">PAC_INTFLAGD_Type</a>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga970cb6a03ee41e86ce0fb8a9304f7536">  356</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_OFFSET         0x20         </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga2f043f534d182198a69716a088028e25">  357</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_RESETVALUE     0x00000000ul </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga3d310557630982a7f38db4a523d4f424">  359</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_EVSYS_Pos      0            </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga648e7abc607015be096d7906e1469a89">  360</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_EVSYS          (0x1ul &lt;&lt; PAC_INTFLAGD_EVSYS_Pos)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga859b551a7a65676a62c4964dd642024d">  361</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_SERCOM5_Pos    1            </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga36d0fe552d09b5fa4850c5b0929ffe77">  362</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_SERCOM5        (0x1ul &lt;&lt; PAC_INTFLAGD_SERCOM5_Pos)</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac262283dd63cde7ffeb7b3ee04903697">  363</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_TC4_Pos        2            </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga1c232c6c4c45fc2390222e20f10c03e5">  364</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_TC4            (0x1ul &lt;&lt; PAC_INTFLAGD_TC4_Pos)</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gada3f9892aff2158777c8f65002585ee4">  365</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_ADC_Pos        3            </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga8b7e541183b126cbb7a21bef34fbacf9">  366</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_ADC            (0x1ul &lt;&lt; PAC_INTFLAGD_ADC_Pos)</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga16ca794ee39e1008dbc826becfb383db">  367</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_AC_Pos         4            </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga203df0293249ebe74f04c7324c7bc882">  368</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_AC             (0x1ul &lt;&lt; PAC_INTFLAGD_AC_Pos)</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga2c6dcf8d8de4a42d224e2b371bef3a02">  369</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_PTC_Pos        5            </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaaf1a3c083f2324e37cfe5ee83ee56eaf">  370</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_PTC            (0x1ul &lt;&lt; PAC_INTFLAGD_PTC_Pos)</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga8696f403e7ad0c1ae0e95cb9c63c4f77">  371</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_OPAMP_Pos      6            </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac5dfba171003d7bc6f185bf70c7f83d8">  372</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_OPAMP          (0x1ul &lt;&lt; PAC_INTFLAGD_OPAMP_Pos)</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga308f716d44e2a536d393e3e72b965c07">  373</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_CCL_Pos        7            </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac476e0686636cbc15b55aa0c46fd4052">  374</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_CCL            (0x1ul &lt;&lt; PAC_INTFLAGD_CCL_Pos)</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gab3623c4757ea9825019449fc16c83644">  375</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGD_MASK           0x000000FFul </span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_INTFLAGE : (PAC Offset: 0x24) (R/W 32) Peripheral interrupt flag status - Bridge E -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PAC_:1;           </div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMAC_:1;          </div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t :30;              </div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  } bit;                       </div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;} <a class="code" href="union_p_a_c___i_n_t_f_l_a_g_e___type.html">PAC_INTFLAGE_Type</a>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gad3e8a4e1a8d3c57a3956a459acf23048">  389</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGE_OFFSET         0x24         </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaeb30b31d604b9542a1234e7ccbb814d6">  390</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGE_RESETVALUE     0x00000000ul </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac7e5af402cf4f0f8829b083d05112613">  392</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGE_PAC_Pos        0            </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac614d8807f645a57bacdfbf03c771aeb">  393</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGE_PAC            (0x1ul &lt;&lt; PAC_INTFLAGE_PAC_Pos)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga62a7ac0a530370a04b2fa2686400b02e">  394</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGE_DMAC_Pos       1            </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga8718ea5f59fc8b73d3c133083b112026">  395</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGE_DMAC           (0x1ul &lt;&lt; PAC_INTFLAGE_DMAC_Pos)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga34b3f9c21c58711679aafd34a24e38da">  396</a></span>&#160;<span class="preprocessor">#define PAC_INTFLAGE_MASK           0x00000003ul </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_STATUSA : (PAC Offset: 0x34) (R/  32) Peripheral write protection status - Bridge A -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    uint32_t PM_:1;            </div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    uint32_t MCLK_:1;          </div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    uint32_t RSTC_:1;          </div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    uint32_t OSCCTRL_:1;       </div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    uint32_t OSC32KCTRL_:1;    </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    uint32_t SUPC_:1;          </div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    uint32_t GCLK_:1;          </div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    uint32_t WDT_:1;           </div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    uint32_t RTC_:1;           </div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    uint32_t EIC_:1;           </div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    uint32_t PORT_:1;          </div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    uint32_t TAL_:1;           </div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    uint32_t :20;              </div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  } bit;                       </div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;} <a class="code" href="union_p_a_c___s_t_a_t_u_s_a___type.html">PAC_STATUSA_Type</a>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gabf62b1837716a321c16770a76d164572">  420</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_OFFSET          0x34         </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga2183163da5a36f6ead159c41fc6b9ac4">  421</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_RESETVALUE      0x00003000ul </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga2d5148e0330671373476773f906f94ac">  423</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_PM_Pos          0            </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga8f74c225efe6b73648fe9474d2269603">  424</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_PM              (0x1ul &lt;&lt; PAC_STATUSA_PM_Pos)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga360a83771977e030a6fd87157c6bc13e">  425</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_MCLK_Pos        1            </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaa2bb74f906a208604e51df4386ffd323">  426</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_MCLK            (0x1ul &lt;&lt; PAC_STATUSA_MCLK_Pos)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga72d085783a9e1a35516e156489fc8857">  427</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_RSTC_Pos        2            </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaf6acf147fe143bb7a8f24d4c59fde61e">  428</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_RSTC            (0x1ul &lt;&lt; PAC_STATUSA_RSTC_Pos)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac28b45c8a797fc8f3ec4a3727441faa1">  429</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_OSCCTRL_Pos     3            </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gae44bba09bbe7b75a8ce6bea41f0a6ca3">  430</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_OSCCTRL         (0x1ul &lt;&lt; PAC_STATUSA_OSCCTRL_Pos)</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac6bf26d952a01ac692e8542aac25052d">  431</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_OSC32KCTRL_Pos  4            </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga10e4386e24746ea06db7d9efd0d0e637">  432</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_OSC32KCTRL      (0x1ul &lt;&lt; PAC_STATUSA_OSC32KCTRL_Pos)</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga82dcca6147d2ad915db3d11ff146ee31">  433</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_SUPC_Pos        5            </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga0ed439fc986d57d7e5c075d1885e3d45">  434</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_SUPC            (0x1ul &lt;&lt; PAC_STATUSA_SUPC_Pos)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga0c584cd3a88f683cc7c93e9d1910caf5">  435</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_GCLK_Pos        6            </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga92f0c0145475418b24d30c53a90b2e72">  436</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_GCLK            (0x1ul &lt;&lt; PAC_STATUSA_GCLK_Pos)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga15676949922ed43796d9045298acc87e">  437</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_WDT_Pos         7            </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaaebc51115ad121f911bd4d66d7042812">  438</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_WDT             (0x1ul &lt;&lt; PAC_STATUSA_WDT_Pos)</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac4930d9957067b060b9708721a4b1ef5">  439</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_RTC_Pos         8            </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga38fd4dbc374628f71115849662724ea3">  440</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_RTC             (0x1ul &lt;&lt; PAC_STATUSA_RTC_Pos)</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga7c818bfff34cd0f8531ef638fb892ac8">  441</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_EIC_Pos         9            </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaeeeec7e34fee80169239267f07de9401">  442</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_EIC             (0x1ul &lt;&lt; PAC_STATUSA_EIC_Pos)</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaeddcdd03c7e373f83d754b695fe625a4">  443</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_PORT_Pos        10           </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga69254c65b701ae2f975d0603a2c77737">  444</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_PORT            (0x1ul &lt;&lt; PAC_STATUSA_PORT_Pos)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga9016923c668183f1ee5ddc820d075ff5">  445</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_TAL_Pos         11           </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga3e94217d7d0e40a52229f89738eb6119">  446</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_TAL             (0x1ul &lt;&lt; PAC_STATUSA_TAL_Pos)</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga77188759f505eb879ab21ee88f0664e5">  447</a></span>&#160;<span class="preprocessor">#define PAC_STATUSA_MASK            0x00000FFFul </span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_STATUSB : (PAC Offset: 0x38) (R/  32) Peripheral write protection status - Bridge B -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    uint32_t USB_:1;           </div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    uint32_t DSU_:1;           </div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    uint32_t NVMCTRL_:1;       </div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    uint32_t MTB_:1;           </div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    uint32_t :28;              </div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  } bit;                       </div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;} <a class="code" href="union_p_a_c___s_t_a_t_u_s_b___type.html">PAC_STATUSB_Type</a>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga409ce85984018c2a3999703ec840ec74">  463</a></span>&#160;<span class="preprocessor">#define PAC_STATUSB_OFFSET          0x38         </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga48f2e5152a65d63751ffbc7b321bb1c7">  464</a></span>&#160;<span class="preprocessor">#define PAC_STATUSB_RESETVALUE      0x00000002ul </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga7ce1c5b0369c93a4ea6f8d4c06d08566">  466</a></span>&#160;<span class="preprocessor">#define PAC_STATUSB_USB_Pos         0            </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga899b1d957070092834908b5665eb1da1">  467</a></span>&#160;<span class="preprocessor">#define PAC_STATUSB_USB             (0x1ul &lt;&lt; PAC_STATUSB_USB_Pos)</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaf88bb5b688043911841541b2af4fb66c">  468</a></span>&#160;<span class="preprocessor">#define PAC_STATUSB_DSU_Pos         1            </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga72fbd50e90275444d54db3be7e0b4e9d">  469</a></span>&#160;<span class="preprocessor">#define PAC_STATUSB_DSU             (0x1ul &lt;&lt; PAC_STATUSB_DSU_Pos)</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gae4de2b760c743f5e657e089cf946f643">  470</a></span>&#160;<span class="preprocessor">#define PAC_STATUSB_NVMCTRL_Pos     2            </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaaf84cbcedf9278db4290586562bd78e7">  471</a></span>&#160;<span class="preprocessor">#define PAC_STATUSB_NVMCTRL         (0x1ul &lt;&lt; PAC_STATUSB_NVMCTRL_Pos)</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga2db88b6e70c01b34cf33a953081cd382">  472</a></span>&#160;<span class="preprocessor">#define PAC_STATUSB_MTB_Pos         3            </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac55d2204141fb74e75c0cbd28b21b1e1">  473</a></span>&#160;<span class="preprocessor">#define PAC_STATUSB_MTB             (0x1ul &lt;&lt; PAC_STATUSB_MTB_Pos)</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga306c5aba8594220dc52ae9928658e191">  474</a></span>&#160;<span class="preprocessor">#define PAC_STATUSB_MASK            0x0000000Ful </span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_STATUSC : (PAC Offset: 0x3C) (R/  32) Peripheral write protection status - Bridge C -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    uint32_t SERCOM0_:1;       </div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    uint32_t SERCOM1_:1;       </div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    uint32_t SERCOM2_:1;       </div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    uint32_t SERCOM3_:1;       </div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    uint32_t SERCOM4_:1;       </div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    uint32_t TCC0_:1;          </div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    uint32_t TCC1_:1;          </div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    uint32_t TCC2_:1;          </div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    uint32_t TC0_:1;           </div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    uint32_t TC1_:1;           </div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    uint32_t TC2_:1;           </div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    uint32_t TC3_:1;           </div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    uint32_t DAC_:1;           </div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    uint32_t AES_:1;           </div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    uint32_t TRNG_:1;          </div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    uint32_t :17;              </div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  } bit;                       </div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;} <a class="code" href="union_p_a_c___s_t_a_t_u_s_c___type.html">PAC_STATUSC_Type</a>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gad72799e383707f84a5cebed8f14a808b">  501</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_OFFSET          0x3C         </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga98914e088261a85a15041e76cc321990">  502</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_RESETVALUE      0x00000000ul </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga03224ff7c3d231d59936ed93c2057b2e">  504</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM0_Pos     0            </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga03a73cd725438e59431ca9a61913eeaa">  505</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM0         (0x1ul &lt;&lt; PAC_STATUSC_SERCOM0_Pos)</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga0d925aa72059e70c783ce4c485faf265">  506</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM1_Pos     1            </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaf0eea59741f833e320a06d7ce18dd414">  507</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM1         (0x1ul &lt;&lt; PAC_STATUSC_SERCOM1_Pos)</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaa2bc2635a68e9b6e1fc13947c217e09b">  508</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM2_Pos     2            </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga324cb29ab81c1d4626cf3f7ae0c7fb67">  509</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM2         (0x1ul &lt;&lt; PAC_STATUSC_SERCOM2_Pos)</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga07a68bd335ef06b3911d252db86c3049">  510</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM3_Pos     3            </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gae1b94cd52113c476949c13f2d6a3470e">  511</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM3         (0x1ul &lt;&lt; PAC_STATUSC_SERCOM3_Pos)</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaef6fe766733823029ad7446aefb1fdd9">  512</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM4_Pos     4            </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaa4bb9d543da63ee30f6c0413308ba4f6">  513</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_SERCOM4         (0x1ul &lt;&lt; PAC_STATUSC_SERCOM4_Pos)</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga8d54294c37278ca81744e8c5281c73ea">  514</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC0_Pos        5            </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga35284256a850ab8987127b450c69645c">  515</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC0            (0x1ul &lt;&lt; PAC_STATUSC_TCC0_Pos)</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac720e25de0d1449e65b940b8f5b6ae02">  516</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC1_Pos        6            </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga87406c08268cb0463b948f6c9eefc6fd">  517</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC1            (0x1ul &lt;&lt; PAC_STATUSC_TCC1_Pos)</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga363f0ab4f17009945bd276faef4d64ef">  518</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC2_Pos        7            </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga7c73bd22529611474e3fbdd7e0c73a99">  519</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TCC2            (0x1ul &lt;&lt; PAC_STATUSC_TCC2_Pos)</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga95e36c4a9af2cd87cb751fe42c8f4b64">  520</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC0_Pos         8            </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga00f78b26cbd401d6f7ac094deaefd106">  521</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC0             (0x1ul &lt;&lt; PAC_STATUSC_TC0_Pos)</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga6cd9820d792e750a7b1285affe5f5437">  522</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC1_Pos         9            </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga217aee3405e068a1150fd35172ebd954">  523</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC1             (0x1ul &lt;&lt; PAC_STATUSC_TC1_Pos)</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gae64de236bcd55d2a45ca8307d7dd620f">  524</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC2_Pos         10           </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gac4998749f89932f7b5d6b9a4543d7c11">  525</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC2             (0x1ul &lt;&lt; PAC_STATUSC_TC2_Pos)</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga8f6e9ed2f485b02eb9ed9befc63ab900">  526</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC3_Pos         11           </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga0807808bf9013ca579e3d2af9a7240e1">  527</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TC3             (0x1ul &lt;&lt; PAC_STATUSC_TC3_Pos)</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaddc2e6f674afc36c9b6989bee1b04e91">  528</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_DAC_Pos         12           </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga175f2f7ded178bad1cc57cbe64c65c1c">  529</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_DAC             (0x1ul &lt;&lt; PAC_STATUSC_DAC_Pos)</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga943e14d4182bd430af9f0b021907f857">  530</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_AES_Pos         13           </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaba0f0e2fe0f83ee4f7e216100070ff89">  531</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_AES             (0x1ul &lt;&lt; PAC_STATUSC_AES_Pos)</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga4d1dd6d7a07420af21e10aeabd8bfd26">  532</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TRNG_Pos        14           </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga6d202a9fc88c08f4513177d6359e0982">  533</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_TRNG            (0x1ul &lt;&lt; PAC_STATUSC_TRNG_Pos)</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gacc821d1f16470c8436ec7f5f8015e1b6">  534</a></span>&#160;<span class="preprocessor">#define PAC_STATUSC_MASK            0x00007FFFul </span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_STATUSD : (PAC Offset: 0x40) (R/  32) Peripheral write protection status - Bridge D -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    uint32_t EVSYS_:1;         </div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    uint32_t SERCOM5_:1;       </div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    uint32_t TC4_:1;           </div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    uint32_t ADC_:1;           </div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    uint32_t AC_:1;            </div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    uint32_t PTC_:1;           </div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    uint32_t OPAMP_:1;         </div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    uint32_t CCL_:1;           </div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  } bit;                       </div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;} <a class="code" href="union_p_a_c___s_t_a_t_u_s_d___type.html">PAC_STATUSD_Type</a>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga44e164fc209d12c6ac1481861d0545e5">  554</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_OFFSET          0x40         </span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga189046a9c50c9c323b117b3a80661ec9">  555</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_RESETVALUE      0x00000000ul </span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga4b3cfd960f7419615f8b05732adb3c5b">  557</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_EVSYS_Pos       0            </span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga64922778d3a96b30c5b21d8bfeab20a2">  558</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_EVSYS           (0x1ul &lt;&lt; PAC_STATUSD_EVSYS_Pos)</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga35f1c5c15a4194e879bd5dbbe6171f2f">  559</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_SERCOM5_Pos     1            </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga773e13d12198270f376724299ef4ea7d">  560</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_SERCOM5         (0x1ul &lt;&lt; PAC_STATUSD_SERCOM5_Pos)</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaa339c426b485f158181eb85b0abb1acd">  561</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_TC4_Pos         2            </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gabe1fe96fa2bbacf8a563465b8ee8516c">  562</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_TC4             (0x1ul &lt;&lt; PAC_STATUSD_TC4_Pos)</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga5ab6340d284b8555c64b7965ae28bb3b">  563</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_ADC_Pos         3            </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga0cc1e16ab5bb30e073574f73c3143f73">  564</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_ADC             (0x1ul &lt;&lt; PAC_STATUSD_ADC_Pos)</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gabb4129063b1be30de40f6e4f3168e91b">  565</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_AC_Pos          4            </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga4f60d9756a6b4aeeaf93342f67c1f3ac">  566</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_AC              (0x1ul &lt;&lt; PAC_STATUSD_AC_Pos)</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga75c193f61e9124293361d980d4387518">  567</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_PTC_Pos         5            </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga1e8487fe34d84540d05c52529e9024d2">  568</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_PTC             (0x1ul &lt;&lt; PAC_STATUSD_PTC_Pos)</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaceebd0ab883b0c6d98dc6192e2f86d57">  569</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_OPAMP_Pos       6            </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga60b9682c557aac09aa0e24d4f9d29e8c">  570</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_OPAMP           (0x1ul &lt;&lt; PAC_STATUSD_OPAMP_Pos)</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga56d4ad26b2187b050def7767ffe92788">  571</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_CCL_Pos         7            </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga5b0540330d06917c2acb08fdfcebc863">  572</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_CCL             (0x1ul &lt;&lt; PAC_STATUSD_CCL_Pos)</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga00d22737e63523d60365c645b3efff3a">  573</a></span>&#160;<span class="preprocessor">#define PAC_STATUSD_MASK            0x000000FFul </span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PAC_STATUSE : (PAC Offset: 0x44) (R/  32) Peripheral write protection status - Bridge E -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    uint32_t PAC_:1;           </div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    uint32_t DMAC_:1;          </div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    uint32_t :30;              </div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  } bit;                       </div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  uint32_t reg;                </div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;} <a class="code" href="union_p_a_c___s_t_a_t_u_s_e___type.html">PAC_STATUSE_Type</a>;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gaa0b2baa64343f94b27e25ff29c662c4f">  587</a></span>&#160;<span class="preprocessor">#define PAC_STATUSE_OFFSET          0x44         </span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#gadb6d360e2d27003ff56a01f7301432b9">  588</a></span>&#160;<span class="preprocessor">#define PAC_STATUSE_RESETVALUE      0x00000000ul </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga1ec3efedbc456a7599aa0602347b182e">  590</a></span>&#160;<span class="preprocessor">#define PAC_STATUSE_PAC_Pos         0            </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga57c08402ecd70ca7b314710c09428cdf">  591</a></span>&#160;<span class="preprocessor">#define PAC_STATUSE_PAC             (0x1ul &lt;&lt; PAC_STATUSE_PAC_Pos)</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga7ae8c6bdd727fe8e7acdbbba6c27fbfd">  592</a></span>&#160;<span class="preprocessor">#define PAC_STATUSE_DMAC_Pos        1            </span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga78cd6a4dab5ce9633ac609e9e21117e2">  593</a></span>&#160;<span class="preprocessor">#define PAC_STATUSE_DMAC            (0x1ul &lt;&lt; PAC_STATUSE_DMAC_Pos)</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_a_c.html#ga7d42cd606b69765940b70374dc6589cd">  594</a></span>&#160;<span class="preprocessor">#define PAC_STATUSE_MASK            0x00000003ul </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_a_c___w_r_c_t_r_l___type.html">PAC_WRCTRL_Type</a>           WRCTRL;      </div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_a_c___e_v_c_t_r_l___type.html">PAC_EVCTRL_Type</a>           EVCTRL;      </div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x3];</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_a_c___i_n_t_e_n_c_l_r___type.html">PAC_INTENCLR_Type</a>         INTENCLR;    </div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_a_c___i_n_t_e_n_s_e_t___type.html">PAC_INTENSET_Type</a>         INTENSET;    </div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0x6];</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_a_c___i_n_t_f_l_a_g_a_h_b___type.html">PAC_INTFLAGAHB_Type</a>       INTFLAGAHB;  </div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_a_c___i_n_t_f_l_a_g_a___type.html">PAC_INTFLAGA_Type</a>         INTFLAGA;    </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_a_c___i_n_t_f_l_a_g_b___type.html">PAC_INTFLAGB_Type</a>         INTFLAGB;    </div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_a_c___i_n_t_f_l_a_g_c___type.html">PAC_INTFLAGC_Type</a>         INTFLAGC;    </div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_a_c___i_n_t_f_l_a_g_d___type.html">PAC_INTFLAGD_Type</a>         INTFLAGD;    </div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_a_c___i_n_t_f_l_a_g_e___type.html">PAC_INTFLAGE_Type</a>         INTFLAGE;    </div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0xC];</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_p_a_c___s_t_a_t_u_s_a___type.html">PAC_STATUSA_Type</a>          STATUSA;     </div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_p_a_c___s_t_a_t_u_s_b___type.html">PAC_STATUSB_Type</a>          STATUSB;     </div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_p_a_c___s_t_a_t_u_s_c___type.html">PAC_STATUSC_Type</a>          STATUSC;     </div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_p_a_c___s_t_a_t_u_s_d___type.html">PAC_STATUSD_Type</a>          STATUSD;     </div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_p_a_c___s_t_a_t_u_s_e___type.html">PAC_STATUSE_Type</a>          STATUSE;     </div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;} <a class="code" href="struct_pac.html">Pac</a>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAML21_PAC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="union_p_a_c___i_n_t_f_l_a_g_a_h_b___type_html"><div class="ttname"><a href="union_p_a_c___i_n_t_f_l_a_g_a_h_b___type.html">PAC_INTFLAGAHB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00143">pac_100.h:143</a></div></div>
<div class="ttc" id="union_p_a_c___i_n_t_f_l_a_g_d___type_html"><div class="ttname"><a href="union_p_a_c___i_n_t_f_l_a_g_d___type.html">PAC_INTFLAGD_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00340">pac_100.h:340</a></div></div>
<div class="ttc" id="union_p_a_c___i_n_t_f_l_a_g_a___type_html"><div class="ttname"><a href="union_p_a_c___i_n_t_f_l_a_g_a___type.html">PAC_INTFLAGA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00202">pac_100.h:202</a></div></div>
<div class="ttc" id="union_p_a_c___i_n_t_f_l_a_g_c___type_html"><div class="ttname"><a href="union_p_a_c___i_n_t_f_l_a_g_c___type.html">PAC_INTFLAGC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00280">pac_100.h:280</a></div></div>
<div class="ttc" id="union_p_a_c___i_n_t_e_n_c_l_r___type_html"><div class="ttname"><a href="union_p_a_c___i_n_t_e_n_c_l_r___type.html">PAC_INTENCLR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00107">pac_100.h:107</a></div></div>
<div class="ttc" id="union_p_a_c___s_t_a_t_u_s_c___type_html"><div class="ttname"><a href="union_p_a_c___s_t_a_t_u_s_c___type.html">PAC_STATUSC_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00478">pac_100.h:478</a></div></div>
<div class="ttc" id="struct_pac_html"><div class="ttname"><a href="struct_pac.html">Pac</a></div><div class="ttdoc">PAC hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="samd21_2include_2component_2pac_8h_source.html#l00099">pac.h:99</a></div></div>
<div class="ttc" id="union_p_a_c___s_t_a_t_u_s_e___type_html"><div class="ttname"><a href="union_p_a_c___s_t_a_t_u_s_e___type.html">PAC_STATUSE_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00577">pac_100.h:577</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00070">samd21e15a.h:70</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="union_p_a_c___i_n_t_e_n_s_e_t___type_html"><div class="ttname"><a href="union_p_a_c___i_n_t_e_n_s_e_t___type.html">PAC_INTENSET_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00125">pac_100.h:125</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="union_p_a_c___s_t_a_t_u_s_a___type_html"><div class="ttname"><a href="union_p_a_c___s_t_a_t_u_s_a___type.html">PAC_STATUSA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00400">pac_100.h:400</a></div></div>
<div class="ttc" id="union_p_a_c___e_v_c_t_r_l___type_html"><div class="ttname"><a href="union_p_a_c___e_v_c_t_r_l___type.html">PAC_EVCTRL_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00089">pac_100.h:89</a></div></div>
<div class="ttc" id="union_p_a_c___i_n_t_f_l_a_g_e___type_html"><div class="ttname"><a href="union_p_a_c___i_n_t_f_l_a_g_e___type.html">PAC_INTFLAGE_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00379">pac_100.h:379</a></div></div>
<div class="ttc" id="union_p_a_c___s_t_a_t_u_s_d___type_html"><div class="ttname"><a href="union_p_a_c___s_t_a_t_u_s_d___type.html">PAC_STATUSD_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00538">pac_100.h:538</a></div></div>
<div class="ttc" id="sam3_2periph_2hwrng_8c_html_a8ae9d53f33f46cfcfcb9736e6351452a"><div class="ttname"><a href="sam3_2periph_2hwrng_8c.html#a8ae9d53f33f46cfcfcb9736e6351452a">KEY</a></div><div class="ttdeci">#define KEY</div><div class="ttdef"><b>Definition:</b> <a href="sam3_2periph_2hwrng_8c_source.html#l00028">hwrng.c:28</a></div></div>
<div class="ttc" id="union_p_a_c___i_n_t_f_l_a_g_b___type_html"><div class="ttname"><a href="union_p_a_c___i_n_t_f_l_a_g_b___type.html">PAC_INTFLAGB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00253">pac_100.h:253</a></div></div>
<div class="ttc" id="union_p_a_c___s_t_a_t_u_s_b___type_html"><div class="ttname"><a href="union_p_a_c___s_t_a_t_u_s_b___type.html">PAC_STATUSB_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00451">pac_100.h:451</a></div></div>
<div class="ttc" id="union_p_a_c___w_r_c_t_r_l___type_html"><div class="ttname"><a href="union_p_a_c___w_r_c_t_r_l___type.html">PAC_WRCTRL_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pac__100_8h_source.html#l00058">pac_100.h:58</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:01 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
