

================================================================
== Vivado HLS Report for 'i_convolution5'
================================================================
* Date:           Sun Oct 30 00:20:23 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.396|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  584281|  584281|  584281|  584281|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  584280|  584280|      4869|          -|          -|   120|    no    |
        | + Loop 1.1          |    4860|    4860|       972|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1      |     970|     970|       194|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1  |     192|     192|        12|          -|          -|    16|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 17 4 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [lenet/lenet_hls.cpp:123]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%co_0 = phi i7 [ 0, %0 ], [ %co, %3 ]"   --->   Operation 25 'phi' 'co_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.48ns)   --->   "%icmp_ln123 = icmp eq i7 %co_0, -8" [lenet/lenet_hls.cpp:123]   --->   Operation 26 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.87ns)   --->   "%co = add i7 %co_0, 1" [lenet/lenet_hls.cpp:123]   --->   Operation 28 'add' 'co' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %4, label %.preheader2.preheader" [lenet/lenet_hls.cpp:123]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i7 %co_0 to i64" [lenet/lenet_hls.cpp:131]   --->   Operation 30 'zext' 'zext_ln131' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %co_0, i4 0)" [lenet/lenet_hls.cpp:131]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i11 %tmp_s to i12" [lenet/lenet_hls.cpp:126]   --->   Operation 32 'zext' 'zext_ln126' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader2" [lenet/lenet_hls.cpp:126]   --->   Operation 33 'br' <Predicate = (!icmp_ln123)> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:136]   --->   Operation 34 'ret' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %.preheader2.preheader ], [ %m, %.preheader2.loopexit ]"   --->   Operation 35 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %.preheader2.preheader ], [ %sum_1, %.preheader2.loopexit ]" [lenet/lenet_hls.cpp:131]   --->   Operation 36 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.13ns)   --->   "%icmp_ln126 = icmp eq i3 %i_0, -3" [lenet/lenet_hls.cpp:126]   --->   Operation 37 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 38 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.65ns)   --->   "%m = add i3 %i_0, 1" [lenet/lenet_hls.cpp:126]   --->   Operation 39 'add' 'm' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %3, label %.preheader1.preheader" [lenet/lenet_hls.cpp:126]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i3 %i_0 to i64" [lenet/lenet_hls.cpp:131]   --->   Operation 41 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i3 %i_0 to i8" [lenet/lenet_hls.cpp:128]   --->   Operation 42 'zext' 'zext_ln128' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader1" [lenet/lenet_hls.cpp:128]   --->   Operation 43 'br' <Predicate = (!icmp_ln126)> <Delay = 1.76>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [120 x float]* %bias, i64 0, i64 %zext_ln131" [lenet/lenet_hls.cpp:134]   --->   Operation 44 'getelementptr' 'bias_addr' <Predicate = (icmp_ln126)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%bias_load = load float* %bias_addr, align 4" [lenet/lenet_hls.cpp:134]   --->   Operation 45 'load' 'bias_load' <Predicate = (icmp_ln126)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum_0, %.preheader1.preheader ], [ %sum_2, %.preheader1.loopexit ]" [lenet/lenet_hls.cpp:131]   --->   Operation 46 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %.preheader1.preheader ], [ %n, %.preheader1.loopexit ]"   --->   Operation 47 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.13ns)   --->   "%icmp_ln128 = icmp eq i3 %j_0, -3" [lenet/lenet_hls.cpp:128]   --->   Operation 48 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 49 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.65ns)   --->   "%n = add i3 %j_0, 1" [lenet/lenet_hls.cpp:128]   --->   Operation 50 'add' 'n' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %.preheader2.loopexit, label %.preheader.preheader" [lenet/lenet_hls.cpp:128]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i3 %j_0 to i17" [lenet/lenet_hls.cpp:130]   --->   Operation 52 'zext' 'zext_ln130' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i3 %j_0 to i10" [lenet/lenet_hls.cpp:130]   --->   Operation 53 'zext' 'zext_ln130_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:130]   --->   Operation 54 'br' <Predicate = (!icmp_ln128)> <Delay = 1.76>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 55 'br' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.39>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ %sum, %2 ], [ %sum_1, %.preheader.preheader ]"   --->   Operation 56 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%ci_0 = phi i5 [ %ci, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 57 'phi' 'ci_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln130 = icmp eq i5 %ci_0, -16" [lenet/lenet_hls.cpp:130]   --->   Operation 58 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 59 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.78ns)   --->   "%ci = add i5 %ci_0, 1" [lenet/lenet_hls.cpp:130]   --->   Operation 60 'add' 'ci' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %.preheader1.loopexit, label %2" [lenet/lenet_hls.cpp:130]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i5 %ci_0 to i12" [lenet/lenet_hls.cpp:131]   --->   Operation 62 'zext' 'zext_ln131_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i5 %ci_0 to i8" [lenet/lenet_hls.cpp:131]   --->   Operation 63 'zext' 'zext_ln131_3' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %ci_0, i2 0)" [lenet/lenet_hls.cpp:131]   --->   Operation 64 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln131_4 = zext i7 %tmp_10 to i8" [lenet/lenet_hls.cpp:131]   --->   Operation 65 'zext' 'zext_ln131_4' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln131 = add i8 %zext_ln131_4, %zext_ln131_3" [lenet/lenet_hls.cpp:131]   --->   Operation 66 'add' 'add_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln131_1 = add i8 %zext_ln128, %add_ln131" [lenet/lenet_hls.cpp:131]   --->   Operation 67 'add' 'add_ln131_1' <Predicate = (!icmp_ln130)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln131_5 = zext i8 %add_ln131_1 to i10" [lenet/lenet_hls.cpp:131]   --->   Operation 68 'zext' 'zext_ln131_5' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln131_1, i2 0)" [lenet/lenet_hls.cpp:131]   --->   Operation 69 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln131_2 = add i10 %p_shl2_cast, %zext_ln131_5" [lenet/lenet_hls.cpp:131]   --->   Operation 70 'add' 'add_ln131_2' <Predicate = (!icmp_ln130)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln131_3 = add i10 %zext_ln130_1, %add_ln131_2" [lenet/lenet_hls.cpp:131]   --->   Operation 71 'add' 'add_ln131_3' <Predicate = (!icmp_ln130)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (1.63ns)   --->   "%add_ln131_4 = add i12 %zext_ln131_2, %zext_ln126" [lenet/lenet_hls.cpp:131]   --->   Operation 72 'add' 'add_ln131_4' <Predicate = (!icmp_ln130)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln131_7 = zext i12 %add_ln131_4 to i64" [lenet/lenet_hls.cpp:131]   --->   Operation 73 'zext' 'zext_ln131_7' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %add_ln131_4, i2 0)" [lenet/lenet_hls.cpp:131]   --->   Operation 74 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln131_8 = zext i14 %tmp_12 to i64" [lenet/lenet_hls.cpp:131]   --->   Operation 75 'zext' 'zext_ln131_8' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln131_5 = add i64 %zext_ln131_8, %zext_ln131_7" [lenet/lenet_hls.cpp:131]   --->   Operation 76 'add' 'add_ln131_5' <Predicate = (!icmp_ln130)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln131_6 = add i64 %zext_ln131_1, %add_ln131_5" [lenet/lenet_hls.cpp:131]   --->   Operation 77 'add' 'add_ln131_6' <Predicate = (!icmp_ln130)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i64 %add_ln131_6 to i17" [lenet/lenet_hls.cpp:131]   --->   Operation 78 'trunc' 'trunc_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln131_1 = trunc i64 %add_ln131_6 to i15" [lenet/lenet_hls.cpp:131]   --->   Operation 79 'trunc' 'trunc_ln131_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 80 'br' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln131_6 = zext i10 %add_ln131_3 to i64" [lenet/lenet_hls.cpp:131]   --->   Operation 81 'zext' 'zext_ln131_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln131_6" [lenet/lenet_hls.cpp:131]   --->   Operation 82 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln131_1, i2 0)" [lenet/lenet_hls.cpp:131]   --->   Operation 83 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln131_7 = add i17 %p_shl_cast, %trunc_ln131" [lenet/lenet_hls.cpp:131]   --->   Operation 84 'add' 'add_ln131_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln131_8 = add i17 %zext_ln130, %add_ln131_7" [lenet/lenet_hls.cpp:131]   --->   Operation 85 'add' 'add_ln131_8' <Predicate = true> <Delay = 3.93> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln131_9 = zext i17 %add_ln131_8 to i64" [lenet/lenet_hls.cpp:131]   --->   Operation 86 'zext' 'zext_ln131_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr [48000 x float]* %weights, i64 0, i64 %zext_ln131_9" [lenet/lenet_hls.cpp:131]   --->   Operation 87 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (3.25ns)   --->   "%weights_load = load float* %weights_addr, align 4" [lenet/lenet_hls.cpp:131]   --->   Operation 88 'load' 'weights_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_6 : Operation 89 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:131]   --->   Operation 89 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 90 [1/2] (3.25ns)   --->   "%weights_load = load float* %weights_addr, align 4" [lenet/lenet_hls.cpp:131]   --->   Operation 90 'load' 'weights_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_7 : Operation 91 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:131]   --->   Operation 91 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 92 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:131]   --->   Operation 92 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 93 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:131]   --->   Operation 93 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 94 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:131]   --->   Operation 94 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 95 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:131]   --->   Operation 95 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 96 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_3" [lenet/lenet_hls.cpp:131]   --->   Operation 96 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 97 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_3" [lenet/lenet_hls.cpp:131]   --->   Operation 97 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 98 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_3" [lenet/lenet_hls.cpp:131]   --->   Operation 98 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 99 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_3" [lenet/lenet_hls.cpp:131]   --->   Operation 99 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 100 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_3" [lenet/lenet_hls.cpp:131]   --->   Operation 100 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:130]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 3> <Delay = 3.25>
ST_17 : Operation 102 [1/2] (3.25ns)   --->   "%bias_load = load float* %bias_addr, align 4" [lenet/lenet_hls.cpp:134]   --->   Operation 102 'load' 'bias_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 18 <SV = 4> <Delay = 7.25>
ST_18 : Operation 103 [5/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:134]   --->   Operation 103 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 5> <Delay = 7.25>
ST_19 : Operation 104 [4/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:134]   --->   Operation 104 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 6> <Delay = 7.25>
ST_20 : Operation 105 [3/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:134]   --->   Operation 105 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 7> <Delay = 7.25>
ST_21 : Operation 106 [2/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:134]   --->   Operation 106 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 8> <Delay = 7.25>
ST_22 : Operation 107 [1/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:134]   --->   Operation 107 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 9> <Delay = 3.25>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%output_0_0_addr = getelementptr [120 x float]* %output_0_0, i64 0, i64 %zext_ln131" [lenet/lenet_hls.cpp:134]   --->   Operation 108 'getelementptr' 'output_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (3.25ns)   --->   "store float %tmp, float* %output_0_0_addr, align 4" [lenet/lenet_hls.cpp:134]   --->   Operation 109 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "br label %1" [lenet/lenet_hls.cpp:123]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', lenet/lenet_hls.cpp:123) [7]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', lenet/lenet_hls.cpp:123) [7]  (0 ns)
	'add' operation ('co', lenet/lenet_hls.cpp:123) [10]  (1.87 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bias_addr', lenet/lenet_hls.cpp:134) [82]  (0 ns)
	'load' operation ('bias_load', lenet/lenet_hls.cpp:134) on array 'bias' [83]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum') with incoming values : ('sum', lenet/lenet_hls.cpp:131) [40]  (1.77 ns)

 <State 5>: 7.4ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', lenet/lenet_hls.cpp:130) [41]  (0 ns)
	'add' operation ('add_ln131', lenet/lenet_hls.cpp:131) [51]  (0 ns)
	'add' operation ('add_ln131_1', lenet/lenet_hls.cpp:131) [52]  (3.67 ns)
	'add' operation ('add_ln131_2', lenet/lenet_hls.cpp:131) [55]  (0 ns)
	'add' operation ('add_ln131_3', lenet/lenet_hls.cpp:131) [56]  (3.73 ns)

 <State 6>: 7.19ns
The critical path consists of the following:
	'add' operation ('add_ln131_7', lenet/lenet_hls.cpp:131) [68]  (0 ns)
	'add' operation ('add_ln131_8', lenet/lenet_hls.cpp:131) [69]  (3.93 ns)
	'getelementptr' operation ('weights_addr', lenet/lenet_hls.cpp:131) [71]  (0 ns)
	'load' operation ('weights_load', lenet/lenet_hls.cpp:131) on array 'weights' [72]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('weights_load', lenet/lenet_hls.cpp:131) on array 'weights' [72]  (3.25 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', lenet/lenet_hls.cpp:131) [74]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', lenet/lenet_hls.cpp:131) [74]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', lenet/lenet_hls.cpp:131) [74]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', lenet/lenet_hls.cpp:131) [74]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet/lenet_hls.cpp:131) [75]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet/lenet_hls.cpp:131) [75]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet/lenet_hls.cpp:131) [75]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet/lenet_hls.cpp:131) [75]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', lenet/lenet_hls.cpp:131) [75]  (7.26 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('bias_load', lenet/lenet_hls.cpp:134) on array 'bias' [83]  (3.25 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lenet/lenet_hls.cpp:134) [84]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lenet/lenet_hls.cpp:134) [84]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lenet/lenet_hls.cpp:134) [84]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lenet/lenet_hls.cpp:134) [84]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', lenet/lenet_hls.cpp:134) [84]  (7.26 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_0_addr', lenet/lenet_hls.cpp:134) [85]  (0 ns)
	'store' operation ('store_ln134', lenet/lenet_hls.cpp:134) of variable 'tmp', lenet/lenet_hls.cpp:134 on array 'output_0_0' [86]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
