Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec  5 14:39:39 2019
| Host         : qed running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.437        0.000                      0                 6965        0.057        0.000                      0                 6965        1.500        0.000                       0                  3889  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
fe_clk                {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          
  trigger_clk         {0.000 2.000}        4.000           250.000         
usb_clk               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fe_clk                      6.337        0.000                      0                 2012        0.057        0.000                      0                 2012        5.000        0.000                       0                   849  
  clkfbout_clk_wiz_0                                                                                                                                                   14.408        0.000                       0                     3  
  trigger_clk               0.437        0.000                      0                  136        0.114        0.000                      0                  136        1.500        0.000                       0                  1408  
usb_clk                     1.926        0.000                      0                 4816        0.121        0.000                      0                 4816        4.000        0.000                       0                  1629  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fe_clk             fe_clk                  14.897        0.000                      0                    1        0.377        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[499]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 1.600ns (17.555%)  route 7.514ns (82.445%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 20.212 - 16.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.367     4.467    U_trigger/clk_fe_buf
    SLICE_X26Y10         FDRE                                         r  U_trigger/delay_counter_fe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.433     4.900 r  U_trigger/delay_counter_fe_reg[5]/Q
                         net (fo=4, routed)           1.053     5.952    U_trigger/out[5]
    SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.105     6.057 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.057    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.501 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.501    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.632 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.501     7.134    U_trigger/capture_enable_start0
    SLICE_X26Y14         LUT5 (Prop_lut5_I4_O)        0.277     7.411 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.599     8.010    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.105     8.115 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.147     9.262    U_fe_capture/LED_TRIG_OBUF
    SLICE_X26Y15         LUT4 (Prop_lut4_I1_O)        0.105     9.367 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         4.214    13.581    U_pattern_matcher/SR[0]
    SLICE_X6Y46          FDRE                                         r  U_pattern_matcher/input_data_reg[499]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.271    20.212    U_pattern_matcher/clk_fe_buf
    SLICE_X6Y46          FDRE                                         r  U_pattern_matcher/input_data_reg[499]/C
                         clock pessimism              0.164    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X6Y46          FDRE (Setup_fdre_C_R)       -0.423    19.918    U_pattern_matcher/input_data_reg[499]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 U_fe_capture/fe_rxvalid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[380]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 0.587ns (6.321%)  route 8.700ns (93.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 20.192 - 16.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.429     4.529    U_fe_capture/clk_fe_buf
    SLICE_X35Y14         FDRE                                         r  U_fe_capture/fe_rxvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.348     4.877 r  U_fe_capture/fe_rxvalid_reg_reg/Q
                         net (fo=2, routed)           0.806     5.683    U_pattern_matcher/fe_capture_pm_wr
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.239     5.922 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.894    13.816    U_pattern_matcher/match_trigger00_out
    SLICE_X19Y36         FDRE                                         r  U_pattern_matcher/input_data_reg[380]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.251    20.192    U_pattern_matcher/clk_fe_buf
    SLICE_X19Y36         FDRE                                         r  U_pattern_matcher/input_data_reg[380]/C
                         clock pessimism              0.224    20.417    
                         clock uncertainty           -0.035    20.381    
    SLICE_X19Y36         FDRE (Setup_fdre_C_CE)      -0.168    20.213    U_pattern_matcher/input_data_reg[380]
  -------------------------------------------------------------------
                         required time                         20.213    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[465]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 1.600ns (18.012%)  route 7.283ns (81.988%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 20.212 - 16.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.367     4.467    U_trigger/clk_fe_buf
    SLICE_X26Y10         FDRE                                         r  U_trigger/delay_counter_fe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.433     4.900 r  U_trigger/delay_counter_fe_reg[5]/Q
                         net (fo=4, routed)           1.053     5.952    U_trigger/out[5]
    SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.105     6.057 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.057    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.501 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.501    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.632 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.501     7.134    U_trigger/capture_enable_start0
    SLICE_X26Y14         LUT5 (Prop_lut5_I4_O)        0.277     7.411 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.599     8.010    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.105     8.115 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.147     9.262    U_fe_capture/LED_TRIG_OBUF
    SLICE_X26Y15         LUT4 (Prop_lut4_I1_O)        0.105     9.367 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.982    13.349    U_pattern_matcher/SR[0]
    SLICE_X6Y43          FDRE                                         r  U_pattern_matcher/input_data_reg[465]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.271    20.212    U_pattern_matcher/clk_fe_buf
    SLICE_X6Y43          FDRE                                         r  U_pattern_matcher/input_data_reg[465]/C
                         clock pessimism              0.164    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X6Y43          FDRE (Setup_fdre_C_R)       -0.423    19.918    U_pattern_matcher/input_data_reg[465]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[473]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 1.600ns (18.012%)  route 7.283ns (81.988%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 20.212 - 16.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.367     4.467    U_trigger/clk_fe_buf
    SLICE_X26Y10         FDRE                                         r  U_trigger/delay_counter_fe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.433     4.900 r  U_trigger/delay_counter_fe_reg[5]/Q
                         net (fo=4, routed)           1.053     5.952    U_trigger/out[5]
    SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.105     6.057 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.057    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.501 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.501    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.632 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.501     7.134    U_trigger/capture_enable_start0
    SLICE_X26Y14         LUT5 (Prop_lut5_I4_O)        0.277     7.411 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.599     8.010    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.105     8.115 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.147     9.262    U_fe_capture/LED_TRIG_OBUF
    SLICE_X26Y15         LUT4 (Prop_lut4_I1_O)        0.105     9.367 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.982    13.349    U_pattern_matcher/SR[0]
    SLICE_X6Y43          FDRE                                         r  U_pattern_matcher/input_data_reg[473]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.271    20.212    U_pattern_matcher/clk_fe_buf
    SLICE_X6Y43          FDRE                                         r  U_pattern_matcher/input_data_reg[473]/C
                         clock pessimism              0.164    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X6Y43          FDRE (Setup_fdre_C_R)       -0.423    19.918    U_pattern_matcher/input_data_reg[473]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[475]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 1.600ns (18.012%)  route 7.283ns (81.988%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 20.212 - 16.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.367     4.467    U_trigger/clk_fe_buf
    SLICE_X26Y10         FDRE                                         r  U_trigger/delay_counter_fe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.433     4.900 r  U_trigger/delay_counter_fe_reg[5]/Q
                         net (fo=4, routed)           1.053     5.952    U_trigger/out[5]
    SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.105     6.057 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.057    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.501 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.501    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.632 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.501     7.134    U_trigger/capture_enable_start0
    SLICE_X26Y14         LUT5 (Prop_lut5_I4_O)        0.277     7.411 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.599     8.010    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.105     8.115 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.147     9.262    U_fe_capture/LED_TRIG_OBUF
    SLICE_X26Y15         LUT4 (Prop_lut4_I1_O)        0.105     9.367 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.982    13.349    U_pattern_matcher/SR[0]
    SLICE_X6Y43          FDRE                                         r  U_pattern_matcher/input_data_reg[475]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.271    20.212    U_pattern_matcher/clk_fe_buf
    SLICE_X6Y43          FDRE                                         r  U_pattern_matcher/input_data_reg[475]/C
                         clock pessimism              0.164    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X6Y43          FDRE (Setup_fdre_C_R)       -0.423    19.918    U_pattern_matcher/input_data_reg[475]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[481]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 1.600ns (18.012%)  route 7.283ns (81.988%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 20.212 - 16.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.367     4.467    U_trigger/clk_fe_buf
    SLICE_X26Y10         FDRE                                         r  U_trigger/delay_counter_fe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y10         FDRE (Prop_fdre_C_Q)         0.433     4.900 r  U_trigger/delay_counter_fe_reg[5]/Q
                         net (fo=4, routed)           1.053     5.952    U_trigger/out[5]
    SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.105     6.057 r  U_trigger/capture_enable_start0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.057    U_trigger/capture_enable_start0_carry_i_3_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.501 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.501    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.632 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.501     7.134    U_trigger/capture_enable_start0
    SLICE_X26Y14         LUT5 (Prop_lut5_I4_O)        0.277     7.411 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.599     8.010    U_fe_capture/ctr_running_reg_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.105     8.115 f  U_fe_capture/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.147     9.262    U_fe_capture/LED_TRIG_OBUF
    SLICE_X26Y15         LUT4 (Prop_lut4_I1_O)        0.105     9.367 r  U_fe_capture/input_data[503]_i_1/O
                         net (fo=512, routed)         3.982    13.349    U_pattern_matcher/SR[0]
    SLICE_X6Y43          FDRE                                         r  U_pattern_matcher/input_data_reg[481]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.271    20.212    U_pattern_matcher/clk_fe_buf
    SLICE_X6Y43          FDRE                                         r  U_pattern_matcher/input_data_reg[481]/C
                         clock pessimism              0.164    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X6Y43          FDRE (Setup_fdre_C_R)       -0.423    19.918    U_pattern_matcher/input_data_reg[481]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 U_fe_capture/fe_rxvalid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[388]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 0.587ns (6.419%)  route 8.557ns (93.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 20.192 - 16.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.429     4.529    U_fe_capture/clk_fe_buf
    SLICE_X35Y14         FDRE                                         r  U_fe_capture/fe_rxvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.348     4.877 r  U_fe_capture/fe_rxvalid_reg_reg/Q
                         net (fo=2, routed)           0.806     5.683    U_pattern_matcher/fe_capture_pm_wr
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.239     5.922 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.751    13.673    U_pattern_matcher/match_trigger00_out
    SLICE_X18Y36         FDRE                                         r  U_pattern_matcher/input_data_reg[388]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.251    20.192    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y36         FDRE                                         r  U_pattern_matcher/input_data_reg[388]/C
                         clock pessimism              0.224    20.417    
                         clock uncertainty           -0.035    20.381    
    SLICE_X18Y36         FDRE (Setup_fdre_C_CE)      -0.136    20.245    U_pattern_matcher/input_data_reg[388]
  -------------------------------------------------------------------
                         required time                         20.245    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 U_fe_capture/fe_rxvalid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[396]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 0.587ns (6.419%)  route 8.557ns (93.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 20.192 - 16.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.429     4.529    U_fe_capture/clk_fe_buf
    SLICE_X35Y14         FDRE                                         r  U_fe_capture/fe_rxvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.348     4.877 r  U_fe_capture/fe_rxvalid_reg_reg/Q
                         net (fo=2, routed)           0.806     5.683    U_pattern_matcher/fe_capture_pm_wr
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.239     5.922 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.751    13.673    U_pattern_matcher/match_trigger00_out
    SLICE_X18Y36         FDRE                                         r  U_pattern_matcher/input_data_reg[396]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.251    20.192    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y36         FDRE                                         r  U_pattern_matcher/input_data_reg[396]/C
                         clock pessimism              0.224    20.417    
                         clock uncertainty           -0.035    20.381    
    SLICE_X18Y36         FDRE (Setup_fdre_C_CE)      -0.136    20.245    U_pattern_matcher/input_data_reg[396]
  -------------------------------------------------------------------
                         required time                         20.245    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 U_fe_capture/fe_rxvalid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[402]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 0.587ns (6.419%)  route 8.557ns (93.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 20.192 - 16.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.429     4.529    U_fe_capture/clk_fe_buf
    SLICE_X35Y14         FDRE                                         r  U_fe_capture/fe_rxvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.348     4.877 r  U_fe_capture/fe_rxvalid_reg_reg/Q
                         net (fo=2, routed)           0.806     5.683    U_pattern_matcher/fe_capture_pm_wr
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.239     5.922 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.751    13.673    U_pattern_matcher/match_trigger00_out
    SLICE_X18Y36         FDRE                                         r  U_pattern_matcher/input_data_reg[402]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.251    20.192    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y36         FDRE                                         r  U_pattern_matcher/input_data_reg[402]/C
                         clock pessimism              0.224    20.417    
                         clock uncertainty           -0.035    20.381    
    SLICE_X18Y36         FDRE (Setup_fdre_C_CE)      -0.136    20.245    U_pattern_matcher/input_data_reg[402]
  -------------------------------------------------------------------
                         required time                         20.245    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 U_fe_capture/fe_rxvalid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[404]/CE
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 0.587ns (6.419%)  route 8.557ns (93.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 20.192 - 16.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.429     4.529    U_fe_capture/clk_fe_buf
    SLICE_X35Y14         FDRE                                         r  U_fe_capture/fe_rxvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.348     4.877 r  U_fe_capture/fe_rxvalid_reg_reg/Q
                         net (fo=2, routed)           0.806     5.683    U_pattern_matcher/fe_capture_pm_wr
    SLICE_X35Y18         LUT2 (Prop_lut2_I1_O)        0.239     5.922 r  U_pattern_matcher/input_data[503]_i_2/O
                         net (fo=506, routed)         7.751    13.673    U_pattern_matcher/match_trigger00_out
    SLICE_X18Y36         FDRE                                         r  U_pattern_matcher/input_data_reg[404]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.251    20.192    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y36         FDRE                                         r  U_pattern_matcher/input_data_reg[404]/C
                         clock pessimism              0.224    20.417    
                         clock uncertainty           -0.035    20.381    
    SLICE_X18Y36         FDRE (Setup_fdre_C_CE)      -0.136    20.245    U_pattern_matcher/input_data_reg[404]
  -------------------------------------------------------------------
                         required time                         20.245    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  6.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fe_data[1]
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture/fe_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.322ns (48.713%)  route 1.392ns (51.287%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    A10                                               0.000     2.000 r  fe_data[1] (IN)
                         net (fo=0)                   0.000     2.000    fe_data[1]
    A10                  IBUF (Prop_ibuf_I_O)         1.322     3.322 r  fe_data_IBUF[1]_inst/O
                         net (fo=1, routed)           1.392     4.715    U_fe_capture/fe_data_reg_reg[7]_1[1]
    SLICE_X1Y15          FDRE                                         r  U_fe_capture/fe_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_fe_capture/clk_fe_buf
    SLICE_X1Y15          FDRE                                         r  U_fe_capture/fe_data_reg_reg[1]/C
                         clock pessimism              0.000     4.475    
                         clock uncertainty            0.035     4.510    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.148     4.658    U_fe_capture/fe_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.658    
                         arrival time                           4.715    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fe_rxvalid
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture/fe_rxvalid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 1.333ns (47.852%)  route 1.453ns (52.148%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    M11                                               0.000     2.000 r  fe_rxvalid (IN)
                         net (fo=0)                   0.000     2.000    fe_rxvalid
    M11                  IBUF (Prop_ibuf_I_O)         1.333     3.333 r  fe_rxvalid_IBUF_inst/O
                         net (fo=10, routed)          1.453     4.785    U_fe_capture/E[0]
    SLICE_X35Y14         FDRE                                         r  U_fe_capture/fe_rxvalid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.429     4.529    U_fe_capture/clk_fe_buf
    SLICE_X35Y14         FDRE                                         r  U_fe_capture/fe_rxvalid_reg_reg/C
                         clock pessimism              0.000     4.529    
                         clock uncertainty            0.035     4.564    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.146     4.710    U_fe_capture/fe_rxvalid_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.710    
                         arrival time                           4.785    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.899%)  route 0.229ns (64.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.554     1.413    U_pattern_matcher/clk_fe_buf
    SLICE_X19Y19         FDRE                                         r  U_pattern_matcher/input_data_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.128     1.541 r  U_pattern_matcher/input_data_reg[80]/Q
                         net (fo=2, routed)           0.229     1.769    U_pattern_matcher/input_data[80]
    SLICE_X16Y20         FDRE                                         r  U_pattern_matcher/input_data_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.822     1.924    U_pattern_matcher/clk_fe_buf
    SLICE_X16Y20         FDRE                                         r  U_pattern_matcher/input_data_reg[88]/C
                         clock pessimism             -0.248     1.676    
    SLICE_X16Y20         FDRE (Hold_fdre_C_D)         0.012     1.688    U_pattern_matcher/input_data_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 fe_data[5]
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture/fe_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 1.304ns (47.133%)  route 1.462ns (52.867%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.475ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    E11                                               0.000     2.000 r  fe_data[5] (IN)
                         net (fo=0)                   0.000     2.000    fe_data[5]
    E11                  IBUF (Prop_ibuf_I_O)         1.304     3.304 r  fe_data_IBUF[5]_inst/O
                         net (fo=1, routed)           1.462     4.766    U_fe_capture/fe_data_reg_reg[7]_1[5]
    SLICE_X0Y15          FDRE                                         r  U_fe_capture/fe_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.375     4.475    U_fe_capture/clk_fe_buf
    SLICE_X0Y15          FDRE                                         r  U_fe_capture/fe_data_reg_reg[5]/C
                         clock pessimism              0.000     4.475    
                         clock uncertainty            0.035     4.510    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.162     4.672    U_fe_capture/fe_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.672    
                         arrival time                           4.766    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[264]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[272]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.309%)  route 0.295ns (67.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.558     1.417    U_pattern_matcher/clk_fe_buf
    SLICE_X16Y33         FDRE                                         r  U_pattern_matcher/input_data_reg[264]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  U_pattern_matcher/input_data_reg[264]/Q
                         net (fo=2, routed)           0.295     1.853    U_pattern_matcher/input_data[264]
    SLICE_X21Y27         FDRE                                         r  U_pattern_matcher/input_data_reg[272]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.818     1.920    U_pattern_matcher/clk_fe_buf
    SLICE_X21Y27         FDRE                                         r  U_pattern_matcher/input_data_reg[272]/C
                         clock pessimism             -0.248     1.672    
    SLICE_X21Y27         FDRE (Hold_fdre_C_D)         0.070     1.742    U_pattern_matcher/input_data_reg[272]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[136]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.437%)  route 0.065ns (31.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.554     1.413    U_pattern_matcher/clk_fe_buf
    SLICE_X11Y23         FDRE                                         r  U_pattern_matcher/input_data_reg[136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.554 r  U_pattern_matcher/input_data_reg[136]/Q
                         net (fo=2, routed)           0.065     1.619    U_pattern_matcher/input_data[136]
    SLICE_X10Y23         FDRE                                         r  U_pattern_matcher/input_data_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.821     1.923    U_pattern_matcher/clk_fe_buf
    SLICE_X10Y23         FDRE                                         r  U_pattern_matcher/input_data_reg[144]/C
                         clock pessimism             -0.497     1.426    
    SLICE_X10Y23         FDRE (Hold_fdre_C_D)         0.076     1.502    U_pattern_matcher/input_data_reg[144]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_pw/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.559     1.418    U_reg_pw/U_match_cdc/clk_fe_buf
    SLICE_X29Y18         FDRE                                         r  U_reg_pw/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  U_reg_pw/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.614    U_reg_pw/U_match_cdc/ack_pipe[0]
    SLICE_X29Y18         FDRE                                         r  U_reg_pw/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.826     1.928    U_reg_pw/U_match_cdc/clk_fe_buf
    SLICE_X29Y18         FDRE                                         r  U_reg_pw/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.510     1.418    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.075     1.493    U_reg_pw/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.592     1.451    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X39Y8          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.592 r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.647    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X39Y8          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.863     1.965    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X39Y8          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.514     1.451    
    SLICE_X39Y8          FDPE (Hold_fdpe_C_D)         0.075     1.526    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fe_capture/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.586     1.445    U_fe_capture/clk_fe_buf
    SLICE_X37Y18         FDRE                                         r  U_fe_capture/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  U_fe_capture/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.641    U_fe_capture/arm_pipe[0]
    SLICE_X37Y18         FDRE                                         r  U_fe_capture/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.855     1.957    U_fe_capture/clk_fe_buf
    SLICE_X37Y18         FDRE                                         r  U_fe_capture/arm_pipe_reg[1]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.075     1.520    U_fe_capture/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_trigger/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.560     1.419    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X23Y13         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  U_trigger/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.615    U_trigger/U_match_cdc/ack_pipe[0]
    SLICE_X23Y13         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.829     1.931    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X23Y13         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.512     1.419    
    SLICE_X23Y13         FDRE (Hold_fdre_C_D)         0.075     1.494    U_trigger/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         16.000      13.830     RAMB36_X0Y0      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y1    clk_fe_buf_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkin1_bufg/I
Min Period        n/a     ODDR/C             n/a            1.474         16.000      14.526     OLOGIC_X1Y39     U_cw_clk/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X36Y31     U_pattern_matcher/input_data_reg[333]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X37Y30     U_pattern_matcher/input_data_reg[334]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X36Y31     U_pattern_matcher/input_data_reg[335]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X35Y33     U_pattern_matcher/input_data_reg[336]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X33Y33     U_pattern_matcher/input_data_reg[337]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y9      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y9      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y3      U_usb_autodetect/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         8.000       7.500      SLICE_X28Y3      U_usb_autodetect/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X28Y3      U_usb_autodetect/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y3      U_usb_autodetect/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X28Y4      U_usb_autodetect/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y3      U_usb_autodetect/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y9      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y9      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X36Y31     U_pattern_matcher/input_data_reg[333]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X37Y30     U_pattern_matcher/input_data_reg[334]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X36Y31     U_pattern_matcher/input_data_reg[335]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X35Y33     U_pattern_matcher/input_data_reg[336]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X33Y33     U_pattern_matcher/input_data_reg[337]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X34Y30     U_pattern_matcher/input_data_reg[338]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.301ns (39.458%)  route 1.996ns (60.542%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 8.205 - 4.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.376     4.476    U_trigger/clk_out1
    SLICE_X17Y1          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.856     5.710    U_trigger/num_triggers_r[0]
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.105     5.815 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     5.959    U_trigger/state0_carry_i_3_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.377 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.377    U_trigger/state0_carry_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.475 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.475    U_trigger/state0_carry__0_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.573 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.573    U_trigger/state0_carry__1_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.671 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.548     7.219    U_trigger/state0_carry__2_n_0
    SLICE_X16Y5          LUT5 (Prop_lut5_I3_O)        0.105     7.324 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.449     7.773    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X17Y5          FDRE                                         r  U_trigger/trigger_width_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.264     8.205    U_trigger/clk_out1
    SLICE_X17Y5          FDRE                                         r  U_trigger/trigger_width_reg[5]/C
                         clock pessimism              0.242     8.448    
                         clock uncertainty           -0.069     8.378    
    SLICE_X17Y5          FDRE (Setup_fdre_C_CE)      -0.168     8.210    U_trigger/trigger_width_reg[5]
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.301ns (39.458%)  route 1.996ns (60.542%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 8.205 - 4.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.376     4.476    U_trigger/clk_out1
    SLICE_X17Y1          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.856     5.710    U_trigger/num_triggers_r[0]
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.105     5.815 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     5.959    U_trigger/state0_carry_i_3_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.377 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.377    U_trigger/state0_carry_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.475 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.475    U_trigger/state0_carry__0_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.573 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.573    U_trigger/state0_carry__1_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.671 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.548     7.219    U_trigger/state0_carry__2_n_0
    SLICE_X16Y5          LUT5 (Prop_lut5_I3_O)        0.105     7.324 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.449     7.773    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X17Y5          FDRE                                         r  U_trigger/trigger_width_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.264     8.205    U_trigger/clk_out1
    SLICE_X17Y5          FDRE                                         r  U_trigger/trigger_width_reg[6]/C
                         clock pessimism              0.242     8.448    
                         clock uncertainty           -0.069     8.378    
    SLICE_X17Y5          FDRE (Setup_fdre_C_CE)      -0.168     8.210    U_trigger/trigger_width_reg[6]
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.436ns (44.235%)  route 1.810ns (55.765%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 8.211 - 4.000 ) 
    Source Clock Delay      (SCD):    4.479ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.379     4.479    U_trigger/clk_out1
    SLICE_X8Y3           FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.379     4.858 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.783     5.640    U_trigger/trigger_delay__0[3]
    SLICE_X14Y2          LUT4 (Prop_lut4_I0_O)        0.105     5.745 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.745    U_trigger/state2_carry_i_7_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.189 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.189    U_trigger/state2_carry_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.289 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.289    U_trigger/state2_carry__0_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.420 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.467     6.887    U_trigger/state22_in
    SLICE_X13Y3          LUT5 (Prop_lut5_I3_O)        0.277     7.164 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.561     7.725    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X9Y1           FDRE                                         r  U_trigger/trigger_delay_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.270     8.211    U_trigger/clk_out1
    SLICE_X9Y1           FDRE                                         r  U_trigger/trigger_delay_reg[12]/C
                         clock pessimism              0.239     8.451    
                         clock uncertainty           -0.069     8.381    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.168     8.213    U_trigger/trigger_delay_reg[12]
  -------------------------------------------------------------------
                         required time                          8.213    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.301ns (40.037%)  route 1.948ns (59.963%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 8.209 - 4.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.376     4.476    U_trigger/clk_out1
    SLICE_X17Y1          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.856     5.710    U_trigger/num_triggers_r[0]
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.105     5.815 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     5.959    U_trigger/state0_carry_i_3_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.377 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.377    U_trigger/state0_carry_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.475 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.475    U_trigger/state0_carry__0_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.573 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.573    U_trigger/state0_carry__1_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.671 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.548     7.219    U_trigger/state0_carry__2_n_0
    SLICE_X16Y5          LUT5 (Prop_lut5_I3_O)        0.105     7.324 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.401     7.725    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X14Y6          FDRE                                         r  U_trigger/trigger_width_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.268     8.209    U_trigger/clk_out1
    SLICE_X14Y6          FDRE                                         r  U_trigger/trigger_width_reg[15]/C
                         clock pessimism              0.224     8.434    
                         clock uncertainty           -0.069     8.364    
    SLICE_X14Y6          FDRE (Setup_fdre_C_CE)      -0.136     8.228    U_trigger/trigger_width_reg[15]
  -------------------------------------------------------------------
                         required time                          8.228    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.301ns (40.037%)  route 1.948ns (59.963%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 8.209 - 4.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.376     4.476    U_trigger/clk_out1
    SLICE_X17Y1          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.856     5.710    U_trigger/num_triggers_r[0]
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.105     5.815 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     5.959    U_trigger/state0_carry_i_3_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.377 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.377    U_trigger/state0_carry_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.475 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.475    U_trigger/state0_carry__0_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.573 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.573    U_trigger/state0_carry__1_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.671 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.548     7.219    U_trigger/state0_carry__2_n_0
    SLICE_X16Y5          LUT5 (Prop_lut5_I3_O)        0.105     7.324 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.401     7.725    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X14Y6          FDRE                                         r  U_trigger/trigger_width_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.268     8.209    U_trigger/clk_out1
    SLICE_X14Y6          FDRE                                         r  U_trigger/trigger_width_reg[16]/C
                         clock pessimism              0.224     8.434    
                         clock uncertainty           -0.069     8.364    
    SLICE_X14Y6          FDRE (Setup_fdre_C_CE)      -0.136     8.228    U_trigger/trigger_width_reg[16]
  -------------------------------------------------------------------
                         required time                          8.228    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.301ns (40.037%)  route 1.948ns (59.963%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 8.209 - 4.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.376     4.476    U_trigger/clk_out1
    SLICE_X17Y1          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.856     5.710    U_trigger/num_triggers_r[0]
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.105     5.815 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     5.959    U_trigger/state0_carry_i_3_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.377 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.377    U_trigger/state0_carry_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.475 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.475    U_trigger/state0_carry__0_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.573 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.573    U_trigger/state0_carry__1_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.671 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.548     7.219    U_trigger/state0_carry__2_n_0
    SLICE_X16Y5          LUT5 (Prop_lut5_I3_O)        0.105     7.324 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.401     7.725    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X14Y6          FDRE                                         r  U_trigger/trigger_width_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.268     8.209    U_trigger/clk_out1
    SLICE_X14Y6          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
                         clock pessimism              0.224     8.434    
                         clock uncertainty           -0.069     8.364    
    SLICE_X14Y6          FDRE (Setup_fdre_C_CE)      -0.136     8.228    U_trigger/trigger_width_reg[1]
  -------------------------------------------------------------------
                         required time                          8.228    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 U_trigger/num_triggers_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.301ns (40.037%)  route 1.948ns (59.963%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 8.209 - 4.000 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.376     4.476    U_trigger/clk_out1
    SLICE_X17Y1          FDRE                                         r  U_trigger/num_triggers_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.379     4.855 r  U_trigger/num_triggers_r_reg[0]/Q
                         net (fo=32, routed)          0.856     5.710    U_trigger/num_triggers_r[0]
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.105     5.815 r  U_trigger/state0_carry_i_3/O
                         net (fo=1, routed)           0.143     5.959    U_trigger/state0_carry_i_3_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     6.377 r  U_trigger/state0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.377    U_trigger/state0_carry_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.475 r  U_trigger/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.475    U_trigger/state0_carry__0_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.573 r  U_trigger/state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.573    U_trigger/state0_carry__1_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.671 r  U_trigger/state0_carry__2/CO[3]
                         net (fo=8, routed)           0.548     7.219    U_trigger/state0_carry__2_n_0
    SLICE_X16Y5          LUT5 (Prop_lut5_I3_O)        0.105     7.324 r  U_trigger/trigger_width[16]_i_1/O
                         net (fo=17, routed)          0.401     7.725    U_trigger/trigger_width[16]_i_1_n_0
    SLICE_X14Y6          FDRE                                         r  U_trigger/trigger_width_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.268     8.209    U_trigger/clk_out1
    SLICE_X14Y6          FDRE                                         r  U_trigger/trigger_width_reg[8]/C
                         clock pessimism              0.224     8.434    
                         clock uncertainty           -0.069     8.364    
    SLICE_X14Y6          FDRE (Setup_fdre_C_CE)      -0.136     8.228    U_trigger/trigger_width_reg[8]
  -------------------------------------------------------------------
                         required time                          8.228    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 1.436ns (45.315%)  route 1.733ns (54.685%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 8.209 - 4.000 ) 
    Source Clock Delay      (SCD):    4.479ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.379     4.479    U_trigger/clk_out1
    SLICE_X8Y3           FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.379     4.858 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.783     5.640    U_trigger/trigger_delay__0[3]
    SLICE_X14Y2          LUT4 (Prop_lut4_I0_O)        0.105     5.745 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.745    U_trigger/state2_carry_i_7_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.189 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.189    U_trigger/state2_carry_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.289 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.289    U_trigger/state2_carry__0_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.420 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.467     6.887    U_trigger/state22_in
    SLICE_X13Y3          LUT5 (Prop_lut5_I3_O)        0.277     7.164 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.483     7.648    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X13Y3          FDRE                                         r  U_trigger/trigger_delay_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.268     8.209    U_trigger/clk_out1
    SLICE_X13Y3          FDRE                                         r  U_trigger/trigger_delay_reg[13]/C
                         clock pessimism              0.224     8.434    
                         clock uncertainty           -0.069     8.364    
    SLICE_X13Y3          FDRE (Setup_fdre_C_CE)      -0.168     8.196    U_trigger/trigger_delay_reg[13]
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 1.436ns (45.315%)  route 1.733ns (54.685%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 8.209 - 4.000 ) 
    Source Clock Delay      (SCD):    4.479ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.379     4.479    U_trigger/clk_out1
    SLICE_X8Y3           FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.379     4.858 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.783     5.640    U_trigger/trigger_delay__0[3]
    SLICE_X14Y2          LUT4 (Prop_lut4_I0_O)        0.105     5.745 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.745    U_trigger/state2_carry_i_7_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.189 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.189    U_trigger/state2_carry_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.289 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.289    U_trigger/state2_carry__0_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.420 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.467     6.887    U_trigger/state22_in
    SLICE_X13Y3          LUT5 (Prop_lut5_I3_O)        0.277     7.164 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.483     7.648    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X13Y3          FDRE                                         r  U_trigger/trigger_delay_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.268     8.209    U_trigger/clk_out1
    SLICE_X13Y3          FDRE                                         r  U_trigger/trigger_delay_reg[6]/C
                         clock pessimism              0.224     8.434    
                         clock uncertainty           -0.069     8.364    
    SLICE_X13Y3          FDRE (Setup_fdre_C_CE)      -0.168     8.196    U_trigger/trigger_delay_reg[6]
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 1.436ns (46.047%)  route 1.683ns (53.953%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 8.196 - 4.000 ) 
    Source Clock Delay      (SCD):    4.479ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.379     4.479    U_trigger/clk_out1
    SLICE_X8Y3           FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.379     4.858 r  U_trigger/trigger_delay_reg[3]/Q
                         net (fo=2, routed)           0.783     5.640    U_trigger/trigger_delay__0[3]
    SLICE_X14Y2          LUT4 (Prop_lut4_I0_O)        0.105     5.745 r  U_trigger/state2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.745    U_trigger/state2_carry_i_7_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.189 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.189    U_trigger/state2_carry_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.289 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.289    U_trigger/state2_carry__0_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.420 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.467     6.887    U_trigger/state22_in
    SLICE_X13Y3          LUT5 (Prop_lut5_I3_O)        0.277     7.164 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.433     7.597    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X18Y3          FDRE                                         r  U_trigger/trigger_delay_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        1.255     8.196    U_trigger/clk_out1
    SLICE_X18Y3          FDRE                                         r  U_trigger/trigger_delay_reg[14]/C
                         clock pessimism              0.164     8.361    
                         clock uncertainty           -0.069     8.291    
    SLICE_X18Y3          FDRE (Setup_fdre_C_CE)      -0.136     8.155    U_trigger/trigger_delay_reg[14]
  -------------------------------------------------------------------
                         required time                          8.155    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  0.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.382%)  route 0.286ns (60.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.561     1.420    U_trigger/clk_out1
    SLICE_X19Y9          FDRE                                         r  U_trigger/trigger_width_r_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_trigger/trigger_width_r_reg[0][6]/Q
                         net (fo=2, routed)           0.286     1.847    U_trigger/trigger_width_r[0]__0[6]
    SLICE_X17Y5          LUT5 (Prop_lut5_I3_O)        0.045     1.892 r  U_trigger/trigger_width[6]_i_1/O
                         net (fo=1, routed)           0.000     1.892    U_trigger/trigger_width[6]_i_1_n_0
    SLICE_X17Y5          FDRE                                         r  U_trigger/trigger_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.833     1.935    U_trigger/clk_out1
    SLICE_X17Y5          FDRE                                         r  U_trigger/trigger_width_reg[6]/C
                         clock pessimism             -0.248     1.687    
    SLICE_X17Y5          FDRE (Hold_fdre_C_D)         0.091     1.778    U_trigger/trigger_width_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.586     1.445    U_pattern_matcher/clk_out1
    SLICE_X35Y18         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  U_pattern_matcher/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.641    U_pattern_matcher/arm_pipe[0]
    SLICE_X35Y18         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.854     1.956    U_pattern_matcher/clk_out1
    SLICE_X35Y18         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X35Y18         FDRE (Hold_fdre_C_D)         0.075     1.520    U_pattern_matcher/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/req_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/req_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.560     1.419    U_trigger/U_match_cdc/clk_out1
    SLICE_X22Y13         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_fdre_C_Q)         0.164     1.583 r  U_trigger/U_match_cdc/req_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.638    U_trigger/U_match_cdc/req_pipe[0]
    SLICE_X22Y13         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.829     1.931    U_trigger/U_match_cdc/clk_out1
    SLICE_X22Y13         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/C
                         clock pessimism             -0.512     1.419    
    SLICE_X22Y13         FDRE (Hold_fdre_C_D)         0.060     1.479    U_trigger/U_match_cdc/req_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.209ns (40.002%)  route 0.313ns (59.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.561     1.420    U_trigger/clk_out1
    SLICE_X18Y9          FDRE                                         r  U_trigger/trigger_width_r_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.164     1.584 r  U_trigger/trigger_width_r_reg[0][4]/Q
                         net (fo=2, routed)           0.313     1.897    U_trigger/trigger_width_r[0]__0[4]
    SLICE_X16Y6          LUT5 (Prop_lut5_I3_O)        0.045     1.942 r  U_trigger/trigger_width[4]_i_1/O
                         net (fo=1, routed)           0.000     1.942    U_trigger/trigger_width[4]_i_1_n_0
    SLICE_X16Y6          FDRE                                         r  U_trigger/trigger_width_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.833     1.935    U_trigger/clk_out1
    SLICE_X16Y6          FDRE                                         r  U_trigger/trigger_width_reg[4]/C
                         clock pessimism             -0.248     1.687    
    SLICE_X16Y6          FDRE (Hold_fdre_C_D)         0.092     1.779    U_trigger/trigger_width_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/dst_req_r_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/dst_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.563     1.422    U_trigger/U_match_cdc/clk_out1
    SLICE_X22Y7          FDRE                                         r  U_trigger/U_match_cdc/dst_req_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.148     1.570 f  U_trigger/U_match_cdc/dst_req_r_reg/Q
                         net (fo=1, routed)           0.057     1.627    U_trigger/U_match_cdc/dst_req_r
    SLICE_X22Y7          LUT2 (Prop_lut2_I1_O)        0.098     1.725 r  U_trigger/U_match_cdc/dst_pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.725    U_trigger/U_match_cdc/dst_pulse0
    SLICE_X22Y7          FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.833     1.935    U_trigger/U_match_cdc/clk_out1
    SLICE_X22Y7          FDRE                                         r  U_trigger/U_match_cdc/dst_pulse_reg/C
                         clock pessimism             -0.513     1.422    
    SLICE_X22Y7          FDRE (Hold_fdre_C_D)         0.120     1.542    U_trigger/U_match_cdc/dst_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.383%)  route 0.103ns (35.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.566     1.425    U_trigger/clk_out1
    SLICE_X9Y3           FDRE                                         r  U_trigger/trigger_delay_r_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.566 r  U_trigger/trigger_delay_r_reg[0][18]/Q
                         net (fo=2, routed)           0.103     1.669    U_trigger/trigger_delay_r[0]__0[18]
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.714 r  U_trigger/trigger_delay[18]_i_1/O
                         net (fo=1, routed)           0.000     1.714    U_trigger/trigger_delay[18]_i_1_n_0
    SLICE_X8Y3           FDRE                                         r  U_trigger/trigger_delay_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.836     1.938    U_trigger/clk_out1
    SLICE_X8Y3           FDRE                                         r  U_trigger/trigger_delay_reg[18]/C
                         clock pessimism             -0.500     1.438    
    SLICE_X8Y3           FDRE (Hold_fdre_C_D)         0.091     1.529    U_trigger/trigger_delay_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.385%)  route 0.371ns (66.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.561     1.420    U_trigger/clk_out1
    SLICE_X20Y7          FDRE                                         r  U_trigger/trigger_width_r_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y7          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_trigger/trigger_width_r_reg[0][7]/Q
                         net (fo=2, routed)           0.371     1.932    U_trigger/trigger_width_r[0]__0[7]
    SLICE_X17Y6          LUT5 (Prop_lut5_I3_O)        0.045     1.977 r  U_trigger/trigger_width[7]_i_1/O
                         net (fo=1, routed)           0.000     1.977    U_trigger/trigger_width[7]_i_1_n_0
    SLICE_X17Y6          FDRE                                         r  U_trigger/trigger_width_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.833     1.935    U_trigger/clk_out1
    SLICE_X17Y6          FDRE                                         r  U_trigger/trigger_width_reg[7]/C
                         clock pessimism             -0.248     1.687    
    SLICE_X17Y6          FDRE (Hold_fdre_C_D)         0.092     1.779    U_trigger/trigger_width_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_trigger/O_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.678%)  route 0.361ns (63.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.562     1.421    U_trigger/clk_out1
    SLICE_X18Y4          FDRE                                         r  U_trigger/O_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDRE (Prop_fdre_C_Q)         0.164     1.585 f  U_trigger/O_trigger_reg/Q
                         net (fo=24, routed)          0.361     1.946    U_trigger/mcx_trig_OBUF
    SLICE_X12Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.991 r  U_trigger/delay_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.991    U_trigger/delay_counter[5]_i_1_n_0
    SLICE_X12Y4          FDRE                                         r  U_trigger/delay_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.835     1.937    U_trigger/clk_out1
    SLICE_X12Y4          FDRE                                         r  U_trigger/delay_counter_reg[5]/C
                         clock pessimism             -0.248     1.689    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.092     1.781    U_trigger/delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.666%)  route 0.130ns (38.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.567     1.426    U_trigger/clk_out1
    SLICE_X10Y2          FDRE                                         r  U_trigger/trigger_delay_r_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164     1.590 r  U_trigger/trigger_delay_r_reg[0][4]/Q
                         net (fo=2, routed)           0.130     1.720    U_trigger/trigger_delay_r[0]__0[4]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  U_trigger/trigger_delay[4]_i_1/O
                         net (fo=1, routed)           0.000     1.765    U_trigger/trigger_delay[4]_i_1_n_0
    SLICE_X12Y2          FDRE                                         r  U_trigger/trigger_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.836     1.938    U_trigger/clk_out1
    SLICE_X12Y2          FDRE                                         r  U_trigger/trigger_delay_reg[4]/C
                         clock pessimism             -0.477     1.461    
    SLICE_X12Y2          FDRE (Hold_fdre_C_D)         0.091     1.552    U_trigger/trigger_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_trigger/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.571%)  route 0.362ns (63.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.562     1.421    U_trigger/clk_out1
    SLICE_X18Y4          FDRE                                         r  U_trigger/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDRE (Prop_fdre_C_Q)         0.164     1.585 r  U_trigger/FSM_onehot_state_reg[2]/Q
                         net (fo=47, routed)          0.362     1.947    U_trigger/FSM_onehot_state_reg_n_0_[2]
    SLICE_X16Y5          LUT5 (Prop_lut5_I0_O)        0.045     1.992 r  U_trigger/trigger_width[13]_i_1/O
                         net (fo=1, routed)           0.000     1.992    U_trigger/trigger_width[13]_i_1_n_0
    SLICE_X16Y5          FDRE                                         r  U_trigger/trigger_width_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1407, routed)        0.833     1.935    U_trigger/clk_out1
    SLICE_X16Y5          FDRE                                         r  U_trigger/trigger_width_reg[13]/C
                         clock pessimism             -0.248     1.687    
    SLICE_X16Y5          FDRE (Hold_fdre_C_D)         0.092     1.779    U_trigger/trigger_width_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y0    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X18Y30     U_pattern_matcher/mask_r_reg[257]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X17Y32     U_pattern_matcher/mask_r_reg[258]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X20Y31     U_pattern_matcher/mask_r_reg[259]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X9Y15      U_pattern_matcher/mask_r_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X19Y32     U_pattern_matcher/mask_r_reg[260]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X17Y32     U_pattern_matcher/mask_r_reg[261]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X19Y33     U_pattern_matcher/mask_r_reg[262]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X19Y33     U_pattern_matcher/mask_r_reg[263]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X18Y30     U_pattern_matcher/mask_r_reg[257]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y31     U_pattern_matcher/mask_r_reg[259]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X2Y33      U_pattern_matcher/pattern_r_reg[220]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X2Y33      U_pattern_matcher/pattern_r_reg[221]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y27     U_pattern_matcher/mask_r_reg[291]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y27     U_pattern_matcher/mask_r_reg[292]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y27     U_pattern_matcher/mask_r_reg[293]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y27     U_pattern_matcher/mask_r_reg[297]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y27     U_pattern_matcher/mask_r_reg[298]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y27     U_pattern_matcher/mask_r_reg[299]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y32      U_pattern_matcher/pattern_r_reg[229]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y32      U_pattern_matcher/pattern_r_reg[230]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y3       U_trigger/trigger_delay_r_reg[0][18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X10Y4      U_trigger/trigger_delay_r_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X10Y2      U_trigger/trigger_delay_r_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y2      U_trigger/trigger_delay_r_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X22Y3      U_trigger/trigger_delay_r_reg[0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X23Y2      U_trigger/trigger_delay_r_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X14Y33     U_pattern_matcher/mask_r_reg[276]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X16Y34     U_pattern_matcher/mask_r_reg[279]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_reg[496]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 0.433ns (5.529%)  route 7.398ns (94.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y42         FDRE                                         r  U_usb_reg_main/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[0]/Q
                         net (fo=189, routed)         7.398    12.449    U_reg_pw/Q[0]
    SLICE_X5Y41          FDRE                                         r  U_reg_pw/reg_pattern_reg[496]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.270    14.293    U_reg_pw/clk_usb_buf
    SLICE_X5Y41          FDRE                                         r  U_reg_pw/reg_pattern_reg[496]/C
                         clock pessimism              0.164    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X5Y41          FDRE (Setup_fdre_C_D)       -0.047    14.375    U_reg_pw/reg_pattern_reg[496]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[468]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 0.433ns (5.550%)  route 7.369ns (94.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.426     4.607    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y19         FDRE                                         r  U_usb_reg_main/reg_datao_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.433     5.040 r  U_usb_reg_main/reg_datao_reg[4]/Q
                         net (fo=181, routed)         7.369    12.409    U_reg_pw/Q[4]
    SLICE_X9Y44          FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.270    14.293    U_reg_pw/clk_usb_buf
    SLICE_X9Y44          FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[468]/C
                         clock pessimism              0.164    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.070    14.352    U_reg_pw/reg_pattern_mask_reg[468]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 0.433ns (5.622%)  route 7.269ns (94.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y42         FDRE                                         r  U_usb_reg_main/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[0]/Q
                         net (fo=189, routed)         7.269    12.320    U_reg_pw/Q[0]
    SLICE_X11Y42         FDRE                                         r  U_reg_pw/reg_pattern_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.270    14.293    U_reg_pw/clk_usb_buf
    SLICE_X11Y42         FDRE                                         r  U_reg_pw/reg_pattern_reg[504]/C
                         clock pessimism              0.164    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)       -0.075    14.347    U_reg_pw/reg_pattern_reg[504]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[432]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 0.433ns (5.671%)  route 7.202ns (94.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 14.292 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y42         FDRE                                         r  U_usb_reg_main/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[0]/Q
                         net (fo=189, routed)         7.202    12.253    U_reg_pw/Q[0]
    SLICE_X5Y39          FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[432]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.269    14.292    U_reg_pw/clk_usb_buf
    SLICE_X5Y39          FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[432]/C
                         clock pessimism              0.164    14.456    
                         clock uncertainty           -0.035    14.421    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)       -0.047    14.374    U_reg_pw/reg_pattern_mask_reg[432]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_reg[392]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.433ns (5.752%)  route 7.095ns (94.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 14.288 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y42         FDRE                                         r  U_usb_reg_main/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[0]/Q
                         net (fo=189, routed)         7.095    12.146    U_reg_pw/Q[0]
    SLICE_X15Y38         FDRE                                         r  U_reg_pw/reg_pattern_reg[392]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.265    14.288    U_reg_pw/clk_usb_buf
    SLICE_X15Y38         FDRE                                         r  U_reg_pw/reg_pattern_reg[392]/C
                         clock pessimism              0.164    14.452    
                         clock uncertainty           -0.035    14.417    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)       -0.075    14.342    U_reg_pw/reg_pattern_reg[392]
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[464]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 0.433ns (5.707%)  route 7.154ns (94.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.437     4.618    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y42         FDRE                                         r  U_usb_reg_main/reg_datao_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.433     5.051 r  U_usb_reg_main/reg_datao_reg[0]/Q
                         net (fo=189, routed)         7.154    12.205    U_reg_pw/Q[0]
    SLICE_X10Y42         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[464]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.270    14.293    U_reg_pw/clk_usb_buf
    SLICE_X10Y42         FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[464]/C
                         clock pessimism              0.164    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)       -0.015    14.407    U_reg_pw/reg_pattern_mask_reg[464]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_mask_reg[442]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 0.433ns (5.718%)  route 7.139ns (94.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.420     4.601    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y23         FDRE                                         r  U_usb_reg_main/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.433     5.034 r  U_usb_reg_main/reg_datao_reg[2]/Q
                         net (fo=181, routed)         7.139    12.173    U_reg_pw/Q[2]
    SLICE_X1Y39          FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.271    14.294    U_reg_pw/clk_usb_buf
    SLICE_X1Y39          FDRE                                         r  U_reg_pw/reg_pattern_mask_reg[442]/C
                         clock pessimism              0.164    14.458    
                         clock uncertainty           -0.035    14.423    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)       -0.047    14.376    U_reg_pw/reg_pattern_mask_reg[442]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_reg[352]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        9.751ns  (logic 1.395ns (14.307%)  route 8.356ns (85.693%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 14.343 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3122, routed)        8.356    11.751    U_reg_pw/USB_SPARE0_IBUF
    SLICE_X32Y32         FDRE                                         r  U_reg_pw/reg_pattern_reg[352]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.320    14.343    U_reg_pw/clk_usb_buf
    SLICE_X32Y32         FDRE                                         r  U_reg_pw/reg_pattern_reg[352]/C
                         clock pessimism              0.000    14.343    
                         clock uncertainty           -0.035    14.308    
    SLICE_X32Y32         FDRE (Setup_fdre_C_R)       -0.352    13.956    U_reg_pw/reg_pattern_reg[352]
  -------------------------------------------------------------------
                         required time                         13.956    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_reg[353]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        9.751ns  (logic 1.395ns (14.307%)  route 8.356ns (85.693%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 14.343 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3122, routed)        8.356    11.751    U_reg_pw/USB_SPARE0_IBUF
    SLICE_X32Y32         FDRE                                         r  U_reg_pw/reg_pattern_reg[353]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.320    14.343    U_reg_pw/clk_usb_buf
    SLICE_X32Y32         FDRE                                         r  U_reg_pw/reg_pattern_reg[353]/C
                         clock pessimism              0.000    14.343    
                         clock uncertainty           -0.035    14.308    
    SLICE_X32Y32         FDRE (Setup_fdre_C_R)       -0.352    13.956    U_reg_pw/reg_pattern_reg[353]
  -------------------------------------------------------------------
                         required time                         13.956    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/reg_pattern_reg[355]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        9.751ns  (logic 1.395ns (14.307%)  route 8.356ns (85.693%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 14.343 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3122, routed)        8.356    11.751    U_reg_pw/USB_SPARE0_IBUF
    SLICE_X32Y32         FDRE                                         r  U_reg_pw/reg_pattern_reg[355]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        1.320    14.343    U_reg_pw/clk_usb_buf
    SLICE_X32Y32         FDRE                                         r  U_reg_pw/reg_pattern_reg[355]/C
                         clock pessimism              0.000    14.343    
                         clock uncertainty           -0.035    14.308    
    SLICE_X32Y32         FDRE (Setup_fdre_C_R)       -0.352    13.956    U_reg_pw/reg_pattern_reg[355]
  -------------------------------------------------------------------
                         required time                         13.956    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  2.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_pw/sniff_fifo_overflow_blocked_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/sniff_fifo_overflow_blocked_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.589     1.497    U_reg_pw/clk_usb_buf
    SLICE_X35Y13         FDRE                                         r  U_reg_pw/sniff_fifo_overflow_blocked_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  U_reg_pw/sniff_fifo_overflow_blocked_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.693    U_reg_pw/sniff_fifo_overflow_blocked_pipe[0]
    SLICE_X35Y13         FDRE                                         r  U_reg_pw/sniff_fifo_overflow_blocked_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.858     2.010    U_reg_pw/clk_usb_buf
    SLICE_X35Y13         FDRE                                         r  U_reg_pw/sniff_fifo_overflow_blocked_pipe_reg[1]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.075     1.572    U_reg_pw/sniff_fifo_overflow_blocked_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_reg_pw/U_stat_update_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_stat_update_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.585     1.493    U_reg_pw/U_stat_update_cdc/clk_usb_buf
    SLICE_X34Y19         FDRE                                         r  U_reg_pw/U_stat_update_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  U_reg_pw/U_stat_update_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.712    U_reg_pw/U_stat_update_cdc/ack_pipe[0]
    SLICE_X34Y19         FDRE                                         r  U_reg_pw/U_stat_update_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.853     2.005    U_reg_pw/U_stat_update_cdc/clk_usb_buf
    SLICE_X34Y19         FDRE                                         r  U_reg_pw/U_stat_update_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.513     1.493    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.060     1.553    U_reg_pw/U_stat_update_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_reg_pw/capturing_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/capturing_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.562     1.470    U_reg_pw/clk_usb_buf
    SLICE_X30Y13         FDRE                                         r  U_reg_pw/capturing_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  U_reg_pw/capturing_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.689    U_reg_pw/capturing_pipe[0]
    SLICE_X30Y13         FDRE                                         r  U_reg_pw/capturing_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.830     1.982    U_reg_pw/clk_usb_buf
    SLICE_X30Y13         FDRE                                         r  U_reg_pw/capturing_pipe_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X30Y13         FDRE (Hold_fdre_C_D)         0.060     1.530    U_reg_pw/capturing_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.566     1.474    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X28Y6          FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.693    U_usb_autodetect/U_match_cdc/ack_pipe[0]
    SLICE_X28Y6          FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.835     1.987    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X28Y6          FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.060     1.534    U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.222%)  route 0.279ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.599     1.507    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[14])
                                                      0.204     1.711 r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[14]
                         net (fo=1, routed)           0.279     1.990    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[14]
    RAMB36_X0Y1          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.873     2.026    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[14])
                                                      0.296     1.825    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.222%)  route 0.279ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.599     1.507    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[3])
                                                      0.204     1.711 r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[3]
                         net (fo=1, routed)           0.279     1.990    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[3]
    RAMB36_X0Y1          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.873     2.026    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[3])
                                                      0.296     1.825    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[5]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.222%)  route 0.279ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.599     1.507    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[5])
                                                      0.204     1.711 r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[5]
                         net (fo=1, routed)           0.279     1.990    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[5]
    RAMB36_X0Y1          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.873     2.026    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X0Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[5])
                                                      0.296     1.825    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_reg_pw/sniff_fifo_full_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/sniff_fifo_full_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.562     1.470    U_reg_pw/clk_usb_buf
    SLICE_X30Y13         FDRE                                         r  U_reg_pw/sniff_fifo_full_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  U_reg_pw/sniff_fifo_full_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.689    U_reg_pw/sniff_fifo_full_pipe[0]
    SLICE_X30Y13         FDRE                                         r  U_reg_pw/sniff_fifo_full_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.830     1.982    U_reg_pw/clk_usb_buf
    SLICE_X30Y13         FDRE                                         r  U_reg_pw/sniff_fifo_full_pipe_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X30Y13         FDRE (Hold_fdre_C_D)         0.053     1.523    U_reg_pw/sniff_fifo_full_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.222%)  route 0.279ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.598     1.506    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[3])
                                                      0.204     1.710 r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[3]
                         net (fo=1, routed)           0.279     1.989    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/p_16_out[3]
    RAMB36_X0Y2          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.871     2.024    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/rd_clk
    RAMB36_X0Y2          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.527    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[3])
                                                      0.296     1.823    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[5]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.222%)  route 0.279ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.598     1.506    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[5])
                                                      0.204     1.710 r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[5]
                         net (fo=1, routed)           0.279     1.989    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/p_16_out[5]
    RAMB36_X0Y2          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1628, routed)        0.871     2.024    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/rd_clk
    RAMB36_X0Y2          FIFO36E1                                     r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.527    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[5])
                                                      0.296     1.823    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2    clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X30Y18     U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X30Y18     U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X25Y31     U_reg_pw/reg_pattern_reg[324]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X26Y31     U_reg_pw/reg_pattern_reg[327]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X31Y30     U_reg_pw/reg_pattern_reg[328]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X31Y30     U_reg_pw/reg_pattern_reg[329]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X22Y16     U_reg_pw/reg_pattern_reg[32]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X31Y18     U_reg_pw/empty_fifo_read_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X30Y18     U_reg_pw/flushing_reg/C
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X7Y2       U_reg_pw/reg_trigger_delay_reg[144]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X7Y2       U_reg_pw/reg_trigger_delay_reg[146]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X7Y2       U_reg_pw/reg_trigger_delay_reg[147]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X7Y2       U_reg_pw/reg_trigger_delay_reg[148]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X7Y2       U_reg_pw/reg_trigger_delay_reg[149]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y1       U_reg_pw/reg_trigger_delay_reg[160]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y1       U_reg_pw/reg_trigger_delay_reg[162]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X4Y1       U_reg_pw/reg_trigger_delay_reg[168]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.897ns  (required time - arrival time)
  Source:                 U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.348ns (56.939%)  route 0.263ns (43.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 20.268 - 16.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.436     4.536    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X39Y8          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDPE (Prop_fdpe_C_Q)         0.348     4.884 f  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.263     5.147    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X39Y9          FDPE                                         f  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.327    20.268    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X39Y9          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.240    20.509    
                         clock uncertainty           -0.035    20.473    
    SLICE_X39Y9          FDPE (Recov_fdpe_C_PRE)     -0.429    20.044    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         20.044    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 14.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.592     1.451    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X39Y8          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDPE (Prop_fdpe_C_Q)         0.128     1.579 f  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.695    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X39Y9          FDPE                                         f  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.863     1.965    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X39Y9          FDPE                                         r  U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.498     1.467    
    SLICE_X39Y9          FDPE (Remov_fdpe_C_PRE)     -0.149     1.318    U_reg_pw/U_sniff_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.377    





