// Seed: 1080344072
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wor id_4;
  output wor id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  parameter id_7 = 1;
  assign id_4 = -1;
  logic id_8;
endmodule
module module_1 #(
    parameter id_7 = 32'd73
) (
    output tri1 id_0
    , id_16,
    input wand id_1,
    input tri id_2,
    output wire id_3,
    input tri0 id_4,
    output uwire id_5,
    output wand id_6,
    output tri0 _id_7,
    input tri0 id_8,
    input supply0 id_9,
    output tri1 id_10,
    input wor id_11,
    input tri id_12,
    input wire id_13,
    input wand id_14
);
  assign id_3 = -1;
  assign id_6 = id_1;
  integer [-1  |  id_7 : -1] id_17;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_17,
      id_16,
      id_16,
      id_17
  );
  wire [-1 'b0 : 1 'd0] id_18;
endmodule
