#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar 11 09:02:11 2024
# Process ID: 6155
# Current directory: /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/mm/xsim_script.tcl}
# Log file: /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/sim/verilog/xsim.log
# Journal file: /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/sim/verilog/xsim.jou
# Running On: bruno-ubuntu, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 2, Host memory: 8200 MB
#-----------------------------------------------------------
source xsim.dir/mm/xsim_script.tcl
# xsim {mm} -autoloadwcfg -tclbatch {mm.tcl}
Time resolution is 1 ps
source mm.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "150000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U39/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U40/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U41/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U42/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U43/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U44/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U45/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U46/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U47/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U48/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U49/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U50/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U51/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U52/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U53/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U54/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U55/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U56/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U57/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U58/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U59/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U60/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U61/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U62/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U63/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U64/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U65/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U66/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U67/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U68/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U69/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41930 ns  Iteration: 16  Process: /apatb_mm_top/AESL_inst_mm/grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266/fadd_32ns_32ns_32_2_full_dsp_1_U70/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /home/bruno/Documents/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "42050000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 42170 ns : File "/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/sim/verilog/mm.autotb.v" Line 260
run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:48 . Memory (MB): peak = 1249.043 ; gain = 0.000 ; free physical = 440 ; free virtual = 6073
## quit
INFO: xsimkernel Simulation Memory Usage: 169488 KB (Peak: 218636 KB), Simulation CPU Usage: 47810 ms
INFO: [Common 17-206] Exiting xsim at Mon Mar 11 09:03:04 2024...
