// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Processing_HW_fft_stage_9_Pipeline_stage_9_0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        S8_dout,
        S8_num_data_valid,
        S8_fifo_cap,
        S8_empty_n,
        S8_read,
        In_im_V_1_address0,
        In_im_V_1_ce0,
        In_im_V_1_we0,
        In_im_V_1_d0,
        In_im_V_address0,
        In_im_V_ce0,
        In_im_V_we0,
        In_im_V_d0,
        In_re_V_1_address0,
        In_re_V_1_ce0,
        In_re_V_1_we0,
        In_re_V_1_d0,
        In_re_V_address0,
        In_re_V_ce0,
        In_re_V_we0,
        In_re_V_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] S8_dout;
input  [11:0] S8_num_data_valid;
input  [11:0] S8_fifo_cap;
input   S8_empty_n;
output   S8_read;
output  [7:0] In_im_V_1_address0;
output   In_im_V_1_ce0;
output   In_im_V_1_we0;
output  [31:0] In_im_V_1_d0;
output  [7:0] In_im_V_address0;
output   In_im_V_ce0;
output   In_im_V_we0;
output  [31:0] In_im_V_d0;
output  [7:0] In_re_V_1_address0;
output   In_re_V_1_ce0;
output   In_re_V_1_we0;
output  [31:0] In_re_V_1_d0;
output  [7:0] In_re_V_address0;
output   In_re_V_ce0;
output   In_re_V_we0;
output  [31:0] In_re_V_d0;

reg ap_idle;
reg S8_read;
reg In_im_V_1_ce0;
reg In_im_V_1_we0;
reg In_im_V_ce0;
reg In_im_V_we0;
reg In_re_V_1_ce0;
reg In_re_V_1_we0;
reg In_re_V_ce0;
reg In_re_V_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1027_fu_130_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    S8_blk_n;
wire    ap_block_pp0_stage0;
wire   [7:0] trunc_ln1027_fu_142_p1;
reg   [7:0] trunc_ln1027_reg_194;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_199;
wire   [63:0] zext_ln960_fu_177_p1;
reg   [9:0] i_V_fu_60;
wire   [9:0] add_ln840_fu_136_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i_V_6;
wire   [31:0] trunc_ln960_fu_159_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Processing_HW_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1027_fu_130_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_V_fu_60 <= add_ln840_fu_136_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_V_fu_60 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_130_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_199 <= ap_sig_allocacmp_i_V_6[32'd8];
        trunc_ln1027_reg_194 <= trunc_ln1027_fu_142_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        In_im_V_1_ce0 = 1'b1;
    end else begin
        In_im_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_199 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        In_im_V_1_we0 = 1'b1;
    end else begin
        In_im_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        In_im_V_ce0 = 1'b1;
    end else begin
        In_im_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_199 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        In_im_V_we0 = 1'b1;
    end else begin
        In_im_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        In_re_V_1_ce0 = 1'b1;
    end else begin
        In_re_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_199 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        In_re_V_1_we0 = 1'b1;
    end else begin
        In_re_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        In_re_V_ce0 = 1'b1;
    end else begin
        In_re_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_199 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        In_re_V_we0 = 1'b1;
    end else begin
        In_re_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S8_blk_n = S8_empty_n;
    end else begin
        S8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        S8_read = 1'b1;
    end else begin
        S8_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_fu_130_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_V_6 = 10'd0;
    end else begin
        ap_sig_allocacmp_i_V_6 = i_V_fu_60;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign In_im_V_1_address0 = zext_ln960_fu_177_p1;

assign In_im_V_1_d0 = {{S8_dout[63:32]}};

assign In_im_V_address0 = zext_ln960_fu_177_p1;

assign In_im_V_d0 = {{S8_dout[63:32]}};

assign In_re_V_1_address0 = zext_ln960_fu_177_p1;

assign In_re_V_1_d0 = trunc_ln960_fu_159_p1;

assign In_re_V_address0 = zext_ln960_fu_177_p1;

assign In_re_V_d0 = trunc_ln960_fu_159_p1;

assign add_ln840_fu_136_p2 = (ap_sig_allocacmp_i_V_6 + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b0 == S8_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == S8_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (1'b0 == S8_empty_n);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln1027_fu_130_p2 = ((ap_sig_allocacmp_i_V_6 == 10'd512) ? 1'b1 : 1'b0);

assign trunc_ln1027_fu_142_p1 = ap_sig_allocacmp_i_V_6[7:0];

assign trunc_ln960_fu_159_p1 = S8_dout[31:0];

assign zext_ln960_fu_177_p1 = trunc_ln1027_reg_194;

endmodule //Processing_HW_fft_stage_9_Pipeline_stage_9_0
