INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/SegmentDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegmentDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/comparator_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_1TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_circuitA_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_circuitA_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/mux_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sim_1/new/lab2_2_1TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_2_1TOP_tb
