$comment
	File created using the following command:
		vcd file mipssingle.msim.vcd -direction
$end
$date
	Wed Oct 31 19:17:47 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module mipsFd_vlg_vec_tst $end
$var reg 1 ! BEQ $end
$var reg 1 " CLK $end
$var reg 32 # DATA_MEM_R [31:0] $end
$var reg 1 $ EN_BUT $end
$var reg 1 % HAB_ESCRITA_MEM $end
$var reg 1 & HAB_ESCRITA_REG $end
$var reg 1 ' HAB_LEITURA_MEM $end
$var reg 1 ( MUX_PC_BEQ_JMP $end
$var reg 1 ) MUX_RT_IMM $end
$var reg 1 * MUX_RT_RD $end
$var reg 1 + MUX_ULA_MEM $end
$var reg 2 , ULA_OP [1:0] $end
$var wire 1 - DADO_LIDO_1 [31] $end
$var wire 1 . DADO_LIDO_1 [30] $end
$var wire 1 / DADO_LIDO_1 [29] $end
$var wire 1 0 DADO_LIDO_1 [28] $end
$var wire 1 1 DADO_LIDO_1 [27] $end
$var wire 1 2 DADO_LIDO_1 [26] $end
$var wire 1 3 DADO_LIDO_1 [25] $end
$var wire 1 4 DADO_LIDO_1 [24] $end
$var wire 1 5 DADO_LIDO_1 [23] $end
$var wire 1 6 DADO_LIDO_1 [22] $end
$var wire 1 7 DADO_LIDO_1 [21] $end
$var wire 1 8 DADO_LIDO_1 [20] $end
$var wire 1 9 DADO_LIDO_1 [19] $end
$var wire 1 : DADO_LIDO_1 [18] $end
$var wire 1 ; DADO_LIDO_1 [17] $end
$var wire 1 < DADO_LIDO_1 [16] $end
$var wire 1 = DADO_LIDO_1 [15] $end
$var wire 1 > DADO_LIDO_1 [14] $end
$var wire 1 ? DADO_LIDO_1 [13] $end
$var wire 1 @ DADO_LIDO_1 [12] $end
$var wire 1 A DADO_LIDO_1 [11] $end
$var wire 1 B DADO_LIDO_1 [10] $end
$var wire 1 C DADO_LIDO_1 [9] $end
$var wire 1 D DADO_LIDO_1 [8] $end
$var wire 1 E DADO_LIDO_1 [7] $end
$var wire 1 F DADO_LIDO_1 [6] $end
$var wire 1 G DADO_LIDO_1 [5] $end
$var wire 1 H DADO_LIDO_1 [4] $end
$var wire 1 I DADO_LIDO_1 [3] $end
$var wire 1 J DADO_LIDO_1 [2] $end
$var wire 1 K DADO_LIDO_1 [1] $end
$var wire 1 L DADO_LIDO_1 [0] $end
$var wire 1 M DADO_LIDO_2 [31] $end
$var wire 1 N DADO_LIDO_2 [30] $end
$var wire 1 O DADO_LIDO_2 [29] $end
$var wire 1 P DADO_LIDO_2 [28] $end
$var wire 1 Q DADO_LIDO_2 [27] $end
$var wire 1 R DADO_LIDO_2 [26] $end
$var wire 1 S DADO_LIDO_2 [25] $end
$var wire 1 T DADO_LIDO_2 [24] $end
$var wire 1 U DADO_LIDO_2 [23] $end
$var wire 1 V DADO_LIDO_2 [22] $end
$var wire 1 W DADO_LIDO_2 [21] $end
$var wire 1 X DADO_LIDO_2 [20] $end
$var wire 1 Y DADO_LIDO_2 [19] $end
$var wire 1 Z DADO_LIDO_2 [18] $end
$var wire 1 [ DADO_LIDO_2 [17] $end
$var wire 1 \ DADO_LIDO_2 [16] $end
$var wire 1 ] DADO_LIDO_2 [15] $end
$var wire 1 ^ DADO_LIDO_2 [14] $end
$var wire 1 _ DADO_LIDO_2 [13] $end
$var wire 1 ` DADO_LIDO_2 [12] $end
$var wire 1 a DADO_LIDO_2 [11] $end
$var wire 1 b DADO_LIDO_2 [10] $end
$var wire 1 c DADO_LIDO_2 [9] $end
$var wire 1 d DADO_LIDO_2 [8] $end
$var wire 1 e DADO_LIDO_2 [7] $end
$var wire 1 f DADO_LIDO_2 [6] $end
$var wire 1 g DADO_LIDO_2 [5] $end
$var wire 1 h DADO_LIDO_2 [4] $end
$var wire 1 i DADO_LIDO_2 [3] $end
$var wire 1 j DADO_LIDO_2 [2] $end
$var wire 1 k DADO_LIDO_2 [1] $end
$var wire 1 l DADO_LIDO_2 [0] $end
$var wire 1 m DATA_MEM_W [31] $end
$var wire 1 n DATA_MEM_W [30] $end
$var wire 1 o DATA_MEM_W [29] $end
$var wire 1 p DATA_MEM_W [28] $end
$var wire 1 q DATA_MEM_W [27] $end
$var wire 1 r DATA_MEM_W [26] $end
$var wire 1 s DATA_MEM_W [25] $end
$var wire 1 t DATA_MEM_W [24] $end
$var wire 1 u DATA_MEM_W [23] $end
$var wire 1 v DATA_MEM_W [22] $end
$var wire 1 w DATA_MEM_W [21] $end
$var wire 1 x DATA_MEM_W [20] $end
$var wire 1 y DATA_MEM_W [19] $end
$var wire 1 z DATA_MEM_W [18] $end
$var wire 1 { DATA_MEM_W [17] $end
$var wire 1 | DATA_MEM_W [16] $end
$var wire 1 } DATA_MEM_W [15] $end
$var wire 1 ~ DATA_MEM_W [14] $end
$var wire 1 !! DATA_MEM_W [13] $end
$var wire 1 "! DATA_MEM_W [12] $end
$var wire 1 #! DATA_MEM_W [11] $end
$var wire 1 $! DATA_MEM_W [10] $end
$var wire 1 %! DATA_MEM_W [9] $end
$var wire 1 &! DATA_MEM_W [8] $end
$var wire 1 '! DATA_MEM_W [7] $end
$var wire 1 (! DATA_MEM_W [6] $end
$var wire 1 )! DATA_MEM_W [5] $end
$var wire 1 *! DATA_MEM_W [4] $end
$var wire 1 +! DATA_MEM_W [3] $end
$var wire 1 ,! DATA_MEM_W [2] $end
$var wire 1 -! DATA_MEM_W [1] $end
$var wire 1 .! DATA_MEM_W [0] $end
$var wire 1 /! END1 [4] $end
$var wire 1 0! END1 [3] $end
$var wire 1 1! END1 [2] $end
$var wire 1 2! END1 [1] $end
$var wire 1 3! END1 [0] $end
$var wire 1 4! END2 [4] $end
$var wire 1 5! END2 [3] $end
$var wire 1 6! END2 [2] $end
$var wire 1 7! END2 [1] $end
$var wire 1 8! END2 [0] $end
$var wire 1 9! END3 [4] $end
$var wire 1 :! END3 [3] $end
$var wire 1 ;! END3 [2] $end
$var wire 1 <! END3 [1] $end
$var wire 1 =! END3 [0] $end
$var wire 1 >! END_MEM [31] $end
$var wire 1 ?! END_MEM [30] $end
$var wire 1 @! END_MEM [29] $end
$var wire 1 A! END_MEM [28] $end
$var wire 1 B! END_MEM [27] $end
$var wire 1 C! END_MEM [26] $end
$var wire 1 D! END_MEM [25] $end
$var wire 1 E! END_MEM [24] $end
$var wire 1 F! END_MEM [23] $end
$var wire 1 G! END_MEM [22] $end
$var wire 1 H! END_MEM [21] $end
$var wire 1 I! END_MEM [20] $end
$var wire 1 J! END_MEM [19] $end
$var wire 1 K! END_MEM [18] $end
$var wire 1 L! END_MEM [17] $end
$var wire 1 M! END_MEM [16] $end
$var wire 1 N! END_MEM [15] $end
$var wire 1 O! END_MEM [14] $end
$var wire 1 P! END_MEM [13] $end
$var wire 1 Q! END_MEM [12] $end
$var wire 1 R! END_MEM [11] $end
$var wire 1 S! END_MEM [10] $end
$var wire 1 T! END_MEM [9] $end
$var wire 1 U! END_MEM [8] $end
$var wire 1 V! END_MEM [7] $end
$var wire 1 W! END_MEM [6] $end
$var wire 1 X! END_MEM [5] $end
$var wire 1 Y! END_MEM [4] $end
$var wire 1 Z! END_MEM [3] $end
$var wire 1 [! END_MEM [2] $end
$var wire 1 \! END_MEM [1] $end
$var wire 1 ]! END_MEM [0] $end
$var wire 1 ^! INST_OPCODE [5] $end
$var wire 1 _! INST_OPCODE [4] $end
$var wire 1 `! INST_OPCODE [3] $end
$var wire 1 a! INST_OPCODE [2] $end
$var wire 1 b! INST_OPCODE [1] $end
$var wire 1 c! INST_OPCODE [0] $end
$var wire 1 d! MEM_OUT [31] $end
$var wire 1 e! MEM_OUT [30] $end
$var wire 1 f! MEM_OUT [29] $end
$var wire 1 g! MEM_OUT [28] $end
$var wire 1 h! MEM_OUT [27] $end
$var wire 1 i! MEM_OUT [26] $end
$var wire 1 j! MEM_OUT [25] $end
$var wire 1 k! MEM_OUT [24] $end
$var wire 1 l! MEM_OUT [23] $end
$var wire 1 m! MEM_OUT [22] $end
$var wire 1 n! MEM_OUT [21] $end
$var wire 1 o! MEM_OUT [20] $end
$var wire 1 p! MEM_OUT [19] $end
$var wire 1 q! MEM_OUT [18] $end
$var wire 1 r! MEM_OUT [17] $end
$var wire 1 s! MEM_OUT [16] $end
$var wire 1 t! MEM_OUT [15] $end
$var wire 1 u! MEM_OUT [14] $end
$var wire 1 v! MEM_OUT [13] $end
$var wire 1 w! MEM_OUT [12] $end
$var wire 1 x! MEM_OUT [11] $end
$var wire 1 y! MEM_OUT [10] $end
$var wire 1 z! MEM_OUT [9] $end
$var wire 1 {! MEM_OUT [8] $end
$var wire 1 |! MEM_OUT [7] $end
$var wire 1 }! MEM_OUT [6] $end
$var wire 1 ~! MEM_OUT [5] $end
$var wire 1 !" MEM_OUT [4] $end
$var wire 1 "" MEM_OUT [3] $end
$var wire 1 #" MEM_OUT [2] $end
$var wire 1 $" MEM_OUT [1] $end
$var wire 1 %" MEM_OUT [0] $end
$var wire 1 &" ULA_OUT [31] $end
$var wire 1 '" ULA_OUT [30] $end
$var wire 1 (" ULA_OUT [29] $end
$var wire 1 )" ULA_OUT [28] $end
$var wire 1 *" ULA_OUT [27] $end
$var wire 1 +" ULA_OUT [26] $end
$var wire 1 ," ULA_OUT [25] $end
$var wire 1 -" ULA_OUT [24] $end
$var wire 1 ." ULA_OUT [23] $end
$var wire 1 /" ULA_OUT [22] $end
$var wire 1 0" ULA_OUT [21] $end
$var wire 1 1" ULA_OUT [20] $end
$var wire 1 2" ULA_OUT [19] $end
$var wire 1 3" ULA_OUT [18] $end
$var wire 1 4" ULA_OUT [17] $end
$var wire 1 5" ULA_OUT [16] $end
$var wire 1 6" ULA_OUT [15] $end
$var wire 1 7" ULA_OUT [14] $end
$var wire 1 8" ULA_OUT [13] $end
$var wire 1 9" ULA_OUT [12] $end
$var wire 1 :" ULA_OUT [11] $end
$var wire 1 ;" ULA_OUT [10] $end
$var wire 1 <" ULA_OUT [9] $end
$var wire 1 =" ULA_OUT [8] $end
$var wire 1 >" ULA_OUT [7] $end
$var wire 1 ?" ULA_OUT [6] $end
$var wire 1 @" ULA_OUT [5] $end
$var wire 1 A" ULA_OUT [4] $end
$var wire 1 B" ULA_OUT [3] $end
$var wire 1 C" ULA_OUT [2] $end
$var wire 1 D" ULA_OUT [1] $end
$var wire 1 E" ULA_OUT [0] $end

$scope module i1 $end
$var wire 1 F" gnd $end
$var wire 1 G" vcc $end
$var wire 1 H" unknown $end
$var tri1 1 I" devclrn $end
$var tri1 1 J" devpor $end
$var tri1 1 K" devoe $end
$var wire 1 L" HAB_LEITURA_MEM~input_o $end
$var wire 1 M" HAB_ESCRITA_MEM~input_o $end
$var wire 1 N" CLK~input_o $end
$var wire 1 O" somadorPc|Add0~0_combout $end
$var wire 1 P" MUX_PC_BEQ_JMP~input_o $end
$var wire 1 Q" muxPc|Q[2]~8_combout $end
$var wire 1 R" EN_BUT~input_o $end
$var wire 1 S" somadorPc|Add0~1 $end
$var wire 1 T" somadorPc|Add0~2_combout $end
$var wire 1 U" somadorBeq|Add0~0_combout $end
$var wire 1 V" DATA_MEM_R[28]~input_o $end
$var wire 1 W" ULA_OP[1]~input_o $end
$var wire 1 X" memoriaDeInst|content~5_combout $end
$var wire 1 Y" HAB_ESCRITA_REG~input_o $end
$var wire 1 Z" memoriaDeInst|content~7_combout $end
$var wire 1 [" memoriaDeInst|content~8_combout $end
$var wire 1 \" memoriaDeInst|content~2_combout $end
$var wire 1 ]" MUX_RT_RD~input_o $end
$var wire 1 ^" muxRtRd|Q[0]~0_combout $end
$var wire 1 _" muxRtRd|Q[1]~1_combout $end
$var wire 1 `" memoriaDeInst|content~6_combout $end
$var wire 1 a" memoriaDeInst|content~3_combout $end
$var wire 1 b" memoriaDeInst|content~4_combout $end
$var wire 1 c" muxRtRd|Q[2]~2_combout $end
$var wire 1 d" muxRtRd|Q[3]~3_combout $end
$var wire 1 e" ~GND~combout $end
$var wire 1 f" bancoReg|registrador_rtl_0|auto_generated|ram_block1a28~portbdataout $end
$var wire 1 g" bancoReg|registrador~38_combout $end
$var wire 1 h" bancoReg|registrador~39_combout $end
$var wire 1 i" bancoReg|DADO_R_REG1[28]~4_combout $end
$var wire 1 j" ULA_OP[0]~input_o $end
$var wire 1 k" MUX_RT_IMM~input_o $end
$var wire 1 l" ula|ULA|INTER2[28]~1_combout $end
$var wire 1 m" ula|Mux_4|Mux3~0_combout $end
$var wire 1 n" ula|Mux_4|Mux6~0_combout $end
$var wire 1 o" DATA_MEM_R[27]~input_o $end
$var wire 1 p" DATA_MEM_R[26]~input_o $end
$var wire 1 q" DATA_MEM_R[25]~input_o $end
$var wire 1 r" DATA_MEM_R[24]~input_o $end
$var wire 1 s" bancoReg|registrador_rtl_0|auto_generated|ram_block1a24~portbdataout $end
$var wire 1 t" bancoReg|DADO_R_REG1[24]~8_combout $end
$var wire 1 u" DATA_MEM_R[23]~input_o $end
$var wire 1 v" DATA_MEM_R[22]~input_o $end
$var wire 1 w" MUX_ULA_MEM~input_o $end
$var wire 1 x" bancoReg|registrador_rtl_0|auto_generated|ram_block1a22~portbdataout $end
$var wire 1 y" bancoReg|DADO_R_REG1[22]~10_combout $end
$var wire 1 z" DATA_MEM_R[21]~input_o $end
$var wire 1 {" bancoReg|registrador_rtl_0|auto_generated|ram_block1a21~portbdataout $end
$var wire 1 |" bancoReg|DADO_R_REG1[21]~11_combout $end
$var wire 1 }" DATA_MEM_R[20]~input_o $end
$var wire 1 ~" DATA_MEM_R[19]~input_o $end
$var wire 1 !# bancoReg|registrador_rtl_0|auto_generated|ram_block1a19~portbdataout $end
$var wire 1 "# bancoReg|DADO_R_REG1[19]~13_combout $end
$var wire 1 ## DATA_MEM_R[18]~input_o $end
$var wire 1 $# bancoReg|registrador_rtl_0|auto_generated|ram_block1a18~portbdataout $end
$var wire 1 %# bancoReg|DADO_R_REG1[18]~14_combout $end
$var wire 1 &# DATA_MEM_R[17]~input_o $end
$var wire 1 '# DATA_MEM_R[16]~input_o $end
$var wire 1 (# bancoReg|registrador_rtl_0|auto_generated|ram_block1a16~portbdataout $end
$var wire 1 )# bancoReg|DADO_R_REG1[16]~16_combout $end
$var wire 1 *# DATA_MEM_R[15]~input_o $end
$var wire 1 +# bancoReg|registrador_rtl_0|auto_generated|ram_block1a15~portbdataout $end
$var wire 1 ,# bancoReg|DADO_R_REG1[15]~17_combout $end
$var wire 1 -# DATA_MEM_R[14]~input_o $end
$var wire 1 .# DATA_MEM_R[13]~input_o $end
$var wire 1 /# bancoReg|registrador_rtl_1|auto_generated|ram_block1a13~portbdataout $end
$var wire 1 0# bancoReg|registrador~40_combout $end
$var wire 1 1# bancoReg|registrador~41_combout $end
$var wire 1 2# bancoReg|registrador~42_combout $end
$var wire 1 3# bancoReg|Equal1~0_combout $end
$var wire 1 4# bancoReg|DADO_R_REG2[13]~19_combout $end
$var wire 1 5# ula|Mux_B|Q[13]~8_combout $end
$var wire 1 6# DATA_MEM_R[12]~input_o $end
$var wire 1 7# bancoReg|registrador_rtl_1|auto_generated|ram_block1a12~portbdataout $end
$var wire 1 8# bancoReg|DADO_R_REG2[12]~20_combout $end
$var wire 1 9# ula|Mux_B|Q[12]~9_combout $end
$var wire 1 :# DATA_MEM_R[11]~input_o $end
$var wire 1 ;# DATA_MEM_R[10]~input_o $end
$var wire 1 <# DATA_MEM_R[9]~input_o $end
$var wire 1 =# ula|Mux_B|Q[9]~11_combout $end
$var wire 1 ># bancoReg|registrador_rtl_1|auto_generated|ram_block1a9~portbdataout $end
$var wire 1 ?# bancoReg|DADO_R_REG2[9]~23_combout $end
$var wire 1 @# ula|Mux_B|Q[9]~12_combout $end
$var wire 1 A# DATA_MEM_R[8]~input_o $end
$var wire 1 B# bancoReg|registrador_rtl_0|auto_generated|ram_block1a8~portbdataout $end
$var wire 1 C# bancoReg|DADO_R_REG1[8]~24_combout $end
$var wire 1 D# DATA_MEM_R[7]~input_o $end
$var wire 1 E# bancoReg|registrador_rtl_0|auto_generated|ram_block1a7~portbdataout $end
$var wire 1 F# bancoReg|DADO_R_REG1[7]~25_combout $end
$var wire 1 G# DATA_MEM_R[6]~input_o $end
$var wire 1 H# DATA_MEM_R[5]~input_o $end
$var wire 1 I# bancoReg|registrador_rtl_1|auto_generated|ram_block1a5~portbdataout $end
$var wire 1 J# bancoReg|DADO_R_REG2[5]~27_combout $end
$var wire 1 K# ula|Mux_B|Q[5]~15_combout $end
$var wire 1 L# DATA_MEM_R[4]~input_o $end
$var wire 1 M# bancoReg|registrador_rtl_0|auto_generated|ram_block1a4~portbdataout $end
$var wire 1 N# bancoReg|DADO_R_REG1[4]~28_combout $end
$var wire 1 O# DATA_MEM_R[3]~input_o $end
$var wire 1 P# DATA_MEM_R[2]~input_o $end
$var wire 1 Q# bancoReg|registrador_rtl_1|auto_generated|ram_block1a2~portbdataout $end
$var wire 1 R# bancoReg|DADO_R_REG2[2]~30_combout $end
$var wire 1 S# ula|Mux_B|Q[2]~18_combout $end
$var wire 1 T# DATA_MEM_R[1]~input_o $end
$var wire 1 U# bancoReg|registrador_rtl_1|auto_generated|ram_block1a1~portbdataout $end
$var wire 1 V# bancoReg|DADO_R_REG2[1]~31_combout $end
$var wire 1 W# ula|Mux_B|Q[1]~19_combout $end
$var wire 1 X# DATA_MEM_R[0]~input_o $end
$var wire 1 Y# muxUlaMem|Q[0]~0_combout $end
$var wire 1 Z# bancoReg|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 [# bancoReg|DADO_R_REG2[0]~0_combout $end
$var wire 1 \# ula|Mux_4|Mux30~0_combout $end
$var wire 1 ]# muxUlaMem|Q[1]~31_combout $end
$var wire 1 ^# bancoReg|registrador_rtl_0|auto_generated|ram_block1a1~portbdataout $end
$var wire 1 _# bancoReg|DADO_R_REG1[1]~31_combout $end
$var wire 1 `# ucUla|Q[1]~0_combout $end
$var wire 1 a# ula|Mux_4|Mux29~2_combout $end
$var wire 1 b# muxUlaMem|Q[2]~30_combout $end
$var wire 1 c# bancoReg|registrador_rtl_0|auto_generated|ram_block1a2~portbdataout $end
$var wire 1 d# bancoReg|DADO_R_REG1[2]~30_combout $end
$var wire 1 e# muxUlaMem|Q[3]~29_combout $end
$var wire 1 f# bancoReg|registrador_rtl_0|auto_generated|ram_block1a3~portbdataout $end
$var wire 1 g# bancoReg|DADO_R_REG1[3]~29_combout $end
$var wire 1 h# bancoReg|registrador_rtl_1|auto_generated|ram_block1a3~portbdataout $end
$var wire 1 i# bancoReg|DADO_R_REG2[3]~29_combout $end
$var wire 1 j# ula|Mux_B|Q[3]~17_combout $end
$var wire 1 k# ula|ULA|INTER2[3]~5_combout $end
$var wire 1 l# ula|ULA|INTER2[4]~13_combout $end
$var wire 1 m# ula|Mux_4|Mux27~0_combout $end
$var wire 1 n# muxUlaMem|Q[4]~28_combout $end
$var wire 1 o# bancoReg|registrador_rtl_1|auto_generated|ram_block1a4~portbdataout $end
$var wire 1 p# bancoReg|DADO_R_REG2[4]~28_combout $end
$var wire 1 q# ula|Mux_B|Q[4]~16_combout $end
$var wire 1 r# ula|Mux_4|Mux26~0_combout $end
$var wire 1 s# muxUlaMem|Q[5]~27_combout $end
$var wire 1 t# bancoReg|registrador_rtl_0|auto_generated|ram_block1a5~portbdataout $end
$var wire 1 u# bancoReg|DADO_R_REG1[5]~27_combout $end
$var wire 1 v# bancoReg|registrador_rtl_0|auto_generated|ram_block1a6~portbdataout $end
$var wire 1 w# bancoReg|DADO_R_REG1[6]~26_combout $end
$var wire 1 x# ula|ULA|INTER2[6]~6_combout $end
$var wire 1 y# ula|Mux_4|Mux25~0_combout $end
$var wire 1 z# muxUlaMem|Q[6]~26_combout $end
$var wire 1 {# bancoReg|registrador_rtl_1|auto_generated|ram_block1a6~portbdataout $end
$var wire 1 |# bancoReg|DADO_R_REG2[6]~26_combout $end
$var wire 1 }# ula|ULA|INTER2[7]~14_combout $end
$var wire 1 ~# ula|Mux_4|Mux24~0_combout $end
$var wire 1 !$ muxUlaMem|Q[7]~25_combout $end
$var wire 1 "$ bancoReg|registrador_rtl_1|auto_generated|ram_block1a7~portbdataout $end
$var wire 1 #$ bancoReg|DADO_R_REG2[7]~25_combout $end
$var wire 1 $$ ula|Mux_B|Q[7]~14_combout $end
$var wire 1 %$ ula|Mux_4|Mux23~2_combout $end
$var wire 1 &$ muxUlaMem|Q[8]~24_combout $end
$var wire 1 '$ bancoReg|registrador_rtl_1|auto_generated|ram_block1a8~portbdataout $end
$var wire 1 ($ bancoReg|DADO_R_REG2[8]~24_combout $end
$var wire 1 )$ ula|Mux_B|Q[8]~13_combout $end
$var wire 1 *$ ula|Mux_4|Mux22~0_combout $end
$var wire 1 +$ muxUlaMem|Q[9]~23_combout $end
$var wire 1 ,$ bancoReg|registrador_rtl_0|auto_generated|ram_block1a9~portbdataout $end
$var wire 1 -$ bancoReg|DADO_R_REG1[9]~23_combout $end
$var wire 1 .$ bancoReg|registrador_rtl_0|auto_generated|ram_block1a10~portbdataout $end
$var wire 1 /$ bancoReg|DADO_R_REG1[10]~22_combout $end
$var wire 1 0$ ula|ULA|INTER2[10]~4_combout $end
$var wire 1 1$ ula|Mux_4|Mux21~0_combout $end
$var wire 1 2$ muxUlaMem|Q[10]~22_combout $end
$var wire 1 3$ bancoReg|registrador_rtl_1|auto_generated|ram_block1a10~portbdataout $end
$var wire 1 4$ bancoReg|DADO_R_REG2[10]~22_combout $end
$var wire 1 5$ bancoReg|registrador_rtl_1|auto_generated|ram_block1a11~portbdataout $end
$var wire 1 6$ bancoReg|DADO_R_REG2[11]~21_combout $end
$var wire 1 7$ ula|Mux_B|Q[11]~10_combout $end
$var wire 1 8$ ula|Mux_4|Mux20~0_combout $end
$var wire 1 9$ muxUlaMem|Q[11]~21_combout $end
$var wire 1 :$ bancoReg|registrador_rtl_0|auto_generated|ram_block1a11~portbdataout $end
$var wire 1 ;$ bancoReg|DADO_R_REG1[11]~21_combout $end
$var wire 1 <$ ula|Mux_4|Mux19~0_combout $end
$var wire 1 =$ muxUlaMem|Q[12]~20_combout $end
$var wire 1 >$ bancoReg|registrador_rtl_0|auto_generated|ram_block1a12~portbdataout $end
$var wire 1 ?$ bancoReg|DADO_R_REG1[12]~20_combout $end
$var wire 1 @$ ula|ULA|COUT[12]~0_combout $end
$var wire 1 A$ ula|ULA|COUT[12]~1_combout $end
$var wire 1 B$ ula|Mux_4|Mux18~0_combout $end
$var wire 1 C$ muxUlaMem|Q[13]~19_combout $end
$var wire 1 D$ bancoReg|registrador_rtl_0|auto_generated|ram_block1a13~portbdataout $end
$var wire 1 E$ bancoReg|DADO_R_REG1[13]~19_combout $end
$var wire 1 F$ bancoReg|registrador_rtl_0|auto_generated|ram_block1a14~portbdataout $end
$var wire 1 G$ bancoReg|DADO_R_REG1[14]~18_combout $end
$var wire 1 H$ ula|ULA|INTER2[14]~7_combout $end
$var wire 1 I$ ula|Mux_4|Mux17~0_combout $end
$var wire 1 J$ muxUlaMem|Q[14]~18_combout $end
$var wire 1 K$ bancoReg|registrador_rtl_1|auto_generated|ram_block1a14~portbdataout $end
$var wire 1 L$ bancoReg|DADO_R_REG2[14]~18_combout $end
$var wire 1 M$ ula|ULA|INTER2[15]~15_combout $end
$var wire 1 N$ ula|Mux_4|Mux16~0_combout $end
$var wire 1 O$ muxUlaMem|Q[15]~17_combout $end
$var wire 1 P$ bancoReg|registrador_rtl_1|auto_generated|ram_block1a15~portbdataout $end
$var wire 1 Q$ bancoReg|DADO_R_REG2[15]~17_combout $end
$var wire 1 R$ ula|Mux_B|Q[15]~7_combout $end
$var wire 1 S$ ula|Mux_4|Mux15~2_combout $end
$var wire 1 T$ muxUlaMem|Q[16]~16_combout $end
$var wire 1 U$ bancoReg|registrador_rtl_1|auto_generated|ram_block1a16~portbdataout $end
$var wire 1 V$ bancoReg|DADO_R_REG2[16]~16_combout $end
$var wire 1 W$ ula|Mux_B|Q[16]~6_combout $end
$var wire 1 X$ bancoReg|registrador_rtl_0|auto_generated|ram_block1a17~portbdataout $end
$var wire 1 Y$ bancoReg|DADO_R_REG1[17]~15_combout $end
$var wire 1 Z$ ula|ULA|INTER2[17]~8_combout $end
$var wire 1 [$ ula|Mux_4|Mux14~0_combout $end
$var wire 1 \$ muxUlaMem|Q[17]~15_combout $end
$var wire 1 ]$ bancoReg|registrador_rtl_1|auto_generated|ram_block1a17~portbdataout $end
$var wire 1 ^$ bancoReg|DADO_R_REG2[17]~15_combout $end
$var wire 1 _$ ula|ULA|INTER2[18]~16_combout $end
$var wire 1 `$ ula|Mux_4|Mux13~0_combout $end
$var wire 1 a$ muxUlaMem|Q[18]~14_combout $end
$var wire 1 b$ bancoReg|registrador_rtl_1|auto_generated|ram_block1a18~portbdataout $end
$var wire 1 c$ bancoReg|DADO_R_REG2[18]~14_combout $end
$var wire 1 d$ ula|Mux_B|Q[18]~5_combout $end
$var wire 1 e$ ula|Mux_4|Mux12~2_combout $end
$var wire 1 f$ muxUlaMem|Q[19]~13_combout $end
$var wire 1 g$ bancoReg|registrador_rtl_1|auto_generated|ram_block1a19~portbdataout $end
$var wire 1 h$ bancoReg|DADO_R_REG2[19]~13_combout $end
$var wire 1 i$ ula|Mux_B|Q[19]~4_combout $end
$var wire 1 j$ bancoReg|registrador_rtl_0|auto_generated|ram_block1a20~portbdataout $end
$var wire 1 k$ bancoReg|DADO_R_REG1[20]~12_combout $end
$var wire 1 l$ ula|ULA|INTER2[20]~9_combout $end
$var wire 1 m$ ula|Mux_4|Mux11~0_combout $end
$var wire 1 n$ muxUlaMem|Q[20]~12_combout $end
$var wire 1 o$ bancoReg|registrador_rtl_1|auto_generated|ram_block1a20~portbdataout $end
$var wire 1 p$ bancoReg|DADO_R_REG2[20]~12_combout $end
$var wire 1 q$ ula|ULA|INTER2[21]~17_combout $end
$var wire 1 r$ ula|Mux_4|Mux10~0_combout $end
$var wire 1 s$ muxUlaMem|Q[21]~11_combout $end
$var wire 1 t$ bancoReg|registrador_rtl_1|auto_generated|ram_block1a21~portbdataout $end
$var wire 1 u$ bancoReg|DADO_R_REG2[21]~11_combout $end
$var wire 1 v$ ula|Mux_B|Q[21]~3_combout $end
$var wire 1 w$ ula|Mux_4|Mux9~2_combout $end
$var wire 1 x$ muxUlaMem|Q[22]~10_combout $end
$var wire 1 y$ bancoReg|registrador_rtl_1|auto_generated|ram_block1a22~portbdataout $end
$var wire 1 z$ bancoReg|DADO_R_REG2[22]~10_combout $end
$var wire 1 {$ ula|Mux_B|Q[22]~2_combout $end
$var wire 1 |$ bancoReg|registrador_rtl_0|auto_generated|ram_block1a23~portbdataout $end
$var wire 1 }$ bancoReg|DADO_R_REG1[23]~9_combout $end
$var wire 1 ~$ ula|ULA|INTER2[23]~10_combout $end
$var wire 1 !% ula|Mux_4|Mux8~0_combout $end
$var wire 1 "% muxUlaMem|Q[23]~9_combout $end
$var wire 1 #% bancoReg|registrador_rtl_1|auto_generated|ram_block1a23~portbdataout $end
$var wire 1 $% bancoReg|DADO_R_REG2[23]~9_combout $end
$var wire 1 %% ula|ULA|INTER2[24]~18_combout $end
$var wire 1 &% ula|Mux_4|Mux7~0_combout $end
$var wire 1 '% muxUlaMem|Q[24]~8_combout $end
$var wire 1 (% bancoReg|registrador_rtl_1|auto_generated|ram_block1a24~portbdataout $end
$var wire 1 )% bancoReg|DADO_R_REG2[24]~8_combout $end
$var wire 1 *% ula|Mux_B|Q[24]~1_combout $end
$var wire 1 +% ula|Mux_4|Mux6~1_combout $end
$var wire 1 ,% bancoReg|registrador_rtl_0|auto_generated|ram_block1a25~portbdataout $end
$var wire 1 -% bancoReg|DADO_R_REG1[25]~7_combout $end
$var wire 1 .% ula|ULA|INTER2[25]~3_combout $end
$var wire 1 /% ula|Mux_4|Mux6~2_combout $end
$var wire 1 0% muxUlaMem|Q[25]~7_combout $end
$var wire 1 1% bancoReg|registrador_rtl_1|auto_generated|ram_block1a25~portbdataout $end
$var wire 1 2% bancoReg|DADO_R_REG2[25]~7_combout $end
$var wire 1 3% bancoReg|registrador_rtl_0|auto_generated|ram_block1a26~portbdataout $end
$var wire 1 4% bancoReg|DADO_R_REG1[26]~6_combout $end
$var wire 1 5% ula|ULA|INTER2[26]~11_combout $end
$var wire 1 6% ula|Mux_4|Mux5~0_combout $end
$var wire 1 7% muxUlaMem|Q[26]~6_combout $end
$var wire 1 8% bancoReg|registrador_rtl_1|auto_generated|ram_block1a26~portbdataout $end
$var wire 1 9% bancoReg|DADO_R_REG2[26]~6_combout $end
$var wire 1 :% bancoReg|registrador_rtl_1|auto_generated|ram_block1a27~portbdataout $end
$var wire 1 ;% bancoReg|DADO_R_REG2[27]~5_combout $end
$var wire 1 <% ula|Mux_4|Mux4~0_combout $end
$var wire 1 =% ula|Mux_4|Mux4~1_combout $end
$var wire 1 >% muxUlaMem|Q[27]~5_combout $end
$var wire 1 ?% bancoReg|registrador_rtl_0|auto_generated|ram_block1a27~portbdataout $end
$var wire 1 @% bancoReg|DADO_R_REG1[27]~5_combout $end
$var wire 1 A% ula|ULA|INTER2[27]~2_combout $end
$var wire 1 B% ula|Mux_4|Mux3~1_combout $end
$var wire 1 C% muxUlaMem|Q[28]~4_combout $end
$var wire 1 D% bancoReg|registrador_rtl_1|auto_generated|ram_block1a28~portbdataout $end
$var wire 1 E% bancoReg|DADO_R_REG2[28]~4_combout $end
$var wire 1 F% DATA_MEM_R[29]~input_o $end
$var wire 1 G% muxUlaMem|Q[29]~3_combout $end
$var wire 1 H% bancoReg|registrador_rtl_1|auto_generated|ram_block1a29~portbdataout $end
$var wire 1 I% bancoReg|DADO_R_REG2[29]~3_combout $end
$var wire 1 J% bancoReg|registrador_rtl_0|auto_generated|ram_block1a29~portbdataout $end
$var wire 1 K% bancoReg|DADO_R_REG1[29]~3_combout $end
$var wire 1 L% ula|ULA|INTER2[29]~12_combout $end
$var wire 1 M% ula|Mux_4|Mux2~0_combout $end
$var wire 1 N% DATA_MEM_R[30]~input_o $end
$var wire 1 O% muxUlaMem|Q[30]~2_combout $end
$var wire 1 P% bancoReg|registrador_rtl_1|auto_generated|ram_block1a30~portbdataout $end
$var wire 1 Q% bancoReg|DADO_R_REG2[30]~2_combout $end
$var wire 1 R% bancoReg|registrador_rtl_0|auto_generated|ram_block1a30~portbdataout $end
$var wire 1 S% bancoReg|DADO_R_REG1[30]~2_combout $end
$var wire 1 T% ula|Mux_4|Mux1~0_combout $end
$var wire 1 U% ula|ULA|INTER2[30]~0_combout $end
$var wire 1 V% ula|Mux_4|Mux1~1_combout $end
$var wire 1 W% comb~0_combout $end
$var wire 1 X% ula|Mux_4|Mux28~0_combout $end
$var wire 1 Y% comb~1_combout $end
$var wire 1 Z% BEQ~input_o $end
$var wire 1 [% comb~2_combout $end
$var wire 1 \% comb~3_combout $end
$var wire 1 ]% ula|Mux_4|Mux23~3_combout $end
$var wire 1 ^% comb~4_combout $end
$var wire 1 _% comb~5_combout $end
$var wire 1 `% ula|Mux_4|Mux15~3_combout $end
$var wire 1 a% comb~6_combout $end
$var wire 1 b% ula|Mux_4|Mux12~3_combout $end
$var wire 1 c% comb~7_combout $end
$var wire 1 d% comb~8_combout $end
$var wire 1 e% comb~9_combout $end
$var wire 1 f% comb~10_combout $end
$var wire 1 g% DATA_MEM_R[31]~input_o $end
$var wire 1 h% muxUlaMem|Q[31]~1_combout $end
$var wire 1 i% bancoReg|registrador_rtl_0|auto_generated|ram_block1a31~portbdataout $end
$var wire 1 j% bancoReg|DADO_R_REG1[31]~1_combout $end
$var wire 1 k% bancoReg|registrador_rtl_1|auto_generated|ram_block1a31~portbdataout $end
$var wire 1 l% bancoReg|DADO_R_REG2[31]~1_combout $end
$var wire 1 m% ula|Mux_4|Mux0~0_combout $end
$var wire 1 n% ula|Mux_4|Mux0~1_combout $end
$var wire 1 o% comb~11_combout $end
$var wire 1 p% muxPc|Q[3]~7_combout $end
$var wire 1 q% somadorPc|Add0~3 $end
$var wire 1 r% somadorPc|Add0~4_combout $end
$var wire 1 s% somadorBeq|Add0~1 $end
$var wire 1 t% somadorBeq|Add0~2_combout $end
$var wire 1 u% muxPc|Q[4]~6_combout $end
$var wire 1 v% somadorPc|Add0~5 $end
$var wire 1 w% somadorPc|Add0~6_combout $end
$var wire 1 x% somadorBeq|Add0~3 $end
$var wire 1 y% somadorBeq|Add0~4_combout $end
$var wire 1 z% muxPc|Q[5]~5_combout $end
$var wire 1 {% somadorPc|Add0~7 $end
$var wire 1 |% somadorPc|Add0~8_combout $end
$var wire 1 }% somadorBeq|Add0~5 $end
$var wire 1 ~% somadorBeq|Add0~6_combout $end
$var wire 1 !& muxPc|Q[6]~3_combout $end
$var wire 1 "& somadorPc|Add0~9 $end
$var wire 1 #& somadorPc|Add0~10_combout $end
$var wire 1 $& somadorBeq|Add0~7 $end
$var wire 1 %& somadorBeq|Add0~8_combout $end
$var wire 1 && muxPc|Q[7]~4_combout $end
$var wire 1 '& somadorPc|Add0~11 $end
$var wire 1 (& somadorPc|Add0~12_combout $end
$var wire 1 )& somadorBeq|Add0~9 $end
$var wire 1 *& somadorBeq|Add0~10_combout $end
$var wire 1 +& muxPc|Q[8]~2_combout $end
$var wire 1 ,& somadorPc|Add0~13 $end
$var wire 1 -& somadorPc|Add0~14_combout $end
$var wire 1 .& somadorBeq|Add0~11 $end
$var wire 1 /& somadorBeq|Add0~12_combout $end
$var wire 1 0& muxPc|Q[9]~1_combout $end
$var wire 1 1& somadorPc|Add0~15 $end
$var wire 1 2& somadorPc|Add0~16_combout $end
$var wire 1 3& somadorBeq|Add0~13 $end
$var wire 1 4& somadorBeq|Add0~14_combout $end
$var wire 1 5& muxPc|Q[10]~0_combout $end
$var wire 1 6& memoriaDeInst|content~0_combout $end
$var wire 1 7& memoriaDeInst|content~1_combout $end
$var wire 1 8& bancoReg|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 9& bancoReg|DADO_R_REG1[0]~0_combout $end
$var wire 1 :& ula|Mux_B|Q[0]~0_combout $end
$var wire 1 ;& ula|Mux_4|Mux31~0_combout $end
$var wire 1 <& ula|Mux_4|Mux31~1_combout $end
$var wire 1 =& ula|Mux_4|Mux31~2_combout $end
$var wire 1 >& ula|Mux_4|Mux29~3_combout $end
$var wire 1 ?& ula|Mux_4|Mux9~3_combout $end
$var wire 1 @& memoriaDeInst|content~9_combout $end
$var wire 1 A& memoriaDeInst|content~10_combout $end
$var wire 1 B& ula|ULA|Q [31] $end
$var wire 1 C& ula|ULA|Q [30] $end
$var wire 1 D& ula|ULA|Q [29] $end
$var wire 1 E& ula|ULA|Q [28] $end
$var wire 1 F& ula|ULA|Q [27] $end
$var wire 1 G& ula|ULA|Q [26] $end
$var wire 1 H& ula|ULA|Q [25] $end
$var wire 1 I& ula|ULA|Q [24] $end
$var wire 1 J& ula|ULA|Q [23] $end
$var wire 1 K& ula|ULA|Q [22] $end
$var wire 1 L& ula|ULA|Q [21] $end
$var wire 1 M& ula|ULA|Q [20] $end
$var wire 1 N& ula|ULA|Q [19] $end
$var wire 1 O& ula|ULA|Q [18] $end
$var wire 1 P& ula|ULA|Q [17] $end
$var wire 1 Q& ula|ULA|Q [16] $end
$var wire 1 R& ula|ULA|Q [15] $end
$var wire 1 S& ula|ULA|Q [14] $end
$var wire 1 T& ula|ULA|Q [13] $end
$var wire 1 U& ula|ULA|Q [12] $end
$var wire 1 V& ula|ULA|Q [11] $end
$var wire 1 W& ula|ULA|Q [10] $end
$var wire 1 X& ula|ULA|Q [9] $end
$var wire 1 Y& ula|ULA|Q [8] $end
$var wire 1 Z& ula|ULA|Q [7] $end
$var wire 1 [& ula|ULA|Q [6] $end
$var wire 1 \& ula|ULA|Q [5] $end
$var wire 1 ]& ula|ULA|Q [4] $end
$var wire 1 ^& ula|ULA|Q [3] $end
$var wire 1 _& ula|ULA|Q [2] $end
$var wire 1 `& ula|ULA|Q [1] $end
$var wire 1 a& ula|ULA|Q [0] $end
$var wire 1 b& ula|ULA|INTER3 [31] $end
$var wire 1 c& ula|ULA|INTER3 [30] $end
$var wire 1 d& ula|ULA|INTER3 [29] $end
$var wire 1 e& ula|ULA|INTER3 [28] $end
$var wire 1 f& ula|ULA|INTER3 [27] $end
$var wire 1 g& ula|ULA|INTER3 [26] $end
$var wire 1 h& ula|ULA|INTER3 [25] $end
$var wire 1 i& ula|ULA|INTER3 [24] $end
$var wire 1 j& ula|ULA|INTER3 [23] $end
$var wire 1 k& ula|ULA|INTER3 [22] $end
$var wire 1 l& ula|ULA|INTER3 [21] $end
$var wire 1 m& ula|ULA|INTER3 [20] $end
$var wire 1 n& ula|ULA|INTER3 [19] $end
$var wire 1 o& ula|ULA|INTER3 [18] $end
$var wire 1 p& ula|ULA|INTER3 [17] $end
$var wire 1 q& ula|ULA|INTER3 [16] $end
$var wire 1 r& ula|ULA|INTER3 [15] $end
$var wire 1 s& ula|ULA|INTER3 [14] $end
$var wire 1 t& ula|ULA|INTER3 [13] $end
$var wire 1 u& ula|ULA|INTER3 [12] $end
$var wire 1 v& ula|ULA|INTER3 [11] $end
$var wire 1 w& ula|ULA|INTER3 [10] $end
$var wire 1 x& ula|ULA|INTER3 [9] $end
$var wire 1 y& ula|ULA|INTER3 [8] $end
$var wire 1 z& ula|ULA|INTER3 [7] $end
$var wire 1 {& ula|ULA|INTER3 [6] $end
$var wire 1 |& ula|ULA|INTER3 [5] $end
$var wire 1 }& ula|ULA|INTER3 [4] $end
$var wire 1 ~& ula|ULA|INTER3 [3] $end
$var wire 1 !' ula|ULA|INTER3 [2] $end
$var wire 1 "' ula|ULA|INTER3 [1] $end
$var wire 1 #' ula|ULA|INTER3 [0] $end
$var wire 1 $' ula|ULA|INTER [31] $end
$var wire 1 %' ula|ULA|INTER [30] $end
$var wire 1 &' ula|ULA|INTER [29] $end
$var wire 1 '' ula|ULA|INTER [28] $end
$var wire 1 (' ula|ULA|INTER [27] $end
$var wire 1 )' ula|ULA|INTER [26] $end
$var wire 1 *' ula|ULA|INTER [25] $end
$var wire 1 +' ula|ULA|INTER [24] $end
$var wire 1 ,' ula|ULA|INTER [23] $end
$var wire 1 -' ula|ULA|INTER [22] $end
$var wire 1 .' ula|ULA|INTER [21] $end
$var wire 1 /' ula|ULA|INTER [20] $end
$var wire 1 0' ula|ULA|INTER [19] $end
$var wire 1 1' ula|ULA|INTER [18] $end
$var wire 1 2' ula|ULA|INTER [17] $end
$var wire 1 3' ula|ULA|INTER [16] $end
$var wire 1 4' ula|ULA|INTER [15] $end
$var wire 1 5' ula|ULA|INTER [14] $end
$var wire 1 6' ula|ULA|INTER [13] $end
$var wire 1 7' ula|ULA|INTER [12] $end
$var wire 1 8' ula|ULA|INTER [11] $end
$var wire 1 9' ula|ULA|INTER [10] $end
$var wire 1 :' ula|ULA|INTER [9] $end
$var wire 1 ;' ula|ULA|INTER [8] $end
$var wire 1 <' ula|ULA|INTER [7] $end
$var wire 1 =' ula|ULA|INTER [6] $end
$var wire 1 >' ula|ULA|INTER [5] $end
$var wire 1 ?' ula|ULA|INTER [4] $end
$var wire 1 @' ula|ULA|INTER [3] $end
$var wire 1 A' ula|ULA|INTER [2] $end
$var wire 1 B' ula|ULA|INTER [1] $end
$var wire 1 C' ula|ULA|INTER [0] $end
$var wire 1 D' bancoReg|registrador_rtl_1_bypass [0] $end
$var wire 1 E' bancoReg|registrador_rtl_1_bypass [1] $end
$var wire 1 F' bancoReg|registrador_rtl_1_bypass [2] $end
$var wire 1 G' bancoReg|registrador_rtl_1_bypass [3] $end
$var wire 1 H' bancoReg|registrador_rtl_1_bypass [4] $end
$var wire 1 I' bancoReg|registrador_rtl_1_bypass [5] $end
$var wire 1 J' bancoReg|registrador_rtl_1_bypass [6] $end
$var wire 1 K' bancoReg|registrador_rtl_1_bypass [7] $end
$var wire 1 L' bancoReg|registrador_rtl_1_bypass [8] $end
$var wire 1 M' bancoReg|registrador_rtl_1_bypass [9] $end
$var wire 1 N' bancoReg|registrador_rtl_1_bypass [10] $end
$var wire 1 O' bancoReg|registrador_rtl_1_bypass [11] $end
$var wire 1 P' bancoReg|registrador_rtl_1_bypass [12] $end
$var wire 1 Q' bancoReg|registrador_rtl_1_bypass [13] $end
$var wire 1 R' bancoReg|registrador_rtl_1_bypass [14] $end
$var wire 1 S' bancoReg|registrador_rtl_1_bypass [15] $end
$var wire 1 T' bancoReg|registrador_rtl_1_bypass [16] $end
$var wire 1 U' bancoReg|registrador_rtl_1_bypass [17] $end
$var wire 1 V' bancoReg|registrador_rtl_1_bypass [18] $end
$var wire 1 W' bancoReg|registrador_rtl_1_bypass [19] $end
$var wire 1 X' bancoReg|registrador_rtl_1_bypass [20] $end
$var wire 1 Y' bancoReg|registrador_rtl_1_bypass [21] $end
$var wire 1 Z' bancoReg|registrador_rtl_1_bypass [22] $end
$var wire 1 [' bancoReg|registrador_rtl_1_bypass [23] $end
$var wire 1 \' bancoReg|registrador_rtl_1_bypass [24] $end
$var wire 1 ]' bancoReg|registrador_rtl_1_bypass [25] $end
$var wire 1 ^' bancoReg|registrador_rtl_1_bypass [26] $end
$var wire 1 _' bancoReg|registrador_rtl_1_bypass [27] $end
$var wire 1 `' bancoReg|registrador_rtl_1_bypass [28] $end
$var wire 1 a' bancoReg|registrador_rtl_1_bypass [29] $end
$var wire 1 b' bancoReg|registrador_rtl_1_bypass [30] $end
$var wire 1 c' bancoReg|registrador_rtl_1_bypass [31] $end
$var wire 1 d' bancoReg|registrador_rtl_1_bypass [32] $end
$var wire 1 e' bancoReg|registrador_rtl_1_bypass [33] $end
$var wire 1 f' bancoReg|registrador_rtl_1_bypass [34] $end
$var wire 1 g' bancoReg|registrador_rtl_1_bypass [35] $end
$var wire 1 h' bancoReg|registrador_rtl_1_bypass [36] $end
$var wire 1 i' bancoReg|registrador_rtl_1_bypass [37] $end
$var wire 1 j' bancoReg|registrador_rtl_1_bypass [38] $end
$var wire 1 k' bancoReg|registrador_rtl_1_bypass [39] $end
$var wire 1 l' bancoReg|registrador_rtl_1_bypass [40] $end
$var wire 1 m' bancoReg|registrador_rtl_1_bypass [41] $end
$var wire 1 n' bancoReg|registrador_rtl_1_bypass [42] $end
$var wire 1 o' ucUla|Q [3] $end
$var wire 1 p' ucUla|Q [2] $end
$var wire 1 q' ucUla|Q [1] $end
$var wire 1 r' ucUla|Q [0] $end
$var wire 1 s' bancoReg|registrador_rtl_0_bypass [0] $end
$var wire 1 t' bancoReg|registrador_rtl_0_bypass [1] $end
$var wire 1 u' bancoReg|registrador_rtl_0_bypass [2] $end
$var wire 1 v' bancoReg|registrador_rtl_0_bypass [3] $end
$var wire 1 w' bancoReg|registrador_rtl_0_bypass [4] $end
$var wire 1 x' bancoReg|registrador_rtl_0_bypass [5] $end
$var wire 1 y' bancoReg|registrador_rtl_0_bypass [6] $end
$var wire 1 z' bancoReg|registrador_rtl_0_bypass [7] $end
$var wire 1 {' bancoReg|registrador_rtl_0_bypass [8] $end
$var wire 1 |' bancoReg|registrador_rtl_0_bypass [9] $end
$var wire 1 }' bancoReg|registrador_rtl_0_bypass [10] $end
$var wire 1 ~' bancoReg|registrador_rtl_0_bypass [11] $end
$var wire 1 !( bancoReg|registrador_rtl_0_bypass [12] $end
$var wire 1 "( bancoReg|registrador_rtl_0_bypass [13] $end
$var wire 1 #( bancoReg|registrador_rtl_0_bypass [14] $end
$var wire 1 $( bancoReg|registrador_rtl_0_bypass [15] $end
$var wire 1 %( bancoReg|registrador_rtl_0_bypass [16] $end
$var wire 1 &( bancoReg|registrador_rtl_0_bypass [17] $end
$var wire 1 '( bancoReg|registrador_rtl_0_bypass [18] $end
$var wire 1 (( bancoReg|registrador_rtl_0_bypass [19] $end
$var wire 1 )( bancoReg|registrador_rtl_0_bypass [20] $end
$var wire 1 *( bancoReg|registrador_rtl_0_bypass [21] $end
$var wire 1 +( bancoReg|registrador_rtl_0_bypass [22] $end
$var wire 1 ,( bancoReg|registrador_rtl_0_bypass [23] $end
$var wire 1 -( bancoReg|registrador_rtl_0_bypass [24] $end
$var wire 1 .( bancoReg|registrador_rtl_0_bypass [25] $end
$var wire 1 /( bancoReg|registrador_rtl_0_bypass [26] $end
$var wire 1 0( bancoReg|registrador_rtl_0_bypass [27] $end
$var wire 1 1( bancoReg|registrador_rtl_0_bypass [28] $end
$var wire 1 2( bancoReg|registrador_rtl_0_bypass [29] $end
$var wire 1 3( bancoReg|registrador_rtl_0_bypass [30] $end
$var wire 1 4( bancoReg|registrador_rtl_0_bypass [31] $end
$var wire 1 5( bancoReg|registrador_rtl_0_bypass [32] $end
$var wire 1 6( bancoReg|registrador_rtl_0_bypass [33] $end
$var wire 1 7( bancoReg|registrador_rtl_0_bypass [34] $end
$var wire 1 8( bancoReg|registrador_rtl_0_bypass [35] $end
$var wire 1 9( bancoReg|registrador_rtl_0_bypass [36] $end
$var wire 1 :( bancoReg|registrador_rtl_0_bypass [37] $end
$var wire 1 ;( bancoReg|registrador_rtl_0_bypass [38] $end
$var wire 1 <( bancoReg|registrador_rtl_0_bypass [39] $end
$var wire 1 =( bancoReg|registrador_rtl_0_bypass [40] $end
$var wire 1 >( bancoReg|registrador_rtl_0_bypass [41] $end
$var wire 1 ?( bancoReg|registrador_rtl_0_bypass [42] $end
$var wire 1 @( ula|ULA|INTER2 [31] $end
$var wire 1 A( ula|ULA|INTER2 [30] $end
$var wire 1 B( ula|ULA|INTER2 [29] $end
$var wire 1 C( ula|ULA|INTER2 [28] $end
$var wire 1 D( ula|ULA|INTER2 [27] $end
$var wire 1 E( ula|ULA|INTER2 [26] $end
$var wire 1 F( ula|ULA|INTER2 [25] $end
$var wire 1 G( ula|ULA|INTER2 [24] $end
$var wire 1 H( ula|ULA|INTER2 [23] $end
$var wire 1 I( ula|ULA|INTER2 [22] $end
$var wire 1 J( ula|ULA|INTER2 [21] $end
$var wire 1 K( ula|ULA|INTER2 [20] $end
$var wire 1 L( ula|ULA|INTER2 [19] $end
$var wire 1 M( ula|ULA|INTER2 [18] $end
$var wire 1 N( ula|ULA|INTER2 [17] $end
$var wire 1 O( ula|ULA|INTER2 [16] $end
$var wire 1 P( ula|ULA|INTER2 [15] $end
$var wire 1 Q( ula|ULA|INTER2 [14] $end
$var wire 1 R( ula|ULA|INTER2 [13] $end
$var wire 1 S( ula|ULA|INTER2 [12] $end
$var wire 1 T( ula|ULA|INTER2 [11] $end
$var wire 1 U( ula|ULA|INTER2 [10] $end
$var wire 1 V( ula|ULA|INTER2 [9] $end
$var wire 1 W( ula|ULA|INTER2 [8] $end
$var wire 1 X( ula|ULA|INTER2 [7] $end
$var wire 1 Y( ula|ULA|INTER2 [6] $end
$var wire 1 Z( ula|ULA|INTER2 [5] $end
$var wire 1 [( ula|ULA|INTER2 [4] $end
$var wire 1 \( ula|ULA|INTER2 [3] $end
$var wire 1 ]( ula|ULA|INTER2 [2] $end
$var wire 1 ^( ula|ULA|INTER2 [1] $end
$var wire 1 _( ula|ULA|INTER2 [0] $end
$var wire 1 `( memoriaDeInst|Q [31] $end
$var wire 1 a( memoriaDeInst|Q [30] $end
$var wire 1 b( memoriaDeInst|Q [29] $end
$var wire 1 c( memoriaDeInst|Q [28] $end
$var wire 1 d( memoriaDeInst|Q [27] $end
$var wire 1 e( memoriaDeInst|Q [26] $end
$var wire 1 f( memoriaDeInst|Q [25] $end
$var wire 1 g( memoriaDeInst|Q [24] $end
$var wire 1 h( memoriaDeInst|Q [23] $end
$var wire 1 i( memoriaDeInst|Q [22] $end
$var wire 1 j( memoriaDeInst|Q [21] $end
$var wire 1 k( memoriaDeInst|Q [20] $end
$var wire 1 l( memoriaDeInst|Q [19] $end
$var wire 1 m( memoriaDeInst|Q [18] $end
$var wire 1 n( memoriaDeInst|Q [17] $end
$var wire 1 o( memoriaDeInst|Q [16] $end
$var wire 1 p( memoriaDeInst|Q [15] $end
$var wire 1 q( memoriaDeInst|Q [14] $end
$var wire 1 r( memoriaDeInst|Q [13] $end
$var wire 1 s( memoriaDeInst|Q [12] $end
$var wire 1 t( memoriaDeInst|Q [11] $end
$var wire 1 u( memoriaDeInst|Q [10] $end
$var wire 1 v( memoriaDeInst|Q [9] $end
$var wire 1 w( memoriaDeInst|Q [8] $end
$var wire 1 x( memoriaDeInst|Q [7] $end
$var wire 1 y( memoriaDeInst|Q [6] $end
$var wire 1 z( memoriaDeInst|Q [5] $end
$var wire 1 {( memoriaDeInst|Q [4] $end
$var wire 1 |( memoriaDeInst|Q [3] $end
$var wire 1 }( memoriaDeInst|Q [2] $end
$var wire 1 ~( memoriaDeInst|Q [1] $end
$var wire 1 !) memoriaDeInst|Q [0] $end
$var wire 1 ") ula|ULA|COUT [31] $end
$var wire 1 #) ula|ULA|COUT [30] $end
$var wire 1 $) ula|ULA|COUT [29] $end
$var wire 1 %) ula|ULA|COUT [28] $end
$var wire 1 &) ula|ULA|COUT [27] $end
$var wire 1 ') ula|ULA|COUT [26] $end
$var wire 1 () ula|ULA|COUT [25] $end
$var wire 1 )) ula|ULA|COUT [24] $end
$var wire 1 *) ula|ULA|COUT [23] $end
$var wire 1 +) ula|ULA|COUT [22] $end
$var wire 1 ,) ula|ULA|COUT [21] $end
$var wire 1 -) ula|ULA|COUT [20] $end
$var wire 1 .) ula|ULA|COUT [19] $end
$var wire 1 /) ula|ULA|COUT [18] $end
$var wire 1 0) ula|ULA|COUT [17] $end
$var wire 1 1) ula|ULA|COUT [16] $end
$var wire 1 2) ula|ULA|COUT [15] $end
$var wire 1 3) ula|ULA|COUT [14] $end
$var wire 1 4) ula|ULA|COUT [13] $end
$var wire 1 5) ula|ULA|COUT [12] $end
$var wire 1 6) ula|ULA|COUT [11] $end
$var wire 1 7) ula|ULA|COUT [10] $end
$var wire 1 8) ula|ULA|COUT [9] $end
$var wire 1 9) ula|ULA|COUT [8] $end
$var wire 1 :) ula|ULA|COUT [7] $end
$var wire 1 ;) ula|ULA|COUT [6] $end
$var wire 1 <) ula|ULA|COUT [5] $end
$var wire 1 =) ula|ULA|COUT [4] $end
$var wire 1 >) ula|ULA|COUT [3] $end
$var wire 1 ?) ula|ULA|COUT [2] $end
$var wire 1 @) ula|ULA|COUT [1] $end
$var wire 1 A) ula|ULA|COUT [0] $end
$var wire 1 B) PC|DOUT [31] $end
$var wire 1 C) PC|DOUT [30] $end
$var wire 1 D) PC|DOUT [29] $end
$var wire 1 E) PC|DOUT [28] $end
$var wire 1 F) PC|DOUT [27] $end
$var wire 1 G) PC|DOUT [26] $end
$var wire 1 H) PC|DOUT [25] $end
$var wire 1 I) PC|DOUT [24] $end
$var wire 1 J) PC|DOUT [23] $end
$var wire 1 K) PC|DOUT [22] $end
$var wire 1 L) PC|DOUT [21] $end
$var wire 1 M) PC|DOUT [20] $end
$var wire 1 N) PC|DOUT [19] $end
$var wire 1 O) PC|DOUT [18] $end
$var wire 1 P) PC|DOUT [17] $end
$var wire 1 Q) PC|DOUT [16] $end
$var wire 1 R) PC|DOUT [15] $end
$var wire 1 S) PC|DOUT [14] $end
$var wire 1 T) PC|DOUT [13] $end
$var wire 1 U) PC|DOUT [12] $end
$var wire 1 V) PC|DOUT [11] $end
$var wire 1 W) PC|DOUT [10] $end
$var wire 1 X) PC|DOUT [9] $end
$var wire 1 Y) PC|DOUT [8] $end
$var wire 1 Z) PC|DOUT [7] $end
$var wire 1 [) PC|DOUT [6] $end
$var wire 1 \) PC|DOUT [5] $end
$var wire 1 ]) PC|DOUT [4] $end
$var wire 1 ^) PC|DOUT [3] $end
$var wire 1 _) PC|DOUT [2] $end
$var wire 1 `) PC|DOUT [1] $end
$var wire 1 a) PC|DOUT [0] $end
$var wire 1 b) bancoReg|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 c) bancoReg|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 d) bancoReg|registrador_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0] $end
$var wire 1 e) bancoReg|registrador_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0] $end
$var wire 1 f) bancoReg|registrador_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0] $end
$var wire 1 g) bancoReg|registrador_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0] $end
$var wire 1 h) bancoReg|registrador_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0] $end
$var wire 1 i) bancoReg|registrador_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0] $end
$var wire 1 j) bancoReg|registrador_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0] $end
$var wire 1 k) bancoReg|registrador_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0] $end
$var wire 1 l) bancoReg|registrador_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0] $end
$var wire 1 m) bancoReg|registrador_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0] $end
$var wire 1 n) bancoReg|registrador_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0] $end
$var wire 1 o) bancoReg|registrador_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0] $end
$var wire 1 p) bancoReg|registrador_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0] $end
$var wire 1 q) bancoReg|registrador_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0] $end
$var wire 1 r) bancoReg|registrador_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0] $end
$var wire 1 s) bancoReg|registrador_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0] $end
$var wire 1 t) bancoReg|registrador_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0] $end
$var wire 1 u) bancoReg|registrador_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0] $end
$var wire 1 v) bancoReg|registrador_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0] $end
$var wire 1 w) bancoReg|registrador_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0] $end
$var wire 1 x) bancoReg|registrador_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0] $end
$var wire 1 y) bancoReg|registrador_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0] $end
$var wire 1 z) bancoReg|registrador_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0] $end
$var wire 1 {) bancoReg|registrador_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0] $end
$var wire 1 |) bancoReg|registrador_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0] $end
$var wire 1 }) bancoReg|registrador_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0] $end
$var wire 1 ~) bancoReg|registrador_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0] $end
$var wire 1 !* bancoReg|registrador_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0] $end
$var wire 1 "* bancoReg|registrador_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0] $end
$var wire 1 #* bancoReg|registrador_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0] $end
$var wire 1 $* bancoReg|registrador_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0] $end
$var wire 1 %* bancoReg|registrador_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0] $end
$var wire 1 &* bancoReg|registrador_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0] $end
$var wire 1 '* bancoReg|registrador_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0] $end
$var wire 1 (* bancoReg|registrador_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0] $end
$var wire 1 )* bancoReg|registrador_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0] $end
$var wire 1 ** bancoReg|registrador_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0] $end
$var wire 1 +* bancoReg|registrador_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0] $end
$var wire 1 ,* bancoReg|registrador_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0] $end
$var wire 1 -* bancoReg|registrador_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0] $end
$var wire 1 .* bancoReg|registrador_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0] $end
$var wire 1 /* bancoReg|registrador_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0] $end
$var wire 1 0* bancoReg|registrador_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0] $end
$var wire 1 1* bancoReg|registrador_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0] $end
$var wire 1 2* bancoReg|registrador_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0] $end
$var wire 1 3* bancoReg|registrador_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0] $end
$var wire 1 4* bancoReg|registrador_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0] $end
$var wire 1 5* bancoReg|registrador_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0] $end
$var wire 1 6* bancoReg|registrador_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0] $end
$var wire 1 7* bancoReg|registrador_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0] $end
$var wire 1 8* bancoReg|registrador_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0] $end
$var wire 1 9* bancoReg|registrador_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0] $end
$var wire 1 :* bancoReg|registrador_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0] $end
$var wire 1 ;* bancoReg|registrador_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0] $end
$var wire 1 <* bancoReg|registrador_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0] $end
$var wire 1 =* bancoReg|registrador_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0] $end
$var wire 1 >* bancoReg|registrador_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0] $end
$var wire 1 ?* bancoReg|registrador_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0] $end
$var wire 1 @* bancoReg|registrador_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0] $end
$var wire 1 A* bancoReg|registrador_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0] $end
$var wire 1 B* bancoReg|registrador_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0] $end
$var wire 1 C* bancoReg|registrador_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b0 #
1$
0%
0&
0'
0(
0)
0*
0+
b0 ,
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
03!
02!
01!
00!
0/!
08!
07!
06!
05!
04!
0=!
0<!
0;!
0:!
09!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0c!
0b!
0a!
0`!
0_!
0^!
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0F"
1G"
xH"
1I"
1J"
1K"
0L"
0M"
0N"
1O"
0P"
1Q"
1R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
1n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
10#
11#
02#
13#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
1`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
1W%
0X%
1Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
1q%
0r%
0s%
0t%
0u%
0v%
0w%
1x%
0y%
0z%
1{%
0|%
0}%
0~%
0!&
0"&
0#&
1$&
0%&
0&&
1'&
0(&
0)&
0*&
0+&
0,&
0-&
1.&
0/&
00&
11&
02&
03&
04&
05&
16&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
za&
z`&
z_&
0^&
0]&
z\&
0[&
0Z&
zY&
zX&
0W&
zV&
zU&
zT&
0S&
0R&
zQ&
0P&
0O&
zN&
0M&
0L&
zK&
0J&
0I&
zH&
0G&
zF&
zE&
0D&
zC&
zB&
z#'
z"'
z!'
0~&
z}&
z|&
0{&
zz&
zy&
zx&
0w&
zv&
zu&
zt&
0s&
zr&
zq&
0p&
zo&
zn&
0m&
zl&
zk&
0j&
zi&
zh&
0g&
zf&
ze&
0d&
zc&
zb&
zC'
zB'
zA'
0@'
z?'
z>'
0='
z<'
z;'
z:'
09'
08'
z7'
z6'
05'
z4'
z3'
02'
z1'
z0'
0/'
z.'
z-'
0,'
z+'
0*'
0)'
0('
0''
0&'
0%'
0$'
0n'
0m'
0l'
0k'
0j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0['
0Z'
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
zN'
zM'
0L'
0K'
0J'
0I'
0H'
0G'
0F'
0E'
0D'
0r'
zq'
0p'
zo'
0?(
0>(
0=(
0<(
0;(
0:(
09(
08(
07(
06(
05(
04(
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0~'
0}'
z|'
z{'
0z'
zy'
0x'
zw'
0v'
0u'
0t'
0s'
z_(
z^(
z](
z\(
z[(
zZ(
zY(
zX(
zW(
zV(
zU(
zT(
zS(
zR(
zQ(
zP(
zO(
zN(
zM(
zL(
zK(
zJ(
zI(
zH(
zG(
zF(
zE(
zD(
zC(
zB(
zA(
0@(
z!)
z~(
0}(
0|(
z{(
zz(
zy(
zx(
zw(
zv(
zu(
0t(
zs(
0r(
zq(
zp(
0o(
zn(
0m(
zl(
zk(
zj(
zi(
zh(
zg(
zf(
ze(
0d(
zc(
zb(
za(
z`(
0A)
0@)
z?)
z>)
0=)
z<)
z;)
0:)
09)
z8)
z7)
06)
z5)
z4)
z3)
02)
z1)
z0)
0/)
z.)
z-)
0,)
z+)
z*)
0))
z()
z')
0&)
z%)
z$)
0#)
z")
za)
z`)
0_)
0^)
0])
0\)
0[)
0Z)
0Y)
0X)
0W)
zV)
zU)
zT)
zS)
zR)
zQ)
zP)
zO)
zN)
zM)
zL)
zK)
zJ)
zI)
zH)
zG)
zF)
zE)
zD)
zC)
zB)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
$end
#10000
1"
1N"
1_)
1@&
1a"
1S"
0O"
1X"
1T"
1A&
1b"
0Q"
1U"
1p%
#20000
0"
0N"
#30000
1&
1)
1+
1'
1"
1k"
1w"
1L"
1Y"
1N"
1^)
1J'
1D'
1s'
0_)
1d(
1m(
1}(
1#"
1i!
1d!
1c!
1^!
1q!
16!
1h!
1b!
0@&
1Z"
0q%
0T"
01#
12#
1g"
0S"
1O"
03#
1t%
1S#
1`"
0X"
1c"
1;!
1r%
0U"
02#
1h"
1q%
1T"
1a#
0A&
1["
0p%
1Q"
0x%
0t%
0r%
1U"
0Y%
1u%
1p%
1>&
1C"
1y%
1x%
1t%
0u%
0y%
#40000
0"
0N"
#50000
1*
b10 ,
b100 #
0)
0+
0'
1"
1]"
1P#
1W"
0k"
0w"
0L"
1N"
0`#
0n"
0S#
0c"
1b#
0;!
0a#
1Y%
0>&
0b#
0C"
1I'
1x'
1_)
0d(
1r(
1t(
0}(
0#"
0i!
0d!
0c!
0^!
1x!
1~!
1v!
0h!
0b!
11#
0h"
0Z"
1S"
0O"
1%&
0t%
1`#
1n"
1\"
1c"
1^"
1=!
1;!
12#
0q%
0T"
0["
0Q"
1r%
0U"
0p%
1t%
1u%
#60000
0"
0N"
#70000
1"
1N"
1])
0^)
1F'
1E'
1t'
0_)
1o(
0t(
0x!
1w!
1s!
18!
1@&
1v%
0r%
0a"
1Z"
1q%
1T"
0g"
0S"
1O"
17&
0`"
0\"
1_"
0^"
0=!
1<!
1w%
0t%
0v%
1r%
1U"
0T"
1A&
0u%
0b"
1["
1p%
1Q"
1`"
1y%
0w%
1t%
0U"
1z%
1u%
0p%
0y%
0z%
#80000
0"
0N"
#90000
1"
1N"
0J'
1L'
0F'
1H'
1G'
0E'
1}'
1v'
1u'
0t'
1_)
1d(
1|(
0m(
0o(
1t(
1x!
0w!
0s!
08!
0q!
06!
1$"
1""
1z!
1r!
1p!
1n!
1j!
1f!
13!
1/!
17!
15!
1`!
1h!
1b!
01#
1S"
0O"
1y%
1r'
0n"
1p'
1U"
0_"
1^"
1=!
0<!
02#
1T"
1;&
1:&
1$'
1%'
1&'
1''
1('
1)'
1*'
1*%
1,'
1{$
1v$
1/'
1i$
1d$
12'
1W$
1R$
15'
17$
19'
1)$
1$$
1='
1q#
1j#
1A)
1W#
1S#
1K#
1@#
19#
15#
0Q"
1s%
0U"
0;&
1<&
1D&
1G&
1I&
1J&
1w$
1L&
1M&
1e$
1O&
1P&
1S$
1R&
1S&
18'
1W&
1%$
1Z&
1[&
1]&
1@'
1@)
1a#
1p%
0x%
0t%
1~&
0a#
1=&
1E"
1}%
0y%
1=)
0]&
1Y#
1~%
1{&
0[&
1:)
0Z&
19)
0%$
1w&
0W&
1@$
16)
1A$
1s&
0S&
12)
0R&
1p&
0P&
0S$
1/)
0O&
1m&
0M&
0e$
1,)
0L&
1j&
0J&
0w$
1))
0I&
1g&
0G&
1&)
1d&
0D&
1#)
0<&
0=&
0E"
0Y#
#100000
0"
0N"
#110000
1"
1N"
1^)
0G'
1E'
0v'
1t'
0_)
0q%
0T"
00#
1g"
0S"
1O"
1v%
0r%
0s%
1U"
1q%
1T"
0p%
1Q"
1w%
1x%
0v%
1r%
1s%
0U"
0u%
1p%
0w%
0x%
1z%
1u%
0z%
#120000
0"
0N"
#130000
1"
1N"
1_)
1S"
0O"
0q%
0T"
0Q"
1v%
0r%
0s%
1U"
0p%
1w%
1x%
0u%
1z%
#140000
0"
0N"
#150000
1"
1N"
1\)
0])
0^)
0_)
0{%
0w%
0v%
1r%
1q%
1T"
0S"
1O"
1|%
0}%
1y%
1{%
1w%
1t%
0r%
1s%
0U"
0T"
0z%
1u%
1p%
1Q"
0|%
1}%
0y%
0s%
1U"
1!&
1z%
0u%
0p%
0t%
0!&
#160000
0"
0N"
#170000
1"
1N"
1_)
1S"
0O"
1T"
0Q"
1s%
0U"
1p%
1t%
#180000
0"
0N"
#190000
1"
1N"
1^)
0_)
0q%
0T"
0S"
1O"
1r%
0s%
1U"
1q%
1T"
0p%
1Q"
0r%
1s%
0U"
1u%
1p%
0u%
#200000
0"
0N"
#210000
1"
1N"
1_)
1S"
0O"
0q%
0T"
0Q"
1r%
0s%
1U"
0p%
1u%
#220000
0"
0N"
#230000
1"
1N"
1])
0^)
0_)
1v%
0r%
1q%
1T"
0S"
1O"
0{%
0w%
0t%
0v%
1r%
1s%
0U"
0T"
0u%
1p%
1Q"
1|%
0}%
1y%
1{%
1w%
0x%
0s%
1U"
0z%
1u%
0p%
0|%
1}%
1x%
1t%
1!&
1z%
0y%
0!&
#240000
0"
0N"
#250000
1"
1N"
1_)
1S"
0O"
1T"
0Q"
1s%
0U"
1p%
0x%
0t%
1y%
#260000
0"
0N"
#270000
1"
1N"
1^)
0_)
0q%
0T"
0S"
1O"
1v%
0r%
0s%
1U"
1q%
1T"
0p%
1Q"
0{%
0w%
1x%
0v%
1r%
1s%
0U"
0u%
1p%
1|%
0}%
1{%
1w%
0x%
0z%
1u%
0|%
1}%
1!&
1z%
0!&
#280000
0"
0N"
#290000
1"
1N"
1_)
1S"
0O"
0q%
0T"
0Q"
1v%
0r%
0s%
1U"
0p%
0{%
0w%
1x%
0u%
1|%
0}%
0z%
1!&
#300000
0"
0N"
#310000
1"
1N"
1[)
0\)
0])
0^)
0_)
06&
1"&
0|%
0@&
1{%
1w%
0Z"
0v%
1r%
1q%
1T"
0S"
1O"
07&
1#&
0~%
0"&
1|%
1}%
0y%
0w%
1t%
0r%
1s%
0U"
0T"
17&
0!&
1z%
1u%
1p%
1Q"
0`"
1)&
0%&
0#&
0$&
0}%
1y%
0s%
1U"
1&&
1!&
0z%
0u%
0p%
1`"
1*&
1$&
1~%
0t%
0&&
0)&
1%&
0*&
#320000
0"
0N"
#330000
1"
1N"
1_)
1@&
1a"
1S"
0O"
1T"
0Q"
1s%
0U"
1p%
1t%
#340000
0"
0N"
#350000
1"
1N"
1^)
0_)
0@&
1Z"
0q%
0T"
0S"
1O"
1r%
0s%
1U"
1q%
1T"
0p%
1Q"
0r%
1s%
0U"
1u%
1p%
0u%
#360000
0"
0N"
#370000
1"
1N"
1_)
0Z"
1S"
0O"
0q%
0T"
0Q"
1r%
0s%
1U"
0p%
1u%
#380000
0"
0N"
#390000
1"
1N"
1])
0^)
0_)
1@&
1v%
0r%
0a"
1Z"
1q%
1T"
0S"
1O"
1w%
0t%
0v%
1r%
1s%
0U"
0T"
0u%
1p%
1Q"
1}%
0y%
0w%
0x%
0s%
1U"
1z%
1u%
0p%
0$&
0~%
1x%
1t%
0z%
1)&
0%&
0}%
1y%
1*&
1$&
1~%
0)&
1%&
0*&
#400000
0"
0N"
#410000
1"
1N"
1_)
1S"
0O"
1T"
0Q"
1s%
0U"
1p%
0x%
0t%
1}%
0y%
0$&
0~%
1)&
0%&
1*&
#420000
0"
0N"
#430000
1"
1N"
1^)
0_)
0q%
0T"
0S"
1O"
1v%
0r%
0s%
1U"
1q%
1T"
0p%
1Q"
1w%
1x%
0v%
1r%
1s%
0U"
0u%
1p%
0w%
0x%
1z%
1u%
0z%
#440000
0"
0N"
#450000
1"
1N"
1_)
1S"
0O"
0q%
0T"
0Q"
1v%
0r%
0s%
1U"
0p%
1w%
1x%
0u%
1z%
#460000
0"
0N"
#470000
1"
1N"
1\)
0])
0^)
0_)
0{%
0w%
0v%
1r%
1q%
1T"
0S"
1O"
1"&
0|%
0}%
1y%
1{%
1w%
1t%
0r%
1s%
0U"
0T"
0z%
1u%
1p%
1Q"
1#&
1$&
0"&
1|%
1}%
0y%
0s%
1U"
0!&
1z%
0u%
0p%
0#&
0$&
0t%
1&&
1!&
0&&
#480000
0"
0N"
#490000
1"
1N"
1_)
1S"
0O"
1T"
0Q"
1s%
0U"
1p%
1t%
#500000
0"
0N"
#510000
1"
1N"
1^)
0_)
0q%
0T"
0S"
1O"
1r%
0s%
1U"
1q%
1T"
0p%
1Q"
0r%
1s%
0U"
1u%
1p%
0u%
#520000
0"
0N"
#530000
1"
1N"
1_)
1S"
0O"
0q%
0T"
0Q"
1r%
0s%
1U"
0p%
1u%
#540000
0"
0N"
#550000
1"
1N"
1])
0^)
0_)
1v%
0r%
1q%
1T"
0S"
1O"
0{%
0w%
0t%
0v%
1r%
1s%
0U"
0T"
0u%
1p%
1Q"
1"&
0|%
0}%
1y%
1{%
1w%
0x%
0s%
1U"
0z%
1u%
0p%
1#&
1$&
0"&
1|%
1}%
1x%
1t%
0!&
1z%
0#&
0$&
0y%
1&&
1!&
0&&
#560000
0"
0N"
#570000
1"
1N"
1_)
1S"
0O"
1T"
0Q"
1s%
0U"
1p%
0x%
0t%
1y%
#580000
0"
0N"
#590000
1"
1N"
1^)
0_)
0q%
0T"
0S"
1O"
1v%
0r%
0s%
1U"
1q%
1T"
0p%
1Q"
0{%
0w%
1x%
0v%
1r%
1s%
0U"
0u%
1p%
1"&
0|%
0}%
1{%
1w%
0x%
0z%
1u%
1#&
1$&
0"&
1|%
1}%
0!&
1z%
0#&
0$&
1&&
1!&
0&&
#600000
0"
0N"
#610000
1"
1N"
1_)
1S"
0O"
0q%
0T"
0Q"
1v%
0r%
0s%
1U"
0p%
0{%
0w%
1x%
0u%
1"&
0|%
0}%
0z%
1#&
1$&
0!&
1&&
#620000
0"
0N"
#630000
1"
1N"
1Z)
0[)
0\)
0])
0^)
0_)
0'&
0#&
16&
0"&
1|%
0@&
1{%
1w%
0Z"
0v%
1r%
1q%
1T"
0S"
1O"
1(&
0)&
1%&
1'&
1#&
1~%
0|%
1}%
0y%
0w%
1t%
0r%
1s%
0U"
0T"
0&&
1!&
1z%
1u%
1p%
1Q"
0(&
1)&
0%&
0}%
1y%
0s%
1U"
1+&
1&&
0!&
0z%
0u%
0p%
0~%
0t%
0+&
#640000
0"
0N"
#650000
1"
1N"
1_)
1@&
1a"
1S"
0O"
1T"
0Q"
1s%
0U"
1p%
1t%
#660000
0"
0N"
#670000
1"
1N"
1^)
0_)
0@&
1Z"
0q%
0T"
0S"
1O"
1r%
0s%
1U"
1q%
1T"
0p%
1Q"
0r%
1s%
0U"
1u%
1p%
0u%
#680000
0"
0N"
#690000
1"
1N"
1_)
0Z"
1S"
0O"
0q%
0T"
0Q"
1r%
0s%
1U"
0p%
1u%
#700000
0"
0N"
#710000
1"
1N"
1])
0^)
0_)
1@&
1v%
0r%
0a"
1Z"
1q%
1T"
0S"
1O"
1w%
0t%
0v%
1r%
1s%
0U"
0T"
0u%
1p%
1Q"
1}%
0y%
0w%
0x%
0s%
1U"
1z%
1u%
0p%
1~%
1x%
1t%
0z%
0}%
1y%
0~%
#720000
0"
0N"
#730000
1"
1N"
1_)
1S"
0O"
1T"
0Q"
1s%
0U"
1p%
0x%
0t%
1}%
0y%
1~%
#740000
0"
0N"
#750000
1"
1N"
1^)
0_)
0q%
0T"
0S"
1O"
1v%
0r%
0s%
1U"
1q%
1T"
0p%
1Q"
1w%
1x%
0v%
1r%
1s%
0U"
0u%
1p%
0w%
0x%
1z%
1u%
0z%
#760000
0"
0N"
#770000
1"
1N"
1_)
1S"
0O"
0q%
0T"
0Q"
1v%
0r%
0s%
1U"
0p%
1w%
1x%
0u%
1z%
#780000
0"
0N"
#790000
1"
1N"
1\)
0])
0^)
0_)
0{%
0w%
0v%
1r%
1q%
1T"
0S"
1O"
1|%
0}%
1y%
1{%
1w%
1t%
0r%
1s%
0U"
0T"
0z%
1u%
1p%
1Q"
0|%
1}%
0y%
0s%
1U"
1!&
1z%
0u%
0p%
0t%
0!&
#800000
0"
0N"
#810000
1"
1N"
1_)
1S"
0O"
1T"
0Q"
1s%
0U"
1p%
1t%
#820000
0"
0N"
#830000
1"
1N"
1^)
0_)
0q%
0T"
0S"
1O"
1r%
0s%
1U"
1q%
1T"
0p%
1Q"
0r%
1s%
0U"
1u%
1p%
0u%
#840000
0"
0N"
#850000
1"
1N"
1_)
1S"
0O"
0q%
0T"
0Q"
1r%
0s%
1U"
0p%
1u%
#860000
0"
0N"
#870000
1"
1N"
1])
0^)
0_)
1v%
0r%
1q%
1T"
0S"
1O"
0{%
0w%
0t%
0v%
1r%
1s%
0U"
0T"
0u%
1p%
1Q"
1|%
0}%
1y%
1{%
1w%
0x%
0s%
1U"
0z%
1u%
0p%
0|%
1}%
1x%
1t%
1!&
1z%
0y%
0!&
#880000
0"
0N"
#890000
1"
1N"
1_)
1S"
0O"
1T"
0Q"
1s%
0U"
1p%
0x%
0t%
1y%
#900000
0"
0N"
#910000
1"
1N"
1^)
0_)
0q%
0T"
0S"
1O"
1v%
0r%
0s%
1U"
1q%
1T"
0p%
1Q"
0{%
0w%
1x%
0v%
1r%
1s%
0U"
0u%
1p%
1|%
0}%
1{%
1w%
0x%
0z%
1u%
0|%
1}%
1!&
1z%
0!&
#920000
0"
0N"
#930000
1"
1N"
1_)
1S"
0O"
0q%
0T"
0Q"
1v%
0r%
0s%
1U"
0p%
0{%
0w%
1x%
0u%
1|%
0}%
0z%
1!&
#940000
0"
0N"
#950000
1"
1N"
1[)
0\)
0])
0^)
0_)
06&
1"&
0|%
0@&
1{%
1w%
0Z"
0v%
1r%
1q%
1T"
0S"
1O"
0'&
0#&
0~%
0"&
1|%
1}%
0y%
0w%
1t%
0r%
1s%
0U"
0T"
0!&
1z%
1u%
1p%
1Q"
1(&
0)&
1%&
1'&
1#&
0$&
0}%
1y%
0s%
1U"
0&&
1!&
0z%
0u%
0p%
0(&
1)&
1$&
1~%
0t%
1+&
1&&
0%&
0+&
#960000
0"
0N"
#970000
1"
1N"
1_)
1@&
1a"
1S"
0O"
1T"
0Q"
1s%
0U"
1p%
1t%
#980000
0"
0N"
#990000
1"
1N"
1^)
0_)
0@&
1Z"
0q%
0T"
0S"
1O"
1r%
0s%
1U"
1q%
1T"
0p%
1Q"
0r%
1s%
0U"
1u%
1p%
0u%
#1000000
