

================================================================
== Vitis HLS Report for 'buffer_r'
================================================================
* Date:           Fri Dec  9 11:05:12 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |       20|     1588|  0.100 us|  7.940 us|   20|  1588|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+----------+-----+------+---------+
        |                                                                              |                                                                    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                                   Instance                                   |                               Module                               |   min   |   max   |    min    |    max   | min |  max |   Type  |
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+----------+-----+------+---------+
        |grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58  |buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3  |        4|     1572|  20.000 ns|  7.860 us|    4|  1572|       no|
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|     437|     736|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     123|    -|
|Register         |        -|     -|     138|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     575|     888|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                   Instance                                   |                               Module                               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58  |buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3  |        0|   0|  331|  650|    0|
    |mul_8ns_16ns_47_1_1_U380                                                      |mul_8ns_16ns_47_1_1                                                 |        0|   1|    0|    5|    0|
    |mul_8ns_8ns_39_1_1_U379                                                       |mul_8ns_8ns_39_1_1                                                  |        0|   0|    0|   40|    0|
    |udiv_8ns_8ns_8_12_seq_1_U378                                                  |udiv_8ns_8ns_8_12_seq_1                                             |        0|   0|  106|   41|    0|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                         |                                                                    |        0|   1|  437|  736|    0|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln304_fu_82_p2     |         +|   0|  0|  16|           9|           1|
    |icmp_ln1027_fu_123_p2  |      icmp|   0|  0|  11|           8|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  29|          18|           3|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  87|         18|    1|         18|
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|    8|         16|
    |ap_return_1  |   9|          2|    8|         16|
    |out_st_read  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        | 123|         26|   19|         54|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                  |  17|   0|   17|          0|
    |ap_done_reg                                                                                |   1|   0|    1|          0|
    |ap_return_0_preg                                                                           |   8|   0|    8|          0|
    |ap_return_1_preg                                                                           |   8|   0|    8|          0|
    |bound4_reg_171                                                                             |  47|   0|   47|          0|
    |bound_reg_165                                                                              |  39|   0|   39|          0|
    |div_reg_151                                                                                |   8|   0|    8|          0|
    |grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1027_reg_176                                                                        |   1|   0|    1|          0|
    |tmp_reg_160                                                                                |   8|   0|    8|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      | 138|   0|  138|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        buffer|  return value|
|ap_return_0            |  out|    8|  ap_ctrl_hs|        buffer|  return value|
|ap_return_1            |  out|    8|  ap_ctrl_hs|        buffer|  return value|
|out_st_dout            |   in|   64|     ap_fifo|        out_st|       pointer|
|out_st_num_data_valid  |   in|    2|     ap_fifo|        out_st|       pointer|
|out_st_fifo_cap        |   in|    2|     ap_fifo|        out_st|       pointer|
|out_st_empty_n         |   in|    1|     ap_fifo|        out_st|       pointer|
|out_st_read            |  out|    1|     ap_fifo|        out_st|       pointer|
|buffer1_0_address0     |  out|   13|   ap_memory|     buffer1_0|         array|
|buffer1_0_ce0          |  out|    1|   ap_memory|     buffer1_0|         array|
|buffer1_0_we0          |  out|    1|   ap_memory|     buffer1_0|         array|
|buffer1_0_d0           |  out|   16|   ap_memory|     buffer1_0|         array|
|buffer1_1_address0     |  out|   13|   ap_memory|     buffer1_1|         array|
|buffer1_1_ce0          |  out|    1|   ap_memory|     buffer1_1|         array|
|buffer1_1_we0          |  out|    1|   ap_memory|     buffer1_1|         array|
|buffer1_1_d0           |  out|   16|   ap_memory|     buffer1_1|         array|
|ctrl1_reg_3            |   in|    8|     ap_none|   ctrl1_reg_3|        scalar|
|ctrl2_reg_0            |   in|    8|     ap_none|   ctrl2_reg_0|        scalar|
|actp_reg_3             |   in|    8|     ap_none|    actp_reg_3|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%actp_reg_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %actp_reg_3"   --->   Operation 18 'read' 'actp_reg_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ctrl1_reg_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctrl1_reg_3"   --->   Operation 19 'read' 'ctrl1_reg_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [12/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 20 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 21 [11/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 21 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 22 [10/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 22 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.14>
ST_4 : Operation 23 [9/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 23 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.14>
ST_5 : Operation 24 [8/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 24 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.14>
ST_6 : Operation 25 [7/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 25 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.14>
ST_7 : Operation 26 [6/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 26 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.14>
ST_8 : Operation 27 [5/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 27 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.14>
ST_9 : Operation 28 [4/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 28 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.14>
ST_10 : Operation 29 [3/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 29 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.14>
ST_11 : Operation 30 [2/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 30 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.14>
ST_12 : Operation 31 [1/12] (2.14ns)   --->   "%div = udiv i8 %ctrl1_reg_3_read, i8 %actp_reg_3_read"   --->   Operation 31 'udiv' 'div' <Predicate = true> <Delay = 2.14> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.90>
ST_13 : Operation 32 [1/1] (0.00ns)   --->   "%div_cast28 = zext i8 %div"   --->   Operation 32 'zext' 'div_cast28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 33 [1/1] (0.90ns)   --->   "%add_ln304 = add i9 %div_cast28, i9 1" [src/fft.cpp:304]   --->   Operation 33 'add' 'add_ln304' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln304, i32 1, i32 8" [src/fft.cpp:304]   --->   Operation 34 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.17>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "%div_cast29 = zext i8 %div"   --->   Operation 35 'zext' 'div_cast29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %tmp" [src/fft.cpp:304]   --->   Operation 36 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 37 [1/1] (2.17ns)   --->   "%bound = mul i39 %div_cast29, i39 %tmp_cast" [src/fft.cpp:304]   --->   Operation 37 'mul' 'bound' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.91>
ST_15 : Operation 38 [1/1] (0.00ns)   --->   "%ctrl2_reg_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctrl2_reg_0"   --->   Operation 38 'read' 'ctrl2_reg_0_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 39 [1/1] (0.00ns)   --->   "%ctrl2_reg_0_cast = zext i8 %ctrl2_reg_0_read"   --->   Operation 39 'zext' 'ctrl2_reg_0_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 40 [1/1] (0.00ns)   --->   "%bound_cast = zext i39 %bound" [src/fft.cpp:304]   --->   Operation 40 'zext' 'bound_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 41 [1/1] (2.91ns)   --->   "%bound4 = mul i47 %ctrl2_reg_0_cast, i47 %bound_cast" [src/fft.cpp:304]   --->   Operation 41 'mul' 'bound4' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.85>
ST_16 : Operation 42 [1/1] (0.85ns)   --->   "%icmp_ln1027 = icmp_ne  i8 %div, i8 0"   --->   Operation 42 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 43 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 43 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln304 = call void @buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3, i47 %bound4, i16 %buffer1_0, i16 %buffer1_1, i39 %bound, i8 %div, i8 %div, i1 %icmp_ln1027, i64 %out_st" [src/fft.cpp:304]   --->   Operation 44 'call' 'call_ln304' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln304 = call void @buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3, i47 %bound4, i16 %buffer1_0, i16 %buffer1_1, i39 %bound, i8 %div, i8 %div, i1 %icmp_ln1027, i64 %out_st" [src/fft.cpp:304]   --->   Operation 46 'call' 'call_ln304' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 47 [1/1] (0.00ns)   --->   "%mrv = insertvalue i16 <undef>, i8 %ctrl1_reg_3_read" [src/fft.cpp:322]   --->   Operation 47 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i16 %mrv, i8 %actp_reg_3_read" [src/fft.cpp:322]   --->   Operation 48 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln322 = ret i16 %mrv_1" [src/fft.cpp:322]   --->   Operation 49 'ret' 'ret_ln322' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ buffer1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ctrl1_reg_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl2_reg_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ actp_reg_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
actp_reg_3_read   (read         ) [ 001111111111111111]
ctrl1_reg_3_read  (read         ) [ 001111111111111111]
div               (udiv         ) [ 000000000000011111]
div_cast28        (zext         ) [ 000000000000000000]
add_ln304         (add          ) [ 000000000000000000]
tmp               (partselect   ) [ 000000000000001000]
div_cast29        (zext         ) [ 000000000000000000]
tmp_cast          (zext         ) [ 000000000000000000]
bound             (mul          ) [ 000000000000000111]
ctrl2_reg_0_read  (read         ) [ 000000000000000000]
ctrl2_reg_0_cast  (zext         ) [ 000000000000000000]
bound_cast        (zext         ) [ 000000000000000000]
bound4            (mul          ) [ 000000000000000011]
icmp_ln1027       (icmp         ) [ 000000000000000001]
empty             (wait         ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
call_ln304        (call         ) [ 000000000000000000]
mrv               (insertvalue  ) [ 000000000000000000]
mrv_1             (insertvalue  ) [ 000000000000000000]
ret_ln322         (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_st">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_st"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer1_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctrl1_reg_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_reg_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ctrl2_reg_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_reg_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="actp_reg_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="actp_reg_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="actp_reg_3_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="actp_reg_3_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="ctrl1_reg_3_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl1_reg_3_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="ctrl2_reg_0_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl2_reg_0_read/15 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="24" slack="1"/>
<pin id="61" dir="0" index="2" bw="16" slack="0"/>
<pin id="62" dir="0" index="3" bw="16" slack="0"/>
<pin id="63" dir="0" index="4" bw="16" slack="2"/>
<pin id="64" dir="0" index="5" bw="8" slack="4"/>
<pin id="65" dir="0" index="6" bw="8" slack="4"/>
<pin id="66" dir="0" index="7" bw="1" slack="0"/>
<pin id="67" dir="0" index="8" bw="64" slack="0"/>
<pin id="68" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln304/16 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="0"/>
<pin id="76" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="div/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="div_cast28_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="1"/>
<pin id="81" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div_cast28/13 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln304_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln304/13 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="5" slack="0"/>
<pin id="93" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="98" class="1004" name="div_cast29_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="2"/>
<pin id="100" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div_cast29/14 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="1"/>
<pin id="103" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/14 "/>
</bind>
</comp>

<comp id="104" class="1004" name="bound_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/14 "/>
</bind>
</comp>

<comp id="110" class="1004" name="ctrl2_reg_0_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ctrl2_reg_0_cast/15 "/>
</bind>
</comp>

<comp id="114" class="1004" name="bound_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="1"/>
<pin id="116" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound_cast/15 "/>
</bind>
</comp>

<comp id="117" class="1004" name="bound4_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="1" index="2" bw="47" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/15 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln1027_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="4"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/16 "/>
</bind>
</comp>

<comp id="129" class="1004" name="mrv_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="16"/>
<pin id="132" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/17 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mrv_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="16"/>
<pin id="137" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/17 "/>
</bind>
</comp>

<comp id="139" class="1005" name="actp_reg_3_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="actp_reg_3_read "/>
</bind>
</comp>

<comp id="145" class="1005" name="ctrl1_reg_3_read_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="1"/>
<pin id="147" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ctrl1_reg_3_read "/>
</bind>
</comp>

<comp id="151" class="1005" name="div_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="160" class="1005" name="tmp_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="165" class="1005" name="bound_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="39" slack="1"/>
<pin id="167" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="171" class="1005" name="bound4_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="47" slack="1"/>
<pin id="173" dir="1" index="1" bw="47" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="176" class="1005" name="icmp_ln1027_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="58" pin=8"/></net>

<net id="77"><net_src comp="46" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="40" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="101" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="52" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="110" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="128"><net_src comp="123" pin="2"/><net_sink comp="58" pin=7"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="129" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="40" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="148"><net_src comp="46" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="154"><net_src comp="73" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="58" pin=5"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="58" pin=6"/></net>

<net id="163"><net_src comp="88" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="168"><net_src comp="104" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="58" pin=4"/></net>

<net id="174"><net_src comp="117" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="179"><net_src comp="123" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="58" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_st | {}
	Port: buffer1_0 | {16 17 }
	Port: buffer1_1 | {16 17 }
 - Input state : 
	Port: buffer : out_st | {16 17 }
	Port: buffer : ctrl1_reg_3 | {1 }
	Port: buffer : ctrl2_reg_0 | {15 }
	Port: buffer : actp_reg_3 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln304 : 1
		tmp : 2
	State 14
		bound : 1
	State 15
		bound4 : 1
	State 16
		call_ln304 : 1
	State 17
		mrv_1 : 1
		ret_ln322 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58 |    0    |  1.956  |   401   |   534   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   udiv   |                                   grp_fu_73                                  |    0    |    0    |   106   |    41   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                 bound_fu_104                                 |    0    |    0    |    0    |    40   |
|          |                                 bound4_fu_117                                |    1    |    0    |    0    |    5    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                add_ln304_fu_82                               |    0    |    0    |    0    |    15   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                              icmp_ln1027_fu_123                              |    0    |    0    |    0    |    11   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          actp_reg_3_read_read_fu_40                          |    0    |    0    |    0    |    0    |
|   read   |                          ctrl1_reg_3_read_read_fu_46                         |    0    |    0    |    0    |    0    |
|          |                          ctrl2_reg_0_read_read_fu_52                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               div_cast28_fu_79                               |    0    |    0    |    0    |    0    |
|          |                               div_cast29_fu_98                               |    0    |    0    |    0    |    0    |
|   zext   |                                tmp_cast_fu_101                               |    0    |    0    |    0    |    0    |
|          |                            ctrl2_reg_0_cast_fu_110                           |    0    |    0    |    0    |    0    |
|          |                               bound_cast_fu_114                              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                   tmp_fu_88                                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|insertvalue|                                  mrv_fu_129                                  |    0    |    0    |    0    |    0    |
|          |                                 mrv_1_fu_134                                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                              |    1    |  1.956  |   507   |   646   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| actp_reg_3_read_reg_139|    8   |
|     bound4_reg_171     |   47   |
|      bound_reg_165     |   39   |
|ctrl1_reg_3_read_reg_145|    8   |
|       div_reg_151      |    8   |
|   icmp_ln1027_reg_176  |    1   |
|       tmp_reg_160      |    8   |
+------------------------+--------+
|          Total         |   119  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Comp                                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58 |  p7  |   2  |   1  |    2   ||    9    |
|                                   grp_fu_73                                  |  p0  |   2  |   8  |   16   ||    9    |
|                                   grp_fu_73                                  |  p1  |   2  |   8  |   16   ||    9    |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Total                                    |      |      |      |   34   ||  1.467  ||    27   |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    1   |   507  |   646  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   119  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   626  |   673  |
+-----------+--------+--------+--------+--------+
