# Hardware

 - [Pentesting hardware - a pratical handbook](https://github.com/unprovable/PentestHardware)
 - [hardware-effects](https://github.com/Kobzol/hardware-effects): repo with demonstration of various hardware effects.
 - [Beginners guide to car hacking](https://hackcar.uk/Beginners-Guide-To-Car-Hacking/)

## CPU

 - [CPU utilization is wrong](http://www.brendangregg.com/blog/2017-05-09/cpu-utilization-is-wrong.html)

### Wait state

 - [Wikipedia page](https://en.wikipedia.org/wiki/Wait_state)
 - [SO question about it](https://stackoverflow.com/questions/1546756/does-a-one-cycle-instruction-take-one-cycle-even-if-ram-is-slow)

## Bus

### Wishbone

It's intended to let ports of an IC communicate with each other and as "logic bus" so it
specifies only signals, clock cycles and high/low levels.

 - [Wishbone B4 specification](https://cdn.opencores.org/downloads/wbspec_b4.pdf)
 - [wb_gpio - A Wishbone GPIO Engine for FPGAs](http://www.phisch.org/website/wb_gpio/index.html)
 - Some example from ZipCPU
   - [An Overview of a Wishbone-UART Bridge](https://zipcpu.com/blog/2017/06/05/wb-bridge-overview.html)
   - [Building a simple wishbone slave](https://zipcpu.com/zipcpu/2017/05/29/simple-wishbone.html)
