<profile>

<section name = "Vivado HLS Report for 'd_conv'" level="0">
<item name = "Date">Tue Dec 22 12:35:18 2020
</item>
<item name = "Version">2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)</item>
<item name = "Project">d_conv</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045-ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.446, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 3, 1, 1, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="fir_filter_a_U0">fir_filter_a, 3, 3, 1, 1, function</column>
<column name="fir_filter_b_U0">fir_filter_b, 3, 3, 1, 1, function</column>
<column name="iq_mult_U0">iq_mult, 0, 0, 0, 0, none</column>
<column name="Block_proc_U0">Block_proc, 0, 0, 0, 0, none</column>
<column name="Block_proc33_U0">Block_proc33, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 5, -</column>
<column name="FIFO">0, -, 20, 112, -</column>
<column name="Instance">-, 122, 4854, 3267, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 6, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 13, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="Block_proc_U0">Block_proc, 0, 0, 18, 7, 0</column>
<column name="Block_proc33_U0">Block_proc33, 0, 0, 18, 7, 0</column>
<column name="fir_filter_a_U0">fir_filter_a, 0, 61, 2392, 1576, 0</column>
<column name="fir_filter_b_U0">fir_filter_b, 0, 61, 2392, 1576, 0</column>
<column name="iq_mult_U0">iq_mult, 0, 0, 34, 101, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="extLd4_loc_channel_U">0, 5, 0, -, 2, 16, 32</column>
<column name="extLd_loc_channel_U">0, 5, 0, -, 2, 16, 32</column>
<column name="x_i_V_U">0, 5, 0, -, 2, 16, 32</column>
<column name="x_q_V_U">0, 5, 0, -, 2, 16, 32</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_x_i_V">and, 0, 0, 1, 1, 1</column>
<column name="ap_channel_done_x_q_V">and, 0, 0, 1, 1, 1</column>
<column name="iq_mult_U0_ap_continue">and, 0, 0, 1, 1, 1</column>
<column name="ap_sync_channel_write_x_i_V">or, 0, 0, 1, 1, 1</column>
<column name="ap_sync_channel_write_x_q_V">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_x_i_V">3, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_x_q_V">3, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_x_i_V">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_x_q_V">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="x_V">in, 8, ap_vld, x_V, scalar</column>
<column name="x_V_ap_vld">in, 1, ap_vld, x_V, scalar</column>
<column name="ref_i_V">in, 8, ap_vld, ref_i_V, scalar</column>
<column name="ref_i_V_ap_vld">in, 1, ap_vld, ref_i_V, scalar</column>
<column name="ref_q_V">in, 8, ap_vld, ref_q_V, scalar</column>
<column name="ref_q_V_ap_vld">in, 1, ap_vld, ref_q_V, scalar</column>
<column name="y_i_V">out, 32, ap_vld, y_i_V, pointer</column>
<column name="y_i_V_ap_vld">out, 1, ap_vld, y_i_V, pointer</column>
<column name="y_q_V">out, 32, ap_vld, y_q_V, pointer</column>
<column name="y_q_V_ap_vld">out, 1, ap_vld, y_q_V, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, d_conv, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, d_conv, return value</column>
</table>
</item>
</section>
</profile>
