/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
/* Copyright (c) 2026 NVIDIA Corporation & Affiliates */

#ifndef _UAPI_CXL_REGS_H_
#define _UAPI_CXL_REGS_H_

/*
 * CXL Component Register layout from the CXL specification. Kept in uapi so a
 * VMM can consume the register offsets without a kernel header dependency.
 */

/* CXL 2.0 8.2.4 CXL Component Register Layout and Definition */
#define CXL_COMPONENT_REG_BLOCK_SIZE 0x10000

/* CXL 2.0 8.2.5 CXL.cache and CXL.mem Registers */
#define CXL_CM_OFFSET 0x1000
#define CXL_CM_CAP_HDR_OFFSET 0x0
#define   CXL_CM_CAP_HDR_ID_MASK 0xffff
#define     CM_CAP_HDR_CAP_ID 1
#define   CXL_CM_CAP_HDR_VERSION_MASK 0xf0000
#define     CM_CAP_HDR_CAP_VERSION 1
#define   CXL_CM_CAP_HDR_CACHE_MEM_VERSION_MASK 0xf00000
#define     CM_CAP_HDR_CACHE_MEM_VERSION 1
#define   CXL_CM_CAP_HDR_ARRAY_SIZE_MASK 0xff000000
#define CXL_CM_CAP_PTR_MASK 0xfff00000

#define   CXL_CM_CAP_CAP_ID_RAS 0x2
#define   CXL_CM_CAP_CAP_ID_HDM 0x5
#define   CXL_CM_CAP_CAP_HDM_VERSION 1

/* HDM decoders CXL 2.0 8.2.5.12 CXL HDM Decoder Capability Structure */
#define CXL_HDM_DECODER_CAP_OFFSET 0x0
#define   CXL_HDM_DECODER_COUNT_MASK 0xf
#define   CXL_HDM_DECODER_TARGET_COUNT_MASK 0xf0
#define   CXL_HDM_DECODER_INTERLEAVE_11_8 0x100
#define   CXL_HDM_DECODER_INTERLEAVE_14_12 0x200
#define   CXL_HDM_DECODER_INTERLEAVE_3_6_12_WAY 0x800
#define   CXL_HDM_DECODER_INTERLEAVE_16_WAY 0x1000
#define CXL_HDM_DECODER_CTRL_OFFSET 0x4
#define   CXL_HDM_DECODER_ENABLE 0x2
#define CXL_HDM_DECODER0_BASE_LOW_OFFSET(i) (0x20 * (i) + 0x10)
#define CXL_HDM_DECODER0_BASE_HIGH_OFFSET(i) (0x20 * (i) + 0x14)
#define CXL_HDM_DECODER0_SIZE_LOW_OFFSET(i) (0x20 * (i) + 0x18)
#define CXL_HDM_DECODER0_SIZE_HIGH_OFFSET(i) (0x20 * (i) + 0x1c)
#define CXL_HDM_DECODER0_CTRL_OFFSET(i) (0x20 * (i) + 0x20)
#define   CXL_HDM_DECODER0_CTRL_IG_MASK 0xf
#define   CXL_HDM_DECODER0_CTRL_IW_MASK 0xf0
#define   CXL_HDM_DECODER0_CTRL_LOCK 0x100
#define   CXL_HDM_DECODER0_CTRL_COMMIT 0x200
#define   CXL_HDM_DECODER0_CTRL_COMMITTED 0x400
#define   CXL_HDM_DECODER0_CTRL_COMMIT_ERROR 0x800
#define   CXL_HDM_DECODER0_CTRL_HOSTONLY 0x1000
#define CXL_HDM_DECODER0_TL_LOW(i) (0x20 * (i) + 0x24)
#define CXL_HDM_DECODER0_TL_HIGH(i) (0x20 * (i) + 0x28)
#define CXL_HDM_DECODER0_SKIP_LOW(i) CXL_HDM_DECODER0_TL_LOW(i)
#define CXL_HDM_DECODER0_SKIP_HIGH(i) CXL_HDM_DECODER0_TL_HIGH(i)

#endif /* _UAPI_CXL_REGS_H_ */
