{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519115260834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519115260843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 00:27:40 2018 " "Processing started: Tue Feb 20 00:27:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519115260843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115260843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115260843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519115262735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519115262735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_files/lab3_files/vga_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_files/lab3_files/vga_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_demo-rtl " "Found design unit 1: vga_demo-rtl" {  } { { "lab3_files/lab3_files/vga_demo.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/vga_demo.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295779 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Found entity 1: vga_demo" {  } { { "lab3_files/lab3_files/vga_demo.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/vga_demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115295779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_files/lab3_files/lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_files/lab3_files/lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-rtl " "Found design unit 1: lab3-rtl" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295792 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115295792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_files/lab3_files/vga_core_files/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_files/lab3_files/vga_core_files/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "lab3_files/lab3_files/VGA_Core_Files/vga_pll.v" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/VGA_Core_Files/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115295805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_files/lab3_files/vga_core_files/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_files/lab3_files/vga_core_files/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "lab3_files/lab3_files/VGA_Core_Files/vga_controller.v" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/VGA_Core_Files/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115295817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_files/lab3_files/vga_core_files/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_files/lab3_files/vga_core_files/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "lab3_files/lab3_files/VGA_Core_Files/vga_address_translator.v" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/VGA_Core_Files/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115295829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_files/lab3_files/vga_core_files/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_files/lab3_files/vga_core_files/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115295841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_files/lab3_files/plot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_files/lab3_files/plot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plotter-design " "Found design unit 1: plotter-design" {  } { { "lab3_files/lab3_files/plot.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/plot.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295852 ""} { "Info" "ISGN_ENTITY_NAME" "1 plotter " "Found entity 1: plotter" {  } { { "lab3_files/lab3_files/plot.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/plot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115295852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_files/lab3_files/lines.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_files/lab3_files/lines.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 line_draw-logic " "Found design unit 1: line_draw-logic" {  } { { "lab3_files/lab3_files/lines.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lines.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295861 ""} { "Info" "ISGN_ENTITY_NAME" "1 line_draw " "Found entity 1: line_draw" {  } { { "lab3_files/lab3_files/lines.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lines.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115295861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_files/lab3_files/gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_files/lab3_files/gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray-implementation " "Found design unit 1: gray-implementation" {  } { { "lab3_files/lab3_files/gray.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/gray.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295871 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray " "Found entity 1: gray" {  } { { "lab3_files/lab3_files/gray.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/gray.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115295871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115295871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519115296071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "START lab3.vhd(50) " "Verilog HDL or VHDL warning at lab3.vhd(50): object \"START\" assigned a value but never read" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519115296077 "|lab3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PLOTTING_DONE lab3.vhd(55) " "Verilog HDL or VHDL warning at lab3.vhd(55): object \"PLOTTING_DONE\" assigned a value but never read" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519115296077 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i lab3.vhd(56) " "VHDL Signal Declaration warning at lab3.vhd(56): used explicit default value for signal \"i\" because signal was never assigned a value" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1519115296077 "|lab3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i8 lab3.vhd(57) " "Verilog HDL or VHDL warning at lab3.vhd(57): object \"i8\" assigned a value but never read" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519115296078 "|lab3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "state lab3.vhd(61) " "VHDL Signal Declaration warning at lab3.vhd(61): used explicit default value for signal \"state\" because signal was never assigned a value" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1519115296078 "|lab3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[16\] lab3.vhd(16) " "Using initial value X (don't care) for net \"LEDR\[16\]\" at lab3.vhd(16)" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115296090 "|lab3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[14\] lab3.vhd(16) " "Using initial value X (don't care) for net \"LEDR\[14\]\" at lab3.vhd(16)" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115296091 "|lab3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[12..4\] lab3.vhd(16) " "Using initial value X (don't care) for net \"LEDR\[12..4\]\" at lab3.vhd(16)" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115296091 "|lab3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..5\] lab3.vhd(17) " "Using initial value X (don't care) for net \"LEDG\[6..5\]\" at lab3.vhd(17)" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115296091 "|lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plotter plotter:plot_component " "Elaborating entity \"plotter\" for hierarchy \"plotter:plot_component\"" {  } { { "lab3_files/lab3_files/lab3.vhd" "plot_component" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115296179 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isResetting plot.vhd(81) " "VHDL Process Statement warning at plot.vhd(81): signal \"isResetting\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3_files/lab3_files/plot.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/plot.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519115296184 "|lab3|plotter:plot_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter plotter:plot_component\|vga_adapter:vga_u0 " "Elaborating entity \"vga_adapter\" for hierarchy \"plotter:plot_component\|vga_adapter:vga_u0\"" {  } { { "lab3_files/lab3_files/plot.vhd" "vga_u0" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/plot.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115296188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator plotter:plot_component\|vga_adapter:vga_u0\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"plotter:plot_component\|vga_adapter:vga_u0\|vga_address_translator:user_input_translator\"" {  } { { "lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" "user_input_translator" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115296196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" "VideoMemory" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115296394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory\"" {  } { { "lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115296398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory " "Instantiated megafunction \"plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115296399 ""}  } { { "lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519115296399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hg1 " "Found entity 1: altsyncram_9hg1" {  } { { "db/altsyncram_9hg1.tdf" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/db/altsyncram_9hg1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115296606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115296606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hg1 plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated " "Elaborating entity \"altsyncram_9hg1\" for hierarchy \"plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intel/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115296610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115296812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115296812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_9hg1.tdf" "decode2" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/db/altsyncram_9hg1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115296817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115297008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115297008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_9hg1.tdf" "rden_decode_b" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/db/altsyncram_9hg1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115297013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/db/mux_0nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519115297225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115297225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"plotter:plot_component\|vga_adapter:vga_u0\|altsyncram:VideoMemory\|altsyncram_9hg1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_9hg1.tdf" "mux3" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/db/altsyncram_9hg1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115297230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll plotter:plot_component\|vga_adapter:vga_u0\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"plotter:plot_component\|vga_adapter:vga_u0\|vga_pll:mypll\"" {  } { { "lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" "mypll" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115297271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll plotter:plot_component\|vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"plotter:plot_component\|vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "lab3_files/lab3_files/VGA_Core_Files/vga_pll.v" "altpll_component" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/VGA_Core_Files/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115297430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "plotter:plot_component\|vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"plotter:plot_component\|vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "lab3_files/lab3_files/VGA_Core_Files/vga_pll.v" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/VGA_Core_Files/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115297432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "plotter:plot_component\|vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"plotter:plot_component\|vga_adapter:vga_u0\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115297432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115297432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115297432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115297432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115297432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115297432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115297432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115297432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115297432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115297432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519115297432 ""}  } { { "lab3_files/lab3_files/VGA_Core_Files/vga_pll.v" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/VGA_Core_Files/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519115297432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller plotter:plot_component\|vga_adapter:vga_u0\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"plotter:plot_component\|vga_adapter:vga_u0\|vga_controller:controller\"" {  } { { "lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" "controller" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/VGA_Core_Files/vga_adapter.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115297448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_draw line_draw:line_component " "Elaborating entity \"line_draw\" for hierarchy \"line_draw:line_component\"" {  } { { "lab3_files/lab3_files/lab3.vhd" "line_component" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115297463 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET lines.vhd(79) " "VHDL Process Statement warning at lines.vhd(79): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3_files/lab3_files/lines.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lines.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519115297479 "|lab3|line_draw:line_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray gray:gray_component " "Elaborating entity \"gray\" for hierarchy \"gray:gray_component\"" {  } { { "lab3_files/lab3_files/lab3.vhd" "gray_component" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115297479 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab3_files/lab3_files/plot.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/plot.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1519115300015 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1519115300016 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] VCC " "Pin \"LEDG\[0\]\" is stuck at VCC" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519115300496 "|lab3|LEDG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1519115300496 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519115300792 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519115303089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519115303920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519115303920 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519115304252 "|lab3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519115304252 "|lab3|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab3_files/lab3_files/lab3.vhd" "" { Text "C:/Users/Nathan Tannar/Documents/ENSC350_Lab3/lab3_files/lab3_files/lab3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519115304252 "|lab3|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1519115304252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "421 " "Implemented 421 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519115304252 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519115304252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "327 " "Implemented 327 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519115304252 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1519115304252 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1519115304252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519115304252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519115304383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 00:28:24 2018 " "Processing ended: Tue Feb 20 00:28:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519115304383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519115304383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519115304383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519115304383 ""}
