sim_dev_reg	,	V_1
bus	,	V_30
init_sim_regs	,	F_10
PCI_MEMORY_LIMIT	,	V_21
ce4100_bus1_write	,	F_19
sata_reg_init	,	F_4
av_bridge_limit	,	V_15
raw_spin_unlock_irqrestore	,	F_16
reg_init	,	F_1
sata_revid_init	,	F_7
sata_revid_read	,	F_8
len	,	V_12
reg	,	V_2
u32	,	T_1
MB	,	V_22
raw_pci_ops	,	V_32
write	,	V_31
ARRAY_SIZE	,	F_11
ce4100_conf_read	,	F_17
init	,	V_11
read	,	V_4
bus1_fixups	,	V_10
reg_write	,	F_3
ce4100_pci_conf	,	V_33
devfn	,	V_13
retval	,	V_16
reg_read	,	F_2
ehci_reg_read	,	F_6
raw_spin_lock_irqsave	,	F_15
av_bridge_base	,	V_14
dev_func	,	V_5
bridge_read	,	F_13
PCI_SUBORDINATE_BUS	,	V_19
PCI_MEMORY_BASE	,	V_20
PCI_DEVFN	,	F_5
PCI_PREF_MEMORY_LIMIT	,	V_24
flags	,	V_27
ce4100_conf_write	,	F_20
PCI_PREF_MEMORY_BASE	,	V_23
PCI_IO_LIMIT	,	V_26
PCI_IO_BASE	,	V_25
pci_direct_conf1	,	V_3
ce4100_pci_init	,	F_21
seg	,	V_29
value	,	V_7
mask	,	V_8
ce4100_bus1_read	,	F_14
i	,	V_9
uint32_t	,	T_3
WARN_ON	,	F_18
sim_reg	,	V_6
pci_config_lock	,	V_28
PCI_PRIMARY_BUS	,	V_18
reg_noirq_read	,	F_9
extract_bytes	,	F_12
__init	,	T_2
PCI_BASE_ADDRESS_0	,	V_17
