{
    "code": "module TopModule (\n    input  logic clk,\n    input  logic L,\n    input  logic q_in,\n    input  logic r_in,\n    output logic Q\n);\n\n  always_ff @(posedge clk) begin\n    if (L) begin\n      Q <= r_in;\n    end else begin\n      Q <= q_in;\n    end\n  end\n\nendmodule",
    "test_results": {
        "num_mismatch": 1,
        "passfail": "R"
    }
}