$date
	Thu Aug 29 18:44:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module soc_tb $end
$var wire 6 ! addr [5:0] $end
$var wire 32 " data [31:0] $end
$var wire 1 # req_valid $end
$var wire 1 $ valid_data $end
$var wire 1 % we $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 ( we $end
$var wire 1 ) valid_data $end
$var wire 1 * req_valid $end
$var wire 32 + data [31:0] $end
$var wire 32 , addr [31:0] $end
$scope module Mem $end
$var wire 32 - Data [31:0] $end
$var wire 1 & clk $end
$var wire 1 ) data_valid $end
$var wire 1 ' reset $end
$var wire 1 * req_valid $end
$var wire 32 . addr [31:0] $end
$var wire 1 ( WE $end
$var reg 32 / data_reg [31:0] $end
$var reg 1 0 data_valid_reg $end
$var integer 32 1 i [31:0] $end
$upscope $end
$scope module core1 $end
$var wire 32 2 Addr [31:0] $end
$var wire 32 3 Data [31:0] $end
$var wire 1 & clk $end
$var wire 1 ) data_valid $end
$var wire 1 * req_valid $end
$var wire 1 ' reset $end
$var wire 1 4 stall_decode $end
$var wire 1 5 stall_fetch $end
$var wire 1 6 system_stall_wire $end
$var wire 1 ( we $end
$var wire 1 7 we_wire $end
$var wire 1 8 uop_valid_wrtbck $end
$var wire 1 9 uop_valid_fetch $end
$var wire 1 : uop_valid_exe $end
$var wire 1 ; source_not_ready_wire $end
$var wire 5 < rs2_wire [4:0] $end
$var wire 1 = rs2_valid_wire $end
$var wire 5 > rs1_wire [4:0] $end
$var wire 1 ? rs1_valid_wire $end
$var wire 1 @ req_valid_wire $end
$var wire 5 A rd_wire [4:0] $end
$var wire 1 B rd_valid_wire $end
$var wire 32 C opcode_wire [31:0] $end
$var wire 7 D instruction_type_wire [6:0] $end
$var wire 21 E immediate_wire [20:0] $end
$var wire 7 F funct7_wire [6:0] $end
$var wire 3 G funct3_wire [2:0] $end
$var wire 32 H data_src2_wire [31:0] $end
$var wire 1 I data_src2_valid $end
$var wire 32 J data_src1_wire [31:0] $end
$var wire 1 K data_src1_valid $end
$var wire 32 L addr_wire [31:0] $end
$var wire 32 M WrtBck_data_wire [31:0] $end
$var wire 5 N WrtBck_Addr_wire [4:0] $end
$var wire 1 O Wr_En_wire $end
$var wire 32 P Execution_Result_wire [31:0] $end
$scope module ArchRegistersInt_inst $end
$var wire 1 Q ReadP0Conflict $end
$var wire 1 R ReadP1Conflict $end
$var wire 1 S ReadWriteConflict $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 ; source_not_ready $end
$var wire 1 B we_pi $end
$var wire 1 O we_p2 $end
$var wire 1 I v_p1 $end
$var wire 1 K v_p0 $end
$var wire 1 T re_p1_conflict $end
$var wire 1 = re_p1 $end
$var wire 1 U re_p0_conflict $end
$var wire 1 ? re_p0 $end
$var wire 32 V dout_p1 [31:0] $end
$var wire 32 W dout_p0 [31:0] $end
$var wire 32 X din_p2 [31:0] $end
$var wire 5 Y addr_pi [4:0] $end
$var wire 5 Z addr_p2 [4:0] $end
$var wire 5 [ addr_p1 [4:0] $end
$var wire 5 \ addr_p0 [4:0] $end
$var reg 32 ] V_array [31:0] $end
$var reg 32 ^ a0 [31:0] $end
$var reg 32 _ a1 [31:0] $end
$var reg 32 ` a2 [31:0] $end
$var reg 32 a a3 [31:0] $end
$var reg 32 b a4 [31:0] $end
$var reg 32 c a5 [31:0] $end
$var reg 32 d a6 [31:0] $end
$var reg 32 e a7 [31:0] $end
$var reg 32 f dout_p0_reg [31:0] $end
$var reg 32 g dout_p1_reg [31:0] $end
$var reg 32 h gp [31:0] $end
$var reg 32 i ra [31:0] $end
$var reg 1 j re_p0_reg $end
$var reg 1 k re_p1_reg $end
$var reg 32 l s0 [31:0] $end
$var reg 32 m s1 [31:0] $end
$var reg 32 n s10 [31:0] $end
$var reg 32 o s11 [31:0] $end
$var reg 32 p s2 [31:0] $end
$var reg 32 q s3 [31:0] $end
$var reg 32 r s4 [31:0] $end
$var reg 32 s s5 [31:0] $end
$var reg 32 t s6 [31:0] $end
$var reg 32 u s7 [31:0] $end
$var reg 32 v s8 [31:0] $end
$var reg 32 w s9 [31:0] $end
$var reg 32 x sp [31:0] $end
$var reg 32 y t0 [31:0] $end
$var reg 32 z t1 [31:0] $end
$var reg 32 { t2 [31:0] $end
$var reg 32 | t3 [31:0] $end
$var reg 32 } t4 [31:0] $end
$var reg 32 ~ t5 [31:0] $end
$var reg 32 !" t6 [31:0] $end
$var reg 32 "" tp [31:0] $end
$var reg 1 #" v_p0_reg $end
$var reg 1 $" v_p1_reg $end
$var reg 32 %" zero [31:0] $end
$upscope $end
$scope module WriteBack_inst $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 8 uop_valid_in $end
$var wire 5 &" Rd_decode [4:0] $end
$var wire 32 '" Execution_Result [31:0] $end
$var reg 5 (" Rd_wb_exe01 [4:0] $end
$var reg 5 )" Rd_wb_exe02 [4:0] $end
$var reg 1 O Wr_En $end
$var reg 5 *" WrtBck_Addr [4:0] $end
$var reg 32 +" WrtBck_Data [31:0] $end
$upscope $end
$scope module decoder_inst $end
$var wire 1 & clk $end
$var wire 3 ," funct3 [2:0] $end
$var wire 7 -" funct7 [6:0] $end
$var wire 7 ." instruction_type [6:0] $end
$var wire 5 /" rd [4:0] $end
$var wire 1 B rd_valid $end
$var wire 1 ' reset $end
$var wire 1 ; source_not_ready $end
$var wire 1 4 system_stall $end
$var wire 1 0" uop_valid_decode $end
$var wire 1 : uop_valid_out $end
$var wire 1 9 uop_valid_in $end
$var wire 1 = rs2_valid $end
$var wire 5 1" rs2 [4:0] $end
$var wire 1 ? rs1_valid $end
$var wire 5 2" rs1 [4:0] $end
$var wire 32 3" instruction [31:0] $end
$var wire 21 4" immediate [20:0] $end
$var reg 3 5" funct3_reg [2:0] $end
$var reg 7 6" funct7_reg [6:0] $end
$var reg 21 7" immediate_reg [20:0] $end
$var reg 7 8" instruction_opcode [6:0] $end
$var reg 7 9" instruction_type_reg [6:0] $end
$var reg 5 :" rd_reg [4:0] $end
$var reg 1 ;" rd_valid_reg $end
$var reg 5 <" rs1_reg [4:0] $end
$var reg 1 ? rs1_valid_reg $end
$var reg 5 =" rs2_reg [4:0] $end
$var reg 1 = rs2_valid_reg $end
$var reg 1 >" uop_valid_in_1cyc $end
$var reg 1 ?" uop_valid_out_reg $end
$upscope $end
$scope module execution_inst $end
$var wire 32 @" Execution_Result [31:0] $end
$var wire 1 & clk $end
$var wire 32 A" data_src1 [31:0] $end
$var wire 32 B" data_src2 [31:0] $end
$var wire 3 C" funct3 [2:0] $end
$var wire 7 D" funct7 [6:0] $end
$var wire 21 E" immediate [20:0] $end
$var wire 7 F" instruction_type [6:0] $end
$var wire 1 ' reset $end
$var wire 1 G" result_valid_exe01 $end
$var wire 1 6 system_stall $end
$var wire 1 H" uop_is_add $end
$var wire 1 I" uop_is_logic $end
$var wire 1 : uop_valid_in $end
$var wire 1 J" uop_is_logic_nq $end
$var wire 1 K" uop_is_add_nq $end
$var wire 32 L" logical_value_exe01 [31:0] $end
$var wire 3 M" ctrl_logic [2:0] $end
$var wire 2 N" ctrl_adder [1:0] $end
$var wire 32 O" add_value_exe01 [31:0] $end
$var reg 32 P" Execution_Result_exe01 [31:0] $end
$var reg 32 Q" Execution_Result_exe02 [31:0] $end
$var reg 1 R" uop_valid_intermediate $end
$var reg 1 8 uop_valid_out $end
$scope module u_Adder_int $end
$var wire 32 S" add_value [31:0] $end
$var wire 1 & clk $end
$var wire 21 T" immediate [20:0] $end
$var wire 1 ' reset $end
$var wire 32 U" src1 [31:0] $end
$var wire 32 V" src2 [31:0] $end
$var wire 1 : uop_valid_in $end
$var wire 2 W" add_type [1:0] $end
$var reg 32 X" add_value_reg [31:0] $end
$var reg 32 Y" adder_src1 [31:0] $end
$var reg 32 Z" adder_src2 [31:0] $end
$var reg 32 [" src2_inp [31:0] $end
$upscope $end
$scope module u_Alu_ctrl $end
$var wire 1 & clk $end
$var wire 3 \" funct3 [2:0] $end
$var wire 7 ]" funct7 [6:0] $end
$var wire 7 ^" instruction_type [6:0] $end
$var wire 1 ' reset $end
$var wire 1 : uop_valid_in $end
$var reg 2 _" ctrl_adder [1:0] $end
$var reg 3 `" ctrl_logic [2:0] $end
$var reg 1 K" uop_is_add $end
$var reg 1 J" uop_is_logic $end
$upscope $end
$scope module u_logical_unit $end
$var wire 32 a" And_result [31:0] $end
$var wire 32 b" Or_result [31:0] $end
$var wire 32 c" Xor_result [31:0] $end
$var wire 1 & clk $end
$var wire 21 d" immediate [20:0] $end
$var wire 3 e" logic_type [2:0] $end
$var wire 32 f" logical_value [31:0] $end
$var wire 1 ' reset $end
$var wire 32 g" src1 [31:0] $end
$var wire 32 h" src2 [31:0] $end
$var wire 1 R" uop_valid_in $end
$var wire 32 i" logical_src2_inp [31:0] $end
$var reg 32 j" logical_src1 [31:0] $end
$var reg 32 k" logical_src2 [31:0] $end
$var reg 32 l" logical_value_reg [31:0] $end
$upscope $end
$upscope $end
$scope module u_fetch $end
$var wire 32 m" Data [31:0] $end
$var wire 1 & clk $end
$var wire 1 ) data_valid $end
$var wire 1 ' reset $end
$var wire 1 5 system_stall $end
$var wire 1 7 we $end
$var wire 1 @ req_valid $end
$var wire 32 n" Addr [31:0] $end
$var reg 32 o" Addr_reg [31:0] $end
$var reg 1 p" IR_v $end
$var reg 32 q" InstructionRegister [31:0] $end
$var reg 2 r" NextState [1:0] $end
$var reg 1 s" PC_v $end
$var reg 2 t" PresentState [1:0] $end
$var reg 32 u" ProgramCounter [31:0] $end
$var reg 32 v" opcode [31:0] $end
$var reg 1 @ req_valid_reg $end
$var reg 1 9 uop_valid_out $end
$var reg 1 7 we_reg $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module soc_tb $end
$scope module dut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx v"
bx u"
bx t"
xs"
b0 r"
bx q"
xp"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
0R"
b0 Q"
b0 P"
bx O"
bx N"
bx M"
bx L"
xK"
xJ"
0I"
0H"
0G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
b0 @"
x?"
x>"
bx ="
bx <"
x;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
x0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
b0 '"
bx &"
bx %"
x$"
x#"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
xk
xj
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
xU
xT
xS
xR
xQ
b0 P
xO
bx N
bx M
bx L
xK
bx J
xI
bx H
bx G
bx F
bx E
bx D
bx C
xB
bx A
x@
x?
bx >
x=
bx <
x;
x:
x9
08
x7
z6
x5
x4
bx 3
bx 2
b1000000 1
00
bx /
bx .
bx -
bx ,
bx +
x*
0)
x(
1'
0&
z%
z$
z#
bz "
bz !
$end
#10000
0I
0S
0K
xB
x:
0T
0U
b0 i"
b0 c"
b0 b"
b0 a"
0R
0Q
b0 H
b0 V
b0 B"
b0 V"
b0 h"
b0 J
b0 W
b0 A"
b0 U"
b0 g"
b1000000 1
x9
b0 C
b0 3"
b0 v"
b0 8"
x?"
0;"
0=
0?
b0 A
b0 Y
b0 &"
b0 /"
b0 :"
b0 <
b0 [
b0 1"
b0 ="
b0 >
b0 \
b0 2"
b0 <"
b0 E
b0 4"
b0 7"
b0 E"
b0 T"
b0 d"
b0 F
b0 -"
b0 D"
b0 ]"
b0 6"
b0 G
b0 ,"
b0 C"
b0 \"
b0 5"
b0 D
b0 ."
b0 F"
b0 ^"
b0 9"
0>"
b0 M"
b0 `"
b0 e"
b0 N"
b0 W"
b0 _"
b0 L"
b0 f"
b0 l"
b0 k"
b0 j"
bx Z"
bx Y"
b0 )"
bx ("
0O
b0 M
b0 X
b0 +"
b0 N
b0 Z
b0 *"
xk
xj
b0 o
b0 n
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 g
b0 f
b0 m
b0 l
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 ""
b0 h
b0 x
b0 i
b0 %"
0$"
0#"
b11111111111111111111111111111111 ]
1&
#20000
0&
#30000
04
05
0;
xB
x:
b1000000 1
0k
0j
b0 ("
bx Z"
b0 Y"
x?"
x9
1&
#40000
0&
#50000
xG"
xI"
xH"
xR"
b0 t"
x>"
1&
0'
#60000
0&
#70000
x8
b1 t"
b1 r"
0(
07
0p"
1s"
b0 q"
b0 u"
1&
#80000
0&
#90000
00"
1)
10
b101000000000001100010011 +
b101000000000001100010011 -
b101000000000001100010011 3
b101000000000001100010011 m"
b101000000000001100010011 /
b11 t"
b11 r"
0s"
1*
1@
b0 ,
b0 .
b0 2
b0 L
b0 n"
b0 o"
09
1&
#100000
0&
#110000
0B
0:
0?"
b10 t"
b10 r"
0>"
1&
#120000
0&
#130000
0G"
0I"
0H"
0R"
b1 t"
b1 r"
0*
0@
1s"
b1 u"
1p"
b101000000000001100010011 q"
1&
#140000
0&
#150000
08
10"
b11 t"
b11 r"
0p"
0s"
1*
1@
b1 ,
b1 .
b1 2
b1 L
b1 n"
b1 o"
1>"
19
b101000000000001100010011 C
b101000000000001100010011 3"
b101000000000001100010011 v"
1&
#160000
0&
#170000
1B
1:
1?"
00"
1U
b1010000000000001110010011 +
b1010000000000001110010011 -
b1010000000000001110010011 3
b1010000000000001110010011 m"
b1010000000000001110010011 /
b10 t"
b10 r"
09
b10011 D
b10011 ."
b10011 F"
b10011 ^"
b10011 9"
1;"
1?
b1010 E
b1010 4"
b1010 7"
b1010 E"
b1010 T"
b1010 d"
b110 A
b110 Y
b110 &"
b110 /"
b110 :"
b10011 8"
1&
#180000
0&
#190000
1G"
b1010 P"
1H"
1R"
b110 ("
0?"
0B
0:
00"
04
05
0;
1K
b1 t"
b1 r"
0*
0@
1s"
b10 u"
1p"
b1010000000000001110010011 q"
b11111111111111111111111110111111 ]
1#"
1j
b1010 O"
b1010 S"
b1010 X"
b1010 Z"
b1010 ["
0J"
b11 N"
b11 W"
b11 _"
1K"
0>"
1&
#200000
0&
#210000
0G"
0H"
18
0R"
b1010 P
b1010 '"
b1010 @"
b1010 Q"
b110 )"
10"
b11100110000111000110011 +
b11100110000111000110011 -
b11100110000111000110011 3
b11100110000111000110011 m"
b11100110000111000110011 /
b11 t"
b11 r"
0p"
0s"
1*
1@
b10 ,
b10 .
b10 2
b10 L
b10 n"
b10 o"
19
b1010000000000001110010011 C
b1010000000000001110010011 3"
b1010000000000001110010011 v"
1&
#220000
0&
#230000
1B
1:
08
b111 ("
1?"
00"
b10 t"
b10 r"
b11111111111111111111111111111111 ]
b1010 z
1O
b1010 M
b1010 X
b1010 +"
b110 N
b110 Z
b110 *"
b10100 E
b10100 4"
b10100 7"
b10100 E"
b10100 T"
b10100 d"
b111 A
b111 Y
b111 &"
b111 /"
b111 :"
09
1&
#240000
0&
#250000
1G"
b10100 P"
1H"
0B
0:
1R"
0?"
b111 )"
b1 t"
b1 r"
0*
0@
1s"
b11 u"
1p"
b11100110000111000110011 q"
b10100 O"
b10100 S"
b10100 X"
b10100 Z"
b10100 ["
0O
b11111111111111111111111101111111 ]
1&
#260000
0&
#270000
0G"
0H"
b10100 P
b10100 '"
b10100 @"
b10100 Q"
0R"
18
10"
b11 t"
b11 r"
0p"
0s"
1*
1@
b11 ,
b11 .
b11 2
b11 L
b11 n"
b11 o"
1>"
19
b11100110000111000110011 C
b11100110000111000110011 3"
b11100110000111000110011 v"
1&
#280000
0&
#290000
08
1?"
14
15
1;
b10100 i"
1S
b10100 H
b10100 V
b10100 B"
b10100 V"
b10100 h"
1I
1R
10"
0T
b1000000011000111000111010110011 +
b1000000011000111000111010110011 -
b1000000011000111000111010110011 3
b1000000011000111000111010110011 m"
b1000000011000111000111010110011 /
b10 t"
b10 r"
09
b110011 D
b110011 ."
b110011 F"
b110011 ^"
b110011 9"
1=
b11100 A
b11100 Y
b11100 &"
b11100 /"
b11100 :"
b111 <
b111 [
b111 1"
b111 ="
b110 >
b110 \
b110 2"
b110 <"
b0 G
b0 ,"
b0 C"
b0 \"
b0 5"
b110011 8"
1O
b10100 M
b10100 X
b10100 +"
b111 N
b111 Z
b111 *"
1&
#300000
0&
#310000
b11100 ("
0B
0:
10"
b0 i"
14
15
1;
0S
1T
b0 H
b0 V
b0 B"
b0 V"
b0 h"
0I
b1010 J
b1010 W
b1010 A"
b1010 U"
b1010 g"
0R
b10100 c"
b10100 b"
b1010 f
1k
0O
b10100 k"
0>"
1&
#320000
0&
#330000
b11100 )"
b1010 c"
b1010 b"
b0 k"
b1010 j"
b11110 O"
b11110 S"
b11110 X"
b1010 Y"
1&
#340000
0&
#350000
1&
#360000
0&
#370000
1&
#380000
0&
#390000
1&
#400000
0&
#410000
1&
#420000
0&
#430000
1&
#440000
0&
#450000
1&
#460000
0&
#470000
1&
#480000
0&
#490000
1&
#500000
0&
#510000
1&
#520000
0&
#530000
1&
#540000
0&
#550000
1&
#560000
0&
#570000
1&
#580000
0&
#590000
1&
#600000
0&
#610000
1&
#620000
0&
#630000
1&
#640000
0&
#650000
1&
#660000
0&
#670000
1&
#680000
0&
#690000
1&
#700000
0&
#710000
1&
#720000
0&
#730000
1&
#740000
0&
#750000
1&
#760000
0&
#770000
1&
#780000
0&
#790000
1&
#800000
0&
#810000
1&
#820000
0&
#830000
1&
#840000
0&
#850000
1&
#860000
0&
#870000
1&
#880000
0&
#890000
1&
#900000
0&
#910000
1&
#920000
0&
#930000
1&
#940000
0&
#950000
1&
#960000
0&
#970000
1&
#980000
0&
#990000
1&
#1000000
0&
#1010000
1&
#1020000
0&
#1030000
1&
#1040000
0&
#1050000
1&
#1060000
0&
#1070000
1&
#1080000
0&
#1090000
1&
#1100000
0&
#1110000
1&
#1120000
0&
#1130000
1&
#1140000
0&
#1150000
1&
#1160000
0&
#1170000
1&
#1180000
0&
#1190000
1&
#1200000
0&
#1210000
1&
#1220000
0&
#1230000
1&
#1240000
0&
#1250000
1&
#1260000
0&
#1270000
1&
#1280000
0&
#1290000
1&
#1300000
0&
#1310000
1&
#1320000
0&
#1330000
1&
#1340000
0&
#1350000
1&
#1360000
0&
#1370000
1&
#1380000
0&
#1390000
1&
#1400000
0&
#1410000
1&
#1420000
0&
#1430000
1&
#1440000
0&
#1450000
1&
#1460000
0&
#1470000
1&
#1480000
0&
#1490000
1&
#1500000
0&
#1510000
1&
#1520000
0&
#1530000
1&
#1540000
0&
#1550000
1&
#1560000
0&
#1570000
1&
#1580000
0&
#1590000
1&
#1600000
0&
#1610000
1&
#1620000
0&
#1630000
1&
#1640000
0&
#1650000
1&
#1660000
0&
#1670000
1&
#1680000
0&
#1690000
1&
#1700000
0&
#1710000
1&
#1720000
0&
#1730000
1&
#1740000
0&
#1750000
1&
#1760000
0&
#1770000
1&
#1780000
0&
#1790000
1&
#1800000
0&
#1810000
1&
#1820000
0&
#1830000
1&
#1840000
0&
#1850000
1&
#1860000
0&
#1870000
1&
#1880000
0&
#1890000
1&
#1900000
0&
#1910000
1&
#1920000
0&
#1930000
1&
#1940000
0&
#1950000
1&
#1960000
0&
#1970000
1&
#1980000
0&
#1990000
1&
#2000000
0&
#2010000
1&
#2020000
0&
#2030000
1&
#2040000
0&
#2050000
1&
#2060000
0&
#2070000
1&
#2080000
0&
#2090000
1&
#2100000
0&
#2110000
1&
#2120000
0&
#2130000
1&
#2140000
0&
#2150000
1&
#2160000
0&
#2170000
1&
#2180000
0&
#2190000
1&
#2200000
0&
#2210000
1&
#2220000
0&
#2230000
1&
#2240000
0&
#2250000
1&
#2260000
0&
#2270000
1&
#2280000
0&
#2290000
1&
#2300000
0&
#2310000
1&
#2320000
0&
#2330000
1&
#2340000
0&
#2350000
1&
#2360000
0&
#2370000
1&
#2380000
0&
#2390000
1&
#2400000
0&
#2410000
1&
#2420000
0&
#2430000
1&
#2440000
0&
#2450000
1&
#2460000
0&
#2470000
1&
#2480000
0&
#2490000
1&
#2500000
0&
#2510000
1&
#2520000
0&
#2530000
1&
#2540000
0&
#2550000
1&
#2560000
0&
#2570000
1&
#2580000
0&
#2590000
1&
#2600000
0&
#2610000
1&
#2620000
0&
#2630000
1&
#2640000
0&
#2650000
1&
#2660000
0&
#2670000
1&
#2680000
0&
#2690000
1&
#2700000
0&
#2710000
1&
#2720000
0&
#2730000
1&
#2740000
0&
#2750000
1&
#2760000
0&
#2770000
1&
#2780000
0&
#2790000
1&
#2800000
0&
#2810000
1&
#2820000
0&
#2830000
1&
#2840000
0&
#2850000
1&
#2860000
0&
#2870000
1&
#2880000
0&
#2890000
1&
#2900000
0&
#2910000
1&
#2920000
0&
#2930000
1&
#2940000
0&
#2950000
1&
#2960000
0&
#2970000
1&
#2980000
0&
#2990000
1&
#3000000
0&
#3010000
1&
#3020000
0&
#3030000
1&
#3040000
0&
#3050000
1&
#3060000
0&
#3070000
1&
#3080000
0&
#3090000
1&
#3100000
0&
#3110000
1&
#3120000
0&
#3130000
1&
#3140000
0&
#3150000
1&
#3160000
0&
#3170000
1&
#3180000
0&
#3190000
1&
#3200000
0&
#3210000
1&
#3220000
0&
#3230000
1&
#3240000
0&
#3250000
1&
#3260000
0&
#3270000
1&
#3280000
0&
#3290000
1&
#3300000
0&
#3310000
1&
#3320000
0&
#3330000
1&
#3340000
0&
#3350000
1&
#3360000
0&
#3370000
1&
#3380000
0&
#3390000
1&
#3400000
0&
#3410000
1&
#3420000
0&
#3430000
1&
#3440000
0&
#3450000
1&
#3460000
0&
#3470000
1&
#3480000
0&
#3490000
1&
#3500000
0&
#3510000
1&
#3520000
0&
#3530000
1&
#3540000
0&
#3550000
1&
#3560000
0&
#3570000
1&
#3580000
0&
#3590000
1&
#3600000
0&
#3610000
1&
#3620000
0&
#3630000
1&
#3640000
0&
#3650000
1&
#3660000
0&
#3670000
1&
#3680000
0&
#3690000
1&
#3700000
0&
#3710000
1&
#3720000
0&
#3730000
1&
#3740000
0&
#3750000
1&
#3760000
0&
#3770000
1&
#3780000
0&
#3790000
1&
#3800000
0&
#3810000
1&
#3820000
0&
#3830000
1&
#3840000
0&
#3850000
1&
#3860000
0&
#3870000
1&
#3880000
0&
#3890000
1&
#3900000
0&
#3910000
1&
#3920000
0&
#3930000
1&
#3940000
0&
#3950000
1&
#3960000
0&
#3970000
1&
#3980000
0&
#3990000
1&
#4000000
0&
#4010000
1&
#4020000
0&
#4030000
1&
#4040000
0&
#4050000
1&
#4060000
0&
#4070000
1&
#4080000
0&
#4090000
1&
#4100000
0&
#4110000
1&
#4120000
0&
#4130000
1&
#4140000
0&
#4150000
1&
#4160000
0&
#4170000
1&
#4180000
0&
#4190000
1&
#4200000
0&
#4210000
1&
#4220000
0&
#4230000
1&
#4240000
0&
#4250000
1&
#4260000
0&
#4270000
1&
#4280000
0&
#4290000
1&
#4300000
0&
#4310000
1&
#4320000
0&
#4330000
1&
#4340000
0&
#4350000
1&
#4360000
0&
#4370000
1&
#4380000
0&
#4390000
1&
#4400000
0&
#4410000
1&
#4420000
0&
#4430000
1&
#4440000
0&
#4450000
1&
#4460000
0&
#4470000
1&
#4480000
0&
#4490000
1&
#4500000
0&
#4510000
1&
#4520000
0&
#4530000
1&
#4540000
0&
#4550000
1&
#4560000
0&
#4570000
1&
#4580000
0&
#4590000
1&
#4600000
0&
#4610000
1&
#4620000
0&
#4630000
1&
#4640000
0&
#4650000
1&
#4660000
0&
#4670000
1&
#4680000
0&
#4690000
1&
#4700000
0&
#4710000
1&
#4720000
0&
#4730000
1&
#4740000
0&
#4750000
1&
#4760000
0&
#4770000
1&
#4780000
0&
#4790000
1&
#4800000
0&
#4810000
1&
#4820000
0&
#4830000
1&
#4840000
0&
#4850000
1&
#4860000
0&
#4870000
1&
#4880000
0&
#4890000
1&
#4900000
0&
#4910000
1&
#4920000
0&
#4930000
1&
#4940000
0&
#4950000
1&
#4960000
0&
#4970000
1&
#4980000
0&
#4990000
1&
#5000000
0&
#5010000
1&
#5020000
0&
#5030000
1&
#5040000
0&
#5050000
1&
#5060000
0&
#5070000
1&
#5080000
0&
#5090000
1&
#5100000
0&
#5110000
1&
#5120000
0&
#5130000
1&
#5140000
0&
#5150000
1&
#5160000
0&
#5170000
1&
#5180000
0&
#5190000
1&
#5200000
0&
#5210000
1&
#5220000
0&
#5230000
1&
#5240000
0&
#5250000
1&
#5260000
0&
#5270000
1&
#5280000
0&
#5290000
1&
#5300000
0&
#5310000
1&
#5320000
0&
#5330000
1&
#5340000
0&
#5350000
1&
#5360000
0&
#5370000
1&
#5380000
0&
#5390000
1&
#5400000
0&
#5410000
1&
#5420000
0&
#5430000
1&
#5440000
0&
#5450000
1&
#5460000
0&
#5470000
1&
#5480000
0&
#5490000
1&
#5500000
0&
#5510000
1&
#5520000
0&
#5530000
1&
#5540000
0&
#5550000
1&
#5560000
0&
#5570000
1&
#5580000
0&
#5590000
1&
#5600000
0&
#5610000
1&
#5620000
0&
#5630000
1&
#5640000
0&
#5650000
1&
#5660000
0&
#5670000
1&
#5680000
0&
#5690000
1&
#5700000
0&
#5710000
1&
#5720000
0&
#5730000
1&
#5740000
0&
#5750000
1&
#5760000
0&
#5770000
1&
#5780000
0&
#5790000
1&
#5800000
0&
#5810000
1&
#5820000
0&
#5830000
1&
#5840000
0&
#5850000
1&
#5860000
0&
#5870000
1&
#5880000
0&
#5890000
1&
#5900000
0&
#5910000
1&
#5920000
0&
#5930000
1&
#5940000
0&
#5950000
1&
#5960000
0&
#5970000
1&
#5980000
0&
#5990000
1&
#6000000
0&
#6010000
1&
#6020000
0&
#6030000
1&
#6040000
0&
#6050000
1&
#6060000
0&
#6070000
1&
#6080000
0&
#6090000
1&
#6100000
0&
#6110000
1&
#6120000
0&
#6130000
1&
#6140000
0&
#6150000
1&
#6160000
0&
#6170000
1&
#6180000
0&
#6190000
1&
#6200000
0&
#6210000
1&
#6220000
0&
#6230000
1&
#6240000
0&
#6250000
1&
#6260000
0&
#6270000
1&
#6280000
0&
#6290000
1&
#6300000
0&
#6310000
1&
#6320000
0&
#6330000
1&
#6340000
0&
#6350000
1&
#6360000
0&
#6370000
1&
#6380000
0&
#6390000
1&
#6400000
0&
#6410000
1&
#6420000
0&
#6430000
1&
#6440000
0&
#6450000
1&
#6460000
0&
#6470000
1&
#6480000
0&
#6490000
1&
#6500000
0&
#6510000
1&
#6520000
0&
#6530000
1&
#6540000
0&
#6550000
1&
#6560000
0&
#6570000
1&
#6580000
0&
#6590000
1&
#6600000
0&
#6610000
1&
#6620000
0&
#6630000
1&
#6640000
0&
#6650000
1&
#6660000
0&
#6670000
1&
#6680000
0&
#6690000
1&
#6700000
0&
#6710000
1&
#6720000
0&
#6730000
1&
#6740000
0&
#6750000
1&
#6760000
0&
#6770000
1&
#6780000
0&
#6790000
1&
#6800000
0&
#6810000
1&
#6820000
0&
#6830000
1&
#6840000
0&
#6850000
1&
#6860000
0&
#6870000
1&
#6880000
0&
#6890000
1&
#6900000
0&
#6910000
1&
#6920000
0&
#6930000
1&
#6940000
0&
#6950000
1&
#6960000
0&
#6970000
1&
#6980000
0&
#6990000
1&
#7000000
0&
#7010000
1&
#7020000
0&
#7030000
1&
#7040000
0&
#7050000
1&
#7060000
0&
#7070000
1&
#7080000
0&
#7090000
1&
#7100000
0&
#7110000
1&
#7120000
0&
#7130000
1&
#7140000
0&
#7150000
1&
#7160000
0&
#7170000
1&
#7180000
0&
#7190000
1&
#7200000
0&
#7210000
1&
#7220000
0&
#7230000
1&
#7240000
0&
#7250000
1&
#7260000
0&
#7270000
1&
#7280000
0&
#7290000
1&
#7300000
0&
#7310000
1&
#7320000
0&
#7330000
1&
#7340000
0&
#7350000
1&
#7360000
0&
#7370000
1&
#7380000
0&
#7390000
1&
#7400000
0&
#7410000
1&
#7420000
0&
#7430000
1&
#7440000
0&
#7450000
1&
#7460000
0&
#7470000
1&
#7480000
0&
#7490000
1&
#7500000
0&
#7510000
1&
#7520000
0&
#7530000
1&
#7540000
0&
#7550000
1&
#7560000
0&
#7570000
1&
#7580000
0&
#7590000
1&
#7600000
0&
#7610000
1&
#7620000
0&
#7630000
1&
#7640000
0&
#7650000
1&
#7660000
0&
#7670000
1&
#7680000
0&
#7690000
1&
#7700000
0&
#7710000
1&
#7720000
0&
#7730000
1&
#7740000
0&
#7750000
1&
#7760000
0&
#7770000
1&
#7780000
0&
#7790000
1&
#7800000
0&
#7810000
1&
#7820000
0&
#7830000
1&
#7840000
0&
#7850000
1&
#7860000
0&
#7870000
1&
#7880000
0&
#7890000
1&
#7900000
0&
#7910000
1&
#7920000
0&
#7930000
1&
#7940000
0&
#7950000
1&
#7960000
0&
#7970000
1&
#7980000
0&
#7990000
1&
#8000000
0&
#8010000
1&
#8020000
0&
#8030000
1&
#8040000
0&
#8050000
1&
#8060000
0&
#8070000
1&
#8080000
0&
#8090000
1&
#8100000
0&
#8110000
1&
#8120000
0&
#8130000
1&
#8140000
0&
#8150000
1&
#8160000
0&
#8170000
1&
#8180000
0&
#8190000
1&
#8200000
0&
#8210000
1&
#8220000
0&
#8230000
1&
#8240000
0&
#8250000
1&
#8260000
0&
#8270000
1&
#8280000
0&
#8290000
1&
#8300000
0&
#8310000
1&
#8320000
0&
#8330000
1&
#8340000
0&
#8350000
1&
#8360000
0&
#8370000
1&
#8380000
0&
#8390000
1&
#8400000
0&
#8410000
1&
#8420000
0&
#8430000
1&
#8440000
0&
#8450000
1&
#8460000
0&
#8470000
1&
#8480000
0&
#8490000
1&
#8500000
0&
#8510000
1&
#8520000
0&
#8530000
1&
#8540000
0&
#8550000
1&
#8560000
0&
#8570000
1&
#8580000
0&
#8590000
1&
#8600000
0&
#8610000
1&
#8620000
0&
#8630000
1&
#8640000
0&
#8650000
1&
#8660000
0&
#8670000
1&
#8680000
0&
#8690000
1&
#8700000
0&
#8710000
1&
#8720000
0&
#8730000
1&
#8740000
0&
#8750000
1&
#8760000
0&
#8770000
1&
#8780000
0&
#8790000
1&
#8800000
0&
#8810000
1&
#8820000
0&
#8830000
1&
#8840000
0&
#8850000
1&
#8860000
0&
#8870000
1&
#8880000
0&
#8890000
1&
#8900000
0&
#8910000
1&
#8920000
0&
#8930000
1&
#8940000
0&
#8950000
1&
#8960000
0&
#8970000
1&
#8980000
0&
#8990000
1&
#9000000
0&
#9010000
1&
#9020000
0&
#9030000
1&
#9040000
0&
#9050000
1&
#9060000
0&
#9070000
1&
#9080000
0&
#9090000
1&
#9100000
0&
#9110000
1&
#9120000
0&
#9130000
1&
#9140000
0&
#9150000
1&
#9160000
0&
#9170000
1&
#9180000
0&
#9190000
1&
#9200000
0&
#9210000
1&
#9220000
0&
#9230000
1&
#9240000
0&
#9250000
1&
#9260000
0&
#9270000
1&
#9280000
0&
#9290000
1&
#9300000
0&
#9310000
1&
#9320000
0&
#9330000
1&
#9340000
0&
#9350000
1&
#9360000
0&
#9370000
1&
#9380000
0&
#9390000
1&
#9400000
0&
#9410000
1&
#9420000
0&
#9430000
1&
#9440000
0&
#9450000
1&
#9460000
0&
#9470000
1&
#9480000
0&
#9490000
1&
#9500000
0&
#9510000
1&
#9520000
0&
#9530000
1&
#9540000
0&
#9550000
1&
#9560000
0&
#9570000
1&
#9580000
0&
#9590000
1&
#9600000
0&
#9610000
1&
#9620000
0&
#9630000
1&
#9640000
0&
#9650000
1&
#9660000
0&
#9670000
1&
#9680000
0&
#9690000
1&
#9700000
0&
#9710000
1&
#9720000
0&
#9730000
1&
#9740000
0&
#9750000
1&
#9760000
0&
#9770000
1&
#9780000
0&
#9790000
1&
#9800000
0&
#9810000
1&
#9820000
0&
#9830000
1&
#9840000
0&
#9850000
1&
#9860000
0&
#9870000
1&
#9880000
0&
#9890000
1&
#9900000
0&
#9910000
1&
#9920000
0&
#9930000
1&
#9940000
0&
#9950000
1&
#9960000
0&
#9970000
1&
#9980000
0&
#9990000
1&
#10000000
0&
#10010000
1&
#10020000
0&
#10030000
1&
#10040000
0&
#10050000
1&
#10060000
0&
#10070000
1&
#10080000
0&
#10090000
1&
#10100000
0&
#10110000
1&
#10120000
0&
#10130000
1&
#10140000
0&
#10150000
1&
