#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Nov  9 00:50:15 2025
# Process ID         : 15916
# Current directory  : D:/FPGA/zybo/pcam_hw
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent760 D:\FPGA\zybo\pcam_hw\Zybo-Z7-HW.xpr
# Log file           : D:/FPGA/zybo/pcam_hw/vivado.log
# Journal file       : D:/FPGA/zybo/pcam_hw\vivado.jou
# Running On         : Navin-PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16955 MB
# Swap memory        : 16955 MB
# Total Virtual      : 33910 MB
# Available Virtual  : 15554 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA/zybo/pcam_hw/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:8.2 v_tpg_0
endgroup
set_property location {8.5 2929 1030} [get_bd_cells v_tpg_0]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S]
undo
disconnect_bd_intf_net [get_bd_intf_net axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
undo
disconnect_bd_intf_net [get_bd_intf_net axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_intf_net [get_bd_intf_pins v_axi4s_vid_out_0/video_in] [get_bd_intf_pins v_tpg_0/m_axis_video]
startgroup
set_property CONFIG.HAS_AXI4S_SLAVE {1} [get_bd_cells v_tpg_0]
endgroup
startgroup
set_property CONFIG.MAX_DATA_WIDTH {10} [get_bd_cells v_tpg_0]
endgroup
startgroup
set_property CONFIG.MAX_DATA_WIDTH {8} [get_bd_cells v_tpg_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/s_axis_video] [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S]
connect_bd_net [get_bd_pins v_tpg_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins v_tpg_0/ap_rst_n] [get_bd_pins rst_clk_wiz_0_50M/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (50 MHz)} Clk_slave {/clk_wiz_0/clk_out1 (50 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tpg_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
startgroup
set_property -dict [list \
  CONFIG.C_NUM_MONITOR_SLOTS {4} \
  CONFIG.C_SLOT {3} \
  CONFIG.C_SLOT_3_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0} \
] [get_bd_cells system_ila_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_3_AXIS] [get_bd_intf_pins v_tpg_0/m_axis_video]
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run system_system_ila_0_0_synth_1
reset_run system_ps7_0_axi_periph_upgraded_ipi_imp_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
disconnect_bd_net /s_axil_clk_50 [get_bd_pins v_tpg_0/ap_clk]
disconnect_bd_net /rst_clk_wiz_0_50M_peripheral_aresetn [get_bd_pins v_tpg_0/ap_rst_n]
connect_bd_net [get_bd_pins v_tpg_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins v_tpg_0/ap_rst_n] [get_bd_pins rst_clk_wiz_0_50M/peripheral_aresetn]
validate_bd_design
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M06_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (50 MHz)} Clk_slave {/clk_wiz_0/clk_out2 (150 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tpg_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
validate_bd_design
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M06_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {8 2863 1000} [get_bd_cells axi_interconnect_0]
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins clk_wiz_0/clk_out2]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out2 (150 MHz)} Freq {150} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_0_150M/ext_reset_in]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins rst_clk_wiz_0_150M/peripheral_aresetn]
validate_bd_design
validate_bd_design
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
delete_bd_objs [get_bd_nets mm_clk_150]
undo
undo
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
delete_bd_objs [get_bd_nets rst_clk_wiz_0_150M_peripheral_aresetn] [get_bd_cells axi_interconnect_0]
disconnect_bd_net /mm_clk_150 [get_bd_pins v_tpg_0/ap_clk]
disconnect_bd_net /rst_clk_wiz_0_50M_peripheral_aresetn [get_bd_pins v_tpg_0/ap_rst_n]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (50 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tpg_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_tpg_0/s_axi_CTRL]
validate_bd_design
disconnect_bd_net /s_axil_clk_50 [get_bd_pins v_tpg_0/ap_clk]
connect_bd_net [get_bd_pins v_tpg_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out2]
disconnect_bd_net /rst_clk_wiz_0_50M_peripheral_aresetn [get_bd_pins v_tpg_0/ap_rst_n]
save_bd_design
validate_bd_design
