Loading plugins phase: Elapsed time ==> 0s.130ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -d CY8C5868AXI-LP035 -s D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.543ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.054ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Super-Eagle.v
Program  :   D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -dcpsoc3 Super-Eagle.v -verilog
======================================================================

======================================================================
Compiling:  Super-Eagle.v
Program  :   D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -dcpsoc3 Super-Eagle.v -verilog
======================================================================

======================================================================
Compiling:  Super-Eagle.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -dcpsoc3 -verilog Super-Eagle.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 27 00:16:48 2015


======================================================================
Compiling:  Super-Eagle.v
Program  :   vpp
Options  :    -yv2 -q10 Super-Eagle.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 27 00:16:48 2015

Flattening file 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Super-Eagle.ctl'.
D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Super-Eagle.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -dcpsoc3 -verilog Super-Eagle.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 27 00:16:49 2015

Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\codegentemp\Super-Eagle.ctl'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\codegentemp\Super-Eagle.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Super-Eagle.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -dcpsoc3 -verilog Super-Eagle.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 27 00:16:50 2015

Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\codegentemp\Super-Eagle.ctl'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\codegentemp\Super-Eagle.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_228
	\CAN_1:Net_30\
	\FSM_Timer:Net_260\
	Net_291
	\FSM_Timer:Net_53\
	\FSM_Timer:TimerUDB:ctrl_ten\
	\FSM_Timer:TimerUDB:ctrl_cmode_0\
	\FSM_Timer:TimerUDB:ctrl_tmode_1\
	\FSM_Timer:TimerUDB:ctrl_tmode_0\
	\FSM_Timer:TimerUDB:ctrl_ic_1\
	\FSM_Timer:TimerUDB:ctrl_ic_0\
	Net_290
	\FSM_Timer:TimerUDB:zeros_3\
	\FSM_Timer:Net_102\
	\FSM_Timer:Net_266\
	\LCD_Timer:Net_260\
	Net_520
	\LCD_Timer:Net_53\
	\LCD_Timer:TimerUDB:ctrl_ten\
	\LCD_Timer:TimerUDB:ctrl_cmode_0\
	\LCD_Timer:TimerUDB:ctrl_tmode_1\
	\LCD_Timer:TimerUDB:ctrl_tmode_0\
	\LCD_Timer:TimerUDB:ctrl_ic_1\
	\LCD_Timer:TimerUDB:ctrl_ic_0\
	Net_519
	\LCD_Timer:TimerUDB:zeros_3\
	\LCD_Timer:Net_102\
	\LCD_Timer:Net_266\
	\Fake_Timer:Net_260\
	Net_544
	\Fake_Timer:Net_53\
	\Fake_Timer:TimerUDB:ctrl_ten\
	\Fake_Timer:TimerUDB:ctrl_cmode_0\
	\Fake_Timer:TimerUDB:ctrl_tmode_1\
	\Fake_Timer:TimerUDB:ctrl_tmode_0\
	\Fake_Timer:TimerUDB:ctrl_ic_1\
	\Fake_Timer:TimerUDB:ctrl_ic_0\
	Net_543
	\Fake_Timer:TimerUDB:zeros_3\
	\Fake_Timer:Net_102\
	\Fake_Timer:Net_266\
	\LED_Strip:BSPIM:mosi_after_ld\
	\LED_Strip:BSPIM:so_send\
	\LED_Strip:BSPIM:mosi_fin\
	\LED_Strip:BSPIM:mosi_cpha_0\
	\LED_Strip:BSPIM:mosi_cpha_1\
	\LED_Strip:BSPIM:pre_mosi\
	\LED_Strip:BSPIM:dpcounter_zero\
	\LED_Strip:BSPIM:control_7\
	\LED_Strip:BSPIM:control_6\
	\LED_Strip:BSPIM:control_5\
	\LED_Strip:BSPIM:control_4\
	\LED_Strip:BSPIM:control_3\
	\LED_Strip:BSPIM:control_2\
	\LED_Strip:BSPIM:control_1\
	\LED_Strip:BSPIM:control_0\
	\LED_Strip:Net_294\
	Net_582


Deleted 58 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Tx_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__Tx_1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__Tx_1_net_0
Aliasing \FSM_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \FSM_Timer:TimerUDB:trigger_enable\ to tmpOE__Tx_1_net_0
Aliasing \FSM_Timer:TimerUDB:status_6\ to zero
Aliasing \FSM_Timer:TimerUDB:status_5\ to zero
Aliasing \FSM_Timer:TimerUDB:status_4\ to zero
Aliasing \FSM_Timer:TimerUDB:status_0\ to \FSM_Timer:TimerUDB:tc_i\
Aliasing Net_8 to zero
Aliasing tmpOE__BTN_OK_net_0 to tmpOE__Tx_1_net_0
Aliasing \Button_Status:status_2\ to zero
Aliasing \Button_Status:status_3\ to zero
Aliasing \Button_Status:status_4\ to zero
Aliasing \Button_Status:status_5\ to zero
Aliasing \Button_Status:status_6\ to zero
Aliasing \Button_Status:status_7\ to zero
Aliasing tmpOE__BTN_Back_net_0 to tmpOE__Tx_1_net_0
Aliasing Net_12 to zero
Aliasing \LCD_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \LCD_Timer:TimerUDB:trigger_enable\ to tmpOE__Tx_1_net_0
Aliasing \LCD_Timer:TimerUDB:status_6\ to zero
Aliasing \LCD_Timer:TimerUDB:status_5\ to zero
Aliasing \LCD_Timer:TimerUDB:status_4\ to zero
Aliasing \LCD_Timer:TimerUDB:status_0\ to \LCD_Timer:TimerUDB:tc_i\
Aliasing Net_244 to zero
Aliasing \Fake_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Fake_Timer:TimerUDB:trigger_enable\ to tmpOE__Tx_1_net_0
Aliasing \Fake_Timer:TimerUDB:status_6\ to zero
Aliasing \Fake_Timer:TimerUDB:status_5\ to zero
Aliasing \Fake_Timer:TimerUDB:status_4\ to zero
Aliasing \Fake_Timer:TimerUDB:status_0\ to \Fake_Timer:TimerUDB:tc_i\
Aliasing tmpOE__Rotary_net_0 to tmpOE__Tx_1_net_0
Aliasing \LED_Strip:BSPIM:pol_supprt\ to zero
Aliasing \LED_Strip:BSPIM:tx_status_3\ to \LED_Strip:BSPIM:load_rx_data\
Aliasing \LED_Strip:BSPIM:tx_status_6\ to zero
Aliasing \LED_Strip:BSPIM:tx_status_5\ to zero
Aliasing \LED_Strip:BSPIM:rx_status_3\ to zero
Aliasing \LED_Strip:BSPIM:rx_status_2\ to zero
Aliasing \LED_Strip:BSPIM:rx_status_1\ to zero
Aliasing \LED_Strip:BSPIM:rx_status_0\ to zero
Aliasing \LED_Strip:Net_289\ to zero
Aliasing tmpOE__LED_MOSI_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__LED_CLK_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__LED_SS_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__LED_MISO_net_0 to tmpOE__Tx_1_net_0
Aliasing tmpOE__OK_net_0 to tmpOE__Tx_1_net_0
Aliasing \FSM_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \FSM_Timer:TimerUDB:hwEnable_reg\\D\ to \FSM_Timer:TimerUDB:run_mode\
Aliasing \FSM_Timer:TimerUDB:capture_out_reg_i\\D\ to \FSM_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \LCD_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \LCD_Timer:TimerUDB:hwEnable_reg\\D\ to \LCD_Timer:TimerUDB:run_mode\
Aliasing \LCD_Timer:TimerUDB:capture_out_reg_i\\D\ to \LCD_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \Fake_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Fake_Timer:TimerUDB:hwEnable_reg\\D\ to \Fake_Timer:TimerUDB:run_mode\
Aliasing \Fake_Timer:TimerUDB:capture_out_reg_i\\D\ to \Fake_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \LED_Strip:BSPIM:so_send_reg\\D\ to zero
Aliasing \LED_Strip:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \LED_Strip:BSPIM:dpcounter_one_reg\\D\ to \LED_Strip:BSPIM:load_rx_data\
Removing Lhs of wire one[7] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire tmpOE__Rx_1_net_0[10] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[24] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[25] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[26] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[27] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[28] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[29] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[30] = tmpOE__Tx_1_net_0[1]
Removing Rhs of wire Net_172[48] = \FSM_Timer:Net_55\[49]
Removing Lhs of wire \FSM_Timer:TimerUDB:ctrl_enable\[66] = \FSM_Timer:TimerUDB:control_7\[58]
Removing Lhs of wire \FSM_Timer:TimerUDB:ctrl_cmode_1\[68] = zero[6]
Removing Rhs of wire \FSM_Timer:TimerUDB:timer_enable\[77] = \FSM_Timer:TimerUDB:runmode_enable\[89]
Removing Rhs of wire \FSM_Timer:TimerUDB:run_mode\[78] = \FSM_Timer:TimerUDB:hwEnable\[79]
Removing Lhs of wire \FSM_Timer:TimerUDB:run_mode\[78] = \FSM_Timer:TimerUDB:control_7\[58]
Removing Lhs of wire \FSM_Timer:TimerUDB:trigger_enable\[81] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \FSM_Timer:TimerUDB:tc_i\[83] = \FSM_Timer:TimerUDB:status_tc\[80]
Removing Lhs of wire \FSM_Timer:TimerUDB:capt_fifo_load_int\[88] = \FSM_Timer:TimerUDB:capt_fifo_load\[76]
Removing Lhs of wire \FSM_Timer:TimerUDB:status_6\[91] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:status_5\[92] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:status_4\[93] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:status_0\[94] = \FSM_Timer:TimerUDB:status_tc\[80]
Removing Lhs of wire \FSM_Timer:TimerUDB:status_1\[95] = \FSM_Timer:TimerUDB:capt_fifo_load\[76]
Removing Rhs of wire \FSM_Timer:TimerUDB:status_2\[96] = \FSM_Timer:TimerUDB:fifo_full\[97]
Removing Rhs of wire \FSM_Timer:TimerUDB:status_3\[98] = \FSM_Timer:TimerUDB:fifo_nempty\[99]
Removing Lhs of wire Net_8[101] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:cs_addr_2\[102] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:cs_addr_1\[103] = \FSM_Timer:TimerUDB:trig_reg\[90]
Removing Lhs of wire \FSM_Timer:TimerUDB:cs_addr_0\[104] = \FSM_Timer:TimerUDB:per_zero\[82]
Removing Lhs of wire tmpOE__BTN_OK_net_0[236] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \Button_Status:status_0\[241] = Net_138[242]
Removing Lhs of wire \Button_Status:status_1\[243] = Net_137[240]
Removing Lhs of wire \Button_Status:status_2\[244] = zero[6]
Removing Lhs of wire \Button_Status:status_3\[245] = zero[6]
Removing Lhs of wire \Button_Status:status_4\[246] = zero[6]
Removing Lhs of wire \Button_Status:status_5\[247] = zero[6]
Removing Lhs of wire \Button_Status:status_6\[248] = zero[6]
Removing Lhs of wire \Button_Status:status_7\[249] = zero[6]
Removing Lhs of wire tmpOE__BTN_Back_net_0[255] = tmpOE__Tx_1_net_0[1]
Removing Rhs of wire Net_86[262] = \LCD_Timer:Net_55\[265]
Removing Lhs of wire Net_12[263] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:ctrl_enable\[281] = \LCD_Timer:TimerUDB:control_7\[273]
Removing Lhs of wire \LCD_Timer:TimerUDB:ctrl_cmode_1\[283] = zero[6]
Removing Rhs of wire \LCD_Timer:TimerUDB:timer_enable\[292] = \LCD_Timer:TimerUDB:runmode_enable\[304]
Removing Rhs of wire \LCD_Timer:TimerUDB:run_mode\[293] = \LCD_Timer:TimerUDB:hwEnable\[294]
Removing Lhs of wire \LCD_Timer:TimerUDB:run_mode\[293] = \LCD_Timer:TimerUDB:control_7\[273]
Removing Lhs of wire \LCD_Timer:TimerUDB:trigger_enable\[296] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \LCD_Timer:TimerUDB:tc_i\[298] = \LCD_Timer:TimerUDB:status_tc\[295]
Removing Lhs of wire \LCD_Timer:TimerUDB:capt_fifo_load_int\[303] = \LCD_Timer:TimerUDB:capt_fifo_load\[291]
Removing Lhs of wire \LCD_Timer:TimerUDB:status_6\[306] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:status_5\[307] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:status_4\[308] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:status_0\[309] = \LCD_Timer:TimerUDB:status_tc\[295]
Removing Lhs of wire \LCD_Timer:TimerUDB:status_1\[310] = \LCD_Timer:TimerUDB:capt_fifo_load\[291]
Removing Rhs of wire \LCD_Timer:TimerUDB:status_2\[311] = \LCD_Timer:TimerUDB:fifo_full\[312]
Removing Rhs of wire \LCD_Timer:TimerUDB:status_3\[313] = \LCD_Timer:TimerUDB:fifo_nempty\[314]
Removing Lhs of wire \LCD_Timer:TimerUDB:cs_addr_2\[316] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:cs_addr_1\[317] = \LCD_Timer:TimerUDB:trig_reg\[305]
Removing Lhs of wire \LCD_Timer:TimerUDB:cs_addr_0\[318] = \LCD_Timer:TimerUDB:per_zero\[297]
Removing Lhs of wire Net_244[448] = zero[6]
Removing Rhs of wire Net_274[452] = \Fake_Timer:Net_55\[453]
Removing Lhs of wire \Fake_Timer:TimerUDB:ctrl_enable\[469] = \Fake_Timer:TimerUDB:control_7\[461]
Removing Lhs of wire \Fake_Timer:TimerUDB:ctrl_cmode_1\[471] = zero[6]
Removing Rhs of wire \Fake_Timer:TimerUDB:timer_enable\[480] = \Fake_Timer:TimerUDB:runmode_enable\[492]
Removing Rhs of wire \Fake_Timer:TimerUDB:run_mode\[481] = \Fake_Timer:TimerUDB:hwEnable\[482]
Removing Lhs of wire \Fake_Timer:TimerUDB:run_mode\[481] = \Fake_Timer:TimerUDB:control_7\[461]
Removing Lhs of wire \Fake_Timer:TimerUDB:trigger_enable\[484] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \Fake_Timer:TimerUDB:tc_i\[486] = \Fake_Timer:TimerUDB:status_tc\[483]
Removing Lhs of wire \Fake_Timer:TimerUDB:capt_fifo_load_int\[491] = \Fake_Timer:TimerUDB:capt_fifo_load\[479]
Removing Lhs of wire \Fake_Timer:TimerUDB:status_6\[494] = zero[6]
Removing Lhs of wire \Fake_Timer:TimerUDB:status_5\[495] = zero[6]
Removing Lhs of wire \Fake_Timer:TimerUDB:status_4\[496] = zero[6]
Removing Lhs of wire \Fake_Timer:TimerUDB:status_0\[497] = \Fake_Timer:TimerUDB:status_tc\[483]
Removing Lhs of wire \Fake_Timer:TimerUDB:status_1\[498] = \Fake_Timer:TimerUDB:capt_fifo_load\[479]
Removing Rhs of wire \Fake_Timer:TimerUDB:status_2\[499] = \Fake_Timer:TimerUDB:fifo_full\[500]
Removing Rhs of wire \Fake_Timer:TimerUDB:status_3\[501] = \Fake_Timer:TimerUDB:fifo_nempty\[502]
Removing Lhs of wire \Fake_Timer:TimerUDB:cs_addr_2\[504] = zero[6]
Removing Lhs of wire \Fake_Timer:TimerUDB:cs_addr_1\[505] = \Fake_Timer:TimerUDB:trig_reg\[493]
Removing Lhs of wire \Fake_Timer:TimerUDB:cs_addr_0\[506] = \Fake_Timer:TimerUDB:per_zero\[485]
Removing Lhs of wire tmpOE__Rotary_net_0[640] = tmpOE__Tx_1_net_0[1]
Removing Rhs of wire \LED_Strip:Net_276\[644] = \LED_Strip:Net_288\[645]
Removing Rhs of wire \LED_Strip:BSPIM:load_rx_data\[649] = \LED_Strip:BSPIM:dpcounter_one\[650]
Removing Lhs of wire \LED_Strip:BSPIM:pol_supprt\[651] = zero[6]
Removing Lhs of wire \LED_Strip:BSPIM:miso_to_dp\[652] = \LED_Strip:Net_244\[653]
Removing Lhs of wire \LED_Strip:Net_244\[653] = Net_580[746]
Removing Rhs of wire Net_577[657] = \LED_Strip:BSPIM:mosi_reg\[658]
Removing Rhs of wire \LED_Strip:BSPIM:tx_status_1\[680] = \LED_Strip:BSPIM:dpMOSI_fifo_empty\[681]
Removing Rhs of wire \LED_Strip:BSPIM:tx_status_2\[682] = \LED_Strip:BSPIM:dpMOSI_fifo_not_full\[683]
Removing Lhs of wire \LED_Strip:BSPIM:tx_status_3\[684] = \LED_Strip:BSPIM:load_rx_data\[649]
Removing Rhs of wire \LED_Strip:BSPIM:rx_status_4\[686] = \LED_Strip:BSPIM:dpMISO_fifo_full\[687]
Removing Rhs of wire \LED_Strip:BSPIM:rx_status_5\[688] = \LED_Strip:BSPIM:dpMISO_fifo_not_empty\[689]
Removing Lhs of wire \LED_Strip:BSPIM:tx_status_6\[691] = zero[6]
Removing Lhs of wire \LED_Strip:BSPIM:tx_status_5\[692] = zero[6]
Removing Lhs of wire \LED_Strip:BSPIM:rx_status_3\[693] = zero[6]
Removing Lhs of wire \LED_Strip:BSPIM:rx_status_2\[694] = zero[6]
Removing Lhs of wire \LED_Strip:BSPIM:rx_status_1\[695] = zero[6]
Removing Lhs of wire \LED_Strip:BSPIM:rx_status_0\[696] = zero[6]
Removing Lhs of wire \LED_Strip:Net_273\[706] = zero[6]
Removing Lhs of wire \LED_Strip:Net_289\[747] = zero[6]
Removing Lhs of wire tmpOE__LED_MOSI_net_0[750] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire tmpOE__LED_CLK_net_0[756] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire tmpOE__LED_SS_net_0[762] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire tmpOE__LED_MISO_net_0[768] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire tmpOE__OK_net_0[773] = tmpOE__Tx_1_net_0[1]
Removing Lhs of wire \FSM_Timer:TimerUDB:capture_last\\D\[778] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:tc_reg_i\\D\[779] = \FSM_Timer:TimerUDB:status_tc\[80]
Removing Lhs of wire \FSM_Timer:TimerUDB:hwEnable_reg\\D\[780] = \FSM_Timer:TimerUDB:control_7\[58]
Removing Lhs of wire \FSM_Timer:TimerUDB:capture_out_reg_i\\D\[781] = \FSM_Timer:TimerUDB:capt_fifo_load\[76]
Removing Lhs of wire \LCD_Timer:TimerUDB:capture_last\\D\[782] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:tc_reg_i\\D\[783] = \LCD_Timer:TimerUDB:status_tc\[295]
Removing Lhs of wire \LCD_Timer:TimerUDB:hwEnable_reg\\D\[784] = \LCD_Timer:TimerUDB:control_7\[273]
Removing Lhs of wire \LCD_Timer:TimerUDB:capture_out_reg_i\\D\[785] = \LCD_Timer:TimerUDB:capt_fifo_load\[291]
Removing Lhs of wire \Fake_Timer:TimerUDB:capture_last\\D\[786] = zero[6]
Removing Lhs of wire \Fake_Timer:TimerUDB:tc_reg_i\\D\[787] = \Fake_Timer:TimerUDB:status_tc\[483]
Removing Lhs of wire \Fake_Timer:TimerUDB:hwEnable_reg\\D\[788] = \Fake_Timer:TimerUDB:control_7\[461]
Removing Lhs of wire \Fake_Timer:TimerUDB:capture_out_reg_i\\D\[789] = \Fake_Timer:TimerUDB:capt_fifo_load\[479]
Removing Lhs of wire \LED_Strip:BSPIM:so_send_reg\\D\[790] = zero[6]
Removing Lhs of wire \LED_Strip:BSPIM:mosi_pre_reg\\D\[796] = zero[6]
Removing Lhs of wire \LED_Strip:BSPIM:dpcounter_one_reg\\D\[798] = \LED_Strip:BSPIM:load_rx_data\[649]
Removing Lhs of wire \LED_Strip:BSPIM:mosi_from_dp_reg\\D\[799] = \LED_Strip:BSPIM:mosi_from_dp\[664]

------------------------------------------------------
Aliased 0 equations, 120 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Tx_1_net_0' (cost = 0):
tmpOE__Tx_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\FSM_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\FSM_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\FSM_Timer:TimerUDB:timer_enable\' (cost = 0):
\FSM_Timer:TimerUDB:timer_enable\ <= (\FSM_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\LCD_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\LCD_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\LCD_Timer:TimerUDB:timer_enable\' (cost = 0):
\LCD_Timer:TimerUDB:timer_enable\ <= (\LCD_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Fake_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Fake_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Fake_Timer:TimerUDB:timer_enable\' (cost = 0):
\Fake_Timer:TimerUDB:timer_enable\ <= (\Fake_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\LED_Strip:BSPIM:load_rx_data\' (cost = 1):
\LED_Strip:BSPIM:load_rx_data\ <= ((not \LED_Strip:BSPIM:count_4\ and not \LED_Strip:BSPIM:count_3\ and not \LED_Strip:BSPIM:count_2\ and not \LED_Strip:BSPIM:count_1\ and \LED_Strip:BSPIM:count_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 9 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FSM_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \LCD_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \Fake_Timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \FSM_Timer:TimerUDB:capt_fifo_load\[76] = zero[6]
Removing Lhs of wire \FSM_Timer:TimerUDB:trig_reg\[90] = \FSM_Timer:TimerUDB:control_7\[58]
Removing Lhs of wire \LCD_Timer:TimerUDB:capt_fifo_load\[291] = zero[6]
Removing Lhs of wire \LCD_Timer:TimerUDB:trig_reg\[305] = \LCD_Timer:TimerUDB:control_7\[273]
Removing Lhs of wire \Fake_Timer:TimerUDB:capt_fifo_load\[479] = zero[6]
Removing Lhs of wire \Fake_Timer:TimerUDB:trig_reg\[493] = \Fake_Timer:TimerUDB:control_7\[461]

------------------------------------------------------
Aliased 0 equations, 6 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : D:\Software\PSoCCreator\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -dcpsoc3 Super-Eagle.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.119ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.2288, Family: PSoC3, Started at: Wednesday, 27 May 2015 00:16:51
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\workspace\super-eagle\Super-Eagle\Super-Eagle.cydsn\Super-Eagle.cyprj -d CY8C5868AXI-LP035 Super-Eagle.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \FSM_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \FSM_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Fake_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Fake_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \LCD_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \LCD_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \LED_Strip:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \LED_Strip:BSPIM:so_send_reg\ from registered to combinatorial
Assigning clock CAN_1_Clock to clock BUS_CLK because it is a pass-through
Assigning clock clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Status_Clock'. Fanout=1, Signal=Net_135
    Digital Clock 1: Automatic-assigning  clock 'LED_Strip_IntClock'. Fanout=1, Signal=\LED_Strip:Net_276\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \FSM_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \FSM_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Fake_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Fake_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \LCD_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \LCD_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \LED_Strip:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: LED_Strip_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LED_Strip_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = BTN_Back(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BTN_Back(0)__PA ,
            pad => BTN_Back(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BTN_OK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BTN_OK(0)__PA ,
            pad => BTN_OK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_CLK(0)__PA ,
            input => Net_578 ,
            pad => LED_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_MISO(0)__PA ,
            fb => Net_580 ,
            pad => LED_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_MOSI(0)__PA ,
            input => Net_577 ,
            pad => LED_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_SS(0)__PA ,
            input => Net_579 ,
            pad => LED_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OK(0)__PA ,
            pad => OK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rotary(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rotary(0)__PA ,
            pad => Rotary(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_208 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_209 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_577, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_577 * !\LED_Strip:BSPIM:state_2\ * 
              \LED_Strip:BSPIM:state_0\
            + !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\
            + !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_0\ * 
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              !\LED_Strip:BSPIM:count_2\ * \LED_Strip:BSPIM:count_1\ * 
              !\LED_Strip:BSPIM:count_0\ * !\LED_Strip:BSPIM:ld_ident\
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\
            + \LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:mosi_from_dp\
            + !\LED_Strip:BSPIM:state_0\ * !\LED_Strip:BSPIM:mosi_from_dp\
        );
        Output = Net_577 (fanout=2)

    MacroCell: Name=Net_578, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\
            + \LED_Strip:BSPIM:state_1\ * \LED_Strip:BSPIM:state_0\ * Net_578
        );
        Output = Net_578 (fanout=2)

    MacroCell: Name=Net_579, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\
            + !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              !Net_579
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * !Net_579
            + \LED_Strip:BSPIM:state_1\ * \LED_Strip:BSPIM:state_0\ * 
              !Net_579
        );
        Output = Net_579 (fanout=2)

    MacroCell: Name=\FSM_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FSM_Timer:TimerUDB:control_7\ * \FSM_Timer:TimerUDB:per_zero\
        );
        Output = \FSM_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Fake_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Fake_Timer:TimerUDB:control_7\ * 
              \Fake_Timer:TimerUDB:per_zero\
        );
        Output = \Fake_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\LCD_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_Timer:TimerUDB:control_7\ * \LCD_Timer:TimerUDB:per_zero\
        );
        Output = \LCD_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\LED_Strip:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * \LED_Strip:BSPIM:cnt_enable\
            + !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\ * !\LED_Strip:BSPIM:cnt_enable\
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\ * \LED_Strip:BSPIM:cnt_enable\
            + \LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * \LED_Strip:BSPIM:cnt_enable\
        );
        Output = \LED_Strip:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\LED_Strip:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * !\LED_Strip:BSPIM:ld_ident\
            + \LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * \LED_Strip:BSPIM:ld_ident\
            + \LED_Strip:BSPIM:state_1\ * !\LED_Strip:BSPIM:state_0\ * 
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              !\LED_Strip:BSPIM:count_2\ * \LED_Strip:BSPIM:count_1\ * 
              !\LED_Strip:BSPIM:count_0\ * \LED_Strip:BSPIM:ld_ident\
        );
        Output = \LED_Strip:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\LED_Strip:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:count_4\ * 
              !\LED_Strip:BSPIM:count_3\ * !\LED_Strip:BSPIM:count_2\ * 
              !\LED_Strip:BSPIM:count_1\ * !\LED_Strip:BSPIM:count_0\ * 
              \LED_Strip:BSPIM:load_cond\
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * !\LED_Strip:BSPIM:load_cond\
            + \LED_Strip:BSPIM:state_1\ * !\LED_Strip:BSPIM:count_4\ * 
              !\LED_Strip:BSPIM:count_3\ * !\LED_Strip:BSPIM:count_2\ * 
              !\LED_Strip:BSPIM:count_1\ * !\LED_Strip:BSPIM:count_0\ * 
              \LED_Strip:BSPIM:load_cond\
            + \LED_Strip:BSPIM:state_0\ * !\LED_Strip:BSPIM:count_4\ * 
              !\LED_Strip:BSPIM:count_3\ * !\LED_Strip:BSPIM:count_2\ * 
              !\LED_Strip:BSPIM:count_1\ * !\LED_Strip:BSPIM:count_0\ * 
              \LED_Strip:BSPIM:load_cond\
        );
        Output = \LED_Strip:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\LED_Strip:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              !\LED_Strip:BSPIM:count_2\ * !\LED_Strip:BSPIM:count_1\ * 
              \LED_Strip:BSPIM:count_0\
        );
        Output = \LED_Strip:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\LED_Strip:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              !\LED_Strip:BSPIM:count_2\ * !\LED_Strip:BSPIM:count_1\ * 
              \LED_Strip:BSPIM:count_0\ * \LED_Strip:BSPIM:rx_status_4\
        );
        Output = \LED_Strip:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\LED_Strip:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\
            + !\LED_Strip:BSPIM:state_1\ * !\LED_Strip:BSPIM:state_0\ * 
              !\LED_Strip:BSPIM:tx_status_1\
        );
        Output = \LED_Strip:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\LED_Strip:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\
            + !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_0\ * 
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              \LED_Strip:BSPIM:count_2\ * !\LED_Strip:BSPIM:count_1\ * 
              \LED_Strip:BSPIM:count_0\ * !\LED_Strip:BSPIM:tx_status_1\
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_0\
            + \LED_Strip:BSPIM:state_1\ * !\LED_Strip:BSPIM:state_0\ * 
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              !\LED_Strip:BSPIM:count_2\ * \LED_Strip:BSPIM:count_1\ * 
              !\LED_Strip:BSPIM:count_0\ * !\LED_Strip:BSPIM:ld_ident\
        );
        Output = \LED_Strip:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\LED_Strip:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\
            + !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * !\LED_Strip:BSPIM:count_4\ * 
              !\LED_Strip:BSPIM:count_3\ * !\LED_Strip:BSPIM:count_2\ * 
              \LED_Strip:BSPIM:count_1\ * !\LED_Strip:BSPIM:count_0\ * 
              !\LED_Strip:BSPIM:ld_ident\
            + !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_0\ * 
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              \LED_Strip:BSPIM:count_2\ * !\LED_Strip:BSPIM:count_1\ * 
              \LED_Strip:BSPIM:count_0\ * !\LED_Strip:BSPIM:tx_status_1\
        );
        Output = \LED_Strip:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\LED_Strip:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\
        );
        Output = \LED_Strip:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\LED_Strip:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\
        );
        Output = \LED_Strip:BSPIM:tx_status_4\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\FSM_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \FSM_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \FSM_Timer:TimerUDB:per_zero\ ,
            chain_out => \FSM_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\FSM_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \FSM_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \FSM_Timer:TimerUDB:per_zero\ ,
            chain_in => \FSM_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \FSM_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\FSM_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \FSM_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \FSM_Timer:TimerUDB:per_zero\ ,
            z0_comb => \FSM_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \FSM_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \FSM_Timer:TimerUDB:status_2\ ,
            chain_in => \FSM_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Fake_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Fake_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Fake_Timer:TimerUDB:per_zero\ ,
            chain_out => \Fake_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Fake_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Fake_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Fake_Timer:TimerUDB:per_zero\ ,
            chain_in => \Fake_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Fake_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Fake_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Fake_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Fake_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Fake_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Fake_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Fake_Timer:TimerUDB:status_2\ ,
            chain_in => \Fake_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\LCD_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \LCD_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \LCD_Timer:TimerUDB:per_zero\ ,
            chain_out => \LCD_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\LCD_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \LCD_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \LCD_Timer:TimerUDB:per_zero\ ,
            chain_in => \LCD_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \LCD_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\LCD_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \LCD_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \LCD_Timer:TimerUDB:per_zero\ ,
            z0_comb => \LCD_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \LCD_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \LCD_Timer:TimerUDB:status_2\ ,
            chain_in => \LCD_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\LED_Strip:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \LED_Strip:Net_276\ ,
            cs_addr_2 => \LED_Strip:BSPIM:state_2\ ,
            cs_addr_1 => \LED_Strip:BSPIM:state_1\ ,
            cs_addr_0 => \LED_Strip:BSPIM:state_0\ ,
            route_si => Net_580 ,
            f1_load => \LED_Strip:BSPIM:load_rx_data\ ,
            so_comb => \LED_Strip:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \LED_Strip:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \LED_Strip:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \LED_Strip:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \LED_Strip:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Button_Status:sts:sts_reg\
        PORT MAP (
            clock => Net_135 ,
            status_1 => Net_137 ,
            status_0 => Net_138 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\FSM_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \FSM_Timer:TimerUDB:status_3\ ,
            status_2 => \FSM_Timer:TimerUDB:status_2\ ,
            status_0 => \FSM_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_172 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Fake_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Fake_Timer:TimerUDB:status_3\ ,
            status_2 => \Fake_Timer:TimerUDB:status_2\ ,
            status_0 => \Fake_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_274 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LCD_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \LCD_Timer:TimerUDB:status_3\ ,
            status_2 => \LCD_Timer:TimerUDB:status_2\ ,
            status_0 => \LCD_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_86 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LED_Strip:BSPIM:RxStsReg\
        PORT MAP (
            clock => \LED_Strip:Net_276\ ,
            status_6 => \LED_Strip:BSPIM:rx_status_6\ ,
            status_5 => \LED_Strip:BSPIM:rx_status_5\ ,
            status_4 => \LED_Strip:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LED_Strip:BSPIM:TxStsReg\
        PORT MAP (
            clock => \LED_Strip:Net_276\ ,
            status_4 => \LED_Strip:BSPIM:tx_status_4\ ,
            status_3 => \LED_Strip:BSPIM:load_rx_data\ ,
            status_2 => \LED_Strip:BSPIM:tx_status_2\ ,
            status_1 => \LED_Strip:BSPIM:tx_status_1\ ,
            status_0 => \LED_Strip:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\FSM_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \FSM_Timer:TimerUDB:control_7\ ,
            control_6 => \FSM_Timer:TimerUDB:control_6\ ,
            control_5 => \FSM_Timer:TimerUDB:control_5\ ,
            control_4 => \FSM_Timer:TimerUDB:control_4\ ,
            control_3 => \FSM_Timer:TimerUDB:control_3\ ,
            control_2 => \FSM_Timer:TimerUDB:control_2\ ,
            control_1 => \FSM_Timer:TimerUDB:control_1\ ,
            control_0 => \FSM_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Fake_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Fake_Timer:TimerUDB:control_7\ ,
            control_6 => \Fake_Timer:TimerUDB:control_6\ ,
            control_5 => \Fake_Timer:TimerUDB:control_5\ ,
            control_4 => \Fake_Timer:TimerUDB:control_4\ ,
            control_3 => \Fake_Timer:TimerUDB:control_3\ ,
            control_2 => \Fake_Timer:TimerUDB:control_2\ ,
            control_1 => \Fake_Timer:TimerUDB:control_1\ ,
            control_0 => \Fake_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LCD_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \LCD_Timer:TimerUDB:control_7\ ,
            control_6 => \LCD_Timer:TimerUDB:control_6\ ,
            control_5 => \LCD_Timer:TimerUDB:control_5\ ,
            control_4 => \LCD_Timer:TimerUDB:control_4\ ,
            control_3 => \LCD_Timer:TimerUDB:control_3\ ,
            control_2 => \LCD_Timer:TimerUDB:control_2\ ,
            control_1 => \LCD_Timer:TimerUDB:control_1\ ,
            control_0 => \LCD_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\LED_Strip:BSPIM:BitCounter\
        PORT MAP (
            clock => \LED_Strip:Net_276\ ,
            enable => \LED_Strip:BSPIM:cnt_enable\ ,
            count_6 => \LED_Strip:BSPIM:count_6\ ,
            count_5 => \LED_Strip:BSPIM:count_5\ ,
            count_4 => \LED_Strip:BSPIM:count_4\ ,
            count_3 => \LED_Strip:BSPIM:count_3\ ,
            count_2 => \LED_Strip:BSPIM:count_2\ ,
            count_1 => \LED_Strip:BSPIM:count_1\ ,
            count_0 => \LED_Strip:BSPIM:count_0\ ,
            tc => \LED_Strip:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =FSM_ISR
        PORT MAP (
            interrupt => Net_172 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =Fake_ISR
        PORT MAP (
            interrupt => Net_274 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =LCD_ISR
        PORT MAP (
            interrupt => Net_86 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_227 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_OK
        PORT MAP (
            interrupt => Net_137 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_back
        PORT MAP (
            interrupt => Net_138 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_rotary
        PORT MAP (
            interrupt => Net_554 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    6 :    8 :  25.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   20 :   52 :   72 :  27.78%
UDB Macrocells                :   16 :  176 :  192 :   8.33%
UDB Unique Pterms             :   36 :  348 :  384 :   9.38%
UDB Total Pterms              :   41 :      :      : 
UDB Datapath Cells            :   10 :   14 :   24 :  41.67%
UDB Status Cells              :    7 :   17 :   24 :  29.17%
             Status Registers :    1 
            StatusI Registers :    5 
    Routed Count7 Load/Enable :    1 
UDB Control Cells             :    4 :   20 :   24 :  16.67%
            Control Registers :    3 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    7 :   25 :   32 :  21.88%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    1 :    0 :    1 : 100.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.554ms
Tech mapping phase: Elapsed time ==> 0s.639ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(4)][IoId=(7)] : BTN_Back(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : BTN_OK(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : LED_CLK(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : LED_MISO(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : LED_MOSI(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : LED_SS(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : OK(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Rotary(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Rx_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.342ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   10 :   38 :   48 :  20.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.50
                   Pterms :            4.10
               Macrocells :            1.60
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.058ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 343, final cost is 343 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       3.25 :       1.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Fake_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Fake_Timer:TimerUDB:control_7\ * 
              \Fake_Timer:TimerUDB:per_zero\
        );
        Output = \Fake_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Fake_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Fake_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Fake_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Fake_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Fake_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Fake_Timer:TimerUDB:status_2\ ,
        chain_in => \Fake_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Fake_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Fake_Timer:TimerUDB:status_3\ ,
        status_2 => \Fake_Timer:TimerUDB:status_2\ ,
        status_0 => \Fake_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_274 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
datapathcell: Name =\Fake_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Fake_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Fake_Timer:TimerUDB:per_zero\ ,
        chain_in => \Fake_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Fake_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
datapathcell: Name =\Fake_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Fake_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Fake_Timer:TimerUDB:per_zero\ ,
        chain_out => \Fake_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Fake_Timer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\Fake_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Fake_Timer:TimerUDB:control_7\ ,
        control_6 => \Fake_Timer:TimerUDB:control_6\ ,
        control_5 => \Fake_Timer:TimerUDB:control_5\ ,
        control_4 => \Fake_Timer:TimerUDB:control_4\ ,
        control_3 => \Fake_Timer:TimerUDB:control_3\ ,
        control_2 => \Fake_Timer:TimerUDB:control_2\ ,
        control_1 => \Fake_Timer:TimerUDB:control_1\ ,
        control_0 => \Fake_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\LCD_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \LCD_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \LCD_Timer:TimerUDB:per_zero\ ,
        chain_out => \LCD_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\LCD_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \LCD_Timer:TimerUDB:control_7\ ,
        control_6 => \LCD_Timer:TimerUDB:control_6\ ,
        control_5 => \LCD_Timer:TimerUDB:control_5\ ,
        control_4 => \LCD_Timer:TimerUDB:control_4\ ,
        control_3 => \LCD_Timer:TimerUDB:control_3\ ,
        control_2 => \LCD_Timer:TimerUDB:control_2\ ,
        control_1 => \LCD_Timer:TimerUDB:control_1\ ,
        control_0 => \LCD_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
datapathcell: Name =\FSM_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \FSM_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \FSM_Timer:TimerUDB:per_zero\ ,
        chain_in => \FSM_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \FSM_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u2\

statuscell: Name =\Button_Status:sts:sts_reg\
    PORT MAP (
        clock => Net_135 ,
        status_1 => Net_137 ,
        status_0 => Net_138 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\LED_Strip:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\
            + !\LED_Strip:BSPIM:state_1\ * !\LED_Strip:BSPIM:state_0\ * 
              !\LED_Strip:BSPIM:tx_status_1\
        );
        Output = \LED_Strip:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\FSM_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \FSM_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \FSM_Timer:TimerUDB:per_zero\ ,
        chain_out => \FSM_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\FSM_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \FSM_Timer:TimerUDB:control_7\ ,
        control_6 => \FSM_Timer:TimerUDB:control_6\ ,
        control_5 => \FSM_Timer:TimerUDB:control_5\ ,
        control_4 => \FSM_Timer:TimerUDB:control_4\ ,
        control_3 => \FSM_Timer:TimerUDB:control_3\ ,
        control_2 => \FSM_Timer:TimerUDB:control_2\ ,
        control_1 => \FSM_Timer:TimerUDB:control_1\ ,
        control_0 => \FSM_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LED_Strip:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\
        );
        Output = \LED_Strip:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LED_Strip:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\
        );
        Output = \LED_Strip:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LED_Strip:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * \LED_Strip:BSPIM:cnt_enable\
            + !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\ * !\LED_Strip:BSPIM:cnt_enable\
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\ * \LED_Strip:BSPIM:cnt_enable\
            + \LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * \LED_Strip:BSPIM:cnt_enable\
        );
        Output = \LED_Strip:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\LED_Strip:BSPIM:TxStsReg\
    PORT MAP (
        clock => \LED_Strip:Net_276\ ,
        status_4 => \LED_Strip:BSPIM:tx_status_4\ ,
        status_3 => \LED_Strip:BSPIM:load_rx_data\ ,
        status_2 => \LED_Strip:BSPIM:tx_status_2\ ,
        status_1 => \LED_Strip:BSPIM:tx_status_1\ ,
        status_0 => \LED_Strip:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
datapathcell: Name =\LCD_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \LCD_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \LCD_Timer:TimerUDB:per_zero\ ,
        chain_in => \LCD_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \LCD_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\LCD_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LCD_Timer:TimerUDB:control_7\ * \LCD_Timer:TimerUDB:per_zero\
        );
        Output = \LCD_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LCD_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \LCD_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \LCD_Timer:TimerUDB:per_zero\ ,
        z0_comb => \LCD_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \LCD_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \LCD_Timer:TimerUDB:status_2\ ,
        chain_in => \LCD_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \LCD_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\LCD_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \LCD_Timer:TimerUDB:status_3\ ,
        status_2 => \LCD_Timer:TimerUDB:status_2\ ,
        status_0 => \LCD_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_86 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\FSM_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FSM_Timer:TimerUDB:control_7\ * \FSM_Timer:TimerUDB:per_zero\
        );
        Output = \FSM_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\FSM_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \FSM_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \FSM_Timer:TimerUDB:per_zero\ ,
        z0_comb => \FSM_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \FSM_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \FSM_Timer:TimerUDB:status_2\ ,
        chain_in => \FSM_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FSM_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\FSM_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \FSM_Timer:TimerUDB:status_3\ ,
        status_2 => \FSM_Timer:TimerUDB:status_2\ ,
        status_0 => \FSM_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_172 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LED_Strip:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\
            + !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_0\ * 
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              \LED_Strip:BSPIM:count_2\ * !\LED_Strip:BSPIM:count_1\ * 
              \LED_Strip:BSPIM:count_0\ * !\LED_Strip:BSPIM:tx_status_1\
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_0\
            + \LED_Strip:BSPIM:state_1\ * !\LED_Strip:BSPIM:state_0\ * 
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              !\LED_Strip:BSPIM:count_2\ * \LED_Strip:BSPIM:count_1\ * 
              !\LED_Strip:BSPIM:count_0\ * !\LED_Strip:BSPIM:ld_ident\
        );
        Output = \LED_Strip:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LED_Strip:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * !\LED_Strip:BSPIM:ld_ident\
            + \LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * \LED_Strip:BSPIM:ld_ident\
            + \LED_Strip:BSPIM:state_1\ * !\LED_Strip:BSPIM:state_0\ * 
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              !\LED_Strip:BSPIM:count_2\ * \LED_Strip:BSPIM:count_1\ * 
              !\LED_Strip:BSPIM:count_0\ * \LED_Strip:BSPIM:ld_ident\
        );
        Output = \LED_Strip:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LED_Strip:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              !\LED_Strip:BSPIM:count_2\ * !\LED_Strip:BSPIM:count_1\ * 
              \LED_Strip:BSPIM:count_0\ * \LED_Strip:BSPIM:rx_status_4\
        );
        Output = \LED_Strip:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LED_Strip:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\
            + !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * !\LED_Strip:BSPIM:count_4\ * 
              !\LED_Strip:BSPIM:count_3\ * !\LED_Strip:BSPIM:count_2\ * 
              \LED_Strip:BSPIM:count_1\ * !\LED_Strip:BSPIM:count_0\ * 
              !\LED_Strip:BSPIM:ld_ident\
            + !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_0\ * 
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              \LED_Strip:BSPIM:count_2\ * !\LED_Strip:BSPIM:count_1\ * 
              \LED_Strip:BSPIM:count_0\ * !\LED_Strip:BSPIM:tx_status_1\
        );
        Output = \LED_Strip:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LED_Strip:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:count_4\ * 
              !\LED_Strip:BSPIM:count_3\ * !\LED_Strip:BSPIM:count_2\ * 
              !\LED_Strip:BSPIM:count_1\ * !\LED_Strip:BSPIM:count_0\ * 
              \LED_Strip:BSPIM:load_cond\
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * !\LED_Strip:BSPIM:load_cond\
            + \LED_Strip:BSPIM:state_1\ * !\LED_Strip:BSPIM:count_4\ * 
              !\LED_Strip:BSPIM:count_3\ * !\LED_Strip:BSPIM:count_2\ * 
              !\LED_Strip:BSPIM:count_1\ * !\LED_Strip:BSPIM:count_0\ * 
              \LED_Strip:BSPIM:load_cond\
            + \LED_Strip:BSPIM:state_0\ * !\LED_Strip:BSPIM:count_4\ * 
              !\LED_Strip:BSPIM:count_3\ * !\LED_Strip:BSPIM:count_2\ * 
              !\LED_Strip:BSPIM:count_1\ * !\LED_Strip:BSPIM:count_0\ * 
              \LED_Strip:BSPIM:load_cond\
        );
        Output = \LED_Strip:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\LED_Strip:BSPIM:RxStsReg\
    PORT MAP (
        clock => \LED_Strip:Net_276\ ,
        status_6 => \LED_Strip:BSPIM:rx_status_6\ ,
        status_5 => \LED_Strip:BSPIM:rx_status_5\ ,
        status_4 => \LED_Strip:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_577, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_577 * !\LED_Strip:BSPIM:state_2\ * 
              \LED_Strip:BSPIM:state_0\
            + !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\
            + !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_0\ * 
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              !\LED_Strip:BSPIM:count_2\ * \LED_Strip:BSPIM:count_1\ * 
              !\LED_Strip:BSPIM:count_0\ * !\LED_Strip:BSPIM:ld_ident\
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\
            + \LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:mosi_from_dp\
            + !\LED_Strip:BSPIM:state_0\ * !\LED_Strip:BSPIM:mosi_from_dp\
        );
        Output = Net_577 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LED_Strip:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LED_Strip:BSPIM:count_4\ * !\LED_Strip:BSPIM:count_3\ * 
              !\LED_Strip:BSPIM:count_2\ * !\LED_Strip:BSPIM:count_1\ * 
              \LED_Strip:BSPIM:count_0\
        );
        Output = \LED_Strip:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_579, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\
            + !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              !Net_579
            + \LED_Strip:BSPIM:state_2\ * !\LED_Strip:BSPIM:state_1\ * 
              !\LED_Strip:BSPIM:state_0\ * !Net_579
            + \LED_Strip:BSPIM:state_1\ * \LED_Strip:BSPIM:state_0\ * 
              !Net_579
        );
        Output = Net_579 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_578, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LED_Strip:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LED_Strip:BSPIM:state_2\ * \LED_Strip:BSPIM:state_1\ * 
              \LED_Strip:BSPIM:state_0\
            + \LED_Strip:BSPIM:state_1\ * \LED_Strip:BSPIM:state_0\ * Net_578
        );
        Output = Net_578 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LED_Strip:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \LED_Strip:Net_276\ ,
        cs_addr_2 => \LED_Strip:BSPIM:state_2\ ,
        cs_addr_1 => \LED_Strip:BSPIM:state_1\ ,
        cs_addr_0 => \LED_Strip:BSPIM:state_0\ ,
        route_si => Net_580 ,
        f1_load => \LED_Strip:BSPIM:load_rx_data\ ,
        so_comb => \LED_Strip:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \LED_Strip:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \LED_Strip:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \LED_Strip:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \LED_Strip:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\LED_Strip:BSPIM:BitCounter\
    PORT MAP (
        clock => \LED_Strip:Net_276\ ,
        enable => \LED_Strip:BSPIM:cnt_enable\ ,
        count_6 => \LED_Strip:BSPIM:count_6\ ,
        count_5 => \LED_Strip:BSPIM:count_5\ ,
        count_4 => \LED_Strip:BSPIM:count_4\ ,
        count_3 => \LED_Strip:BSPIM:count_3\ ,
        count_2 => \LED_Strip:BSPIM:count_2\ ,
        count_1 => \LED_Strip:BSPIM:count_1\ ,
        count_0 => \LED_Strip:BSPIM:count_0\ ,
        tc => \LED_Strip:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =FSM_ISR
        PORT MAP (
            interrupt => Net_172 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =Fake_ISR
        PORT MAP (
            interrupt => Net_274 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =LCD_ISR
        PORT MAP (
            interrupt => Net_86 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(8)] 
    interrupt: Name =isr_back
        PORT MAP (
            interrupt => Net_138 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(9)] 
    interrupt: Name =isr_rotary
        PORT MAP (
            interrupt => Net_554 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =isr_OK
        PORT MAP (
            interrupt => Net_137 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_227 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_209 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_208 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 generates interrupt for logical port:
    logicalport: Name =BTN_Back
        PORT MAP (
            in_clock_en => tmpOE__Tx_1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Tx_1_net_0 ,
            out_reset => zero ,
            interrupt => Net_138 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "00ac872c-44fa-432e-9b1f-c76142e67f3f"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = LED_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_SS(0)__PA ,
        input => Net_579 ,
        pad => LED_SS(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_CLK(0)__PA ,
        input => Net_578 ,
        pad => LED_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_MISO(0)__PA ,
        fb => Net_580 ,
        pad => LED_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_MOSI(0)__PA ,
        input => Net_577 ,
        pad => LED_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BTN_Back(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BTN_Back(0)__PA ,
        pad => BTN_Back(0)_PAD );
    Properties:
    {
    }

Port 5 generates interrupt for logical port:
    logicalport: Name =Rotary
        PORT MAP (
            in_clock_en => tmpOE__Tx_1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Tx_1_net_0 ,
            out_reset => zero ,
            interrupt => Net_554 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Rotary(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rotary(0)__PA ,
        pad => Rotary(0)_PAD );
    Properties:
    {
    }

Port 6 generates interrupt for logical port:
    logicalport: Name =BTN_OK
        PORT MAP (
            in_clock_en => tmpOE__Tx_1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Tx_1_net_0 ,
            out_reset => zero ,
            interrupt => Net_137 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "854e424c-7dbb-421c-85c4-f903d66a1d42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = OK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OK(0)__PA ,
        pad => OK(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BTN_OK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BTN_OK(0)__PA ,
        pad => BTN_OK(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
CAN Fixed Block group 0: 
    CAN Block @ [FFB(CAN,0)]: 
    cancell: Name =\CAN_1:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_208 ,
            can_tx => Net_209 ,
            can_tx_en => Net_226 ,
            interrupt => Net_227 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_135 ,
            dclk_0 => Net_135_local ,
            dclk_glb_1 => \LED_Strip:Net_276\ ,
            dclk_1 => \LED_Strip:Net_276_local\ );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: empty
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_209)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_208)
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+------------
   4 |   2 |     * |      NONE |         CMOS_OUT |        LED_SS(0) | In(Net_579)
     |   3 |     * |      NONE |         CMOS_OUT |       LED_CLK(0) | In(Net_578)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |      LED_MISO(0) | FB(Net_580)
     |   5 |     * |      NONE |         CMOS_OUT |      LED_MOSI(0) | In(Net_577)
     |   7 |     * |   FALLING |      RES_PULL_UP |      BTN_Back(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
   5 |   0 |     * |    RISING |     HI_Z_DIGITAL |        Rotary(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
   6 |   1 |     * |      NONE |         CMOS_OUT |            OK(0) | 
     |   7 |     * |   FALLING |      RES_PULL_UP |        BTN_OK(0) | 
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 1s.346ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.433ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.179ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Super-Eagle_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.344ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.189ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.592ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.635ms
API generation phase: Elapsed time ==> 1s.052ms
Dependency generation phase: Elapsed time ==> 0s.033ms
Cleanup phase: Elapsed time ==> 0s.000ms
