Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jul 13 17:16:56 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_2c_2h_wrapper_timing_summary_routed.rpt -pb design_1_2c_2h_wrapper_timing_summary_routed.pb -rpx design_1_2c_2h_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_2c_2h_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.334   -58015.164                  16457                46148        0.024        0.000                      0                46148        3.750        0.000                       0                 17529  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -6.334   -58015.164                  16457                46148        0.024        0.000                      0                46148        3.750        0.000                       0                 17529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        16457  Failing Endpoints,  Worst Slack       -6.334ns,  Total Violation   -58015.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.334ns  (required time - arrival time)
  Source:                 design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.501ns  (logic 3.483ns (22.469%)  route 12.018ns (77.531%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.764     3.058    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X91Y77         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.456     3.514 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.644     4.158    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg[0]
    SLICE_X91Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.282 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8/O
                         net (fo=50, routed)          1.169     5.451    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I1_O)        0.124     5.575 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_97/O
                         net (fo=64, routed)          1.015     6.589    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[31]_i_10_10
    SLICE_X98Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.713 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_38/O
                         net (fo=1, routed)           0.740     7.453    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_1_5[5]
    SLICE_X98Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.577 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_10/O
                         net (fo=1, routed)           0.974     8.551    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_3_1__7[5]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.675 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_3/O
                         net (fo=1, routed)           0.581     9.256    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/tmp_20_fu_13023_p34[5]
    SLICE_X84Y64         LUT5 (Prop_lut5_I1_O)        0.124     9.380 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[5]_i_1/O
                         net (fo=4, routed)           0.494     9.874    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[5]
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.998 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_0833_fu_878[5]_i_1/O
                         net (fo=3, routed)           0.737    10.735    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_2_fu_9210_p3[5]
    SLICE_X80Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.859 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6/O
                         net (fo=1, routed)           0.000    10.859    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.409 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.409    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.637    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.971 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.795    12.766    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_41_fu_9310_p2[17]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.303    13.069 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850[17]_i_1/O
                         net (fo=4, routed)           0.364    13.433    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_to_m_address_V_1_fu_9398_p3[1]
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.557 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6/O
                         net (fo=2, routed)           0.493    14.050    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.174 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3/O
                         net (fo=47, routed)          0.546    14.720    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3_n_0
    SLICE_X65Y72         LUT2 (Prop_lut2_I0_O)        0.124    14.844 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_2/O
                         net (fo=685, routed)         1.060    15.905    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in
    SLICE_X67Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.029 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5/O
                         net (fo=4, routed)           0.937    16.966    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ip_data_ram_EN_A_INST_0_i_5_n_0_alias
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.090 r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp/O
                         net (fo=10, routed)          1.469    18.559    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.514    12.693    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.822    
                         clock uncertainty           -0.154    12.668    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.225    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                         -18.559    
  -------------------------------------------------------------------
                         slack                                 -6.334    

Slack (VIOLATED) :        -6.234ns  (required time - arrival time)
  Source:                 design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 3.483ns (22.737%)  route 11.836ns (77.263%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.764     3.058    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X91Y77         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.456     3.514 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.644     4.158    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg[0]
    SLICE_X91Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.282 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8/O
                         net (fo=50, routed)          1.169     5.451    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I1_O)        0.124     5.575 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_97/O
                         net (fo=64, routed)          1.015     6.589    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[31]_i_10_10
    SLICE_X98Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.713 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_38/O
                         net (fo=1, routed)           0.740     7.453    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_1_5[5]
    SLICE_X98Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.577 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_10/O
                         net (fo=1, routed)           0.974     8.551    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_3_1__7[5]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.675 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_3/O
                         net (fo=1, routed)           0.581     9.256    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/tmp_20_fu_13023_p34[5]
    SLICE_X84Y64         LUT5 (Prop_lut5_I1_O)        0.124     9.380 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[5]_i_1/O
                         net (fo=4, routed)           0.494     9.874    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[5]
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.998 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_0833_fu_878[5]_i_1/O
                         net (fo=3, routed)           0.737    10.735    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_2_fu_9210_p3[5]
    SLICE_X80Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.859 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6/O
                         net (fo=1, routed)           0.000    10.859    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.409 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.409    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.637    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.971 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.795    12.766    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_41_fu_9310_p2[17]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.303    13.069 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850[17]_i_1/O
                         net (fo=4, routed)           0.364    13.433    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_to_m_address_V_1_fu_9398_p3[1]
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.557 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6/O
                         net (fo=2, routed)           0.493    14.050    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.174 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3/O
                         net (fo=47, routed)          0.546    14.720    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3_n_0
    SLICE_X65Y72         LUT2 (Prop_lut2_I0_O)        0.124    14.844 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_2/O
                         net (fo=685, routed)         1.015    15.860    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in
    SLICE_X65Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.984 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.878    16.861    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.985 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0/O
                         net (fo=8, routed)           1.391    18.377    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.520    12.699    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.142    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                         -18.377    
  -------------------------------------------------------------------
                         slack                                 -6.234    

Slack (VIOLATED) :        -6.209ns  (required time - arrival time)
  Source:                 design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.448ns (22.225%)  route 12.066ns (77.775%))
  Logic Levels:           19  (CARRY4=4 LUT2=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.722     3.016    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X87Y27         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y27         FDRE (Prop_fdre_C_Q)         0.456     3.472 f  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[1]/Q
                         net (fo=50, routed)          1.049     4.521    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg[1]
    SLICE_X90Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.645 f  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_119/O
                         net (fo=4, routed)           0.678     5.323    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_119_n_0
    SLICE_X90Y26         LUT5 (Prop_lut5_I3_O)        0.124     5.447 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_67/O
                         net (fo=64, routed)          1.623     7.070    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/e_from_i_rv1_fu_838[31]_i_6_14
    SLICE_X75Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.194 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/e_from_i_rv1_fu_838[5]_i_23/O
                         net (fo=1, routed)           0.592     7.786    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/mux_1_4__0[5]
    SLICE_X75Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.910 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/e_from_i_rv1_fu_838[5]_i_6/O
                         net (fo=1, routed)           0.516     8.426    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/mux_3_1__8[5]
    SLICE_X75Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.550 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/e_from_i_rv1_fu_838[5]_i_2/O
                         net (fo=1, routed)           0.566     9.116    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/tmp_21_fu_13092_p34[5]
    SLICE_X68Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.240 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[5]_i_1/O
                         net (fo=4, routed)           0.343     9.583    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[5]
    SLICE_X66Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.707 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_load_reg_18543[5]_i_1/O
                         net (fo=4, routed)           0.304    10.010    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/ap_sig_allocacmp_e_from_i_rv1_load[5]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.134 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/rv1_reg_18596[5]_i_1/O
                         net (fo=3, routed)           0.716    10.851    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv1_fu_9226_p4[5]
    SLICE_X64Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.358 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.358    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.472 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.472    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.586 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.586    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.808 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850_reg[17]_i_5/O[0]
                         net (fo=2, routed)           0.501    12.309    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_41_fu_9310_p2[16]
    SLICE_X60Y25         LUT6 (Prop_lut6_I3_O)        0.299    12.608 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850[16]_i_1/O
                         net (fo=3, routed)           0.586    13.194    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_to_m_address_V_1_fu_9398_p3[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.318 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_8/O
                         net (fo=1, routed)           0.515    13.833    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_8_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.957 f  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3/O
                         net (fo=49, routed)          0.396    14.353    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3_n_0
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.124    14.477 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_2/O
                         net (fo=684, routed)         0.891    15.368    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.492 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5/O
                         net (fo=3, routed)           0.607    16.099    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0
    SLICE_X56Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.223 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_comp_3/O
                         net (fo=2, routed)           0.633    16.856    design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.980 r  design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__2/O
                         net (fo=2, routed)           1.550    18.530    design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.611    12.790    design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.322    design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                         -18.530    
  -------------------------------------------------------------------
                         slack                                 -6.209    

Slack (VIOLATED) :        -6.187ns  (required time - arrival time)
  Source:                 design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.257ns  (logic 3.483ns (22.829%)  route 11.774ns (77.171%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.685 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.764     3.058    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X91Y77         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.456     3.514 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.644     4.158    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg[0]
    SLICE_X91Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.282 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8/O
                         net (fo=50, routed)          1.169     5.451    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I1_O)        0.124     5.575 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_97/O
                         net (fo=64, routed)          1.015     6.589    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[31]_i_10_10
    SLICE_X98Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.713 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_38/O
                         net (fo=1, routed)           0.740     7.453    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_1_5[5]
    SLICE_X98Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.577 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_10/O
                         net (fo=1, routed)           0.974     8.551    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_3_1__7[5]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.675 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_3/O
                         net (fo=1, routed)           0.581     9.256    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/tmp_20_fu_13023_p34[5]
    SLICE_X84Y64         LUT5 (Prop_lut5_I1_O)        0.124     9.380 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[5]_i_1/O
                         net (fo=4, routed)           0.494     9.874    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[5]
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.998 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_0833_fu_878[5]_i_1/O
                         net (fo=3, routed)           0.737    10.735    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_2_fu_9210_p3[5]
    SLICE_X80Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.859 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6/O
                         net (fo=1, routed)           0.000    10.859    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.409 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.409    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.637    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.971 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.795    12.766    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_41_fu_9310_p2[17]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.303    13.069 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850[17]_i_1/O
                         net (fo=4, routed)           0.364    13.433    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_to_m_address_V_1_fu_9398_p3[1]
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.557 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6/O
                         net (fo=2, routed)           0.493    14.050    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.174 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3/O
                         net (fo=47, routed)          0.546    14.720    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3_n_0
    SLICE_X65Y72         LUT2 (Prop_lut2_I0_O)        0.124    14.844 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_2/O
                         net (fo=685, routed)         1.015    15.860    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in
    SLICE_X65Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.984 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.878    16.861    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.985 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0/O
                         net (fo=8, routed)           1.329    18.315    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.506    12.685    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.814    
                         clock uncertainty           -0.154    12.660    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.128    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.128    
                         arrival time                         -18.315    
  -------------------------------------------------------------------
                         slack                                 -6.187    

Slack (VIOLATED) :        -6.164ns  (required time - arrival time)
  Source:                 design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.465ns  (logic 3.448ns (22.296%)  route 12.017ns (77.704%))
  Logic Levels:           19  (CARRY4=4 LUT2=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.722     3.016    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X87Y27         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y27         FDRE (Prop_fdre_C_Q)         0.456     3.472 f  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[1]/Q
                         net (fo=50, routed)          1.049     4.521    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg[1]
    SLICE_X90Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.645 f  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_119/O
                         net (fo=4, routed)           0.678     5.323    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_119_n_0
    SLICE_X90Y26         LUT5 (Prop_lut5_I3_O)        0.124     5.447 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_67/O
                         net (fo=64, routed)          1.623     7.070    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/e_from_i_rv1_fu_838[31]_i_6_14
    SLICE_X75Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.194 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/e_from_i_rv1_fu_838[5]_i_23/O
                         net (fo=1, routed)           0.592     7.786    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/mux_1_4__0[5]
    SLICE_X75Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.910 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/e_from_i_rv1_fu_838[5]_i_6/O
                         net (fo=1, routed)           0.516     8.426    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/mux_3_1__8[5]
    SLICE_X75Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.550 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/e_from_i_rv1_fu_838[5]_i_2/O
                         net (fo=1, routed)           0.566     9.116    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/tmp_21_fu_13092_p34[5]
    SLICE_X68Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.240 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[5]_i_1/O
                         net (fo=4, routed)           0.343     9.583    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[5]
    SLICE_X66Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.707 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_load_reg_18543[5]_i_1/O
                         net (fo=4, routed)           0.304    10.010    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/ap_sig_allocacmp_e_from_i_rv1_load[5]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.134 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/rv1_reg_18596[5]_i_1/O
                         net (fo=3, routed)           0.716    10.851    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv1_fu_9226_p4[5]
    SLICE_X64Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.358 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.358    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.472 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.472    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.586 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.586    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.808 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850_reg[17]_i_5/O[0]
                         net (fo=2, routed)           0.501    12.309    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_41_fu_9310_p2[16]
    SLICE_X60Y25         LUT6 (Prop_lut6_I3_O)        0.299    12.608 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850[16]_i_1/O
                         net (fo=3, routed)           0.586    13.194    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_to_m_address_V_1_fu_9398_p3[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.318 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_8/O
                         net (fo=1, routed)           0.515    13.833    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_8_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.957 f  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3/O
                         net (fo=49, routed)          0.396    14.353    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3_n_0
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.124    14.477 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_2/O
                         net (fo=684, routed)         0.891    15.368    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.492 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5/O
                         net (fo=3, routed)           0.607    16.099    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0
    SLICE_X56Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.223 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_comp_3/O
                         net (fo=2, routed)           0.633    16.856    design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.980 r  design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__2/O
                         net (fo=2, routed)           1.500    18.481    design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.606    12.785    design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.914    
                         clock uncertainty           -0.154    12.760    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.317    design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.317    
                         arrival time                         -18.481    
  -------------------------------------------------------------------
                         slack                                 -6.164    

Slack (VIOLATED) :        -6.151ns  (required time - arrival time)
  Source:                 design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.320ns  (logic 3.483ns (22.735%)  route 11.837ns (77.265%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.764     3.058    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X91Y77         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.456     3.514 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.644     4.158    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg[0]
    SLICE_X91Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.282 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8/O
                         net (fo=50, routed)          1.169     5.451    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I1_O)        0.124     5.575 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_97/O
                         net (fo=64, routed)          1.015     6.589    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[31]_i_10_10
    SLICE_X98Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.713 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_38/O
                         net (fo=1, routed)           0.740     7.453    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_1_5[5]
    SLICE_X98Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.577 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_10/O
                         net (fo=1, routed)           0.974     8.551    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_3_1__7[5]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.675 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_3/O
                         net (fo=1, routed)           0.581     9.256    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/tmp_20_fu_13023_p34[5]
    SLICE_X84Y64         LUT5 (Prop_lut5_I1_O)        0.124     9.380 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[5]_i_1/O
                         net (fo=4, routed)           0.494     9.874    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[5]
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.998 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_0833_fu_878[5]_i_1/O
                         net (fo=3, routed)           0.737    10.735    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_2_fu_9210_p3[5]
    SLICE_X80Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.859 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6/O
                         net (fo=1, routed)           0.000    10.859    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.409 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.409    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.637    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.971 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.795    12.766    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_41_fu_9310_p2[17]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.303    13.069 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850[17]_i_1/O
                         net (fo=4, routed)           0.364    13.433    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_to_m_address_V_1_fu_9398_p3[1]
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.557 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6/O
                         net (fo=2, routed)           0.493    14.050    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.174 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3/O
                         net (fo=47, routed)          0.546    14.720    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3_n_0
    SLICE_X65Y72         LUT2 (Prop_lut2_I0_O)        0.124    14.844 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_2/O
                         net (fo=685, routed)         1.060    15.905    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in
    SLICE_X67Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.029 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5/O
                         net (fo=4, routed)           0.937    16.966    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ip_data_ram_EN_A_INST_0_i_5_n_0_alias
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.090 r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp/O
                         net (fo=10, routed)          1.287    18.378    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.516    12.695    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.227    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -18.378    
  -------------------------------------------------------------------
                         slack                                 -6.151    

Slack (VIOLATED) :        -6.145ns  (required time - arrival time)
  Source:                 design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.225ns  (logic 3.483ns (22.876%)  route 11.742ns (77.124%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.764     3.058    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X91Y77         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.456     3.514 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.644     4.158    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg[0]
    SLICE_X91Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.282 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8/O
                         net (fo=50, routed)          1.169     5.451    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I1_O)        0.124     5.575 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_97/O
                         net (fo=64, routed)          1.015     6.589    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[31]_i_10_10
    SLICE_X98Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.713 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_38/O
                         net (fo=1, routed)           0.740     7.453    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_1_5[5]
    SLICE_X98Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.577 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_10/O
                         net (fo=1, routed)           0.974     8.551    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_3_1__7[5]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.675 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_3/O
                         net (fo=1, routed)           0.581     9.256    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/tmp_20_fu_13023_p34[5]
    SLICE_X84Y64         LUT5 (Prop_lut5_I1_O)        0.124     9.380 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[5]_i_1/O
                         net (fo=4, routed)           0.494     9.874    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[5]
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.998 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_0833_fu_878[5]_i_1/O
                         net (fo=3, routed)           0.737    10.735    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_2_fu_9210_p3[5]
    SLICE_X80Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.859 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6/O
                         net (fo=1, routed)           0.000    10.859    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.409 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.409    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.637    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.971 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.795    12.766    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_41_fu_9310_p2[17]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.303    13.069 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850[17]_i_1/O
                         net (fo=4, routed)           0.364    13.433    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_to_m_address_V_1_fu_9398_p3[1]
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.557 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6/O
                         net (fo=2, routed)           0.493    14.050    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.174 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3/O
                         net (fo=47, routed)          0.546    14.720    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3_n_0
    SLICE_X65Y72         LUT2 (Prop_lut2_I0_O)        0.124    14.844 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_2/O
                         net (fo=685, routed)         1.015    15.860    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in
    SLICE_X65Y62         LUT6 (Prop_lut6_I5_O)        0.124    15.984 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.878    16.861    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.124    16.985 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0/O
                         net (fo=8, routed)           1.298    18.283    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.516    12.695    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.138    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.138    
                         arrival time                         -18.283    
  -------------------------------------------------------------------
                         slack                                 -6.145    

Slack (VIOLATED) :        -6.122ns  (required time - arrival time)
  Source:                 design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.426ns  (logic 3.483ns (22.579%)  route 11.943ns (77.421%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 12.844 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.764     3.058    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X91Y77         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.456     3.514 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.644     4.158    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg[0]
    SLICE_X91Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.282 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8/O
                         net (fo=50, routed)          1.169     5.451    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I1_O)        0.124     5.575 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_97/O
                         net (fo=64, routed)          1.015     6.589    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[31]_i_10_10
    SLICE_X98Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.713 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_38/O
                         net (fo=1, routed)           0.740     7.453    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_1_5[5]
    SLICE_X98Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.577 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_10/O
                         net (fo=1, routed)           0.974     8.551    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_3_1__7[5]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.675 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_3/O
                         net (fo=1, routed)           0.581     9.256    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/tmp_20_fu_13023_p34[5]
    SLICE_X84Y64         LUT5 (Prop_lut5_I1_O)        0.124     9.380 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[5]_i_1/O
                         net (fo=4, routed)           0.494     9.874    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[5]
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.998 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_0833_fu_878[5]_i_1/O
                         net (fo=3, routed)           0.737    10.735    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_2_fu_9210_p3[5]
    SLICE_X80Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.859 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6/O
                         net (fo=1, routed)           0.000    10.859    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.409 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.409    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.637    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.971 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.795    12.766    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_41_fu_9310_p2[17]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.303    13.069 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850[17]_i_1/O
                         net (fo=4, routed)           0.364    13.433    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_to_m_address_V_1_fu_9398_p3[1]
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.557 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6/O
                         net (fo=2, routed)           0.493    14.050    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.174 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3/O
                         net (fo=47, routed)          0.546    14.720    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3_n_0
    SLICE_X65Y72         LUT2 (Prop_lut2_I0_O)        0.124    14.844 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_2/O
                         net (fo=685, routed)         1.060    15.905    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in
    SLICE_X67Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.029 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5/O
                         net (fo=4, routed)           0.691    16.720    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ip_data_ram_EN_A_INST_0_i_5_n_0_alias
    SLICE_X66Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.844 r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1_comp/O
                         net (fo=10, routed)          1.640    18.484    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.665    12.844    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y8          RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.959    
                         clock uncertainty           -0.154    12.805    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.362    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -6.122    

Slack (VIOLATED) :        -6.080ns  (required time - arrival time)
  Source:                 design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.298ns  (logic 3.448ns (22.539%)  route 11.850ns (77.461%))
  Logic Levels:           19  (CARRY4=4 LUT2=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.722     3.016    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X87Y27         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y27         FDRE (Prop_fdre_C_Q)         0.456     3.472 f  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[1]/Q
                         net (fo=50, routed)          1.049     4.521    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg[1]
    SLICE_X90Y27         LUT4 (Prop_lut4_I0_O)        0.124     4.645 f  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_119/O
                         net (fo=4, routed)           0.678     5.323    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_119_n_0
    SLICE_X90Y26         LUT5 (Prop_lut5_I3_O)        0.124     5.447 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_67/O
                         net (fo=64, routed)          1.623     7.070    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/e_from_i_rv1_fu_838[31]_i_6_14
    SLICE_X75Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.194 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/e_from_i_rv1_fu_838[5]_i_23/O
                         net (fo=1, routed)           0.592     7.786    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/mux_1_4__0[5]
    SLICE_X75Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.910 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/e_from_i_rv1_fu_838[5]_i_6/O
                         net (fo=1, routed)           0.516     8.426    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/mux_3_1__8[5]
    SLICE_X75Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.550 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U100/e_from_i_rv1_fu_838[5]_i_2/O
                         net (fo=1, routed)           0.566     9.116    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/tmp_21_fu_13092_p34[5]
    SLICE_X68Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.240 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[5]_i_1/O
                         net (fo=4, routed)           0.343     9.583    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[5]
    SLICE_X66Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.707 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_load_reg_18543[5]_i_1/O
                         net (fo=4, routed)           0.304    10.010    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/ap_sig_allocacmp_e_from_i_rv1_load[5]
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.134 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_21_32_1_1_U73/rv1_reg_18596[5]_i_1/O
                         net (fo=3, routed)           0.716    10.851    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/rv1_fu_9226_p4[5]
    SLICE_X64Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.358 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.358    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.472 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.472    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.586 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.586    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.808 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850_reg[17]_i_5/O[0]
                         net (fo=2, routed)           0.501    12.309    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_41_fu_9310_p2[16]
    SLICE_X60Y25         LUT6 (Prop_lut6_I3_O)        0.299    12.608 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850[16]_i_1/O
                         net (fo=3, routed)           0.586    13.194    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_to_m_address_V_1_fu_9398_p3[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.318 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_8/O
                         net (fo=1, routed)           0.515    13.833    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_8_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I4_O)        0.124    13.957 f  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3/O
                         net (fo=49, routed)          0.396    14.353    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3_n_0
    SLICE_X56Y21         LUT2 (Prop_lut2_I0_O)        0.124    14.477 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_2/O
                         net (fo=684, routed)         0.891    15.368    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.492 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5/O
                         net (fo=3, routed)           0.607    16.099    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0
    SLICE_X56Y15         LUT5 (Prop_lut5_I0_O)        0.124    16.223 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_comp_3/O
                         net (fo=2, routed)           0.501    16.724    design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X56Y15         LUT2 (Prop_lut2_I1_O)        0.124    16.848 r  design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=10, routed)          1.466    18.314    design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.523    12.702    design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.234    design_1_2c_2h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                         -18.314    
  -------------------------------------------------------------------
                         slack                                 -6.080    

Slack (VIOLATED) :        -6.074ns  (required time - arrival time)
  Source:                 design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.479ns  (logic 3.483ns (22.501%)  route 11.996ns (77.499%))
  Logic Levels:           18  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 12.932 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.764     3.058    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X91Y77         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.456     3.514 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.644     4.158    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_destination_V_reg_17855_pp0_iter2_reg[0]
    SLICE_X91Y76         LUT4 (Prop_lut4_I0_O)        0.124     4.282 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8/O
                         net (fo=50, routed)          1.169     5.451    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_19_fu_1354[31]_i_8_n_0
    SLICE_X96Y74         LUT5 (Prop_lut5_I1_O)        0.124     5.575 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[31]_i_97/O
                         net (fo=64, routed)          1.015     6.589    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[31]_i_10_10
    SLICE_X98Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.713 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_38/O
                         net (fo=1, routed)           0.740     7.453    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_1_5[5]
    SLICE_X98Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.577 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_10/O
                         net (fo=1, routed)           0.974     8.551    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/mux_3_1__7[5]
    SLICE_X87Y64         LUT6 (Prop_lut6_I3_O)        0.124     8.675 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/mux_325_32_1_1_U99/e_from_i_rv1_fu_838[5]_i_3/O
                         net (fo=1, routed)           0.581     9.256    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/tmp_20_fu_13023_p34[5]
    SLICE_X84Y64         LUT5 (Prop_lut5_I1_O)        0.124     9.380 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_rv1_fu_838[5]_i_1/O
                         net (fo=4, routed)           0.494     9.874    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_to_e_rv1_1_fu_13323_p3[5]
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.124     9.998 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_0833_fu_878[5]_i_1/O
                         net (fo=3, routed)           0.737    10.735    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_rv1_0_2_fu_9210_p3[5]
    SLICE_X80Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.859 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6/O
                         net (fo=1, routed)           0.000    10.859    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672[7]_i_6_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.409 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.409    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[7]_i_2_n_0
    SLICE_X80Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.523 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.523    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[11]_i_3_n_0
    SLICE_X80Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.637 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.637    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result2_reg_18672_reg[15]_i_3_n_0
    SLICE_X80Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.971 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850_reg[17]_i_5/O[1]
                         net (fo=2, routed)           0.795    12.766    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/result_41_fu_9310_p2[17]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.303    13.069 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_address_V_fu_850[17]_i_1/O
                         net (fo=4, routed)           0.364    13.433    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_to_m_address_V_1_fu_9398_p3[1]
    SLICE_X66Y74         LUT5 (Prop_lut5_I4_O)        0.124    13.557 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6/O
                         net (fo=2, routed)           0.493    14.050    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_6_n_0
    SLICE_X66Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.174 f  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3/O
                         net (fo=47, routed)          0.546    14.720    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_from_d_hart_V_fu_706[0]_i_3_n_0
    SLICE_X65Y72         LUT2 (Prop_lut2_I0_O)        0.124    14.844 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/hart_V_6_reg_17682_pp0_iter2_reg[0]_i_2/O
                         net (fo=685, routed)         1.060    15.905    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in
    SLICE_X67Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.029 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5/O
                         net (fo=4, routed)           0.937    16.966    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ip_data_ram_EN_A_INST_0_i_5_n_0_alias
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.090 r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp/O
                         net (fo=10, routed)          1.447    18.537    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X3Y20         RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.753    12.932    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    13.061    
                         clock uncertainty           -0.154    12.906    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.463    design_1_2c_2h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                         -18.537    
  -------------------------------------------------------------------
                         slack                                 -6.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.330%)  route 0.190ns (53.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.544     0.880    design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X46Y73         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[16]/Q
                         net (fo=2, routed)           0.190     1.234    design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]_0[14]
    SLICE_X51Y70         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.809     1.175    design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X51Y70         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)         0.070     1.210    design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_2c_2h_i/multihart_ip_1/inst/f_state_fetch_pc_V_reg_274_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/f_state_fetch_pc_0_0_fu_682_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.321%)  route 0.191ns (50.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.554     0.890    design_1_2c_2h_i/multihart_ip_1/inst/ap_clk
    SLICE_X48Y90         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/f_state_fetch_pc_V_reg_274_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_2c_2h_i/multihart_ip_1/inst/f_state_fetch_pc_V_reg_274_reg[0]/Q
                         net (fo=1, routed)           0.191     1.222    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_state_fetch_pc_0_0_fu_682_reg[14]_0[0]
    SLICE_X53Y91         LUT4 (Prop_lut4_I3_O)        0.045     1.267 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_state_fetch_pc_0_0_fu_682[0]_i_1/O
                         net (fo=1, routed)           0.000     1.267    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U_n_325
    SLICE_X53Y91         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/f_state_fetch_pc_0_0_fu_682_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.819     1.185    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X53Y91         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/f_state_fetch_pc_0_0_fu_682_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.091     1.241    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/f_state_fetch_pc_0_0_fu_682_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.784%)  route 0.203ns (52.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.558     0.894    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X52Y43         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[30]/Q
                         net (fo=2, routed)           0.203     1.238    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]_0[28]
    SLICE_X49Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.283 r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1[30]_i_1__1/O
                         net (fo=1, routed)           0.000     1.283    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1[30]_i_1__1_n_0
    SLICE_X49Y44         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.829     1.195    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X49Y44         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[30]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.091     1.251    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/add_ln108_1_reg_17743_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/shl_ln108_3_reg_17748_pp0_iter3_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.356%)  route 0.227ns (61.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.554     0.890    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X51Y13         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/add_ln108_1_reg_17743_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/add_ln108_1_reg_17743_pp0_iter2_reg_reg[1]/Q
                         net (fo=11, routed)          0.227     1.257    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/zext_ln108_5_fu_13953_p1[4]
    SLICE_X47Y15         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/shl_ln108_3_reg_17748_pp0_iter3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.823     1.189    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X47Y15         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/shl_ln108_3_reg_17748_pp0_iter3_reg_reg[3]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y15         FDRE (Hold_fdre_C_D)         0.070     1.224    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/shl_ln108_3_reg_17748_pp0_iter3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/j_b_target_pc_V_reg_18270_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/next_pc_V_reg_18677_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.629%)  route 0.204ns (49.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.555     0.891    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X42Y18         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/j_b_target_pc_V_reg_18270_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/j_b_target_pc_V_reg_18270_reg[8]/Q
                         net (fo=1, routed)           0.204     1.258    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/j_b_target_pc_V_reg_18270[8]
    SLICE_X50Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.303 r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/next_pc_V_reg_18677[8]_i_1/O
                         net (fo=1, routed)           0.000     1.303    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/next_pc_V_fu_9388_p3[8]
    SLICE_X50Y18         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/next_pc_V_reg_18677_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.816     1.182    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X50Y18         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/next_pc_V_reg_18677_reg[8]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.121     1.268    design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/next_pc_V_reg_18677_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.193%)  route 0.216ns (56.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.551     0.887    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X50Y31         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[2]/Q
                         net (fo=1, routed)           0.216     1.266    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq_n_63
    SLICE_X49Y34         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.823     1.189    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X49Y34         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[4]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.075     1.229    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_state_d_i_rs1_0_0779_fu_790_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_state_d_i_rs1_0_0779_load_reg_18095_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.753%)  route 0.169ns (53.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.545     0.881    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X50Y81         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_state_d_i_rs1_0_0779_fu_790_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_state_d_i_rs1_0_0779_fu_790_reg[4]/Q
                         net (fo=2, routed)           0.169     1.197    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_state_d_i_rs1_0_0779_fu_790[4]
    SLICE_X48Y81         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_state_d_i_rs1_0_0779_load_reg_18095_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.815     1.181    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X48Y81         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_state_d_i_rs1_0_0779_load_reg_18095_reg[4]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y81         FDRE (Hold_fdre_C_D)         0.013     1.159    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/i_state_d_i_rs1_0_0779_load_reg_18095_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.928%)  route 0.231ns (62.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.558     0.894    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X52Y45         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[39]/Q
                         net (fo=3, routed)           0.231     1.265    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq_n_89
    SLICE_X48Y46         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.829     1.195    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X48Y46         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[39]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.066     1.226    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_2c_2h_i/multihart_ip_1/inst/f_state_fetch_pc_V_reg_274_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/f_state_fetch_pc_0_0_fu_682_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.561%)  route 0.197ns (46.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.554     0.890    design_1_2c_2h_i/multihart_ip_1/inst/ap_clk
    SLICE_X48Y90         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/f_state_fetch_pc_V_reg_274_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_2c_2h_i/multihart_ip_1/inst/f_state_fetch_pc_V_reg_274_reg[8]/Q
                         net (fo=1, routed)           0.197     1.214    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_state_fetch_pc_0_0_fu_682_reg[14]_0[8]
    SLICE_X50Y93         LUT4 (Prop_lut4_I3_O)        0.099     1.313 r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/f_state_fetch_pc_0_0_fu_682[8]_i_1/O
                         net (fo=1, routed)           0.000     1.313    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U_n_317
    SLICE_X50Y93         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/f_state_fetch_pc_0_0_fu_682_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.820     1.186    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_clk
    SLICE_X50Y93         FDRE                                         r  design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/f_state_fetch_pc_0_0_fu_682_reg[8]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.120     1.271    design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/f_state_fetch_pc_0_0_fu_682_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.421%)  route 0.246ns (63.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.559     0.895    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X53Y47         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[59]/Q
                         net (fo=3, routed)           0.246     1.282    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq_n_69
    SLICE_X47Y47         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.830     1.196    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X47Y47         FDRE                                         r  design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[59]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.075     1.236    design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/start_addr_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y18  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y17  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y6   design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y21  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y6   design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y7   design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y41  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y41  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y41  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y41  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y45  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y45  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y45  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y45  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y45  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y45  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y41  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y41  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y41  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y41  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y45  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y45  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y45  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y45  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y45  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y45  design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.227ns  (logic 0.124ns (3.843%)  route 3.103ns (96.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.103     3.103    design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.227 r  design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.227    design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y39         FDRE                                         r  design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       1.578     2.757    design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y39         FDRE                                         r  design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.045ns (3.366%)  route 1.292ns (96.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.292     1.292    design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X14Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.337 r  design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X14Y39         FDRE                                         r  design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_2c_2h_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_2c_2h_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17529, routed)       0.863     1.229    design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X14Y39         FDRE                                         r  design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





