
*** Running vivado
    with args -log GPIO_demo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source GPIO_demo.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jul 23 13:30:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source GPIO_demo.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1499.164 ; gain = 86.836 ; free physical = 2503 ; free virtual = 9997
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/zimengx/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zimengx/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top GPIO_demo -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1693.234 ; gain = 0.000 ; free physical = 2353 ; free virtual = 9828
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zimengx/RaySketchers/basys3IODemo/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [/home/zimengx/RaySketchers/basys3IODemo/hw.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.824 ; gain = 0.000 ; free physical = 2254 ; free virtual = 9729
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2026.895 ; gain = 111.102 ; free physical = 2208 ; free virtual = 9684

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 22a11e631

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2451.848 ; gain = 424.953 ; free physical = 1906 ; free virtual = 9387

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 22a11e631

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.738 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 22a11e631

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2787.738 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020
Phase 1 Initialization | Checksum: 22a11e631

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2787.738 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 22a11e631

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2787.738 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 22a11e631

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2787.738 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020
Phase 2 Timer Update And Timing Data Collection | Checksum: 22a11e631

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2787.738 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 168381678

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2787.738 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020
Retarget | Checksum: 168381678
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1ed2b8bc2

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2787.738 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020
Constant propagation | Checksum: 1ed2b8bc2
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.738 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020
Phase 5 Sweep | Checksum: 2026059e8

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2787.738 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020
Sweep | Checksum: 2026059e8
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2026059e8

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2819.754 ; gain = 32.016 ; free physical = 1540 ; free virtual = 9020
BUFG optimization | Checksum: 2026059e8
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2026059e8

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2819.754 ; gain = 32.016 ; free physical = 1540 ; free virtual = 9020
Shift Register Optimization | Checksum: 2026059e8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2073b355e

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2819.754 ; gain = 32.016 ; free physical = 1540 ; free virtual = 9020
Post Processing Netlist | Checksum: 2073b355e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 228486689

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2819.754 ; gain = 32.016 ; free physical = 1540 ; free virtual = 9020

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.754 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020
Phase 9.2 Verifying Netlist Connectivity | Checksum: 228486689

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2819.754 ; gain = 32.016 ; free physical = 1540 ; free virtual = 9020
Phase 9 Finalization | Checksum: 228486689

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2819.754 ; gain = 32.016 ; free physical = 1540 ; free virtual = 9020
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               9  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 228486689

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2819.754 ; gain = 32.016 ; free physical = 1540 ; free virtual = 9020

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 228486689

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.754 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 228486689

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.754 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.754 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020
Ending Netlist Obfuscation Task | Checksum: 228486689

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.754 ; gain = 0.000 ; free physical = 1540 ; free virtual = 9020
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.754 ; gain = 903.961 ; free physical = 1540 ; free virtual = 9020
INFO: [Vivado 12-24828] Executing command : report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
Command: report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zimengx/RaySketchers/basys3IODemo/hw.runs/impl_1/GPIO_demo_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.754 ; gain = 0.000 ; free physical = 1509 ; free virtual = 8991
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.754 ; gain = 0.000 ; free physical = 1509 ; free virtual = 8991
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.754 ; gain = 0.000 ; free physical = 1509 ; free virtual = 8990
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2819.754 ; gain = 0.000 ; free physical = 1509 ; free virtual = 8990
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.754 ; gain = 0.000 ; free physical = 1509 ; free virtual = 8990
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.754 ; gain = 0.000 ; free physical = 1509 ; free virtual = 8991
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2819.754 ; gain = 0.000 ; free physical = 1509 ; free virtual = 8991
INFO: [Common 17-1381] The checkpoint '/home/zimengx/RaySketchers/basys3IODemo/hw.runs/impl_1/GPIO_demo_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.160 ; gain = 0.000 ; free physical = 1464 ; free virtual = 8946
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14fe3902c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2846.160 ; gain = 0.000 ; free physical = 1464 ; free virtual = 8946
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2846.160 ; gain = 0.000 ; free physical = 1464 ; free virtual = 8946

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 249fdb32d

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2846.160 ; gain = 0.000 ; free physical = 1462 ; free virtual = 8944

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2dbc69710

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1454 ; free virtual = 8944

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2dbc69710

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1454 ; free virtual = 8944
Phase 1 Placer Initialization | Checksum: 2dbc69710

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1454 ; free virtual = 8944

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2f2413d61

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1475 ; free virtual = 8965

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2eed01172

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1475 ; free virtual = 8965

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2eed01172

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1475 ; free virtual = 8965

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 25acaaabd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1532 ; free virtual = 9018

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 29c8c685b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1531 ; free virtual = 9017

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 10 LUTNM shape to break, 10 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 8, total 10, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 14 nets or LUTs. Breaked 10 LUTs, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1527 ; free virtual = 9013

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           10  |              4  |                    14  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           10  |              4  |                    14  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 20799a9e9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1520 ; free virtual = 9006
Phase 2.5 Global Place Phase2 | Checksum: 24f9cf649

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1520 ; free virtual = 9006
Phase 2 Global Placement | Checksum: 24f9cf649

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1520 ; free virtual = 9006

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 277dac01f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1520 ; free virtual = 9006

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 29086eb68

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1516 ; free virtual = 9004

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 283de346f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1516 ; free virtual = 9004

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1decb97ab

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1516 ; free virtual = 9004

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 25733d700

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1486 ; free virtual = 8978

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f875a4f0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1489 ; free virtual = 8971

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 114438f7c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1494 ; free virtual = 8976

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b1197c30

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1494 ; free virtual = 8976

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 21a1cff9b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1507 ; free virtual = 8993
Phase 3 Detail Placement | Checksum: 21a1cff9b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1507 ; free virtual = 8993

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2f0753b1b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.367 | TNS=-341.003 |
Phase 1 Physical Synthesis Initialization | Checksum: 228daa733

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1508 ; free virtual = 8990
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 3106582f6

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1508 ; free virtual = 8990
Phase 4.1.1.1 BUFG Insertion | Checksum: 2f0753b1b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1508 ; free virtual = 8990

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-22.908. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c7680eb5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1564 ; free virtual = 9049

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1564 ; free virtual = 9049
Phase 4.1 Post Commit Optimization | Checksum: 1c7680eb5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1564 ; free virtual = 9049

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c7680eb5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1564 ; free virtual = 9049

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c7680eb5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1564 ; free virtual = 9049
Phase 4.3 Placer Reporting | Checksum: 1c7680eb5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1565 ; free virtual = 9050

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1565 ; free virtual = 9050

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1565 ; free virtual = 9050
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 205e88459

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1565 ; free virtual = 9050
Ending Placer Task | Checksum: 1f3bd14cd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2885.203 ; gain = 39.043 ; free physical = 1565 ; free virtual = 9051
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2885.203 ; gain = 65.449 ; free physical = 1565 ; free virtual = 9051
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1557 ; free virtual = 9042
INFO: [Vivado 12-24828] Executing command : report_utilization -file GPIO_demo_utilization_placed.rpt -pb GPIO_demo_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file GPIO_demo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1553 ; free virtual = 9035
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1553 ; free virtual = 9035
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1549 ; free virtual = 9033
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1549 ; free virtual = 9033
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1549 ; free virtual = 9034
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1549 ; free virtual = 9034
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1547 ; free virtual = 9032
Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1548 ; free virtual = 9033
INFO: [Common 17-1381] The checkpoint '/home/zimengx/RaySketchers/basys3IODemo/hw.runs/impl_1/GPIO_demo_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1505 ; free virtual = 8995
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.69s |  WALL: 0.23s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1505 ; free virtual = 8995

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.603 | TNS=-331.978 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f7df4715

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1506 ; free virtual = 8997
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.603 | TNS=-331.978 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1f7df4715

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1506 ; free virtual = 8997

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.603 | TNS=-331.978 |
INFO: [Physopt 32-663] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[0].  Re-placed instance Inst_vga_ctrl/char_index_reg_reg[0]
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.603 | TNS=-334.553 |
INFO: [Physopt 32-663] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[1].  Re-placed instance Inst_vga_ctrl/char_index_reg_reg[1]
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.603 | TNS=-335.708 |
INFO: [Physopt 32-663] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[2].  Re-placed instance Inst_vga_ctrl/char_index_reg_reg[2]
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.603 | TNS=-336.421 |
INFO: [Physopt 32-663] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[3].  Re-placed instance Inst_vga_ctrl/char_index_reg_reg[3]
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.577 | TNS=-336.529 |
INFO: [Physopt 32-663] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[3].  Re-placed instance Inst_vga_ctrl/char_index_reg_reg[3]
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.574 | TNS=-336.583 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_59_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[0]_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.574 | TNS=-336.583 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[0]_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.564 | TNS=-336.503 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_28_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_140_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Inst_vga_ctrl/char_index_reg[1]_i_47_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[1]_i_47_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.537 | TNS=-336.797 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[1]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/p_0_out[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg30_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_291_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_406_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_482_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_511_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.519 | TNS=-336.548 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_525_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[1]_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Inst_vga_ctrl/char_index_reg[1]_i_81_n_0. Critical path length was reduced through logic transformation on cell Inst_vga_ctrl/char_index_reg[1]_i_81_comp.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_302_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.503 | TNS=-336.423 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_512_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.395 | TNS=-335.235 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_480_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_385_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_379_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_491_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.382 | TNS=-335.092 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net Inst_vga_ctrl/char_index_reg[3]_i_491_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.374 | TNS=-335.004 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_511_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_59_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_28_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_140_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[1]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/p_0_out[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg30_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_482_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_511_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.374 | TNS=-335.004 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1433 ; free virtual = 8922
Phase 3 Critical Path Optimization | Checksum: 1f7df4715

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1433 ; free virtual = 8922

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.374 | TNS=-335.004 |
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_59_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_222_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_28_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_140_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_435_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_432_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[1]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/p_0_out[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg30_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_291_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_406_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_377_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_482_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_511_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_59_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_11_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_28_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[0]_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_140_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_304_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_305_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_312_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_313_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[1]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[0]_i_3_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/p_0_out[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg30_in[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_412_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/text_start_x3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_513_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_279_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_482_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg_reg[3]_i_403_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_511_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg[3]_i_397_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/char_index_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Inst_vga_ctrl/angle_counter_reg_rep_rep_rep_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-22.374 | TNS=-335.004 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1382 ; free virtual = 8880
Phase 4 Critical Path Optimization | Checksum: 1f7df4715

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1382 ; free virtual = 8880
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1382 ; free virtual = 8880
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-22.374 | TNS=-335.004 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.229  |         -3.026  |            2  |              0  |                    13  |           0  |           2  |  00:00:09  |
|  Total          |          0.229  |         -3.026  |            2  |              0  |                    13  |           0  |           3  |  00:00:09  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1382 ; free virtual = 8880
Ending Physical Synthesis Task | Checksum: 1aa1550e6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1382 ; free virtual = 8880
INFO: [Common 17-83] Releasing license: Implementation
324 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1382 ; free virtual = 8880
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1382 ; free virtual = 8880
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1381 ; free virtual = 8881
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1381 ; free virtual = 8881
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1381 ; free virtual = 8881
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1381 ; free virtual = 8882
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1381 ; free virtual = 8882
Write Physdb Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2885.203 ; gain = 0.000 ; free physical = 1381 ; free virtual = 8882
INFO: [Common 17-1381] The checkpoint '/home/zimengx/RaySketchers/basys3IODemo/hw.runs/impl_1/GPIO_demo_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 75e3a3d0 ConstDB: 0 ShapeSum: 20945abc RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 41bedf59 | NumContArr: 9dc1d5fe | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 264d2aa91

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2984.805 ; gain = 0.000 ; free physical = 1266 ; free virtual = 8774

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 264d2aa91

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2984.805 ; gain = 0.000 ; free physical = 1266 ; free virtual = 8774

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 264d2aa91

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2984.805 ; gain = 0.000 ; free physical = 1266 ; free virtual = 8774
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24f4f74c7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3011.867 ; gain = 27.062 ; free physical = 1239 ; free virtual = 8747
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-21.650| TNS=-324.161| WHS=-0.116 | THS=-2.387 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1754
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1754
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25349785a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3011.867 ; gain = 27.062 ; free physical = 1226 ; free virtual = 8735

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 25349785a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3011.867 ; gain = 27.062 ; free physical = 1226 ; free virtual = 8735

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 29a6954ef

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3011.867 ; gain = 27.062 ; free physical = 1226 ; free virtual = 8735
Phase 4 Initial Routing | Checksum: 29a6954ef

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3011.867 ; gain = 27.062 ; free physical = 1226 ; free virtual = 8735

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 871
 Number of Nodes with overlaps = 333
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.396| TNS=-392.024| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 171fc4749

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1216 ; free virtual = 8724

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.334| TNS=-388.862| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1a2147657

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1223 ; free virtual = 8731
Phase 5 Rip-up And Reroute | Checksum: 1a2147657

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1223 ; free virtual = 8731

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a8732466

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1223 ; free virtual = 8731
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.334| TNS=-387.102| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2206527e7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1222 ; free virtual = 8730

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2206527e7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1222 ; free virtual = 8730
Phase 6 Delay and Skew Optimization | Checksum: 2206527e7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1222 ; free virtual = 8730

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.168| TNS=-377.988| WHS=0.151  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 21d319b30

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1222 ; free virtual = 8730
Phase 7 Post Hold Fix | Checksum: 21d319b30

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1222 ; free virtual = 8730

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.756916 %
  Global Horizontal Routing Utilization  = 0.748048 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 21d319b30

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1222 ; free virtual = 8730

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21d319b30

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1222 ; free virtual = 8730

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2296eecff

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1222 ; free virtual = 8731

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2296eecff

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1222 ; free virtual = 8731

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-24.168| TNS=-377.988| WHS=0.151  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2296eecff

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1222 ; free virtual = 8731
Total Elapsed time in route_design: 23.76 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16aee6252

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1222 ; free virtual = 8731
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16aee6252

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.867 ; gain = 43.062 ; free physical = 1222 ; free virtual = 8731

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
339 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3027.867 ; gain = 142.664 ; free physical = 1222 ; free virtual = 8731
INFO: [Vivado 12-24828] Executing command : report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
Command: report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zimengx/RaySketchers/basys3IODemo/hw.runs/impl_1/GPIO_demo_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
Command: report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/zimengx/RaySketchers/basys3IODemo/hw.runs/impl_1/GPIO_demo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file GPIO_demo_route_status.rpt -pb GPIO_demo_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file GPIO_demo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file GPIO_demo_bus_skew_routed.rpt -pb GPIO_demo_bus_skew_routed.pb -rpx GPIO_demo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Command: report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
359 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file GPIO_demo_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3157.586 ; gain = 129.719 ; free physical = 1036 ; free virtual = 8554
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3157.586 ; gain = 0.000 ; free physical = 1036 ; free virtual = 8554
Wrote PlaceDB: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3157.586 ; gain = 0.000 ; free physical = 1035 ; free virtual = 8555
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3157.586 ; gain = 0.000 ; free physical = 1035 ; free virtual = 8555
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3157.586 ; gain = 0.000 ; free physical = 1033 ; free virtual = 8553
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3157.586 ; gain = 0.000 ; free physical = 1033 ; free virtual = 8554
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3157.586 ; gain = 0.000 ; free physical = 1033 ; free virtual = 8554
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3157.586 ; gain = 0.000 ; free physical = 1033 ; free virtual = 8554
INFO: [Common 17-1381] The checkpoint '/home/zimengx/RaySketchers/basys3IODemo/hw.runs/impl_1/GPIO_demo_routed.dcp' has been generated.
Command: write_bitstream -force GPIO_demo.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13119936 bits.
Writing bitstream ./GPIO_demo.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
371 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3409.570 ; gain = 251.984 ; free physical = 825 ; free virtual = 8323
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 13:32:00 2025...

*** Running vivado
    with args -log GPIO_demo.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source GPIO_demo.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jul 23 13:37:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source GPIO_demo.tcl -notrace
Command: open_checkpoint GPIO_demo_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1687.902 ; gain = 0.000 ; free physical = 4045 ; free virtual = 11514
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1743.777 ; gain = 0.000 ; free physical = 3937 ; free virtual = 11406
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.262 ; gain = 0.000 ; free physical = 3343 ; free virtual = 10815
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.262 ; gain = 0.000 ; free physical = 3343 ; free virtual = 10815
Read PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2366.262 ; gain = 0.000 ; free physical = 3343 ; free virtual = 10815
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.262 ; gain = 0.000 ; free physical = 3343 ; free virtual = 10815
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2366.262 ; gain = 0.000 ; free physical = 3343 ; free virtual = 10815
Read Physdb Files: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2366.262 ; gain = 0.000 ; free physical = 3343 ; free virtual = 10815
Restored from archive | CPU: 0.200000 secs | Memory: 3.852638 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2366.262 ; gain = 7.938 ; free physical = 3343 ; free virtual = 10815
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.262 ; gain = 0.000 ; free physical = 3343 ; free virtual = 10815
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2366.262 ; gain = 907.359 ; free physical = 3343 ; free virtual = 10815
Command: write_bitstream -force GPIO_demo.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zimengx/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13119936 bits.
Writing bitstream ./GPIO_demo.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2893.555 ; gain = 527.293 ; free physical = 2764 ; free virtual = 10238
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 13:37:47 2025...
