Release 6.1.03i - xst G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.15 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.15 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: pong_graph_animate.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : pong_graph_animate.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : pong_graph_animate
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : pong_graph_animate
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : pong_graph_animate.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "Zero.v"
Module <Zero_0> compiled
Compiling source file "One.v"
Module <One_1> compiled
Compiling source file "Two.v"
Module <Two_2> compiled
Compiling source file "Three.v"
Module <Three_3> compiled
Compiling source file "Four_4.v"
Module <Four_4> compiled
Compiling source file "Five.v"
Module <Five_5> compiled
Compiling source file "Six.v"
Module <Six_6> compiled
Compiling source file "Seven_7.v"
Module <Seven_7> compiled
Compiling source file "Eight.v"
Module <Eight_8> compiled
Compiling source file "Nine_9.v"
Module <Nine_9> compiled
Compiling source file "debounce.v"
Module <debounce> compiled
Compiling source file "Seven_Segment.v"
Module <Seven_Segment> compiled
Compiling source file "pong_graph_animate.v"
Module <pong_graph_animate> compiled
No errors in compilation
Analysis of file <pong_graph_animate.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
WARNING:HDLCompilers:261 - pong_graph_animate.v line 97 Connection to output port 'Four_rgb' does not match port size
WARNING:HDLCompilers:261 - pong_graph_animate.v line 98 Connection to output port 'five_rgb' does not match port size
WARNING:HDLCompilers:261 - pong_graph_animate.v line 99 Connection to output port 'six_rgb' does not match port size
WARNING:HDLCompilers:261 - pong_graph_animate.v line 100 Connection to output port 'Seven_rgb' does not match port size
WARNING:HDLCompilers:261 - pong_graph_animate.v line 101 Connection to output port 'eight_rgb' does not match port size
WARNING:HDLCompilers:261 - pong_graph_animate.v line 102 Connection to output port 'Nine_rgb' does not match port size
Analyzing top module <pong_graph_animate>.
Module <pong_graph_animate> is correct for synthesis.
 
Analyzing module <Zero_0>.
Module <Zero_0> is correct for synthesis.
 
Analyzing module <One_1>.
Module <One_1> is correct for synthesis.
 
Analyzing module <Two_2>.
Module <Two_2> is correct for synthesis.
 
Analyzing module <Three_3>.
Module <Three_3> is correct for synthesis.
 
Analyzing module <Four_4>.
Module <Four_4> is correct for synthesis.
 
Analyzing module <Five_5>.
Module <Five_5> is correct for synthesis.
 
Analyzing module <Six_6>.
Module <Six_6> is correct for synthesis.
 
Analyzing module <Seven_7>.
Module <Seven_7> is correct for synthesis.
 
Analyzing module <Eight_8>.
Module <Eight_8> is correct for synthesis.
 
Analyzing module <Nine_9>.
Module <Nine_9> is correct for synthesis.
 
Analyzing module <debounce>.
Module <debounce> is correct for synthesis.
 
Analyzing module <Seven_Segment>.
Module <Seven_Segment> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Seven_Segment>.
    Related source file is Seven_Segment.v.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 10                                             |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000000001                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Seven_Segment> synthesized.


Synthesizing Unit <debounce>.
    Related source file is debounce.v.
    Found 1-bit register for signal <btn_clr>.
    Found 1-bit xor2 for signal <$n0005> created at line 13.
    Found 32-bit up counter for signal <count>.
    Found 1-bit register for signal <xnew>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <Nine_9>.
    Related source file is Nine_9.v.
WARNING:Xst:647 - Input <video_on> is never used.
WARNING:Xst:1780 - Signal <Nine_Logo_on> is never used or assigned.
    Found 16x32-bit ROM for signal <Nine_rom_data>.
    Found 6-bit adder for signal <$n0000> created at line 89.
    Found 5-bit adder for signal <$n0001> created at line 88.
    Found 10-bit comparator greatequal for signal <$n0002> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0003> created at line 91.
    Found 10-bit comparator greatequal for signal <$n0004> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0005> created at line 91.
    Found 4-bit subtractor for signal <Nine_rom_addr>.
    Found 1-bit 32-to-1 multiplexer for signal <Nine_rom_bit>.
    Found 5-bit subtractor for signal <Nine_rom_col>.
    Found 10-bit subtractor for signal <Nine_x_r>.
    Found 10-bit register for signal <Nine_x_reg>.
    Found 10-bit subtractor for signal <Nine_y_b>.
    Found 10-bit register for signal <Nine_y_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Nine_9> synthesized.


Synthesizing Unit <Eight_8>.
    Related source file is Eight.v.
WARNING:Xst:647 - Input <video_on> is never used.
WARNING:Xst:1780 - Signal <Eight_Logo_on> is never used or assigned.
    Found 16x32-bit ROM for signal <Eight_rom_data>.
    Found 6-bit adder for signal <$n0000> created at line 87.
    Found 5-bit adder for signal <$n0001> created at line 86.
    Found 10-bit comparator greatequal for signal <$n0002> created at line 89.
    Found 10-bit comparator lessequal for signal <$n0003> created at line 89.
    Found 10-bit comparator greatequal for signal <$n0004> created at line 89.
    Found 10-bit comparator lessequal for signal <$n0005> created at line 89.
    Found 4-bit subtractor for signal <Eight_rom_addr>.
    Found 1-bit 32-to-1 multiplexer for signal <Eight_rom_bit>.
    Found 5-bit subtractor for signal <Eight_rom_col>.
    Found 10-bit subtractor for signal <Eight_x_r>.
    Found 10-bit register for signal <Eight_x_reg>.
    Found 10-bit subtractor for signal <Eight_y_b>.
    Found 10-bit register for signal <Eight_y_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Eight_8> synthesized.


Synthesizing Unit <Seven_7>.
    Related source file is Seven_7.v.
WARNING:Xst:647 - Input <video_on> is never used.
WARNING:Xst:1780 - Signal <Seven_Logo_on> is never used or assigned.
    Found 16x32-bit ROM for signal <Seven_rom_data>.
    Found 6-bit adder for signal <$n0000> created at line 89.
    Found 5-bit adder for signal <$n0001> created at line 88.
    Found 10-bit comparator greatequal for signal <$n0002> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0003> created at line 91.
    Found 10-bit comparator greatequal for signal <$n0004> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0005> created at line 91.
    Found 4-bit subtractor for signal <Seven_rom_addr>.
    Found 1-bit 32-to-1 multiplexer for signal <Seven_rom_bit>.
    Found 5-bit subtractor for signal <Seven_rom_col>.
    Found 10-bit subtractor for signal <Seven_x_r>.
    Found 10-bit register for signal <Seven_x_reg>.
    Found 10-bit subtractor for signal <Seven_y_b>.
    Found 10-bit register for signal <Seven_y_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Seven_7> synthesized.


Synthesizing Unit <Six_6>.
    Related source file is Six.v.
WARNING:Xst:647 - Input <video_on> is never used.
WARNING:Xst:1780 - Signal <Six_Logo_on> is never used or assigned.
    Found 16x32-bit ROM for signal <Six_rom_data>.
    Found 6-bit adder for signal <$n0000> created at line 88.
    Found 5-bit adder for signal <$n0001> created at line 87.
    Found 10-bit comparator greatequal for signal <$n0002> created at line 90.
    Found 10-bit comparator lessequal for signal <$n0003> created at line 90.
    Found 10-bit comparator greatequal for signal <$n0004> created at line 90.
    Found 10-bit comparator lessequal for signal <$n0005> created at line 90.
    Found 4-bit subtractor for signal <Six_rom_addr>.
    Found 1-bit 32-to-1 multiplexer for signal <Six_rom_bit>.
    Found 5-bit subtractor for signal <Six_rom_col>.
    Found 10-bit subtractor for signal <Six_x_r>.
    Found 10-bit register for signal <Six_x_reg>.
    Found 10-bit subtractor for signal <Six_y_b>.
    Found 10-bit register for signal <Six_y_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Six_6> synthesized.


Synthesizing Unit <Five_5>.
    Related source file is Five.v.
WARNING:Xst:647 - Input <video_on> is never used.
WARNING:Xst:1780 - Signal <Five_Logo_on> is never used or assigned.
    Found 16x32-bit ROM for signal <Five_rom_data>.
    Found 6-bit adder for signal <$n0000> created at line 86.
    Found 5-bit adder for signal <$n0001> created at line 85.
    Found 10-bit comparator greatequal for signal <$n0002> created at line 88.
    Found 10-bit comparator lessequal for signal <$n0003> created at line 88.
    Found 10-bit comparator greatequal for signal <$n0004> created at line 88.
    Found 10-bit comparator lessequal for signal <$n0005> created at line 88.
    Found 4-bit subtractor for signal <Five_rom_addr>.
    Found 1-bit 32-to-1 multiplexer for signal <Five_rom_bit>.
    Found 5-bit subtractor for signal <Five_rom_col>.
    Found 10-bit subtractor for signal <Five_x_r>.
    Found 10-bit register for signal <Five_x_reg>.
    Found 10-bit subtractor for signal <Five_y_b>.
    Found 10-bit register for signal <Five_y_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Five_5> synthesized.


Synthesizing Unit <Four_4>.
    Related source file is Four_4.v.
WARNING:Xst:647 - Input <video_on> is never used.
WARNING:Xst:1780 - Signal <Four_Logo_on> is never used or assigned.
    Found 16x32-bit ROM for signal <Four_rom_data>.
    Found 6-bit adder for signal <$n0000> created at line 89.
    Found 5-bit adder for signal <$n0001> created at line 88.
    Found 10-bit comparator greatequal for signal <$n0002> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0003> created at line 91.
    Found 10-bit comparator greatequal for signal <$n0004> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0005> created at line 91.
    Found 4-bit subtractor for signal <Four_rom_addr>.
    Found 1-bit 32-to-1 multiplexer for signal <Four_rom_bit>.
    Found 5-bit subtractor for signal <Four_rom_col>.
    Found 10-bit subtractor for signal <Four_x_r>.
    Found 10-bit register for signal <Four_x_reg>.
    Found 10-bit subtractor for signal <Four_y_b>.
    Found 10-bit register for signal <Four_y_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Four_4> synthesized.


Synthesizing Unit <Three_3>.
    Related source file is Three.v.
WARNING:Xst:647 - Input <video_on> is never used.
WARNING:Xst:1780 - Signal <Three_Logo_on> is never used or assigned.
    Found 16x32-bit ROM for signal <Three_rom_data>.
    Found 6-bit adder for signal <$n0000> created at line 89.
    Found 5-bit adder for signal <$n0001> created at line 88.
    Found 10-bit comparator greatequal for signal <$n0002> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0003> created at line 91.
    Found 10-bit comparator greatequal for signal <$n0004> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0005> created at line 91.
    Found 4-bit subtractor for signal <Three_rom_addr>.
    Found 1-bit 32-to-1 multiplexer for signal <Three_rom_bit>.
    Found 5-bit subtractor for signal <Three_rom_col>.
    Found 10-bit subtractor for signal <Three_x_r>.
    Found 10-bit register for signal <Three_x_reg>.
    Found 10-bit subtractor for signal <Three_y_b>.
    Found 10-bit register for signal <Three_y_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Three_3> synthesized.


Synthesizing Unit <Two_2>.
    Related source file is Two.v.
WARNING:Xst:647 - Input <video_on> is never used.
WARNING:Xst:1780 - Signal <Two_Logo_on> is never used or assigned.
    Found 16x32-bit ROM for signal <Two_rom_data>.
    Found 6-bit adder for signal <$n0000> created at line 89.
    Found 5-bit adder for signal <$n0001> created at line 88.
    Found 10-bit comparator greatequal for signal <$n0002> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0003> created at line 91.
    Found 10-bit comparator greatequal for signal <$n0004> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0005> created at line 91.
    Found 4-bit subtractor for signal <Two_rom_addr>.
    Found 1-bit 32-to-1 multiplexer for signal <Two_rom_bit>.
    Found 5-bit subtractor for signal <Two_rom_col>.
    Found 10-bit subtractor for signal <Two_x_r>.
    Found 10-bit register for signal <Two_x_reg>.
    Found 10-bit subtractor for signal <Two_y_b>.
    Found 10-bit register for signal <Two_y_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Two_2> synthesized.


Synthesizing Unit <One_1>.
    Related source file is One.v.
WARNING:Xst:647 - Input <video_on> is never used.
WARNING:Xst:1780 - Signal <One_Logo_on> is never used or assigned.
    Found 16x32-bit ROM for signal <One_rom_data>.
    Found 6-bit adder for signal <$n0000> created at line 89.
    Found 5-bit adder for signal <$n0001> created at line 88.
    Found 10-bit comparator greatequal for signal <$n0002> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0003> created at line 91.
    Found 10-bit comparator greatequal for signal <$n0004> created at line 91.
    Found 10-bit comparator lessequal for signal <$n0005> created at line 91.
    Found 4-bit subtractor for signal <One_rom_addr>.
    Found 1-bit 32-to-1 multiplexer for signal <One_rom_bit>.
    Found 5-bit subtractor for signal <One_rom_col>.
    Found 10-bit subtractor for signal <One_x_r>.
    Found 10-bit register for signal <One_x_reg>.
    Found 10-bit subtractor for signal <One_y_b>.
    Found 10-bit register for signal <One_y_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <One_1> synthesized.


Synthesizing Unit <Zero_0>.
    Related source file is Zero.v.
WARNING:Xst:647 - Input <video_on> is never used.
WARNING:Xst:1780 - Signal <Zero_Logo_on> is never used or assigned.
    Found 16x32-bit ROM for signal <Zero_rom_data>.
    Found 6-bit adder for signal <$n0000> created at line 87.
    Found 5-bit adder for signal <$n0001> created at line 86.
    Found 10-bit comparator greatequal for signal <$n0002> created at line 89.
    Found 10-bit comparator lessequal for signal <$n0003> created at line 89.
    Found 10-bit comparator greatequal for signal <$n0004> created at line 89.
    Found 10-bit comparator lessequal for signal <$n0005> created at line 89.
    Found 4-bit subtractor for signal <Zero_rom_addr>.
    Found 1-bit 32-to-1 multiplexer for signal <Zero_rom_bit>.
    Found 5-bit subtractor for signal <Zero_rom_col>.
    Found 10-bit subtractor for signal <Zero_x_r>.
    Found 10-bit register for signal <Zero_x_reg>.
    Found 10-bit subtractor for signal <Zero_y_b>.
    Found 10-bit register for signal <Zero_y_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Zero_0> synthesized.


Synthesizing Unit <pong_graph_animate>.
    Related source file is pong_graph_animate.v.
WARNING:Xst:646 - Signal <Nine_Logo_on> is assigned but never used.
WARNING:Xst:646 - Signal <Four_Logo_on> is assigned but never used.
WARNING:Xst:646 - Signal <Seven_rgb> is assigned but never used.
WARNING:Xst:1780 - Signal <score_reset> is never used or assigned.
WARNING:Xst:646 - Signal <Eight_Logo_on> is assigned but never used.
WARNING:Xst:646 - Signal <Four_rgb> is assigned but never used.
WARNING:Xst:646 - Signal <Six_Logo_on> is assigned but never used.
WARNING:Xst:646 - Signal <Nine_rgb> is assigned but never used.
WARNING:Xst:646 - Signal <Eight_rgb> is assigned but never used.
WARNING:Xst:646 - Signal <Seven_Logo_on> is assigned but never used.
WARNING:Xst:646 - Signal <Five_rgb> is assigned but never used.
WARNING:Xst:646 - Signal <Six_rgb> is assigned but never used.
WARNING:Xst:646 - Signal <Five_Logo_on> is assigned but never used.
    Found 1-bit 8-to-1 multiplexer for signal <$COND_1>.
    Found 7-bit adder for signal <$n0000> created at line 178.
    Found 7-bit adder for signal <$n0001> created at line 177.
    Found 7-bit adder for signal <$n0002> created at line 154.
    Found 8-bit adder for signal <$n0003> created at line 166.
    Found 10-bit adder for signal <$n0005> created at line 192.
    Found 10-bit adder for signal <$n0006> created at line 194.
    Found 10-bit comparator less for signal <$n0007> created at line 202.
    Found 10-bit comparator greater for signal <$n0008> created at line 205.
    Found 10-bit comparator lessequal for signal <$n0017> created at line 180.
    Found 10-bit comparator lessequal for signal <$n0018> created at line 180.
    Found 10-bit comparator lessequal for signal <$n0019> created at line 180.
    Found 10-bit comparator lessequal for signal <$n0020> created at line 180.
    Found 10-bit comparator greatequal for signal <$n0021> created at line 156.
    Found 10-bit comparator lessequal for signal <$n0022> created at line 156.
    Found 10-bit comparator lessequal for signal <$n0023> created at line 156.
    Found 10-bit comparator lessequal for signal <$n0024> created at line 156.
    Found 10-bit comparator greatequal for signal <$n0025> created at line 146.
    Found 10-bit comparator lessequal for signal <$n0026> created at line 146.
    Found 10-bit comparator less for signal <$n0029> created at line 165.
    Found 10-bit comparator greater for signal <$n0030> created at line 167.
    Found 10-bit subtractor for signal <$n0031> created at line 168.
    Found 10-bit comparator lessequal for signal <$n0032> created at line 208.
    Found 10-bit comparator greatequal for signal <$n0033> created at line 211.
    Found 10-bit comparator lessequal for signal <$n0034> created at line 211.
    Found 10-bit comparator lessequal for signal <$n0035> created at line 211.
    Found 10-bit comparator lessequal for signal <$n0036> created at line 211.
    Found 10-bit subtractor for signal <ball_x_r>.
    Found 10-bit register for signal <ball_x_reg>.
    Found 10-bit subtractor for signal <ball_y_b>.
    Found 10-bit register for signal <ball_y_reg>.
    Found 10-bit subtractor for signal <bar_y_b>.
    Found 10-bit register for signal <bar_y_reg>.
    Found 3-bit subtractor for signal <rom_addr>.
    Found 3-bit subtractor for signal <rom_col>.
    Found 1-bit 4-to-1 multiplexer for signal <Score_on>.
    Found 3-bit 4-to-1 multiplexer for signal <Score_rgb>.
    Found 10-bit register for signal <x_delta_reg>.
    Found 10-bit register for signal <y_delta_reg>.
    Found 20 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred  12 Adder/Subtracter(s).
	inferred  19 Comparator(s).
	inferred  25 Multiplexer(s).
Unit <pong_graph_animate> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 10
  16x32-bit ROM                    : 10
# Registers                        : 27
  1-bit register                   : 2
  10-bit register                  : 25
# Counters                         : 1
  32-bit up counter                : 1
# Multiplexers                     : 15
  2-to-1 multiplexer               : 2
  1-bit 32-to-1 multiplexer        : 10
  1-bit 4-to-1 multiplexer         : 1
  3-bit 4-to-1 multiplexer         : 1
  1-bit 8-to-1 multiplexer         : 1
# Adders/Subtractors               : 72
  5-bit subtractor                 : 10
  10-bit adder                     : 2
  10-bit subtractor                : 24
  4-bit subtractor                 : 10
  6-bit adder                      : 10
  5-bit adder                      : 10
  3-bit subtractor                 : 2
  7-bit adder                      : 3
  8-bit adder                      : 1
# Comparators                      : 59
  10-bit comparator greatequal     : 23
  10-bit comparator less           : 2
  10-bit comparator greater        : 2
  10-bit comparator lessequal      : 32
# Xors                             : 1
  1-bit xor2                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:524 - All outputs of the instance <Z4> of the block <Four_4> are unconnected in block <pong_graph_animate>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Z5> of the block <Five_5> are unconnected in block <pong_graph_animate>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Z6> of the block <Six_6> are unconnected in block <pong_graph_animate>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Z7> of the block <Seven_7> are unconnected in block <pong_graph_animate>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Z8> of the block <Eight_8> are unconnected in block <pong_graph_animate>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Z9> of the block <Nine_9> are unconnected in block <pong_graph_animate>.
   This instance will be removed from the design along with all underlying logic
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state_reg> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <Zero_y_reg_9> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <Zero_x_reg_9> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <Zero_y_reg_0> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <Zero_y_reg_2> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <Zero_y_reg_4> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <Zero_y_reg_5> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <Zero_y_reg_6> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <Zero_y_reg_7> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <Zero_y_reg_8> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <Zero_x_reg_0> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <Zero_x_reg_1> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <Zero_x_reg_4> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <Zero_x_reg_6> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <Zero_x_reg_7> (without init value) is constant in block <Zero_0>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_9> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_x_reg_9> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_0> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_2> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_4> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_5> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_6> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_7> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_y_reg_8> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_x_reg_0> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_x_reg_1> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_x_reg_4> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_x_reg_6> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <One_x_reg_7> (without init value) is constant in block <One_1>.
WARNING:Xst:1710 - FF/Latch  <Two_y_reg_9> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Two_x_reg_9> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Two_y_reg_0> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Two_y_reg_2> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Two_y_reg_4> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Two_y_reg_5> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Two_y_reg_6> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Two_y_reg_7> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Two_y_reg_8> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Two_x_reg_0> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Two_x_reg_1> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Two_x_reg_4> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Two_x_reg_6> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Two_x_reg_7> (without init value) is constant in block <Two_2>.
WARNING:Xst:1710 - FF/Latch  <Three_y_reg_9> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Three_x_reg_9> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Three_y_reg_0> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Three_y_reg_2> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Three_y_reg_4> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Three_y_reg_5> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Three_y_reg_6> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Three_y_reg_7> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Three_y_reg_8> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Three_x_reg_0> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Three_x_reg_1> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Three_x_reg_4> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Three_x_reg_6> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Three_x_reg_7> (without init value) is constant in block <Three_3>.
WARNING:Xst:1710 - FF/Latch  <Four_y_reg_9> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Four_x_reg_9> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Four_y_reg_0> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Four_y_reg_2> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Four_y_reg_4> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Four_y_reg_5> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Four_y_reg_6> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Four_y_reg_7> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Four_y_reg_8> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Four_x_reg_0> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Four_x_reg_1> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Four_x_reg_4> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Four_x_reg_6> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Four_x_reg_7> (without init value) is constant in block <Four_4>.
WARNING:Xst:1710 - FF/Latch  <Five_y_reg_9> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Five_x_reg_9> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Five_y_reg_0> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Five_y_reg_2> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Five_y_reg_4> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Five_y_reg_5> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Five_y_reg_6> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Five_y_reg_7> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Five_y_reg_8> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Five_x_reg_0> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Five_x_reg_1> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Five_x_reg_4> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Five_x_reg_6> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Five_x_reg_7> (without init value) is constant in block <Five_5>.
WARNING:Xst:1710 - FF/Latch  <Six_y_reg_9> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Six_x_reg_9> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Six_y_reg_0> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Six_y_reg_2> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Six_y_reg_4> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Six_y_reg_5> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Six_y_reg_6> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Six_y_reg_7> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Six_y_reg_8> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Six_x_reg_0> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Six_x_reg_1> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Six_x_reg_4> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Six_x_reg_6> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Six_x_reg_7> (without init value) is constant in block <Six_6>.
WARNING:Xst:1710 - FF/Latch  <Seven_y_reg_9> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Seven_x_reg_9> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Seven_y_reg_0> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Seven_y_reg_2> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Seven_y_reg_4> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Seven_y_reg_5> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Seven_y_reg_6> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Seven_y_reg_7> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Seven_y_reg_8> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Seven_x_reg_0> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Seven_x_reg_1> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Seven_x_reg_4> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Seven_x_reg_6> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Seven_x_reg_7> (without init value) is constant in block <Seven_7>.
WARNING:Xst:1710 - FF/Latch  <Eight_y_reg_9> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Eight_x_reg_9> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Eight_y_reg_0> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Eight_y_reg_2> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Eight_y_reg_4> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Eight_y_reg_5> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Eight_y_reg_6> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Eight_y_reg_7> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Eight_y_reg_8> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Eight_x_reg_0> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Eight_x_reg_1> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Eight_x_reg_4> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Eight_x_reg_6> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Eight_x_reg_7> (without init value) is constant in block <Eight_8>.
WARNING:Xst:1710 - FF/Latch  <Nine_y_reg_9> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <Nine_x_reg_9> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <Nine_y_reg_0> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <Nine_y_reg_2> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <Nine_y_reg_4> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <Nine_y_reg_5> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <Nine_y_reg_6> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <Nine_y_reg_7> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <Nine_y_reg_8> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <Nine_x_reg_0> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <Nine_x_reg_1> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <Nine_x_reg_4> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <Nine_x_reg_6> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <Nine_x_reg_7> (without init value) is constant in block <Nine_9>.
WARNING:Xst:1710 - FF/Latch  <y_delta_reg_0> (without init value) is constant in block <pong_graph_animate>.
WARNING:Xst:1710 - FF/Latch  <x_delta_reg_0> (without init value) is constant in block <pong_graph_animate>.

Optimizing unit <pong_graph_animate> ...

Optimizing unit <Zero_0> ...

Optimizing unit <One_1> ...

Optimizing unit <Two_2> ...

Optimizing unit <Three_3> ...

Optimizing unit <Four_4> ...

Optimizing unit <Five_5> ...

Optimizing unit <Six_6> ...

Optimizing unit <Seven_7> ...

Optimizing unit <Eight_8> ...

Optimizing unit <Nine_9> ...

Optimizing unit <debounce> ...
Loading device for application Xst from file '3s200.nph' in environment C:/XilinxISE6.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong_graph_animate, actual ratio is 19.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pong_graph_animate.ngr
Top Level Output File Name         : pong_graph_animate
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 42

Macro Statistics :
# ROMs                             : 4
#      16x32-bit ROM               : 4
# Registers                        : 34
#      1-bit register              : 22
#      10-bit register             : 11
#      32-bit register             : 1
# Multiplexers                     : 9
#      1-bit 32-to-1 multiplexer   : 4
#      1-bit 4-to-1 multiplexer    : 1
#      1-bit 8-to-1 multiplexer    : 1
#      2-to-1 multiplexer          : 2
#      3-bit 4-to-1 multiplexer    : 1
# Adders/Subtractors               : 31
#      10-bit adder                : 2
#      10-bit subtractor           : 12
#      32-bit adder                : 1
#      4-bit subtractor            : 4
#      5-bit subtractor            : 4
#      6-bit adder                 : 4
#      7-bit adder                 : 3
#      8-bit adder                 : 1
# Comparators                      : 35
#      10-bit comparator greatequal: 11
#      10-bit comparator greater   : 2
#      10-bit comparator less      : 2
#      10-bit comparator lessequal : 20
# Xors                             : 4
#      1-bit xor3                  : 4

Cell Usage :
# BELS                             : 1098
#      GND                         : 1
#      LUT1                        : 119
#      LUT1_D                      : 3
#      LUT1_L                      : 45
#      LUT2                        : 181
#      LUT2_D                      : 1
#      LUT2_L                      : 21
#      LUT3                        : 50
#      LUT3_D                      : 2
#      LUT3_L                      : 9
#      LUT4                        : 99
#      LUT4_D                      : 4
#      LUT4_L                      : 25
#      MUXCY                       : 324
#      MUXF5                       : 12
#      MUXF6                       : 7
#      MUXF7                       : 7
#      MUXF8                       : 4
#      VCC                         : 1
#      XORCY                       : 183
# FlipFlops/Latches                : 116
#      FDC                         : 62
#      FDCE                        : 1
#      FDE                         : 18
#      FDP                         : 3
#      FDRE                        : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 26
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     337  out of   1920    17%  
 Number of Slice Flip Flops:           116  out of   3840     3%  
 Number of 4 input LUTs:               559  out of   3840    14%  
 Number of bonded IOBs:                 41  out of    173    23%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 106   |
db_btn_clr:Q                       | NONE                   | 10    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.572ns (Maximum Frequency: 79.542MHz)
   Minimum input arrival time before clock: 10.162ns
   Maximum output required time after clock: 19.788ns
   Maximum combinational path delay: 19.621ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               12.572ns (Levels of Logic = 13)
  Source:            bar_y_reg_3 (FF)
  Destination:       db_count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: bar_y_reg_3 to db_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.619   0.777  bar_y_reg_3 (bar_y_reg_3)
     LUT1_D:I0->LO         1   0.720   0.000  Madd__n0002_inst_lut2_371 (N23996)
     MUXCY:S->O            1   0.629   0.000  Madd__n0002_inst_cy_37 (Madd__n0002_inst_cy_37)
     MUXCY:CI->O           1   0.090   0.000  Madd__n0002_inst_cy_38 (Madd__n0002_inst_cy_38)
     MUXCY:CI->O           1   0.090   0.000  Madd__n0002_inst_cy_39 (Madd__n0002_inst_cy_39)
     MUXCY:CI->O           1   0.090   0.000  Madd__n0002_inst_cy_40 (Madd__n0002_inst_cy_40)
     MUXCY:CI->O           1   0.090   0.000  Madd__n0002_inst_cy_41 (Madd__n0002_inst_cy_41)
     XORCY:CI->O           1   0.939   0.240  Madd__n0002_inst_sum_32 (_n0060<8>)
     LUT1_L:I0->LO         1   0.720   0.000  Msub_bar_y_b_inst_lut2_281 (Msub_bar_y_b_inst_lut2_28)
     MUXCY:S->O            0   0.629   0.000  Msub_bar_y_b_inst_cy_28 (Msub_bar_y_b_inst_cy_28)
     XORCY:CI->O          11   0.939   0.836  Msub_bar_y_b_inst_sum_19 (bar_y_b<9>)
     LUT2_L:I1->LO         1   0.720   0.000  Mcompar__n0036_inst_lut2_91 (Mcompar__n0036_inst_lut2_9)
     MUXCY:S->O            4   0.869   0.629  Mcompar__n0036_inst_cy_9 (Mcompar__n0036_inst_cy_9)
     LUT4:I0->O           17   0.720   1.031  db_Mxor__n0005_Result1 (db__n0005)
     FDRE:R                    1.193          db_count_22
    ----------------------------------------
    Total                     12.572ns (9.059ns logic, 3.513ns route)
                                       (72.1% logic, 27.9% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'db_btn_clr:Q'
Delay:               1.809ns (Levels of Logic = 0)
  Source:            ss_state_reg_FFd9 (FF)
  Destination:       ss_state_reg_FFd8 (FF)
  Source Clock:      db_btn_clr:Q rising
  Destination Clock: db_btn_clr:Q rising

  Data Path: ss_state_reg_FFd9 to ss_state_reg_FFd8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.619   0.688  ss_state_reg_FFd9 (ss_state_reg_FFd9)
     FDC:D                     0.502          ss_state_reg_FFd8
    ----------------------------------------
    Total                      1.809ns (1.121ns logic, 0.688ns route)
                                       (62.0% logic, 38.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              10.162ns (Levels of Logic = 7)
  Source:            pix_x<2> (PAD)
  Destination:       bar_y_reg_3 (FF)
  Destination Clock: clk rising

  Data Path: pix_x<2> to bar_y_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.492   0.925  pix_x_2_IBUF (pix_x_2_IBUF)
     LUT4:I2->O            1   0.720   0.240  Ker16401_SW0 (N21292)
     LUT4:I3->O            4   0.720   0.629  Ker16401 (N16403)
     LUT4:I0->O           60   0.720   1.349  refr_tick53 (refr_tick)
     LUT4:I1->O            2   0.720   0.465  bar_y_next<3>32_SW0 (N23734)
     LUT4:I1->O            1   0.720   0.240  _n004472_SW1 (N23800)
     LUT4:I1->O            1   0.720   0.000  bar_y_next<3>32 (bar_y_next<3>)
     FDC:D                     0.502          bar_y_reg_3
    ----------------------------------------
    Total                     10.162ns (6.314ns logic, 3.848ns route)
                                       (62.1% logic, 37.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'db_btn_clr:Q'
Offset:              9.569ns (Levels of Logic = 4)
  Source:            ss_state_reg_FFd6 (FF)
  Destination:       Disp<6> (PAD)
  Source Clock:      db_btn_clr:Q rising

  Data Path: ss_state_reg_FFd6 to Disp<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.619   0.658  ss_state_reg_FFd6 (ss_state_reg_FFd6)
     LUT4:I0->O            1   0.720   0.240  ss_state_reg_Out221 (CHOICE176)
     LUT4:I0->O            1   0.720   0.240  ss_state_reg_Out245_SW0 (N23865)
     LUT4:I3->O            1   0.720   0.240  ss_state_reg_Out245 (Disp_6_OBUF)
     OBUF:I->O                 5.412          Disp_6_OBUF (Disp<6>)
    ----------------------------------------
    Total                      9.569ns (8.191ns logic, 1.378ns route)
                                       (85.6% logic, 14.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              19.788ns (Levels of Logic = 18)
  Source:            bar_y_reg_3 (FF)
  Destination:       graph_rgb<0> (PAD)
  Source Clock:      clk rising

  Data Path: bar_y_reg_3 to graph_rgb<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.619   0.777  bar_y_reg_3 (bar_y_reg_3)
     LUT1_D:I0->LO         1   0.720   0.000  Madd__n0002_inst_lut2_371 (N23996)
     MUXCY:S->O            1   0.629   0.000  Madd__n0002_inst_cy_37 (Madd__n0002_inst_cy_37)
     MUXCY:CI->O           1   0.090   0.000  Madd__n0002_inst_cy_38 (Madd__n0002_inst_cy_38)
     MUXCY:CI->O           1   0.090   0.000  Madd__n0002_inst_cy_39 (Madd__n0002_inst_cy_39)
     MUXCY:CI->O           1   0.090   0.000  Madd__n0002_inst_cy_40 (Madd__n0002_inst_cy_40)
     MUXCY:CI->O           1   0.090   0.000  Madd__n0002_inst_cy_41 (Madd__n0002_inst_cy_41)
     XORCY:CI->O           1   0.939   0.240  Madd__n0002_inst_sum_32 (_n0060<8>)
     LUT1_L:I0->LO         1   0.720   0.000  Msub_bar_y_b_inst_lut2_281 (Msub_bar_y_b_inst_lut2_28)
     MUXCY:S->O            0   0.629   0.000  Msub_bar_y_b_inst_cy_28 (Msub_bar_y_b_inst_cy_28)
     XORCY:CI->O          11   0.939   0.836  Msub_bar_y_b_inst_sum_19 (bar_y_b<9>)
     LUT2:I1->O            1   0.720   0.000  Mcompar__n0024_inst_lut2_91 (Mcompar__n0024_inst_lut2_9)
     MUXCY:S->O            1   0.869   0.240  Mcompar__n0024_inst_cy_9 (Mcompar__n0024_inst_cy_9)
     LUT4:I3->O            1   0.720   0.240  bar_on19 (CHOICE162)
     LUT4:I3->O            1   0.720   0.240  bar_on26_SW0 (N23861)
     LUT4:I3->O            3   0.720   0.577  bar_on26 (bar_on)
     LUT3:I0->O            1   0.720   0.240  graph_rgb<0>_SW0 (N21224)
     LUT4:I2->O            1   0.720   0.240  graph_rgb<0> (graph_rgb_0_OBUF)
     OBUF:I->O                 5.412          graph_rgb_0_OBUF (graph_rgb<0>)
    ----------------------------------------
    Total                     19.788ns (16.158ns logic, 3.630ns route)
                                       (81.7% logic, 18.3% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               19.621ns (Levels of Logic = 17)
  Source:            pix_y<1> (PAD)
  Destination:       graph_rgb<0> (PAD)

  Data Path: pix_y<1> to graph_rgb<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.492   0.995  pix_y_1_IBUF (pix_y_1_IBUF)
     LUT2:I0->O            1   0.720   0.000  Z2_Msub_Two_rom_addr_inst_lut2_1001 (Z2_Msub_Two_rom_addr_inst_lut2_100)
     MUXCY:S->O            1   0.629   0.000  Z2_Msub_Two_rom_addr_inst_cy_99 (Z2_Msub_Two_rom_addr_inst_cy_99)
     MUXCY:CI->O           0   0.090   0.000  Z2_Msub_Two_rom_addr_inst_cy_100 (Z2_Msub_Two_rom_addr_inst_cy_100)
     XORCY:CI->O          13   0.939   0.895  Z2_Msub_Two_rom_addr_inst_sum_92 (Z2_Two_rom_addr<3>)
     LUT4:I1->O            1   0.720   0.240  Z2_Mrom_Two_rom_data_inst_lut4_811 (Z2_Two_rom_data<17>)
     LUT3:I2->O            1   0.720   0.000  Z2_Mmux_Two_rom_bit_inst_lut3_521 (Z2_Mmux_Two_rom_bit__net96)
     MUXF5:I0->O           1   0.387   0.000  Z2_Mmux_Two_rom_bit_inst_mux_f5_26 (Z2_Mmux_Two_rom_bit__net98)
     MUXF6:I0->O           1   0.563   0.000  Z2_Mmux_Two_rom_bit_inst_mux_f6_11 (Z2_Mmux_Two_rom_bit__net102)
     MUXF7:I0->O           1   0.563   0.000  Z2_Mmux_Two_rom_bit_inst_mux_f7_5 (Z2_Mmux_Two_rom_bit__net110)
     MUXF8:I1->O           1   0.563   0.240  Z2_Mmux_Two_rom_bit_inst_mux_f8_2 (Z2_Two_rom_bit)
     LUT4:I2->O            1   0.720   0.240  Z2_two_on67 (Two_Logo_on)
     LUT3:I2->O            1   0.720   0.000  Mmux_Score_on_inst_mux_f5_5111_F (N23908)
     MUXF5:I0->O           2   0.387   0.465  Mmux_Score_on_inst_mux_f5_5111 (Score_on)
     LUT3:I2->O            1   0.720   0.240  graph_rgb<0>_SW0 (N21224)
     LUT4:I2->O            1   0.720   0.240  graph_rgb<0> (graph_rgb_0_OBUF)
     OBUF:I->O                 5.412          graph_rgb_0_OBUF (graph_rgb<0>)
    ----------------------------------------
    Total                     19.621ns (16.066ns logic, 3.555ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================
CPU : 6.44 / 6.64 s | Elapsed : 6.00 / 7.00 s
 
--> 

Total memory usage is 131112 kilobytes


