$date
	Sun Oct  8 10:07:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module io_core_tb $end
$var wire 20 ! probe7 [19:0] $end
$var wire 8 " probe6 [7:0] $end
$var wire 2 # probe5 [1:0] $end
$var wire 1 $ probe4 $end
$var wire 1 % io_tb_valid $end
$var wire 1 & io_tb_rw $end
$var wire 16 ' io_tb_data [15:0] $end
$var wire 16 ( io_tb_addr [15:0] $end
$var reg 1 ) clk $end
$var reg 1 * probe0 $end
$var reg 2 + probe1 [1:0] $end
$var reg 8 , probe2 [7:0] $end
$var reg 20 - probe3 [19:0] $end
$var reg 16 . read_data [15:0] $end
$var reg 1 / rst $end
$var reg 16 0 tb_io_addr [15:0] $end
$var reg 16 1 tb_io_data [15:0] $end
$var reg 1 2 tb_io_rw $end
$var reg 1 3 tb_io_valid $end
$var integer 32 4 test_num [31:0] $end
$scope module io $end
$var wire 1 5 \$35 $end
$var wire 1 6 \$43 $end
$var wire 1 7 \$5 $end
$var wire 1 8 \$51 $end
$var wire 1 9 \$59 $end
$var wire 1 : \$67 $end
$var wire 16 ; addr_i [15:0] $end
$var wire 1 ) clk $end
$var wire 16 < data_i [15:0] $end
$var wire 1 * probe0 $end
$var wire 2 = probe1 [1:0] $end
$var wire 8 > probe2 [7:0] $end
$var wire 20 ? probe3 [19:0] $end
$var wire 1 / rst $end
$var wire 1 2 rw_i $end
$var wire 1 3 valid_i $end
$var wire 16 @ \$9 [15:0] $end
$var wire 17 A \$7 [16:0] $end
$var wire 17 B \$69 [16:0] $end
$var wire 1 C \$65 $end
$var wire 1 D \$63 $end
$var wire 17 E \$61 [16:0] $end
$var wire 1 F \$57 $end
$var wire 1 G \$55 $end
$var wire 17 H \$53 [16:0] $end
$var wire 1 I \$49 $end
$var wire 1 J \$47 $end
$var wire 17 K \$45 [16:0] $end
$var wire 1 L \$41 $end
$var wire 1 M \$39 $end
$var wire 17 N \$37 [16:0] $end
$var wire 1 O \$33 $end
$var wire 1 P \$31 $end
$var wire 1 Q \$3 $end
$var wire 16 R \$29 [15:0] $end
$var wire 16 S \$27 [15:0] $end
$var wire 16 T \$25 [15:0] $end
$var wire 16 U \$23 [15:0] $end
$var wire 16 V \$21 [15:0] $end
$var wire 16 W \$19 [15:0] $end
$var wire 16 X \$17 [15:0] $end
$var wire 16 Y \$15 [15:0] $end
$var wire 16 Z \$13 [15:0] $end
$var wire 16 [ \$11 [15:0] $end
$var wire 1 \ \$1 $end
$var reg 1 ] \$auto$verilog_backend.cc:2097:dump_module$1 $end
$var reg 16 ^ addr_o [15:0] $end
$var reg 16 _ \addr_o$next [15:0] $end
$var reg 16 ` data_o [15:0] $end
$var reg 16 a \data_o$next [15:0] $end
$var reg 1 b probe0_buf $end
$var reg 1 c \probe0_buf$next $end
$var reg 2 d probe1_buf [1:0] $end
$var reg 2 e \probe1_buf$next [1:0] $end
$var reg 8 f probe2_buf [7:0] $end
$var reg 8 g \probe2_buf$next [7:0] $end
$var reg 20 h probe3_buf [19:0] $end
$var reg 20 i \probe3_buf$next [19:0] $end
$var reg 1 $ probe4 $end
$var reg 1 j \probe4$next $end
$var reg 1 k probe4_buf $end
$var reg 1 l \probe4_buf$next $end
$var reg 2 m probe5 [1:0] $end
$var reg 2 n \probe5$next [1:0] $end
$var reg 2 o probe5_buf [1:0] $end
$var reg 2 p \probe5_buf$next [1:0] $end
$var reg 8 q probe6 [7:0] $end
$var reg 8 r \probe6$next [7:0] $end
$var reg 8 s probe6_buf [7:0] $end
$var reg 8 t \probe6_buf$next [7:0] $end
$var reg 20 u probe7 [19:0] $end
$var reg 20 v \probe7$next [19:0] $end
$var reg 20 w probe7_buf [19:0] $end
$var reg 20 x \probe7_buf$next [19:0] $end
$var reg 1 & rw_o $end
$var reg 1 y \rw_o$next $end
$var reg 1 z strobe $end
$var reg 1 { \strobe$next $end
$var reg 1 % valid_o $end
$var reg 1 | \valid_o$next $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0|
0{
0z
0y
b111 x
b111 w
b111 v
b111 u
b110 t
b110 s
b110 r
b110 q
b11 p
b11 o
b11 n
b11 m
1l
1k
1j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
0c
0b
b0 a
b0 `
b0 _
b0 ^
0]
1\
b0 [
b0 Z
b0 Y
b0 X
b0 W
b1 V
b11 U
b110 T
b111 S
b0 R
1Q
1P
1O
b0 N
1M
1L
b0 K
1J
1I
b0 H
1G
1F
b0 E
1D
1C
b0 B
b0 A
b0 @
b11 ?
b10 >
b1 =
b0 <
b0 ;
1:
19
18
17
16
15
b0 4
03
02
b0 1
b0 0
0/
bx .
b11 -
b10 ,
b1 +
0*
0)
b0 (
b0 '
0&
0%
1$
b11 #
b110 "
b111 !
$end
#5
1)
#10
0)
#15
1)
#20
0)
#25
1)
#30
0)
#35
1)
#40
0)
#45
1)
#50
0)
#55
1)
#60
0)
#65
1)
#70
0)
#75
1)
#80
0)
#85
1)
#90
0)
#95
1)
#100
0)
1/
#105
1)
#110
0)
0/
#115
1)
#120
1|
0)
13
b1 4
#125
1%
1)
#130
b1 _
0)
b1 N
b1 K
b1 H
b1 E
b1 B
b1 A
b1 0
b1 ;
b0 .
13
#135
b1 (
b1 ^
1)
#140
b10 _
0)
b10 N
b10 K
b10 H
b10 E
b10 B
b10 A
b10 0
b10 ;
13
#145
b10 (
b10 ^
1)
#150
b11 _
0)
b11 N
b11 K
b11 H
b11 E
b11 B
b11 A
b11 0
b11 ;
13
#155
b11 (
b11 ^
1)
#160
b100 _
0)
b100 N
b100 K
b100 H
b100 E
b100 B
b100 A
b100 0
b100 ;
13
#165
b100 (
b100 ^
1)
#170
b101 _
0)
b101 N
b101 K
b101 H
b101 E
b101 B
b101 A
b101 0
b101 ;
13
#175
b101 (
b101 ^
1)
#180
b110 _
b1 a
0)
b110 N
b110 K
b110 H
b110 E
b110 B
b110 A
b110 0
b110 ;
13
#185
b110 (
b110 ^
b1 '
b1 `
1)
#190
b111 _
b11 a
0)
b111 N
b111 K
b111 H
b111 E
b111 B
b111 A
b111 0
b111 ;
b1 .
13
#195
b11 '
b11 `
b111 (
b111 ^
1)
#200
b1000 _
b110 a
0)
b1000 N
b1000 K
b1000 H
b1000 E
b1000 B
b1000 A
b1000 0
b1000 ;
b11 .
13
#205
b1000 (
b1000 ^
b110 '
b110 `
1)
#210
b1001 _
b111 a
0)
b1001 N
b1001 K
b1001 H
b1001 E
b1001 B
b1001 A
b1001 0
b1001 ;
b110 .
13
#215
b111 '
b111 `
b1001 (
b1001 ^
1)
#220
b1010 _
b0 a
0)
b1010 N
b1010 K
b1010 H
b1010 E
b1010 B
b1010 A
b1010 0
b1010 ;
b111 .
13
#225
b1010 (
b1010 ^
b0 '
b0 `
1)
#230
0|
0)
b0 .
03
#235
0%
1)
#240
0)
#245
1)
#250
0)
#255
1)
#260
0)
#265
1)
#270
0)
#275
1)
#280
0)
#285
1)
#290
0)
#295
1)
#300
0)
#305
1)
#310
0)
#315
1)
#320
0)
#325
1)
#330
1|
b0 _
0)
13
b0 N
b0 K
b0 H
b0 E
b0 B
b0 A
b0 0
b0 ;
b10 4
#335
1%
b0 (
b0 ^
1)
#340
b1 _
0)
b1 N
b1 K
b1 H
b1 E
b1 B
b1 A
b1 0
b1 ;
13
#345
b1 (
b1 ^
1)
#350
b10 _
0)
b10 N
b10 K
b10 H
b10 E
b10 B
b10 A
b10 0
b10 ;
13
#355
b10 (
b10 ^
1)
#360
b11 _
0)
b11 N
b11 K
b11 H
b11 E
b11 B
b11 A
b11 0
b11 ;
13
#365
b11 (
b11 ^
1)
#370
b100 _
0)
b100 N
b100 K
b100 H
b100 E
b100 B
b100 A
b100 0
b100 ;
13
#375
b100 (
b100 ^
1)
#380
b101 _
0)
b101 N
b101 K
b101 H
b101 E
b101 B
b101 A
b101 0
b101 ;
13
#385
b101 (
b101 ^
1)
#390
0|
0)
03
#395
0%
1)
#400
0)
#405
1)
#410
0)
#415
1)
#420
0)
#425
1)
#430
0)
#435
1)
#440
0)
#445
1)
#450
0)
#455
1)
#460
0)
#465
1)
#470
0)
#475
1)
#480
0)
#485
1)
#490
1|
b110 _
b1 a
0)
13
b110 N
b110 K
b110 H
b110 E
b110 B
b110 A
b110 0
b110 ;
b11 4
#495
1%
b1 '
b1 `
b110 (
b110 ^
1)
#500
b111 _
b11 a
0)
b111 N
b111 K
b111 H
b111 E
b111 B
b111 A
b111 0
b111 ;
b1 .
13
#505
b111 (
b111 ^
b11 '
b11 `
1)
#510
b1000 _
b110 a
0)
b1000 N
b1000 K
b1000 H
b1000 E
b1000 B
b1000 A
b1000 0
b1000 ;
b11 .
13
#515
b110 '
b110 `
b1000 (
b1000 ^
1)
#520
b1001 _
b111 a
0)
b1001 N
b1001 K
b1001 H
b1001 E
b1001 B
b1001 A
b1001 0
b1001 ;
b110 .
13
#525
b1001 (
b1001 ^
b111 '
b111 `
1)
#530
b1010 _
b0 a
0)
b1010 N
b1010 K
b1010 H
b1010 E
b1010 B
b1010 A
b1010 0
b1010 ;
b111 .
13
#535
b0 '
b0 `
b1010 (
b1010 ^
1)
#540
0|
0)
b0 .
03
#545
0%
1)
#550
0)
#555
1)
#560
0)
#565
1)
#570
0)
#575
1)
#580
0)
#585
1)
#590
0)
#595
1)
#600
0)
#605
1)
#610
0)
#615
1)
#620
0)
#625
1)
#630
0)
#635
1)
#640
1|
1y
b110 _
0l
0)
13
12
b110 N
b110 K
b110 H
b110 E
b110 B
b110 A
b110 0
b110 ;
b100 4
#645
b110 (
b110 ^
1&
1%
b0 V
0k
1)
#650
b111 _
b0 p
0)
b111 N
b111 K
b111 H
b111 E
b111 B
b111 A
b111 0
b111 ;
13
#655
b0 U
b0 o
b111 (
b111 ^
1)
#660
b1000 _
b0 t
0)
b1000 N
b1000 K
b1000 H
b1000 E
b1000 B
b1000 A
b1000 0
b1000 ;
13
#665
b1000 (
b1000 ^
b0 T
b0 s
1)
#670
b1001 _
b0 x
0)
b1001 N
b1001 K
b1001 H
b1001 E
b1001 B
b1001 A
b1001 0
b1001 ;
13
#675
b0 S
b0 w
b1001 (
b1001 ^
1)
#680
b1010 _
0)
b1010 N
b1010 K
b1010 H
b1010 E
b1010 B
b1010 A
b1010 0
b1010 ;
13
#685
b1010 (
b1010 ^
1)
#690
0|
0)
03
#695
0%
1)
#700
0)
#705
1)
#710
0)
#715
1)
#720
0)
#725
1)
#730
0)
#735
1)
#740
0)
#745
1)
#750
0)
#755
1)
#760
0)
#765
1)
#770
0)
#775
1)
#780
0)
#785
1)
#790
1|
b0 _
1{
b1 a
0)
13
b1 1
b1 <
b0 N
b0 K
b0 H
b0 E
b0 B
b0 A
b0 0
b0 ;
b101 4
#795
b0 n
0j
b11 i
b10 g
b1 e
b0 v
b0 r
b1 @
1z
1%
b1 '
b1 `
b0 (
b0 ^
1)
#800
0{
b0 a
0)
b0 1
b0 <
13
#805
b11 X
b0 '
b0 `
b1 Z
b1 d
b10 Y
b10 f
b11 h
0$
b0 #
b0 m
b0 "
b0 q
b0 !
b0 u
b0 @
0z
1)
#810
0|
0)
03
