{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.05893,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.08095,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0410657,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0290274,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0166805,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0290274,
	"finish__design__instance__count__class:buffer": 714,
	"finish__design__instance__area__class:buffer": 1196.2,
	"finish__design__instance__count__class:clock_buffer": 267,
	"finish__design__instance__area__class:clock_buffer": 309.89,
	"finish__design__instance__count__class:timing_repair_buffer": 68,
	"finish__design__instance__area__class:timing_repair_buffer": 54.796,
	"finish__design__instance__count__class:inverter": 235,
	"finish__design__instance__area__class:inverter": 155.078,
	"finish__design__instance__count__class:clock_inverter": 40,
	"finish__design__instance__area__class:clock_inverter": 22.876,
	"finish__design__instance__count__class:sequential_cell": 1088,
	"finish__design__instance__area__class:sequential_cell": 4939.09,
	"finish__design__instance__count__class:multi_input_combinational_cell": 4933,
	"finish__design__instance__area__class:multi_input_combinational_cell": 6263.77,
	"finish__design__instance__count": 7345,
	"finish__design__instance__area": 12941.7,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.45067,
	"finish__clock__skew__setup": 0.00979461,
	"finish__clock__skew__hold": 0.00979461,
	"finish__timing__drv__max_slew_limit": 0.697601,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.650677,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0106331,
	"finish__power__switching__total": 0.00390578,
	"finish__power__leakage__total": 0.00026322,
	"finish__power__total": 0.0148022,
	"finish__design__io": 116,
	"finish__design__die__area": 24649,
	"finish__design__core__area": 23846.9,
	"finish__design__instance__count": 7621,
	"finish__design__instance__area": 13015.1,
	"finish__design__instance__count__stdcell": 7621,
	"finish__design__instance__area__stdcell": 13015.1,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.545778,
	"finish__design__instance__utilization__stdcell": 0.545778,
	"finish__design__rows": 110,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 110,
	"finish__design__sites": 89650,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 89650,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}