#     WARNING!! Bank 34 and Bank 35 on the 7030 device are High Performance
#     banks and will only accept 1.8V level signals. Failure to limit Bank 34
#     and Bank 35 to 1.8V signals can damage the Zynq 7030!

# ----------------------------------------------------------------------------
# PL PMOD 1 - Bank 13
# ----------------------------------------------------------------------------
set_property PACKAGE_PIN AA17 [get_ports SPI_SCLK_I];  # "AA17.BANK13_LVDS_8_N.JX3.76.PMOD1_D0_N"
set_property PACKAGE_PIN AA16 [get_ports SPI_SCLK_O];  # "AA16.BANK13_LVDS_8_P.JX3.74.PMOD1_D0_P"
set_property PACKAGE_PIN AB11 [get_ports SPI_DAT_I] ;  # "AB11.BANK13_LVDS_9_N.JX3.81.PMOD1_D1_N"
set_property PACKAGE_PIN AA11 [get_ports SPI_DAT_O] ;  # "AA11.BANK13_LVDS_9_P.JX3.79.PMOD1_D1_P"

# ----------------------------------------------------------------------------
# SPF / PMOD2 Multiplexer - Bank 13
# ----------------------------------------------------------------------------
set_property PACKAGE_PIN R17 [get_ports {TTLIN_PAD_I[0] }]  ;  # "R17.BANK13_LVDS_14_P.JX3.92.MUX_D0_P"
set_property PACKAGE_PIN T17 [get_ports {TTLIN_PAD_I[1] }]  ;  # "T17.BANK13_LVDS_14_N.JX3.94.MUX_D0_N"
set_property PACKAGE_PIN W12 [get_ports {TTLIN_PAD_I[2] }]  ;  # "W12.BANK13_LVDS_13_P.JX3.91.MUX_D1_P"
set_property PACKAGE_PIN W13 [get_ports {TTLIN_PAD_I[3] }]  ;  # "W13.BANK13_LVDS_13_N.JX3.93.MUX_D1_N"
set_property PACKAGE_PIN V16 [get_ports {TTLOUT_PAD_O[0]}]  ;  # "V16.BANK13_LVDS_16_P.JX3.98.MUX_D2_P"
set_property PACKAGE_PIN W16 [get_ports {TTLOUT_PAD_O[1]}]  ;  # "W16.BANK13_LVDS_16_N.JX3.100.MUX_D2_N"
set_property PACKAGE_PIN V15 [get_ports {TTLOUT_PAD_O[2]}]  ;  # "V15.BANK13_LVDS_15_P.JX3.97.MUX_D3_P"
set_property PACKAGE_PIN W15 [get_ports {TTLOUT_PAD_O[3]}]  ;  # "W15.BANK13_LVDS_15_N.JX3.99.MUX_D3_N"

# FMC CARRIER TEST BOARD
set_property PACKAGE_PIN L6 [get_ports {AM0_PAD_IO[0]}]
set_property PACKAGE_PIN R5 [get_ports {BM0_PAD_IO[0]}]
set_property PACKAGE_PIN P6 [get_ports {ZM0_PAD_IO[0]}]
set_property PACKAGE_PIN L4 [get_ports {AS0_PAD_IO[0]}]
set_property PACKAGE_PIN K8 [get_ports {BS0_PAD_IO[0]}]
set_property PACKAGE_PIN M7 [get_ports {ZS0_PAD_IO[0]}]

set_property PACKAGE_PIN F7 [get_ports {enc0_ctrl_pad_i[0]}]
set_property PACKAGE_PIN A5 [get_ports {enc0_ctrl_pad_i[1]}]
set_property PACKAGE_PIN E7 [get_ports {enc0_ctrl_pad_i[2]}]
set_property PACKAGE_PIN A4 [get_ports {enc0_ctrl_pad_i[3]}]

set_property PACKAGE_PIN E8 [get_ports {enc0_ctrl_pad_o[0]}]
set_property PACKAGE_PIN D3 [get_ports {enc0_ctrl_pad_o[1]}]
set_property PACKAGE_PIN D8 [get_ports {enc0_ctrl_pad_o[2]}]
set_property PACKAGE_PIN C3 [get_ports {enc0_ctrl_pad_o[3]}]
set_property PACKAGE_PIN D1 [get_ports {enc0_ctrl_pad_o[4]}]
set_property PACKAGE_PIN A2 [get_ports {enc0_ctrl_pad_o[5]}]
set_property PACKAGE_PIN C1 [get_ports {enc0_ctrl_pad_o[6]}]
set_property PACKAGE_PIN A1 [get_ports {enc0_ctrl_pad_o[7]}]
set_property PACKAGE_PIN E2 [get_ports {enc0_ctrl_pad_o[8]}]
set_property PACKAGE_PIN D7 [get_ports {enc0_ctrl_pad_o[9]}]
set_property PACKAGE_PIN D2 [get_ports {enc0_ctrl_pad_o[10]}]
set_property PACKAGE_PIN D6 [get_ports {enc0_ctrl_pad_o[11]}]

set_property PACKAGE_PIN F1 [get_ports {LVDSIN_PAD_I[0]}]
set_property PACKAGE_PIN F2 [get_ports {LVDSIN_PAD_I[1]}]
set_property PACKAGE_PIN H3 [get_ports {LVDSOUT_PAD_O[0]}]
set_property PACKAGE_PIN H4 [get_ports {LVDSOUT_PAD_O[1]}]

# ----------------------------------------------------------------------------
# ADV7511 HDMI Output - Bank 35
# ----------------------------------------------------------------------------
set_property PACKAGE_PIN P7 [get_ports {AM0_PAD_IO[1]}] ;  # "P7.JX2_LVDS_4_P.JX2.29.ADV7511_D20"
set_property PACKAGE_PIN R7 [get_ports {BM0_PAD_IO[1]}] ;  # "R7.JX2_LVDS_4_N.JX2.31.ADV7511_D21"
set_property PACKAGE_PIN N4 [get_ports {ZM0_PAD_IO[1]}] ;  # "N4.JX2_LVDS_6_P.JX2.35.ADV7511_D22"
set_property PACKAGE_PIN N3 [get_ports {AS0_PAD_IO[1]}] ;  # "N3.JX2_LVDS_6_N.JX2.37.ADV7511_D23"
set_property PACKAGE_PIN M2 [get_ports {BS0_PAD_IO[1]}] ;  # "M2.JX2_LVDS_8_P.JX2.41.ADV7511_D24"
set_property PACKAGE_PIN M1 [get_ports {ZS0_PAD_IO[1]}] ;  # "M1.JX2_LVDS_8_N.JX2.43.ADV7511_D25"
set_property PACKAGE_PIN K4 [get_ports {AM0_PAD_IO[2]}] ;  # "K4.JX2_LVDS_10_P.JX2.47.ADV7511_D26"
set_property PACKAGE_PIN K3 [get_ports {BM0_PAD_IO[2]}] ;  # "K3.JX2_LVDS_10_N.JX2.49.ADV7511_D27"
set_property PACKAGE_PIN J3 [get_ports {ZM0_PAD_IO[2]}] ;  # "J3.JX2_LVDS_3_P.JX2.24.ADV7511_D28"
set_property PACKAGE_PIN K2 [get_ports {AS0_PAD_IO[2]}] ;  # "K2.JX2_LVDS_3_N.JX2.26.ADV7511_D29"
set_property PACKAGE_PIN L2 [get_ports {BS0_PAD_IO[2]}] ;  # "L2.JX2_LVDS_5_P.JX2.30.ADV7511_D30"
set_property PACKAGE_PIN L1 [get_ports {ZS0_PAD_IO[2]}] ;  # "L1.JX2_LVDS_5_N.JX2.32.ADV7511_D31"
set_property PACKAGE_PIN P3 [get_ports {AM0_PAD_IO[3]}] ;  # "P3.JX2_LVDS_7_P.JX2.36.ADV7511_D32"
set_property PACKAGE_PIN P2 [get_ports {BM0_PAD_IO[3]}] ;  # "P2.JX2_LVDS_7_N.JX2.38.ADV7511_D33"
set_property PACKAGE_PIN N1 [get_ports {ZM0_PAD_IO[3]}] ;  # "N1.JX2_LVDS_9_P.JX2.42.ADV7511_D34"
set_property PACKAGE_PIN P1 [get_ports {AS0_PAD_IO[3]}] ;  # "P1.JX2_LVDS_9_N.JX2.44.ADV7511_D35"
set_property PACKAGE_PIN K7 [get_ports {BS0_PAD_IO[3]}] ;  # "K7.JX2_LVDS_2_P.JX2.23.ADV7511_HPD"
set_property PACKAGE_PIN L7 [get_ports {ZS0_PAD_IO[3]}] ;  # "L7.JX2_LVDS_2_N.JX2.25.ADV7511_INT_N"

# ----------------------------------------------------------------------------
# PlaceHolder : FMC Expansion Connector - Bank 34
# ----------------------------------------------------------------------------
set_property PACKAGE_PIN R3 [get_ports {TTLIN_PAD_I[4]}]
set_property PACKAGE_PIN M6 [get_ports {TTLIN_PAD_I[5]}]
set_property PACKAGE_PIN U1 [get_ports {TTLOUT_PAD_O[4]}]
set_property PACKAGE_PIN U2 [get_ports {TTLOUT_PAD_O[5]}]
set_property PACKAGE_PIN B6 [get_ports {TTLOUT_PAD_O[6]}]
set_property PACKAGE_PIN B7 [get_ports {TTLOUT_PAD_O[7]}]
set_property PACKAGE_PIN N5 [get_ports {TTLOUT_PAD_O[8]}]
set_property PACKAGE_PIN N6 [get_ports {TTLOUT_PAD_O[9]}]

# Set the bank voltage for IO Bank 34 to 1.8V by default.
set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 34]]
# Set the bank voltage for IO Bank 35 to 1.8V by default.
set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 35]]
# Set the bank voltage for IO Bank 13 to 3.3V by default.
set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 13]]

