# lbus_axis_converter
Lbus to AXI4-Stream converter in verilog

Support bridge with Xilinx CMAC and Interlaken core

AXI4-Stream to LBUS Latency: 0 cycle or 1 cycle (depends on if TX register is chosen)

LBUS to AXI4-Stream Latency: 0 cycle
