Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 17:27:56 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                         Path #1                                                                                                        |                                                                                            WorstPath from Dst                                                                                           |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                  6.250 |                                                                                                                                                                                                   6.250 |
| Path Delay                |                2.134 |                                                                                                                                                                                                                 21.852 |                                                                                                                                                                                                  18.607 |
| Logic Delay               | 0.098(5%)            | 4.723(22%)                                                                                                                                                                                                             | 4.565(25%)                                                                                                                                                                                              |
| Net Delay                 | 2.036(95%)           | 17.129(78%)                                                                                                                                                                                                            | 14.042(75%)                                                                                                                                                                                             |
| Clock Skew                |               -0.098 |                                                                                                                                                                                                                 -0.103 |                                                                                                                                                                                                  -0.154 |
| Slack                     |                4.009 |                                                                                                                                                                                                                -15.714 |                                                                                                                                                                                                 -12.519 |
| Timing Exception          |                      |                                                                                                                                                                                                                        |                                                                                                                                                                                                         |
| Bounding Box Size         | 4% x 0%              | 14% x 3%                                                                                                                                                                                                               | 10% x 5%                                                                                                                                                                                                |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                 | (0, 1)                                                                                                                                                                                                  |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                    264 |                                                                                                                                                                                                     194 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                                                                            |
| Logic Levels              |                    0 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                      38 |
| Routes                    |                    1 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                      38 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 FDRE | FDRE LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                                     |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                                     |
| DSP Block                 | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                                                    |
| BRAM                      | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                                                    |
| IO Crossings              |                    3 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                     40 |                                                                                                                                                                                                      16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                 | FDRE/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                                   | sr_p.sr_1_15.roi_ret_3352/C                                                                                                                                                                             |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_15.roi_ret_3352/D                                                                                                                                                                                            | sr_p.sr_1[254]/D                                                                                                                                                                                        |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                    Path #2                                                                                                   |                                                                                            WorstPath from Dst                                                                                           |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                        6.250 |                                                                                                                                                                                                   6.250 |
| Path Delay                |                2.134 |                                                                                                                                                                                                       21.859 |                                                                                                                                                                                                  17.292 |
| Logic Delay               | 0.098(5%)            | 4.620(22%)                                                                                                                                                                                                   | 4.489(26%)                                                                                                                                                                                              |
| Net Delay                 | 2.036(95%)           | 17.239(78%)                                                                                                                                                                                                  | 12.803(74%)                                                                                                                                                                                             |
| Clock Skew                |               -0.098 |                                                                                                                                                                                                       -0.094 |                                                                                                                                                                                                  -0.165 |
| Slack                     |                4.009 |                                                                                                                                                                                                      -15.712 |                                                                                                                                                                                                 -11.215 |
| Timing Exception          |                      |                                                                                                                                                                                                              |                                                                                                                                                                                                         |
| Bounding Box Size         | 4% x 0%              | 14% x 3%                                                                                                                                                                                                     | 10% x 5%                                                                                                                                                                                                |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                       | (0, 1)                                                                                                                                                                                                  |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                          262 |                                                                                                                                                                                                     167 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                                            |
| Logic Levels              |                    0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                      38 |
| Routes                    |                    1 |                                                                                                                                                                                                           40 |                                                                                                                                                                                                      38 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                                     |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                                     |
| DSP Block                 | None                 | None                                                                                                                                                                                                         | None                                                                                                                                                                                                    |
| BRAM                      | None                 | None                                                                                                                                                                                                         | None                                                                                                                                                                                                    |
| IO Crossings              |                    3 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| High Fanout               |                    1 |                                                                                                                                                                                                           40 |                                                                                                                                                                                                      16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                         | sr_p.sr_1_15.roi_ret_25633/C                                                                                                                                                                            |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_15.roi_ret_25633/D                                                                                                                                                                                 | sr_p.sr_1[254]/D                                                                                                                                                                                        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                      Path #3                                                                                                      |                                                                                                 WorstPath from Dst                                                                                                |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                             6.250 |                                                                                                                                                                                                             6.250 |
| Path Delay                |                2.134 |                                                                                                                                                                                                            21.853 |                                                                                                                                                                                                            18.927 |
| Logic Delay               | 0.098(5%)            | 4.796(22%)                                                                                                                                                                                                        | 4.884(26%)                                                                                                                                                                                                        |
| Net Delay                 | 2.036(95%)           | 17.057(78%)                                                                                                                                                                                                       | 14.043(74%)                                                                                                                                                                                                       |
| Clock Skew                |               -0.098 |                                                                                                                                                                                                            -0.093 |                                                                                                                                                                                                            -0.166 |
| Slack                     |                4.009 |                                                                                                                                                                                                           -15.704 |                                                                                                                                                                                                           -12.851 |
| Timing Exception          |                      |                                                                                                                                                                                                                   |                                                                                                                                                                                                                   |
| Bounding Box Size         | 4% x 0%              | 15% x 3%                                                                                                                                                                                                          | 13% x 6%                                                                                                                                                                                                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                            | (0, 1)                                                                                                                                                                                                            |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                               263 |                                                                                                                                                                                                               186 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                      | Safely Timed                                                                                                                                                                                                      |
| Logic Levels              |                    0 |                                                                                                                                                                                                                40 |                                                                                                                                                                                                                40 |
| Routes                    |                    1 |                                                                                                                                                                                                                41 |                                                                                                                                                                                                                40 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                                               |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                                               |
| DSP Block                 | None                 | None                                                                                                                                                                                                              | None                                                                                                                                                                                                              |
| BRAM                      | None                 | None                                                                                                                                                                                                              | None                                                                                                                                                                                                              |
| IO Crossings              |                    3 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                40 |                                                                                                                                                                                                                16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                            | FDRE/C                                                                                                                                                                                                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                            | FDRE/D                                                                                                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                              | sr_p.sr_1_15.roi_ret_3309/C                                                                                                                                                                                       |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_15.roi_ret_3309/D                                                                                                                                                                                       | sr_p.sr_1[254]/D                                                                                                                                                                                                  |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                    Path #4                                                                                                   |                                                                                              WorstPath from Dst                                                                                              |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                        6.250 |                                                                                                                                                                                                        6.250 |
| Path Delay                |                2.134 |                                                                                                                                                                                                       22.052 |                                                                                                                                                                                                       18.715 |
| Logic Delay               | 0.098(5%)            | 4.684(22%)                                                                                                                                                                                                   | 4.464(24%)                                                                                                                                                                                                   |
| Net Delay                 | 2.036(95%)           | 17.368(78%)                                                                                                                                                                                                  | 14.251(76%)                                                                                                                                                                                                  |
| Clock Skew                |               -0.098 |                                                                                                                                                                                                        0.108 |                                                                                                                                                                                                       -0.399 |
| Slack                     |                4.009 |                                                                                                                                                                                                      -15.702 |                                                                                                                                                                                                      -12.872 |
| Timing Exception          |                      |                                                                                                                                                                                                              |                                                                                                                                                                                                              |
| Bounding Box Size         | 4% x 0%              | 14% x 4%                                                                                                                                                                                                     | 10% x 5%                                                                                                                                                                                                     |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                       | (0, 1)                                                                                                                                                                                                       |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                          274 |                                                                                                                                                                                                          184 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                            0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                                                 |
| Logic Levels              |                    0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                           39 |
| Routes                    |                    1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                           39 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                                          |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                          | clk                                                                                                                                                                                                          |
| DSP Block                 | None                 | None                                                                                                                                                                                                         | None                                                                                                                                                                                                         |
| BRAM                      | None                 | None                                                                                                                                                                                                         | None                                                                                                                                                                                                         |
| IO Crossings              |                    3 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                            0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                            0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                            0 |
| High Fanout               |                    1 |                                                                                                                                                                                                           40 |                                                                                                                                                                                                           16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                            0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                                                       |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                         | sr_p.sr_1_15.roi_ret_27890/C                                                                                                                                                                                 |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_15.roi_ret_27890/D                                                                                                                                                                                 | sr_p.sr_1[254]/D                                                                                                                                                                                             |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                         Path #5                                                                                                        |                                                                                              WorstPath from Dst                                                                                              |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                  6.250 |                                                                                                                                                                                                        6.250 |
| Path Delay                |                2.134 |                                                                                                                                                                                                                 21.969 |                                                                                                                                                                                                       17.809 |
| Logic Delay               | 0.098(5%)            | 4.912(23%)                                                                                                                                                                                                             | 4.330(25%)                                                                                                                                                                                                   |
| Net Delay                 | 2.036(95%)           | 17.057(77%)                                                                                                                                                                                                            | 13.479(75%)                                                                                                                                                                                                  |
| Clock Skew                |               -0.098 |                                                                                                                                                                                                                  0.027 |                                                                                                                                                                                                       -0.302 |
| Slack                     |                4.009 |                                                                                                                                                                                                                -15.700 |                                                                                                                                                                                                      -11.869 |
| Timing Exception          |                      |                                                                                                                                                                                                                        |                                                                                                                                                                                                              |
| Bounding Box Size         | 4% x 0%              | 16% x 3%                                                                                                                                                                                                               | 12% x 6%                                                                                                                                                                                                     |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                 | (0, 1)                                                                                                                                                                                                       |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                    264 |                                                                                                                                                                                                          206 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                            0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                                                                                 |
| Logic Levels              |                    0 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                           39 |
| Routes                    |                    1 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                           39 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT2 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                                          |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                                          |
| DSP Block                 | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                                                         |
| BRAM                      | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                                                         |
| IO Crossings              |                    3 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                            0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                            0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                            0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                     40 |                                                                                                                                                                                                           16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                            0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                                                                                       |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                 | FDRE/D                                                                                                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                                   | sr_p.sr_1_15.roi_ret_28679/C                                                                                                                                                                                 |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_15.roi_ret_28679/D                                                                                                                                                                                           | sr_p.sr_1[254]/D                                                                                                                                                                                             |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                         Path #6                                                                                                        |                                                                                                 WorstPath from Dst                                                                                                |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                  6.250 |                                                                                                                                                                                                             6.250 |
| Path Delay                |                2.134 |                                                                                                                                                                                                                 21.892 |                                                                                                                                                                                                            18.748 |
| Logic Delay               | 0.098(5%)            | 4.896(23%)                                                                                                                                                                                                             | 4.536(25%)                                                                                                                                                                                                        |
| Net Delay                 | 2.036(95%)           | 16.996(77%)                                                                                                                                                                                                            | 14.212(75%)                                                                                                                                                                                                       |
| Clock Skew                |               -0.098 |                                                                                                                                                                                                                 -0.046 |                                                                                                                                                                                                            -0.218 |
| Slack                     |                4.009 |                                                                                                                                                                                                                -15.696 |                                                                                                                                                                                                           -12.724 |
| Timing Exception          |                      |                                                                                                                                                                                                                        |                                                                                                                                                                                                                   |
| Bounding Box Size         | 4% x 0%              | 14% x 3%                                                                                                                                                                                                               | 14% x 5%                                                                                                                                                                                                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                 | (0, 1)                                                                                                                                                                                                            |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                    264 |                                                                                                                                                                                                               197 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                 0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                                                                                      |
| Logic Levels              |                    0 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                                40 |
| Routes                    |                    1 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                                40 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                                               |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                                               |
| DSP Block                 | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                                                              |
| BRAM                      | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                                                              |
| IO Crossings              |                    3 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                 0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                 0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                     40 |                                                                                                                                                                                                                17 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                 0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                                                                                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                 | FDRE/D                                                                                                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                                   | sr_p.sr_1_15.roi_ret_28603/C                                                                                                                                                                                      |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_15.roi_ret_28603/D                                                                                                                                                                                           | sr_p.sr_1[254]/D                                                                                                                                                                                                  |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                      Path #7                                                                                                      |                                                                                                 WorstPath from Dst                                                                                                |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                             6.250 |                                                                                                                                                                                                             6.250 |
| Path Delay                |                2.134 |                                                                                                                                                                                                            21.846 |                                                                                                                                                                                                            18.513 |
| Logic Delay               | 0.098(5%)            | 5.213(24%)                                                                                                                                                                                                        | 4.574(25%)                                                                                                                                                                                                        |
| Net Delay                 | 2.036(95%)           | 16.633(76%)                                                                                                                                                                                                       | 13.939(75%)                                                                                                                                                                                                       |
| Clock Skew                |               -0.098 |                                                                                                                                                                                                            -0.088 |                                                                                                                                                                                                            -0.179 |
| Slack                     |                4.009 |                                                                                                                                                                                                           -15.692 |                                                                                                                                                                                                           -12.450 |
| Timing Exception          |                      |                                                                                                                                                                                                                   |                                                                                                                                                                                                                   |
| Bounding Box Size         | 4% x 0%              | 15% x 4%                                                                                                                                                                                                          | 11% x 5%                                                                                                                                                                                                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                            | (0, 1)                                                                                                                                                                                                            |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                               266 |                                                                                                                                                                                                               185 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                      | Safely Timed                                                                                                                                                                                                      |
| Logic Levels              |                    0 |                                                                                                                                                                                                                40 |                                                                                                                                                                                                                40 |
| Routes                    |                    1 |                                                                                                                                                                                                                40 |                                                                                                                                                                                                                40 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                                               |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                                               |
| DSP Block                 | None                 | None                                                                                                                                                                                                              | None                                                                                                                                                                                                              |
| BRAM                      | None                 | None                                                                                                                                                                                                              | None                                                                                                                                                                                                              |
| IO Crossings              |                    3 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                40 |                                                                                                                                                                                                                16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                            | FDRE/C                                                                                                                                                                                                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                            | FDRE/D                                                                                                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                              | sr_p.sr_1_9.sector_ret_100/C                                                                                                                                                                                      |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_9.sector_ret_100/D                                                                                                                                                                                      | sr_p.sr_1[254]/D                                                                                                                                                                                                  |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                      Path #8                                                                                                      |                                                                                                 WorstPath from Dst                                                                                                |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                             6.250 |                                                                                                                                                                                                             6.250 |
| Path Delay                |                2.134 |                                                                                                                                                                                                            21.834 |                                                                                                                                                                                                            18.281 |
| Logic Delay               | 0.098(5%)            | 5.104(24%)                                                                                                                                                                                                        | 4.737(26%)                                                                                                                                                                                                        |
| Net Delay                 | 2.036(95%)           | 16.730(76%)                                                                                                                                                                                                       | 13.544(74%)                                                                                                                                                                                                       |
| Clock Skew                |               -0.098 |                                                                                                                                                                                                            -0.091 |                                                                                                                                                                                                            -0.162 |
| Slack                     |                4.009 |                                                                                                                                                                                                           -15.683 |                                                                                                                                                                                                           -12.201 |
| Timing Exception          |                      |                                                                                                                                                                                                                   |                                                                                                                                                                                                                   |
| Bounding Box Size         | 4% x 0%              | 16% x 4%                                                                                                                                                                                                          | 14% x 5%                                                                                                                                                                                                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                            | (0, 1)                                                                                                                                                                                                            |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                               256 |                                                                                                                                                                                                               180 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                      | Safely Timed                                                                                                                                                                                                      |
| Logic Levels              |                    0 |                                                                                                                                                                                                                40 |                                                                                                                                                                                                                40 |
| Routes                    |                    1 |                                                                                                                                                                                                                40 |                                                                                                                                                                                                                40 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                                               |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                               | clk                                                                                                                                                                                                               |
| DSP Block                 | None                 | None                                                                                                                                                                                                              | None                                                                                                                                                                                                              |
| BRAM                      | None                 | None                                                                                                                                                                                                              | None                                                                                                                                                                                                              |
| IO Crossings              |                    3 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                40 |                                                                                                                                                                                                                16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                 0 |                                                                                                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                            | FDRE/C                                                                                                                                                                                                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                            | FDRE/D                                                                                                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                              | sr_p.sr_1_15.roi_ret_2170/C                                                                                                                                                                                       |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_15.roi_ret_2170/D                                                                                                                                                                                       | sr_p.sr_1[254]/D                                                                                                                                                                                                  |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                              Path #9                                                                                                             |                                                                                              WorstPath from Dst                                                                                              |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                            6.250 |                                                                                                                                                                                                        6.250 |
| Path Delay                |                2.134 |                                                                                                                                                                                                                           21.875 |                                                                                                                                                                                                       17.941 |
| Logic Delay               | 0.098(5%)            | 5.048(24%)                                                                                                                                                                                                                       | 4.643(26%)                                                                                                                                                                                                   |
| Net Delay                 | 2.036(95%)           | 16.827(76%)                                                                                                                                                                                                                      | 13.298(74%)                                                                                                                                                                                                  |
| Clock Skew                |               -0.098 |                                                                                                                                                                                                                           -0.045 |                                                                                                                                                                                                       -0.213 |
| Slack                     |                4.009 |                                                                                                                                                                                                                          -15.678 |                                                                                                                                                                                                      -11.912 |
| Timing Exception          |                      |                                                                                                                                                                                                                                  |                                                                                                                                                                                                              |
| Bounding Box Size         | 4% x 0%              | 15% x 4%                                                                                                                                                                                                                         | 11% x 5%                                                                                                                                                                                                     |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                           | (0, 1)                                                                                                                                                                                                       |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                              273 |                                                                                                                                                                                                          187 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                            0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                                     | Safely Timed                                                                                                                                                                                                 |
| Logic Levels              |                    0 |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                           39 |
| Routes                    |                    1 |                                                                                                                                                                                                                               43 |                                                                                                                                                                                                           39 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                          |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                              | clk                                                                                                                                                                                                          |
| DSP Block                 | None                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                         |
| BRAM                      | None                 | None                                                                                                                                                                                                                             | None                                                                                                                                                                                                         |
| IO Crossings              |                    3 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                            0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                            0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                            0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                               40 |                                                                                                                                                                                                           16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                            0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                                0 |                                                                                                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                           | FDRE/C                                                                                                                                                                                                       |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                           | FDRE/D                                                                                                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                                             | sr_p.sr_1_15.roi_ret_3359/C                                                                                                                                                                                  |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_15.roi_ret_3359/D                                                                                                                                                                                                      | sr_p.sr_1[254]/D                                                                                                                                                                                             |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                        Path #10                                                                                                        |                                                                                            WorstPath from Dst                                                                                           |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                                  6.250 |                                                                                                                                                                                                   6.250 |
| Path Delay                |                2.134 |                                                                                                                                                                                                                 21.844 |                                                                                                                                                                                                  18.822 |
| Logic Delay               | 0.098(5%)            | 5.032(24%)                                                                                                                                                                                                             | 4.433(24%)                                                                                                                                                                                              |
| Net Delay                 | 2.036(95%)           | 16.812(76%)                                                                                                                                                                                                            | 14.389(76%)                                                                                                                                                                                             |
| Clock Skew                |               -0.098 |                                                                                                                                                                                                                 -0.050 |                                                                                                                                                                                                  -0.209 |
| Slack                     |                4.009 |                                                                                                                                                                                                                -15.652 |                                                                                                                                                                                                 -12.789 |
| Timing Exception          |                      |                                                                                                                                                                                                                        |                                                                                                                                                                                                         |
| Bounding Box Size         | 4% x 0%              | 15% x 3%                                                                                                                                                                                                               | 11% x 6%                                                                                                                                                                                                |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                                                                                                 | (0, 1)                                                                                                                                                                                                  |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                                    272 |                                                                                                                                                                                                     180 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                                                                            |
| Logic Levels              |                    0 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                      38 |
| Routes                    |                    1 |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                      38 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT4 LUT2 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                                     |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                                     |
| DSP Block                 | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                                                    |
| BRAM                      | None                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                                                    |
| IO Crossings              |                    3 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| High Fanout               |                    1 |                                                                                                                                                                                                                     40 |                                                                                                                                                                                                      16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                                 | FDRE/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[228]/C    | muon_cand_14.pt[0]/C                                                                                                                                                                                                   | sr_p.sr_1_15.roi_ret_3403/C                                                                                                                                                                             |
| End Point Pin             | muon_cand_14.pt[0]/D | sr_p.sr_1_15.roi_ret_3403/D                                                                                                                                                                                            | sr_p.sr_1[254]/D                                                                                                                                                                                        |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+
| End Point Clock | Requirement | 30 | 31 | 32 | 33 | 34 |  35 |  36 |  37 |  38 |  39 | 40 | 41 | 42 | 43 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+
| clk             | 6.250ns     |  5 | 28 | 20 | 52 | 57 | 103 | 171 | 110 | 142 | 213 | 63 | 19 |  8 |  9 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                      | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                          wrapper | 0.75 |           3.54 |           37453 | 0(0.0%) | 329(1.5%) | 1122(5.1%) | 2594(11.7%) | 6088(27.4%) | 12062(54.3%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D001-freq160retfan16_rev_1 |   -^ |           4.49 |           24434 | 0(0.0%) | 325(1.5%) | 1120(5.1%) | 2503(11.3%) | 6077(27.5%) | 12052(54.6%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                              shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                              shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small
**** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |             Congestion Window             |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       100% | (CLEM_X41Y521,CLEM_X49Y536)               | muon_sorter_1(95%)              |            0% |       5.22708 | 99%          | 0%         |   2% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      |                5 |       104% | (CLEL_R_X40Y503,CLEL_R_X55Y534)           | muon_sorter_1(90%),wrapper(9%)  |            0% |       5.00811 | 95%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                5 |       127% | (CLE_CLE_M_DECAP_FT_X40Y491,CLEM_X56Y522) | muon_sorter_1(88%),wrapper(11%) |            0% |       4.88281 | 92%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |       125% | (CLEL_R_X41Y502,CLEL_R_X49Y517)           | muon_sorter_1(92%),wrapper(7%)  |            0% |       4.84167 | 92%          | 0%         |   4% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                6 |           1.323% | (CLEL_R_X32Y476,CLEM_X63Y539) | muon_sorter_1(71%),wrapper(28%) |            0% |       3.06142 | 58%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                4 |           0.198% | (CLEM_X35Y517,CLEM_X50Y532)   | muon_sorter_1(75%),wrapper(24%) |            0% |       4.40535 | 87%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.957% | (CLEL_R_X32Y495,CLEM_X63Y542) | muon_sorter_1(70%),wrapper(29%) |            0% |       2.98202 | 57%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.940% | (CLEL_R_X36Y445,CLEM_X51Y524) | muon_sorter_1(79%),wrapper(20%) |            0% |       4.39153 | 82%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.652% | (CLEM_X40Y489,CLEL_R_X55Y536) | muon_sorter_1(87%),wrapper(12%) |            0% |       4.89921 | 93%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                2 |           0.014% | (CLEM_X40Y522,CLEM_X41Y525)   | muon_sorter_1(72%),wrapper(27%) |            0% |       4.73958 | 98%          | 0%         |  17% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                4 |           0.509% | (CLEM_X33Y523,CLEM_X48Y538)   | muon_sorter_1(75%),wrapper(24%) |            0% |       3.67844 | 71%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.470% | (CLEM_X42Y495,CLEM_X57Y526)   | muon_sorter_1(90%),wrapper(9%)  |            0% |       4.96828 | 94%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                6 |           1.559% | (CLEL_R_X32Y451,CLEM_X63Y546) | muon_sorter_1(74%),wrapper(25%) |            0% |        2.8718 | 54%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.605% | (CLEM_X39Y493,CLEM_X54Y540)   | muon_sorter_1(86%),wrapper(13%) |            0% |       4.65359 | 88%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.390% | (CLEL_R_X32Y484,CLEM_X63Y547) | muon_sorter_1(70%),wrapper(29%) |            0% |       2.76779 | 52%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.359% | (CLEL_R_X32Y444,CLEM_X63Y539) | muon_sorter_1(72%),wrapper(27%) |            0% |       3.06035 | 57%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |         0% | (CLEL_R_X38Y500,CLEL_R_X53Y515) | muon_sorter_1(90%),wrapper(9%)  |            0% |       4.74339 | 89%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     |                4 |         0% | (CLEL_R_X38Y502,CLEL_R_X53Y517) | muon_sorter_1(90%),wrapper(9%)  |            0% |       4.63071 | 88%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     |                4 |         0% | (CLEL_R_X38Y501,CLEL_R_X53Y516) | muon_sorter_1(91%),wrapper(8%)  |            0% |       4.69742 | 89%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     |                4 |         0% | (CLEM_X39Y500,CLEM_X54Y515)     | muon_sorter_1(92%),wrapper(7%)  |            0% |       4.85787 | 91%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     |                4 |         0% | (CLEM_X39Y499,CLEM_X54Y514)     | muon_sorter_1(92%),wrapper(7%)  |            0% |        4.9384 | 92%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                3 |        90% | (CLEM_X40Y524,CLEM_X47Y531)     | muon_sorter_1(90%),wrapper(9%)  |            0% |       5.20913 | 99%          | 0%         |   5% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      |                3 |        87% | (CLEM_X40Y516,CLEM_X47Y523)     | muon_sorter_1(81%),wrapper(18%) |            0% |       4.49279 | 91%          | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |        85% | (CLEM_X40Y500,CLEM_X47Y507)     | muon_sorter_1(94%)              |            0% |       5.15144 | 97%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        89% | (CLEM_X41Y520,CLEM_X41Y520)     | muon_sorter_1(100%)             |            0% |          4.75 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |        87% | (CLEM_X48Y508,CLEL_R_X55Y515)   | muon_sorter_1(91%),wrapper(8%)  |            0% |        5.0024 | 94%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      |                3 |        85% | (CLEM_X48Y476,CLEL_R_X55Y483)   | muon_sorter_1(86%),wrapper(13%) |            0% |       4.70553 | 87%          | 0%         |  19% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      |                3 |        86% | (CLEM_X48Y468,CLEL_R_X55Y475)   | muon_sorter_1(89%),wrapper(10%) |            0% |       4.59856 | 85%          | 0%         |  11% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X49Y496 | 317             | 418          | 73%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X49Y494 | 317             | 420          | 72%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X49Y495 | 317             | 419          | 72%                  | muon_sorter_1(75%),wrapper(25%) | Y                   |
| CLEM_X50Y493   | 319             | 421          | 70%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X49Y493 | 317             | 421          | 70%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y505   | 302             | 409          | 69%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEL_R_X49Y497 | 317             | 417          | 69%                  | muon_sorter_1(77%),wrapper(22%) | Y                   |
| CLEM_X50Y494   | 319             | 420          | 69%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y506 | 301             | 408          | 69%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y506   | 302             | 408          | 69%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X49Y494 | 317             | 420          | 72%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X49Y494   | 315             | 420          | 72%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y506   | 302             | 408          | 72%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X47Y503 | 309             | 411          | 72%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X45Y462   | 299             | 453          | 72%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X45Y462 | 301             | 453          | 72%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X43Y458 | 293             | 457          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X44Y458   | 296             | 457          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X46Y462 | 304             | 453          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X46Y462   | 302             | 453          | 71%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


