$date
	Sun Sep 21 14:59:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_full_adder $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope function check_result $end
$var reg 1 & exp_Cout $end
$var reg 1 ' exp_S $end
$upscope $end
$scope module dut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ( s_temp $end
$var wire 1 ) c2 $end
$var wire 1 * c1 $end
$var wire 1 ! S $end
$scope module ha1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 * Cout $end
$var wire 1 ( S $end
$upscope $end
$scope module ha2 $end
$var wire 1 ( A $end
$var wire 1 % B $end
$var wire 1 ) Cout $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
0*
0)
0(
x'
x&
0%
0$
0#
0"
0!
$end
#10
1!
1%
b1 +
0&
0'
#20
1(
1!
1$
0%
b10 +
1'
#30
1"
0!
1)
1%
b11 +
#40
0"
1!
0)
1#
0$
0%
b100 +
1&
0'
#50
1"
0!
1)
1%
b101 +
0&
1'
#60
0(
1*
0!
0)
1$
0%
b110 +
1&
0'
#70
1!
1%
b111 +
#80
b1000 +
1'
