component:
    name 'name'
    type 'type'
    inputs:
        in1:
            name 'name'
            width 1
    outputs:
        out1:
            name 'name'
            width 1
    cells:
        cell1:
            name 'name'
            class 'register'
            params 'param1=value,param2=value'
            type 'type'
    wires:
        assign1:
            dest 'name'
            src 'name'
            guard 'name'
        group1:
            name 'name'
            type 'type'
            assign2:
                dest 'name'
                src 'name'
                guard 'name'
            assign3:
                dest 'name'
                src 'name'
            done 'done_cond'
    control:
        seq1:
            group 'name'
        par1:
            group 'name'
        if1:
            port 'name'
            comb_group 'name'
            group 'name'
            else 'name'
        while1:
            port 'name'
            comb_group 'name'
            group 'name'
        repeat1:
            group 'name'