
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104193                       # Number of seconds simulated
sim_ticks                                104192916036                       # Number of ticks simulated
final_tick                               631968292581                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172477                       # Simulator instruction rate (inst/s)
host_op_rate                                   217497                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2041675                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341372                       # Number of bytes of host memory used
host_seconds                                 51033.05                       # Real time elapsed on the host
sim_insts                                  8802034638                       # Number of instructions simulated
sim_ops                                   11099538838                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1313408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1889408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3115136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1023616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1319040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2707200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1842304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3122432                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16372736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40192                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4988160                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4988160                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10261                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14761                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        24337                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7997                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        10305                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        21150                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14393                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        24394                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                127912                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           38970                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                38970                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12605540                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        41769                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18133747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47911                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29897772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        51597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9824238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        49140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12659594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        49140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     25982573                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        45454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17681663                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     29967795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               157138668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51597                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        41769                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47911                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        51597                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        49140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        49140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        45454                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             385746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47874272                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47874272                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47874272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12605540                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        41769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18133747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29897772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        51597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9824238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        49140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12659594                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        49140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     25982573                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        45454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17681663                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     29967795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              205012940                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               249863109                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20646582                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16893824                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024322                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8660222                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8138701                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136382                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92341                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199124466                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115395441                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20646582                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10275083                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24103539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5502031                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4314441                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12182650                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2025755                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230993902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.955704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206890363     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1126019      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1787433      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2421094      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2491243      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2103900      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1175773      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1750495      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11247582      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230993902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082632                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.461835                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197103062                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6352759                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24060810                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        26185                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3451081                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3397682                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141631664                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1978                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3451081                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197641110                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1334435                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3781983                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23555894                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1229394                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141582615                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          151                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        167783                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       536198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197580961                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658615479                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658615479                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26035429                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35605                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18742                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3678421                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13267708                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183820                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84627                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1728986                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141422004                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35730                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134427919                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18350                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15445339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36796637                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1722                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230993902                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581954                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.272601                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174066539     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23443052     10.15%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11869948      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8917769      3.86%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7015789      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2834594      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1791511      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931128      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       123572      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230993902                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25194     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81829     36.64%     47.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116339     52.09%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113065501     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001256      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12183563      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160737      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134427919                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.538006                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223362                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500091451                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156903629                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132400093                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134651281                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       274505                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2123427                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          558                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94217                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3451081                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1057022                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       119293                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141457874                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        28791                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13267708                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183820                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18743                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        100864                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          558                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1180988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2313804                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132560263                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11463404                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1867655                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  140                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18623860                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18843886                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160456                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530532                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132400313                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132400093                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76003573                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204790692                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529891                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371128                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18408953                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2049826                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227542821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540773                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389345                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177051049     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25032707     11.00%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9452383      4.15%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4501527      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3810388      1.67%     96.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2178270      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1899023      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       859939      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2757535      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227542821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2757535                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366242497                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286366943                       # The number of ROB writes
system.switch_cpus0.timesIdled                3019782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18869207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.498631                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.498631                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400219                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400219                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596637347                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184442744                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131283598                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus1.numCycles               249863109                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19038019                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16993262                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1520019                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12745044                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12412230                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1146986                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46151                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201151459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             108098142                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19038019                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13559216                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24106768                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4970776                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2879965                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12170166                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1492320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    231580404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.765625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207473636     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3669531      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1859920      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3630199      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1171072      0.51%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3361139      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          532394      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          857389      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9025124      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    231580404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076194                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.432629                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198749820                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5327843                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24059097                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19313                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3424330                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1803855                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        17882                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     120975147                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        33817                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3424330                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       199019369                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3172444                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1336095                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23813190                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       814969                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     120807549                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          129                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         93501                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       649635                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    158391506                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    547592683                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    547592683                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    128556254                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29835228                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16266                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8228                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1775449                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21744187                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3548842                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        23382                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       805841                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         120184563                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        112574059                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        72724                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21588800                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     44253965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          111                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    231580404                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.486112                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.098712                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    182197194     78.68%     78.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15607654      6.74%     85.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16469917      7.11%     92.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9590618      4.14%     96.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4943716      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1238944      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1469728      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        34299      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        28334      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    231580404                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         189130     57.46%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         76273     23.17%     80.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        63762     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88311382     78.45%     78.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       885379      0.79%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8040      0.01%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19850701     17.63%     96.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3518557      3.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     112574059                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.450543                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             329165                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002924                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    457130409                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    141789980                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    109717222                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     112903224                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        88366                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4413315                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          300                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        80884                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3424330                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2117532                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       101561                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    120200968                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15600                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21744187                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3548842                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8226                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         40102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1935                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          300                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1026648                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       584315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1610963                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    111139873                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19563609                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1434184                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23081968                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16891273                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3518359                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.444803                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             109741704                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            109717222                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         66392411                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        144779924                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.439109                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.458575                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     87419865                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     98457469                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21747814                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16215                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1510455                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    228156074                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.431536                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.302199                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    191473064     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14427290      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9256197      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2914188      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4832378      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       943518      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       599226      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       548941      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3161272      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    228156074                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     87419865                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      98457469                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20798824                       # Number of memory references committed
system.switch_cpus1.commit.loads             17330866                       # Number of loads committed
system.switch_cpus1.commit.membars               8090                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15102819                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         86054372                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1234465                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3161272                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           345199760                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          243837589                       # The number of ROB writes
system.switch_cpus1.timesIdled                4462343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18282705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           87419865                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             98457469                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     87419865                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.858196                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.858196                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.349871                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.349871                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       516529058                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      143009618                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      128405345                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus2.numCycles               249863109                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19511484                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17607936                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1024649                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7295431                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         6973154                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1077542                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        45154                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    206762327                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             122776682                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19511484                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      8050696                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24274096                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3216544                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4611900                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11870336                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1030056                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    237814683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.934282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       213540587     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          864038      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1771116      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          739818      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4037088      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3588938      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          695827      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1459349      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11117922      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    237814683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078089                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491376                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       205647689                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5739355                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24184121                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        77660                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2165853                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1710932                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          507                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     143984238                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2794                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2165853                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       205854771                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4036595                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1049097                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24066142                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       642218                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     143909899                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           99                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        272201                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       233973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3241                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    168969912                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    677853132                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    677853132                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    149908946                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        19060960                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16687                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8413                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1625969                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     33958387                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     17175479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       155859                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       833448                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143625293                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16739                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138110914                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        70266                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     11043143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     26484991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           69                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    237814683                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580750                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.378400                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    188785980     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14643388      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12055762      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5216279      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6605581      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      6405955      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3636534      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       285770      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       179434      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    237814683                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         349574     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2729916     86.43%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        79215      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     86643424     62.73%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1206502      0.87%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8270      0.01%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     33113706     23.98%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     17139012     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138110914                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.552746                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3158705                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022871                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    517265482                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    154688720                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136931293                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141269619                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       247650                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1304676                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          541                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3554                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       101784                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        12232                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2165853                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3681645                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       178671                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143642118                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1468                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     33958387                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     17175479                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8417                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        121832                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           76                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3554                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       596576                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       606647                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1203223                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    137139596                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     33001067                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       971318                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   86                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            50138701                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17968311                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          17137634                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.548859                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136935578                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136931293                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         73953908                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        145711168                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.548025                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507538                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    111269751                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    130760357                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     12895951                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16670                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1047090                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    235648830                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554895                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.378778                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    188260965     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     17273010      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8110395      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      8022306      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2181881      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      9340167      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       700232      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       509104      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1250770      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    235648830                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    111269751                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     130760357                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              49727398                       # Number of memory references committed
system.switch_cpus2.commit.loads             32653708                       # Number of loads committed
system.switch_cpus2.commit.membars               8322                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17267627                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116277431                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1266598                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1250770                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           378054030                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          289478704                       # The number of ROB writes
system.switch_cpus2.timesIdled                4540165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               12048426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          111269751                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            130760357                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    111269751                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.245562                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.245562                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.445323                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.445323                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       677975487                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      159019690                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      171447847                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16644                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus3.numCycles               249863109                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22682687                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18888643                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2064815                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8952489                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8317695                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2443371                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        96419                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    197570966                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             124447970                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22682687                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10761066                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25949443                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5730875                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6285777                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12266926                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1974180                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    233453628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.654976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.029997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       207504185     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1591247      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2018132      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3202005      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1332763      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1720879      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2010624      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          916483      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13157310      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    233453628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090780                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498065                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       196412520                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7555015                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25826940                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        12156                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3646990                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3448784                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          452                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     152090554                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2109                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3646990                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       196609876                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         633434                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6370585                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25642046                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       550691                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     151159322                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         79941                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       383914                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    211180152                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    702996680                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    702996680                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    176886633                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        34293513                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37331                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19787                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1938556                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14131494                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7397542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        82863                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1667116                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         147599937                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37464                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        141682341                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       138704                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17788872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36064974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         2080                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    233453628                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.606897                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.327656                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    173408896     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     27397918     11.74%     86.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11193769      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6269714      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8501122      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2611814      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2576942      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1385091      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       108362      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    233453628                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         976837     79.21%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        130046     10.55%     89.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       126352     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119368148     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1937970      1.37%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17543      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12983896      9.16%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7374784      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     141682341                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.567040                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1233235                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008704                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    518190249                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    165426947                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138001926                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     142915576                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       104885                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2634565                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          676                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        91754                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3646990                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         482950                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        60886                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    147637406                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       113870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14131494                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7397542                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19788                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         53073                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          676                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1229172                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1150794                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2379966                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139217711                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12772710                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2464630                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20147052                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19689976                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7374342                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.557176                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138002203                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138001926                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         82690271                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        222130851                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.552310                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372259                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102909204                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126808446                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20829583                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35384                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2082504                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    229806638                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.551805                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.372214                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    176136636     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     27196285     11.83%     88.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9877198      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4922136      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4498661      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1893736      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1868477      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       890901      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2522608      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    229806638                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102909204                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126808446                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18802713                       # Number of memory references committed
system.switch_cpus3.commit.loads             11496925                       # Number of loads committed
system.switch_cpus3.commit.membars              17652                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18380800                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114168778                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2618630                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2522608                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           374921344                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          298923072                       # The number of ROB writes
system.switch_cpus3.timesIdled                2995692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               16409481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102909204                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126808446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102909204                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.427996                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.427996                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.411862                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.411862                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       626459371                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      192859614                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      140691594                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35354                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus4.numCycles               249863109                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20642788                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16888552                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2022868                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8657336                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8139253                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2136068                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        92299                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    199121197                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             115375453                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20642788                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10275321                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24098415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5494407                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4321670                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12181377                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2024469                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    230986574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.613509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.955514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       206888159     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1123901      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1784744      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2423438      1.05%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2488508      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2105918      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1177692      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1754762      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11239452      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    230986574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082616                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.461755                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       197099514                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6360346                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24055871                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        25916                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3444922                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3399146                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          371                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     141606168                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1932                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3444922                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       197634690                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1337869                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3788743                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23553637                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1226708                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     141559495                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          165                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        167495                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       534861                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    197548120                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    658507563                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    658507563                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171575769                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        25972336                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        35555                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18689                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3667799                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13262483                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7185570                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        84604                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1728461                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         141404283                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        35683                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        134430446                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18432                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     15404901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     36694922                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1667                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    230986574                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581984                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.272593                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    174057847     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     23441228     10.15%     85.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11869338      5.14%     90.64% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8926048      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7011866      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2836299      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1788307      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       931531      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       124110      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    230986574                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          24927     11.14%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         81832     36.56%     47.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       117062     52.30%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    113066754     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2001814      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16865      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12182721      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7162292      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     134430446                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538016                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             223821                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001665                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    500089718                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    156845406                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    132409867                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     134654267                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       273243                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2116256                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          541                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        94715                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3444922                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1060302                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       119120                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    141440107                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        14059                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13262483                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7185570                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18690                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        100771                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          541                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1180909                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1130635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2311544                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    132569076                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11463725                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1861369                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18625745                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18846260                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7162020                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.530567                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             132410088                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            132409867                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         76005874                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        204781449                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.529930                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371156                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    100017678                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    123070611                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18369505                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        34016                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2048382                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    227541652                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540871                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.389437                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    177042344     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     25034685     11.00%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9452952      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4504137      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3812359      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2178910      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1897479      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       861537      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2757249      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    227541652                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    100017678                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     123070611                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18237079                       # Number of memory references committed
system.switch_cpus4.commit.loads             11146224                       # Number of loads committed
system.switch_cpus4.commit.membars              16970                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17747000                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        110885104                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2534276                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2757249                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           366223830                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          286325223                       # The number of ROB writes
system.switch_cpus4.timesIdled                3017768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               18876535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          100017678                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            123070611                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    100017678                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.498189                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.498189                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400290                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400290                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       596675429                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      184450627                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      131266019                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         33986                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus5.numCycles               249863109                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20362946                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16653008                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1984826                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8400514                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8029573                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2094392                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        88438                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    197516310                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             115571179                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20362946                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10123965                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24218398                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5772690                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3353189                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         12145128                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2001338                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    228832289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       204613891     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1316199      0.58%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2074156      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3303897      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1364934      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1523194      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1633866      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1062184      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11939968      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    228832289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081496                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462538                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       195736400                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5147186                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24143254                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        61534                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3743911                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3339389                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          459                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     141127208                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3002                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3743911                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       196035152                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1635600                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2662211                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23910330                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       845081                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     141050427                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        17238                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        243053                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       322189                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        26871                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    195824406                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    656166614                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    656166614                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    167174029                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        28650352                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35851                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19685                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2577025                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13432469                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7224291                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       218885                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1646604                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         140858090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35948                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        133289505                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       164239                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17899169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     39897809                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3343                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    228832289                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582477                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.274334                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    172645843     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22543496      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12324525      5.39%     90.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8412472      3.68%     94.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7870499      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2259297      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1764950      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       598294      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       412913      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    228832289                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31140     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         96212     38.66%     51.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       121514     48.83%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    111657289     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2109618      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16163      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12316180      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7190255      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     133289505                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533450                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             248866                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001867                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    495824398                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    158794636                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    131149450                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     133538371                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       401926                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2398872                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          288                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1455                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       210299                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8332                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3743911                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1130598                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       117535                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    140894182                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        57887                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13432469                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7224291                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19663                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         85965                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1455                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1160050                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1133773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2293823                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    131396451                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11583832                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1893048                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  144                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18772320                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18485999                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7188488                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525874                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             131150532                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            131149450                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         76681940                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        200363443                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524885                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382714                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     98196918                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    120364162                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20530185                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        32605                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2026894                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    225088378                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534742                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.388485                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    176225683     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23665877     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9209749      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4964951      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3715703      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2075252      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1279830      0.57%     98.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1144782      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2806551      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    225088378                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     98196918                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     120364162                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18047589                       # Number of memory references committed
system.switch_cpus5.commit.loads             11033597                       # Number of loads committed
system.switch_cpus5.commit.membars              16266                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17277739                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        108457041                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2445104                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2806551                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           363175511                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          285532802                       # The number of ROB writes
system.switch_cpus5.timesIdled                3180962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               21030820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           98196918                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            120364162                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     98196918                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.544511                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.544511                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393003                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393003                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       592522240                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      181795999                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      131628809                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         32576                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus6.numCycles               249863109                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20430493                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16751637                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1998695                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8423908                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7979664                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2097613                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        90122                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    194957548                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             116155335                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20430493                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10077277                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25544008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5678913                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5898285                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12009115                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1983465                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    230049114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.617307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.969288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       204505106     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2771390      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3201866      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1758837      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2023655      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1114012      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          758586      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1982118      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11933544      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    230049114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081767                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464876                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       193372760                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7512794                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25330816                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       202159                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3630584                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3318965                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18689                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     141784536                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        92243                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3630584                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       193682799                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2803526                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3842135                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25235624                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       854437                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     141698713                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          209                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        218964                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       398408                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    196938261                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    659782376                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    659782376                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    168176778                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        28761478                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        36937                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        20527                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2280921                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13516607                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7374295                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       194617                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1637925                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         141492919                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37009                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        133721076                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       187364                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17678264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     40858163                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3978                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    230049114                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581272                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270658                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    173715004     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22650082      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12174297      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8433933      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7367008      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3768630      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       913079      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       585703      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       441378      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    230049114                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35522     12.32%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        123105     42.68%     55.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       129793     45.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    111926551     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2092138      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16378      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12364744      9.25%     94.52% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7321265      5.48%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     133721076                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535177                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             288420                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002157                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    497967050                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    159209452                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    131501890                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     134009496                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       337356                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2372875                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          827                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1262                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       164026                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8187                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3630584                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2306387                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       147438                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    141530046                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        56611                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13516607                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7374295                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        20513                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        104932                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1262                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1158605                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1122482                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2281087                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    131749614                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11610919                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1971462                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  118                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18930512                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18433992                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7319593                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527287                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             131504001                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            131501890                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         78155224                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        204700255                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526296                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381803                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     98758539                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    121164802                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20366561                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        33031                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2010139                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    226418530                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.535136                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.354299                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    176926426     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22947995     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9618491      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5783239      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3997412      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2587170      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1339160      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1079446      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2139191      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    226418530                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     98758539                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     121164802                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18353998                       # Number of memory references committed
system.switch_cpus6.commit.loads             11143729                       # Number of loads committed
system.switch_cpus6.commit.membars              16480                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17340799                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        109234903                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2465104                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2139191                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           365810039                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          286693394                       # The number of ROB writes
system.switch_cpus6.timesIdled                2984899                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               19813995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           98758539                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            121164802                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     98758539                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.530041                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.530041                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395251                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395251                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       594324166                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      182510598                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      132338269                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         33000                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus7.numCycles               249863109                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19505370                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17601337                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1022843                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7337484                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         6973254                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1079109                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        45246                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    206744546                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             122739395                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19505370                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      8052363                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24268809                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3207092                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4605449                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11867681                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1028199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    237777562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.605620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.934052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       213508753     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          865558      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1770382      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          740211      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         4037741      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3587832      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          697132      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1456704      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11113249      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    237777562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078064                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491227                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       205632994                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5729640                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24179555                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        77119                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2158249                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1711406                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          509                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     143935281                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2787                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2158249                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       205838440                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4030615                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1049696                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24062649                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       637906                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     143861125                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          104                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        270817                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       232287                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         3428                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    168898015                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    677633649                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    677633649                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    149919818                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        18978182                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16687                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8412                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1612380                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     33951787                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     17176349                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       156015                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       835246                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         143580189                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16740                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        138101120                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        70191                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     10990570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     26314215                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    237777562                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.580800                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.378477                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    188752682     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     14643503      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12054650      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5213257      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6605916      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      6405982      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      3635703      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       286198      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       179671      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    237777562                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         349582     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       2728849     86.42%     97.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        79141      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     86630847     62.73%     62.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1206384      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         8271      0.01%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     33116038     23.98%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     17139580     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     138101120                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.552707                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3157572                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022864                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    517207565                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    154591026                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    136924621                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     141258692                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       247927                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1296060                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          550                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         3535                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       101564                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        12229                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2158249                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3676617                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       178882                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    143597008                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1462                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     33951787                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     17176349                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8416                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        122104                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         3535                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       595264                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       604350                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1199614                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    137133032                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     33003701                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       968088                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            50141920                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17967174                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          17138219                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548833                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             136928958                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            136924621                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         73943556                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        145675320                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.547999                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507592                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    111277479                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    130769417                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     12841718                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        16674                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1045257                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    235619313                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.555003                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378853                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    188228652     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     17271150      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8111969      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      8025224      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2181324      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      9342703      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       698635      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       509212      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1250444      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    235619313                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    111277479                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     130769417                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              49730512                       # Number of memory references committed
system.switch_cpus7.commit.loads             32655727                       # Number of loads committed
system.switch_cpus7.commit.membars               8324                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17268788                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        116285517                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1266684                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1250444                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           377979666                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          289380734                       # The number of ROB writes
system.switch_cpus7.timesIdled                4538757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               12085547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          111277479                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            130769417                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    111277479                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.245406                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.245406                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.445354                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.445354                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       677964764                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      159003405                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      171413643                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         16648                       # number of misc regfile writes
system.l2.replacements                         127925                       # number of replacements
system.l2.tagsinuse                      32764.771148                       # Cycle average of tags in use
system.l2.total_refs                          2090784                       # Total number of references to valid blocks.
system.l2.sampled_refs                         160693                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.011046                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           171.330921                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.391682                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1996.475409                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.317023                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2734.579640                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.278415                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4635.345958                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.762510                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1529.505112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      8.874990                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   1980.261340                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      8.095759                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3585.933415                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.098371                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2722.263734                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.736031                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   4681.002753                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            864.454437                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1166.463203                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1298.214115                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            739.996792                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            887.048704                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1303.090448                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1155.120449                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1250.129937                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000256                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.060928                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.083453                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000222                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.141460                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.046677                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000271                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.060433                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000247                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.109434                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000217                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.083077                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000236                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.142853                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.026381                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.035598                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.039618                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.022583                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.027071                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.039767                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.035251                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.038151                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999901                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        30460                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39525                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        55535                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        28051                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        30421                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        50236                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        41222                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        55453                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  330914                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           111617                       # number of Writeback hits
system.l2.Writeback_hits::total                111617                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1024                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        30611                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39595                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        55613                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        28259                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        30574                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        50369                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        41375                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        55531                       # number of demand (read+write) hits
system.l2.demand_hits::total                   331938                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        30611                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39595                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        55613                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        28259                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        30574                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        50369                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        41375                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        55531                       # number of overall hits
system.l2.overall_hits::total                  331938                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10261                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14761                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        24337                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         7997                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        10305                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        21150                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        14386                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        24394                       # number of ReadReq misses
system.l2.ReadReq_misses::total                127905                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10261                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14761                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        24337                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7997                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        10305                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        21150                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        14393                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        24394                       # number of demand (read+write) misses
system.l2.demand_misses::total                 127912                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10261                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14761                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        24337                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7997                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        10305                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        21150                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        14393                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        24394                       # number of overall misses
system.l2.overall_misses::total                127912                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6427751                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1684453783                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4948506                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2415806216                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5907647                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3973971369                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6415291                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1322412234                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6087720                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1695462777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5979545                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3478108578                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5581545                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2383658576                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5940236                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3986839218                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     20988000992                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       975878                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        975878                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6427751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1684453783                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4948506                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2415806216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5907647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3973971369                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6415291                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1322412234                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6087720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1695462777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5979545                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3478108578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5581545                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2384634454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5940236                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3986839218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20988976870                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6427751                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1684453783                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4948506                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2415806216                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5907647                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3973971369                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6415291                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1322412234                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6087720                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1695462777                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5979545                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3478108578                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5581545                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2384634454                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5940236                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3986839218                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20988976870                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        40721                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54286                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        79872                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        36048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        40726                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        71386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        55608                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        79847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              458819                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       111617                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            111617                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          153                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1031                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        40872                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54356                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        79950                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        36256                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        40879                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        71519                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        55768                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        79925                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               459850                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        40872                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54356                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        79950                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        36256                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        40879                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        71519                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        55768                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        79925                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              459850                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.251983                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.271912                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.304700                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.221843                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.253032                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.296277                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.258704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.305509                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.278770                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.043750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.006790                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.251052                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.271562                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.304403                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.220570                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.252085                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.295726                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.258087                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.305211                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.278160                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.251052                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.271562                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.304403                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.220570                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.252085                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.295726                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.258087                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.305211                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.278160                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 153041.690476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164160.781893                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 145544.294118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163661.419687                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151478.128205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163289.286642                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152745.023810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165363.540578                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst       152193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 164528.168559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149488.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164449.578156                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150852.567568                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165692.935910                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148505.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 163435.238911                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164090.543700                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 139411.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 139411.142857                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 153041.690476                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164160.781893                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 145544.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163661.419687                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151478.128205                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163289.286642                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152745.023810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165363.540578                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst       152193                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 164528.168559                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149488.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164449.578156                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150852.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165680.153825                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148505.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 163435.238911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164089.193117                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 153041.690476                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164160.781893                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 145544.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163661.419687                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151478.128205                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163289.286642                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152745.023810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165363.540578                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst       152193                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 164528.168559                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149488.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164449.578156                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150852.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165680.153825                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148505.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 163435.238911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164089.193117                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                38970                       # number of writebacks
system.l2.writebacks::total                     38970                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10261                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14761                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        24337                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         7997                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        10305                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        21150                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        14386                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        24394                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           127905                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        24337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        10305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        21150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        14393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        24394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            127912                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        24337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        10305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        21150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        14393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        24394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           127912                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3982220                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1086823607                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2967919                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1555719138                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3637097                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2556852817                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3966336                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    856675158                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3762371                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1095236340                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3652510                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2246152053                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3425102                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1545653728                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3609249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2566395628                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13538511273                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       568750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       568750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3982220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1086823607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2967919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1555719138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3637097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2556852817                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3966336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    856675158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3762371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1095236340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3652510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2246152053                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3425102                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1546222478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3609249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2566395628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13539080023                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3982220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1086823607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2967919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1555719138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3637097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2556852817                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3966336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    856675158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3762371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1095236340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3652510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2246152053                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3425102                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1546222478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3609249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2566395628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13539080023                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251983                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.271912                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.304700                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.221843                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.253032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.296277                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.258704                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.305509                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.278770                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.043750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.006790                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.251052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.271562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.304403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.220570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.252085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.295726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.258087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.305211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.278160                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.251052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.271562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.304403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.220570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.252085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.295726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.258087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.305211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.278160                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94814.761905                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105917.903421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 87291.735294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105393.885103                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93258.897436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105060.312158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94436.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107124.566462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94059.275000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106282.032023                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91312.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106201.042695                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92570.324324                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107441.521479                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 90231.225000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 105206.019021                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105848.178515                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data        81250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        81250                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94814.761905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105917.903421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 87291.735294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105393.885103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93258.897436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105060.312158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94436.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 107124.566462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94059.275000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106282.032023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91312.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 106201.042695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92570.324324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 107428.783297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 90231.225000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 105206.019021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105846.832377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94814.761905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105917.903421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 87291.735294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105393.885103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93258.897436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105060.312158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94436.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 107124.566462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94059.275000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106282.032023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91312.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 106201.042695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92570.324324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 107428.783297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 90231.225000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 105206.019021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105846.832377                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               517.728200                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012190695                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1950271.088632                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.728200                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068475                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.829693                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12182599                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12182599                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12182599                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12182599                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12182599                       # number of overall hits
system.cpu0.icache.overall_hits::total       12182599                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8268055                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8268055                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8268055                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8268055                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8268055                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8268055                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12182650                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12182650                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12182650                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12182650                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12182650                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12182650                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 162118.725490                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 162118.725490                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 162118.725490                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 162118.725490                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 162118.725490                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 162118.725490                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      7042255                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7042255                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      7042255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7042255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      7042255                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7042255                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160051.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 160051.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 160051.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 160051.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 160051.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 160051.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40872                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166566627                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41128                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4049.956891                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.145850                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.854150                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910726                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089274                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8380545                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8380545                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056075                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056075                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18625                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18625                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15436620                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15436620                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15436620                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15436620                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130856                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130856                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          887                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          887                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131743                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131743                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131743                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131743                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14993873309                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14993873309                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     75658753                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     75658753                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15069532062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15069532062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15069532062                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15069532062                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8511401                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8511401                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15568363                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15568363                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15568363                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15568363                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015374                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015374                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000126                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008462                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008462                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008462                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008462                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 114583.001995                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 114583.001995                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85297.354002                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85297.354002                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 114385.827422                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 114385.827422                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 114385.827422                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 114385.827422                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8974                       # number of writebacks
system.cpu0.dcache.writebacks::total             8974                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90135                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90135                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          736                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          736                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90871                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90871                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90871                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90871                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40721                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40721                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          151                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40872                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40872                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3792809981                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3792809981                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9960759                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9960759                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3802770740                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3802770740                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3802770740                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3802770740                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93141.376219                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93141.376219                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65965.291391                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65965.291391                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93040.975240                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93040.975240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93040.975240                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93040.975240                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               558.825008                       # Cycle average of tags in use
system.cpu1.icache.total_refs               932315155                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1658923.763345                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    33.666385                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.158623                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.053953                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841600                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895553                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12170123                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12170123                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12170123                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12170123                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12170123                       # number of overall hits
system.cpu1.icache.overall_hits::total       12170123                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.cpu1.icache.overall_misses::total           43                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6243819                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6243819                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6243819                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6243819                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6243819                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6243819                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12170166                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12170166                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12170166                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12170166                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12170166                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12170166                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 145205.093023                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 145205.093023                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 145205.093023                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 145205.093023                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 145205.093023                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 145205.093023                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5356262                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5356262                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5356262                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5356262                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5356262                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5356262                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 153036.057143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 153036.057143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 153036.057143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 153036.057143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 153036.057143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 153036.057143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54356                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               224690565                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54612                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4114.307570                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   203.472956                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    52.527044                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.794816                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.205184                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17865241                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17865241                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3451246                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3451246                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8158                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8158                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21316487                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21316487                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21316487                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21316487                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       184812                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       184812                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          335                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          335                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       185147                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        185147                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       185147                       # number of overall misses
system.cpu1.dcache.overall_misses::total       185147                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19757451974                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19757451974                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     29399630                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29399630                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19786851604                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19786851604                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19786851604                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19786851604                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18050053                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18050053                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3451581                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3451581                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21501634                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21501634                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21501634                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21501634                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010239                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010239                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000097                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008611                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008611                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008611                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008611                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 106905.676980                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106905.676980                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87760.089552                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87760.089552                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 106871.035469                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106871.035469                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 106871.035469                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106871.035469                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7084                       # number of writebacks
system.cpu1.dcache.writebacks::total             7084                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130526                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130526                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          265                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          265                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       130791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       130791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       130791                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       130791                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54286                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54286                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           70                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54356                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54356                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54356                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54356                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5178352485                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5178352485                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4668753                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4668753                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5183021238                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5183021238                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5183021238                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5183021238                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002528                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002528                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002528                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002528                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95390.201617                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95390.201617                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66696.471429                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66696.471429                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95353.249650                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95353.249650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95353.249650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95353.249650                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               579.680549                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1042827048                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1788725.639794                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.591161                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.089388                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061845                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.867130                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.928975                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11870283                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11870283                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11870283                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11870283                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11870283                       # number of overall hits
system.cpu2.icache.overall_hits::total       11870283                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8274792                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8274792                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8274792                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8274792                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8274792                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8274792                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11870336                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11870336                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11870336                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11870336                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11870336                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11870336                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156128.150943                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156128.150943                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156128.150943                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156128.150943                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156128.150943                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156128.150943                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6526008                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6526008                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6526008                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6526008                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6526008                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6526008                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 163150.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 163150.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 163150.200000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 163150.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 163150.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 163150.200000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 79950                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               450359775                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 80206                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5615.038463                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.898510                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.101490                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437104                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562896                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     31148097                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       31148097                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     17056545                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      17056545                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8335                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8335                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8322                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8322                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     48204642                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        48204642                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     48204642                       # number of overall hits
system.cpu2.dcache.overall_hits::total       48204642                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       280461                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       280461                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          258                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          258                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       280719                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        280719                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       280719                       # number of overall misses
system.cpu2.dcache.overall_misses::total       280719                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  31163828821                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  31163828821                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     22742308                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     22742308                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  31186571129                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  31186571129                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  31186571129                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  31186571129                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     31428558                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     31428558                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     17056803                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     17056803                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8322                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8322                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     48485361                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     48485361                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     48485361                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     48485361                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008924                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008924                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005790                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005790                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005790                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005790                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111116.443359                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111116.443359                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 88148.480620                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 88148.480620                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111095.334227                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111095.334227                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111095.334227                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111095.334227                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22206                       # number of writebacks
system.cpu2.dcache.writebacks::total            22206                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       200589                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       200589                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          180                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          180                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       200769                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       200769                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       200769                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       200769                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        79872                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        79872                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           78                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        79950                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        79950                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        79950                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        79950                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8047728952                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8047728952                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5549621                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5549621                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8053278573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8053278573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8053278573                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8053278573                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001649                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001649                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 100757.824419                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100757.824419                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 71148.987179                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71148.987179                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 100728.937749                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100728.937749                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 100728.937749                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100728.937749                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               497.873198                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015366311                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   499                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2034802.226453                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.873198                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.068707                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.797874                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12266871                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12266871                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12266871                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12266871                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12266871                       # number of overall hits
system.cpu3.icache.overall_hits::total       12266871                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8676795                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8676795                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8676795                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8676795                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8676795                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8676795                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12266926                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12266926                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12266926                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12266926                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12266926                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12266926                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 157759.909091                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 157759.909091                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 157759.909091                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 157759.909091                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 157759.909091                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 157759.909091                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6953967                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6953967                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6953967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6953967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6953967                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6953967                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158044.704545                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158044.704545                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158044.704545                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158044.704545                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158044.704545                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158044.704545                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 36256                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164320324                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 36512                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4500.447086                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.431799                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.568201                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911843                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088157                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9779118                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9779118                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7267944                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7267944                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19504                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19504                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17677                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17677                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17047062                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17047062                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17047062                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17047062                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        93092                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        93092                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2129                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2129                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        95221                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         95221                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        95221                       # number of overall misses
system.cpu3.dcache.overall_misses::total        95221                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   9268261133                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9268261133                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    138475202                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    138475202                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9406736335                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9406736335                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9406736335                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9406736335                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9872210                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9872210                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7270073                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7270073                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17677                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17677                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17142283                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17142283                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17142283                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17142283                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009430                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000293                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000293                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005555                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005555                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005555                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005555                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 99560.232168                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99560.232168                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 65042.368248                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 65042.368248                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 98788.464047                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98788.464047                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 98788.464047                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98788.464047                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    10.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8205                       # number of writebacks
system.cpu3.dcache.writebacks::total             8205                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        57044                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        57044                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1921                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1921                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        58965                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        58965                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        58965                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        58965                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        36048                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        36048                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          208                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          208                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        36256                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        36256                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        36256                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        36256                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3246033856                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3246033856                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     15410006                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     15410006                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3261443862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3261443862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3261443862                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3261443862                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003651                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002115                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002115                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90047.543719                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90047.543719                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 74086.567308                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74086.567308                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89955.975894                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89955.975894                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89955.975894                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89955.975894                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               515.898256                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1012189421                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1957813.193424                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    40.898256                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.065542                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.826760                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12181325                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12181325                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12181325                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12181325                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12181325                       # number of overall hits
system.cpu4.icache.overall_hits::total       12181325                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8045997                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8045997                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8045997                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8045997                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8045997                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8045997                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12181377                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12181377                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12181377                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12181377                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12181377                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12181377                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 154730.711538                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 154730.711538                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 154730.711538                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 154730.711538                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 154730.711538                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 154730.711538                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           42                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           42                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6638356                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6638356                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6638356                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6638356                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6638356                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6638356                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158056.095238                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158056.095238                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158056.095238                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158056.095238                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158056.095238                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158056.095238                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 40879                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               166569132                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 41135                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4049.328601                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.147405                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.852595                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.910732                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.089268                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8381874                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8381874                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7057305                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7057305                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18567                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18567                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16993                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16993                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15439179                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15439179                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15439179                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15439179                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       130715                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       130715                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          902                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          902                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       131617                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        131617                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       131617                       # number of overall misses
system.cpu4.dcache.overall_misses::total       131617                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  15007752862                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  15007752862                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     77113413                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     77113413                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  15084866275                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  15084866275                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  15084866275                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  15084866275                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8512589                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8512589                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7058207                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7058207                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16993                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16993                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15570796                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15570796                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15570796                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15570796                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015355                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015355                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000128                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008453                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008453                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008453                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008453                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 114812.782481                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 114812.782481                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85491.588692                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85491.588692                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 114611.837946                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 114611.837946                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 114611.837946                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 114611.837946                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8830                       # number of writebacks
system.cpu4.dcache.writebacks::total             8830                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        89989                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        89989                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          749                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          749                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        90738                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        90738                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        90738                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        90738                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        40726                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        40726                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          153                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        40879                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        40879                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        40879                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        40879                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   3803659764                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3803659764                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10032622                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10032622                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   3813692386                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3813692386                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   3813692386                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3813692386                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002625                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002625                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93396.350341                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 93396.350341                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65572.692810                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65572.692810                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 93292.213264                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 93292.213264                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 93292.213264                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 93292.213264                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               529.926317                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1017920404                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   531                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1916987.578154                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    39.926317                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.063984                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.849241                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12145079                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12145079                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12145079                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12145079                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12145079                       # number of overall hits
system.cpu5.icache.overall_hits::total       12145079                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           49                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           49                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           49                       # number of overall misses
system.cpu5.icache.overall_misses::total           49                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7651165                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7651165                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7651165                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7651165                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7651165                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7651165                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12145128                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12145128                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12145128                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12145128                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12145128                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12145128                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 156146.224490                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 156146.224490                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 156146.224490                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 156146.224490                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 156146.224490                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 156146.224490                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6462210                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6462210                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6462210                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6462210                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6462210                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6462210                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 157614.878049                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 157614.878049                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 157614.878049                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 157614.878049                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 157614.878049                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 157614.878049                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 71519                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               181302833                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 71775                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2525.988617                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.168543                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.831457                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914721                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085279                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8424567                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8424567                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6980282                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6980282                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19464                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19464                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16288                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16288                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15404849                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15404849                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15404849                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15404849                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       181114                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       181114                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          800                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          800                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       181914                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        181914                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       181914                       # number of overall misses
system.cpu5.dcache.overall_misses::total       181914                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  20380109753                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  20380109753                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     67382799                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     67382799                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  20447492552                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  20447492552                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  20447492552                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  20447492552                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8605681                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8605681                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6981082                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6981082                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16288                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16288                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15586763                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15586763                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15586763                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15586763                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021046                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021046                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011671                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011671                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011671                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011671                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112526.418460                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112526.418460                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84228.498750                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84228.498750                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112401.973196                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112401.973196                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112401.973196                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112401.973196                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        12386                       # number of writebacks
system.cpu5.dcache.writebacks::total            12386                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       109728                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       109728                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          667                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          667                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       110395                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       110395                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       110395                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       110395                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        71386                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        71386                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          133                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        71519                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        71519                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        71519                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        71519                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   7011582665                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7011582665                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8697956                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8697956                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   7020280621                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7020280621                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   7020280621                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7020280621                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008295                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004588                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004588                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004588                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004588                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 98220.696845                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 98220.696845                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65398.165414                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65398.165414                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 98159.658566                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 98159.658566                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 98159.658566                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 98159.658566                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               518.332322                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1013333218                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1948717.726923                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    36.332322                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.058225                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.830661                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12009067                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12009067                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12009067                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12009067                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12009067                       # number of overall hits
system.cpu6.icache.overall_hits::total       12009067                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7390544                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7390544                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7390544                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7390544                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7390544                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7390544                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12009115                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12009115                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12009115                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12009115                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12009115                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12009115                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153969.666667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153969.666667                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153969.666667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153969.666667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153969.666667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153969.666667                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5992109                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5992109                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5992109                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5992109                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5992109                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5992109                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 157687.078947                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 157687.078947                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 157687.078947                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 157687.078947                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 157687.078947                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 157687.078947                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 55768                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               172668137                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 56024                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3082.038716                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.987267                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.012733                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.914013                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.085987                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8474943                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8474943                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7171148                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7171148                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17506                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17506                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16500                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16500                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15646091                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15646091                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15646091                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15646091                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       190221                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       190221                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3768                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3768                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       193989                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        193989                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       193989                       # number of overall misses
system.cpu6.dcache.overall_misses::total       193989                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  23002710958                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  23002710958                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    475536978                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    475536978                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  23478247936                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  23478247936                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  23478247936                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  23478247936                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8665164                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8665164                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7174916                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7174916                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16500                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16500                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15840080                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15840080                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15840080                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15840080                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021952                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021952                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000525                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000525                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012247                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012247                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012247                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012247                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 120926.243464                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 120926.243464                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 126204.081210                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 126204.081210                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 121028.759033                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 121028.759033                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 121028.759033                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 121028.759033                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21955                       # number of writebacks
system.cpu6.dcache.writebacks::total            21955                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       134613                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       134613                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         3608                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3608                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       138221                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       138221                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       138221                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       138221                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        55608                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        55608                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          160                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        55768                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        55768                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        55768                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        55768                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5261667437                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5261667437                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11138708                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11138708                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5272806145                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5272806145                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5272806145                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5272806145                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003521                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003521                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003521                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003521                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94620.691933                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94620.691933                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 69616.925000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 69616.925000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94548.955405                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94548.955405                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94548.955405                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94548.955405                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               580.865512                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1042824395                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1785658.210616                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    39.853429                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.012083                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.063868                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867007                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.930874                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11867630                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11867630                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11867630                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11867630                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11867630                       # number of overall hits
system.cpu7.icache.overall_hits::total       11867630                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8022100                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8022100                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8022100                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8022100                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8022100                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8022100                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11867681                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11867681                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11867681                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11867681                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11867681                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11867681                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 157296.078431                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 157296.078431                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 157296.078431                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 157296.078431                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 157296.078431                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 157296.078431                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6700051                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6700051                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6700051                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6700051                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6700051                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6700051                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 163415.878049                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 163415.878049                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 163415.878049                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 163415.878049                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 163415.878049                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 163415.878049                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 79925                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               450363421                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 80181                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5616.834674                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.894771                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.105229                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437089                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562911                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     31150648                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       31150648                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     17057636                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      17057636                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8337                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8337                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         8324                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8324                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     48208284                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        48208284                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     48208284                       # number of overall hits
system.cpu7.dcache.overall_hits::total       48208284                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       280180                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       280180                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          259                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       280439                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        280439                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       280439                       # number of overall misses
system.cpu7.dcache.overall_misses::total       280439                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  31167492764                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  31167492764                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     22628035                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     22628035                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  31190120799                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  31190120799                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  31190120799                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  31190120799                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     31430828                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     31430828                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     17057895                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     17057895                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         8324                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         8324                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     48488723                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     48488723                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     48488723                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     48488723                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008914                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008914                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005784                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005784                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005784                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005784                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 111240.962110                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 111240.962110                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 87366.930502                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 87366.930502                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 111218.913200                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 111218.913200                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 111218.913200                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 111218.913200                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        21977                       # number of writebacks
system.cpu7.dcache.writebacks::total            21977                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       200333                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       200333                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          181                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       200514                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       200514                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       200514                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       200514                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        79847                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        79847                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           78                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        79925                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        79925                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        79925                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        79925                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   8056108613                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   8056108613                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      5486854                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5486854                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   8061595467                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8061595467                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   8061595467                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8061595467                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001648                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001648                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001648                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001648                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 100894.318046                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 100894.318046                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 70344.282051                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 70344.282051                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 100864.503810                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 100864.503810                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 100864.503810                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 100864.503810                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
