Dec 06 13:28:09.924 disk0: C/H/S settings = 1024/4/32
Dec 06 13:28:09.965 CONSOLE: console managed by I/O board
Dec 06 13:28:10.165 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6095ca40,JIT on)
Dec 06 13:28:10.165 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 06 13:28:10.264 ROM: Microcode has started.
Dec 06 13:28:16.802 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 06 13:28:16.812 ROM: unhandled syscall 0x00000032 at pc=0x608487b0 (a1=0x00000019,a2=0x64cb7930,a3=0x652b3288)
Dec 06 13:28:16.812 CPU0: IO_FPGA: read from addr 0x224, pc=0x60925770 (size=1)
Dec 06 13:28:16.907 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 06 13:28:16.918 CPU0: MP_FPGA: writing reg 0x70 at pc=0x6095ce24 (data=0x7e)
Dec 06 13:28:16.919 CPU0: PCI: read request at pc=0x60943c1c: bus=0,device=0,function=0,reg=0x08
Dec 06 13:28:16.919 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 06 13:28:16.919 CPU0: PCI: write request (data=0x0000011f) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x04
Dec 06 13:28:16.919 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x10
Dec 06 13:28:16.919 CPU0: PCI: write request (data=0x10000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x14
Dec 06 13:28:16.919 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 06 13:28:16.919 CPU0: PCI: write request (data=0xc0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x28
Dec 06 13:28:16.919 CPU0: PCI: write request (data=0xd0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x2c
Dec 06 13:28:16.919 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x30
Dec 06 13:28:16.919 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x34
Dec 06 13:28:16.919 CPU0: PCI: write request (data=0x00000001) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x34
Dec 06 13:28:16.919 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x18
Dec 06 13:28:16.919 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x1c
Dec 06 13:28:16.919 CPU0: PCI: write request (data=0x000000ff) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x0c
Dec 06 13:28:16.920 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x00
Dec 06 13:28:16.920 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x40
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x04
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x0c
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:16.920 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x1c
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x20
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x4bf04b00) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x24
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x3c
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x40
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x44
Dec 06 13:28:16.920 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x00
Dec 06 13:28:16.920 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x40
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x04
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x0c
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x18090400) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x18
Dec 06 13:28:16.920 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 04, sub: 09
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x1c
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x20
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x24
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x3c
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x40
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x44
Dec 06 13:28:16.920 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x00
Dec 06 13:28:16.920 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x40
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x04
Dec 06 13:28:16.920 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x0c
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:28:16.921 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x1c
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x20
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x4cf04c00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x24
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x3c
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x40
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x44
Dec 06 13:28:16.921 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x00
Dec 06 13:28:16.921 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x40
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x04
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x0c
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x180f0a00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x18
Dec 06 13:28:16.921 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 15
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x1c
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x20
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x24
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x3c
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x40
Dec 06 13:28:16.921 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x44
Dec 06 13:28:16.925 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=5,function=0,reg=0x00
Dec 06 13:28:16.925 CPU0: PCI: write request (data=0x000001c3) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x04
Dec 06 13:28:16.925 CPU0: PCI: write request (data=0x00000400) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x10
Dec 06 13:28:17.239 CPU0: JIT: partial JIT flush (count=176)
Dec 06 13:28:17.272 CPU0: JIT: flushing data structures (compiled pages=231)
Dec 06 13:28:17.303 CPU0: JIT: partial JIT flush (count=176)
Dec 06 13:28:17.313 ROM: trying to read bootvar 'BOOT'
Dec 06 13:28:17.313 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 06 13:28:17.313 ROM: trying to read bootvar 'BOOTLDR'
Dec 06 13:28:17.313 ROM: trying to read bootvar 'RSHELF'
Dec 06 13:28:17.313 ROM: trying to read bootvar 'DSHELF'
Dec 06 13:28:17.313 ROM: trying to read bootvar 'DSHELFINFO'
Dec 06 13:28:17.313 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 06 13:28:17.313 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 06 13:28:17.313 ROM: trying to read bootvar 'CHRG_ID'
Dec 06 13:28:17.313 ROM: trying to read bootvar 'SLOTCACHE'
Dec 06 13:28:17.313 ROM: trying to read bootvar 'OVERTEMP'
Dec 06 13:28:17.313 ROM: trying to read bootvar 'DIAG'
Dec 06 13:28:17.313 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 06 13:28:17.338 CPU0: JIT: flushing data structures (compiled pages=236)
Dec 06 13:28:17.352 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x00000ff0,a2=0x00000000,a3=0x65381788)
Dec 06 13:28:17.353 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x6316dafd,a2=0x00000016,a3=0x650eea8c)
Dec 06 13:28:17.353 CPU0: PCI: read request at pc=0x609821a4: bus=0,device=0,function=0,reg=0x08
Dec 06 13:28:17.353 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 06 13:28:17.353 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 06 13:28:17.355 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 06 13:28:17.355 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 06 13:28:17.355 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 06 13:28:17.355 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 06 13:28:17.364 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.364 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.364 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=0,function=0,reg=0x00
Dec 06 13:28:17.364 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.364 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.364 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.364 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.364 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=4,device=0,function=0,reg=0x04
Dec 06 13:28:17.364 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.364 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.364 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:28:17.364 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 06 13:28:17.364 CPU0: PCI: read request at pc=0x60943e40: bus=10,device=0,function=0,reg=0x00
Dec 06 13:28:17.364 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:28:17.364 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 06 13:28:17.364 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:28:17.364 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 06 13:28:17.364 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=10,device=0,function=0,reg=0x04
Dec 06 13:28:17.364 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:28:17.364 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 06 13:28:17.382 Calendar: reset
Dec 06 13:28:17.388 CPU0: JIT: partial JIT flush (count=171)
Dec 06 13:28:17.411 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 06 13:28:17.440 CPU0: JIT: partial JIT flush (count=195)
Dec 06 13:28:17.454 ROM: trying to read bootvar 'BOOTLDR'
Dec 06 13:28:17.454 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 06 13:28:17.528 CPU0: MP_FPGA: writing reg 0x70 at pc=0x609615d0 (data=0x2)
Dec 06 13:28:17.593 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.593 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.593 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 06 13:28:17.593 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.593 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x08
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x40
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0xffff0000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x0000ff08) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x0c
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18050504) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 4,1,0 -> pri: 04, sec: 05, sub: 05
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x02805f40) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x1c
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x48f04880) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x20
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x0001ff01) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x24
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x30
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.594 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.594 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x03030000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x3c
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.595 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.595 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x02000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x40
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.595 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.595 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x64
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.595 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.595 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x000001ff) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x68
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.595 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.595 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x00000147) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 06 13:28:17.595 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.595 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.647 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x00
Dec 06 13:28:17.647 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x04
Dec 06 13:28:17.647 CPU0: PCI: write request (data=0x480c0000) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x14
Dec 06 13:28:17.647 C7200-IO-FE(0): registers are mapped at 0x480c0000
Dec 06 13:28:17.647 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x0c
Dec 06 13:28:17.652 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:28:17.660 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:28:17.665 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.665 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.665 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 06 13:28:17.665 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.665 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.665 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.665 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.665 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 06 13:28:17.665 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.665 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.665 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.665 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.665 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x04
Dec 06 13:28:17.665 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.665 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.665 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.665 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.665 CPU0: PCI: write request (data=0x48800000) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x14
Dec 06 13:28:17.665 PA-FE-TX(1): registers are mapped at 0x48800000
Dec 06 13:28:17.665 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.665 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.665 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.665 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.665 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x0c
Dec 06 13:28:17.665 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.665 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.669 C7200-IO-FE(0): unicast MAC address: ca:00:3a:00:00:00
Dec 06 13:28:17.671 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.671 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.671 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:28:17.671 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.671 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.672 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.672 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.672 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=1,function=0,reg=0x00
Dec 06 13:28:17.672 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=1,function=0,reg=0x00).
Dec 06 13:28:17.672 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.672 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.672 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.672 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.672 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=2,function=0,reg=0x00
Dec 06 13:28:17.672 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=2,function=0,reg=0x00).
Dec 06 13:28:17.672 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.672 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.672 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.672 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.672 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=3,function=0,reg=0x00
Dec 06 13:28:17.672 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=3,function=0,reg=0x00).
Dec 06 13:28:17.672 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.672 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.672 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.672 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.672 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=4,function=0,reg=0x00
Dec 06 13:28:17.672 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=4,function=0,reg=0x00).
Dec 06 13:28:17.672 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.672 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.672 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.672 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.672 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=5,function=0,reg=0x00
Dec 06 13:28:17.672 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=5,function=0,reg=0x00).
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=6,function=0,reg=0x00
Dec 06 13:28:17.673 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=6,function=0,reg=0x00).
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=7,function=0,reg=0x00
Dec 06 13:28:17.673 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=7,function=0,reg=0x00).
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=8,function=0,reg=0x00
Dec 06 13:28:17.673 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=8,function=0,reg=0x00).
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=9,function=0,reg=0x00
Dec 06 13:28:17.673 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=9,function=0,reg=0x00).
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=10,function=0,reg=0x00
Dec 06 13:28:17.673 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=10,function=0,reg=0x00).
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=11,function=0,reg=0x00
Dec 06 13:28:17.673 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=11,function=0,reg=0x00).
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=12,function=0,reg=0x00
Dec 06 13:28:17.673 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=12,function=0,reg=0x00).
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=13,function=0,reg=0x00
Dec 06 13:28:17.673 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=13,function=0,reg=0x00).
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=14,function=0,reg=0x00
Dec 06 13:28:17.673 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=14,function=0,reg=0x00).
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.673 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=15,function=0,reg=0x00
Dec 06 13:28:17.673 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=15,function=0,reg=0x00).
Dec 06 13:28:17.673 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.673 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.681 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:28:17.682 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.682 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.682 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:28:17.682 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.682 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.684 PA-FE-TX(1): unicast MAC address: ca:00:3a:00:00:1c
Dec 06 13:28:17.684 C7200-IO-FE(0): unicast MAC address: ca:00:3a:00:00:00
Dec 06 13:28:17.685 CPU0: JIT: partial JIT flush (count=190)
Dec 06 13:28:17.711 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 06 13:28:17.742 CPU0: JIT: partial JIT flush (count=190)
Dec 06 13:28:17.766 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:28:17.769 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.769 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.769 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:28:17.769 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.769 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.769 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 06 13:28:17.779 PA-FE-TX(1): unicast MAC address: ca:00:3a:00:00:1c
Dec 06 13:28:17.779 C7200-IO-FE(0): unicast MAC address: ca:00:3a:00:00:00
Dec 06 13:28:17.802 CPU0: JIT: partial JIT flush (count=177)
Dec 06 13:28:17.808 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:28:17.811 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.811 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.811 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:28:17.811 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.811 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.817 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:28:17.818 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.818 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.818 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:28:17.818 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.818 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.826 PA-FE-TX(1): unicast MAC address: ca:00:3a:00:00:1c
Dec 06 13:28:17.826 C7200-IO-FE(0): unicast MAC address: ca:00:3a:00:00:00
Dec 06 13:28:17.887 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 06 13:28:17.904 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:28:17.909 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.909 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.909 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:28:17.909 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.909 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.909 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:28:17.910 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.910 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:28:17.910 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:28:17.910 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:28:17.910 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:28:17.917 CPU0: JIT: partial JIT flush (count=198)
Dec 06 13:28:17.920 PA-FE-TX(1): unicast MAC address: ca:00:3a:00:00:1c
Dec 06 13:28:17.920 C7200-IO-FE(0): unicast MAC address: ca:00:3a:00:00:00
Dec 06 13:28:17.943 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 06 13:28:17.973 CPU0: JIT: partial JIT flush (count=188)
Dec 06 13:28:17.998 CPU0: JIT: flushing data structures (compiled pages=233)
Dec 06 13:28:18.028 CPU0: JIT: partial JIT flush (count=193)
Dec 06 13:28:18.070 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 06 13:28:18.102 CPU0: JIT: partial JIT flush (count=204)
Dec 06 13:28:18.132 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 06 13:28:18.159 CPU0: JIT: partial JIT flush (count=201)
Dec 06 13:28:18.188 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 06 13:28:18.226 CPU0: JIT: partial JIT flush (count=191)
Dec 06 13:28:18.253 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 06 13:28:18.289 CPU0: JIT: partial JIT flush (count=148)
Dec 06 13:28:18.340 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 06 13:28:18.376 CPU0: JIT: partial JIT flush (count=188)
Dec 06 13:28:18.510 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 06 13:28:18.548 CPU0: JIT: partial JIT flush (count=184)
Dec 06 13:28:18.624 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 06 13:28:18.711 CPU0: JIT: partial JIT flush (count=192)
Dec 06 13:28:18.752 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 06 13:28:18.777 ROM: unhandled syscall 0x0000001a at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 06 13:28:18.777 ROM: unhandled syscall 0x00000009 at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 06 13:28:18.801 CPU0: JIT: partial JIT flush (count=179)
Dec 06 13:28:18.828 CPU0: JIT: flushing data structures (compiled pages=251)
Dec 06 13:28:18.856 CPU0: JIT: partial JIT flush (count=190)
Dec 06 13:28:18.878 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:28:18.907 CPU0: JIT: partial JIT flush (count=192)
Dec 06 13:28:18.974 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 06 13:28:19.007 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 06 13:28:19.010 CPU0: JIT: partial JIT flush (count=197)
Dec 06 13:28:19.165 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 06 13:28:19.192 CPU0: JIT: partial JIT flush (count=209)
Dec 06 13:28:19.304 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 06 13:28:23.016 CPU0: JIT: partial JIT flush (count=184)
Dec 06 13:28:48.999 ROM: trying to set bootvar 'RANDOM_NUM=1716033625'
Dec 06 13:28:59.855 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 06 13:29:07.104 CPU0: JIT: partial JIT flush (count=173)
Dec 06 13:29:16.675 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 06 13:29:18.898 CPU0: JIT: partial JIT flush (count=186)
Dec 06 13:29:42.636 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 06 13:29:42.665 CPU0: JIT: partial JIT flush (count=211)
Dec 06 13:29:42.692 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 06 13:29:44.658 CPU0: JIT: partial JIT flush (count=180)
Dec 06 13:29:45.081 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 06 13:29:45.137 CPU0: JIT: partial JIT flush (count=178)
Dec 06 13:29:45.162 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 06 13:29:45.194 CPU0: JIT: partial JIT flush (count=192)
Dec 06 13:29:45.226 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:29:45.359 CPU0: JIT: partial JIT flush (count=178)
Dec 06 13:29:45.398 CPU0: JIT: flushing data structures (compiled pages=254)
Dec 06 13:29:45.432 CPU0: JIT: partial JIT flush (count=191)
Dec 06 13:29:45.526 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 06 13:29:45.529 ROM: trying to set bootvar 'BSI=0'
Dec 06 13:29:45.530 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 06 13:29:45.530 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 06 13:29:45.872 CPU0: JIT: partial JIT flush (count=180)
Dec 06 13:29:51.404 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 06 13:29:56.793 CPU0: JIT: partial JIT flush (count=174)
Dec 06 13:29:59.286 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 06 13:30:03.245 CPU0: JIT: partial JIT flush (count=167)
Dec 06 13:30:05.463 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:30:07.850 CPU0: JIT: partial JIT flush (count=181)
Dec 06 13:30:15.245 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:30:15.876 CPU0: JIT: partial JIT flush (count=182)
Dec 06 13:30:19.868 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 06 13:30:22.508 CPU0: JIT: partial JIT flush (count=169)
Dec 06 13:30:28.895 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 06 13:30:29.860 CPU0: JIT: partial JIT flush (count=181)
Dec 06 13:30:39.531 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 06 13:30:40.924 CPU0: JIT: partial JIT flush (count=178)
Dec 06 13:30:46.683 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 06 13:30:47.456 CPU0: JIT: partial JIT flush (count=182)
Dec 06 13:30:54.119 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 06 13:30:57.387 CPU0: JIT: partial JIT flush (count=173)
Dec 06 13:31:05.950 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 06 13:31:06.888 CPU0: JIT: partial JIT flush (count=183)
Dec 06 13:31:12.370 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 06 13:31:12.869 CPU0: JIT: partial JIT flush (count=182)
Dec 06 13:31:16.651 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 06 13:31:18.722 CPU0: JIT: partial JIT flush (count=175)
Dec 06 13:31:18.751 ROM: unhandled syscall 0x00000047 at pc=0x608487b0 (a1=0x00000001,a2=0x6095699c,a3=0x653edfc0)
Dec 06 13:31:18.753 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 06 13:31:18.753 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Dec 06 13:31:18.782 CPU0: JIT: flushing data structures (compiled pages=252)
Dec 06 13:31:18.840 CPU0: JIT: partial JIT flush (count=197)
Dec 06 13:31:18.900 CPU0: JIT: flushing data structures (compiled pages=254)
Dec 06 13:31:18.960 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 06 13:31:18.962 CPU0: JIT: partial JIT flush (count=202)
Dec 06 13:31:19.018 CPU0: JIT: flushing data structures (compiled pages=254)
Dec 06 13:31:19.082 CPU0: JIT: partial JIT flush (count=198)
Dec 06 13:31:19.138 CPU0: JIT: flushing data structures (compiled pages=252)
Dec 06 13:31:19.195 CPU0: JIT: partial JIT flush (count=201)
Dec 06 13:31:19.249 CPU0: JIT: flushing data structures (compiled pages=254)
Dec 06 13:31:19.302 CPU0: JIT: partial JIT flush (count=196)
Dec 06 13:31:19.353 CPU0: JIT: flushing data structures (compiled pages=263)
Dec 06 13:31:19.414 CPU0: JIT: partial JIT flush (count=198)
Dec 06 13:31:19.442 CPU0: JIT: flushing data structures (compiled pages=252)
Dec 06 13:31:19.472 CPU0: JIT: partial JIT flush (count=192)
Dec 06 13:31:19.504 CPU0: JIT: flushing data structures (compiled pages=260)
Dec 06 13:31:25.882 CPU0: JIT: partial JIT flush (count=159)
Dec 06 13:31:28.926 CPU0: JIT: flushing data structures (compiled pages=259)
Dec 06 13:31:28.944 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 06 13:31:28.960 CPU0: JIT: partial JIT flush (count=189)
Dec 06 13:31:28.987 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 06 13:31:29.018 CPU0: JIT: partial JIT flush (count=199)
Dec 06 13:31:29.029 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 06 13:31:29.046 CPU0: JIT: flushing data structures (compiled pages=271)
Dec 06 13:31:29.074 CPU0: JIT: partial JIT flush (count=196)
Dec 06 13:31:29.101 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 06 13:31:29.130 CPU0: JIT: partial JIT flush (count=199)
Dec 06 13:31:29.156 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 06 13:31:29.184 CPU0: JIT: partial JIT flush (count=195)
Dec 06 13:31:29.210 CPU0: JIT: flushing data structures (compiled pages=277)
Dec 06 13:31:29.239 CPU0: JIT: partial JIT flush (count=202)
Dec 06 13:31:29.267 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 06 13:31:29.298 CPU0: JIT: partial JIT flush (count=191)
Dec 06 13:31:29.413 CPU0: JIT: flushing data structures (compiled pages=273)
Dec 06 13:31:32.822 CPU0: JIT: partial JIT flush (count=175)
Dec 06 13:31:32.832 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 06 13:31:32.849 CPU0: JIT: flushing data structures (compiled pages=274)
Dec 06 13:31:32.883 CPU0: JIT: partial JIT flush (count=199)
Dec 06 13:31:32.910 CPU0: JIT: flushing data structures (compiled pages=280)
Dec 06 13:31:32.918 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 06 13:31:32.939 CPU0: JIT: partial JIT flush (count=199)
Dec 06 13:31:32.966 CPU0: JIT: flushing data structures (compiled pages=273)
Dec 06 13:31:32.993 CPU0: JIT: partial JIT flush (count=197)
Dec 06 13:31:33.019 CPU0: JIT: flushing data structures (compiled pages=283)
Dec 06 13:31:33.048 CPU0: JIT: partial JIT flush (count=196)
Dec 06 13:31:33.074 CPU0: JIT: flushing data structures (compiled pages=277)
Dec 06 13:31:33.103 CPU0: JIT: partial JIT flush (count=200)
Dec 06 13:31:33.130 CPU0: JIT: flushing data structures (compiled pages=285)
Dec 06 13:31:33.160 CPU0: JIT: partial JIT flush (count=192)
Dec 06 13:31:33.187 CPU0: JIT: flushing data structures (compiled pages=283)
Dec 06 13:31:33.221 CPU0: JIT: partial JIT flush (count=188)
Dec 06 13:31:36.397 CPU0: JIT: flushing data structures (compiled pages=280)
Dec 06 13:31:37.401 CPU0: JIT: partial JIT flush (count=181)
Dec 06 13:31:38.507 CPU0: JIT: flushing data structures (compiled pages=280)
Dec 06 13:31:48.761 CPU0: JIT: partial JIT flush (count=163)
Dec 06 13:31:50.438 CPU0: JIT: flushing data structures (compiled pages=280)
Dec 06 13:32:16.671 CPU0: JIT: partial JIT flush (count=152)
Dec 06 13:32:44.057 CPU0: JIT: flushing data structures (compiled pages=282)
Dec 06 13:32:45.408 CPU0: JIT: partial JIT flush (count=185)
Dec 06 13:32:49.515 CPU0: JIT: flushing data structures (compiled pages=283)
Dec 06 13:32:59.604 CPU0: JIT: partial JIT flush (count=165)
Dec 06 13:32:59.872 CPU0: JIT: flushing data structures (compiled pages=283)
Dec 06 13:33:16.596 CPU0: JIT: partial JIT flush (count=151)
Dec 06 13:33:16.660 CPU0: JIT: flushing data structures (compiled pages=282)
Dec 06 13:33:21.024 CPU0: JIT: partial JIT flush (count=182)
Dec 06 13:33:25.120 CPU0: JIT: flushing data structures (compiled pages=285)
Dec 06 13:33:26.721 Calendar: reset
Dec 06 13:33:26.721 Calendar: reset
Dec 06 13:33:26.722 ROM: trying to set bootvar 'RET_2_RTS=13:33:27 UTC Fri Dec 6 2024'
Dec 06 13:33:26.722 ROM: trying to set bootvar 'RET_2_RCALTS=1733492006'
Dec 06 13:33:26.730 CPU0: JIT: partial JIT flush (count=188)
Dec 06 13:33:27.695 CPU0: JIT: flushing data structures (compiled pages=287)
Dec 06 13:33:32.714 CPU0: JIT: partial JIT flush (count=182)
Dec 06 13:33:32.720 CPU0: CPU_STATE: Halting CPU (old state=0)...
Dec 06 13:33:32.720 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 06 13:33:32.720 CPU0: JIT: PC=0, halting CPU.
Dec 06 13:33:32.837 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 06 13:33:32.885 VM: shutdown procedure engaged.
Dec 06 13:33:32.885 VM_OBJECT: Shutdown of object "io_fpga"
Dec 06 13:33:32.885 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Dec 06 13:33:32.885 VM_OBJECT: Shutdown of object "mp_fpga"
Dec 06 13:33:32.885 DEVICE: Removal of device mp_fpga, fd=-1, host_addr=0x0, flags=0
Dec 06 13:33:32.885 VM_OBJECT: Shutdown of object "disk0"
Dec 06 13:33:32.885 DEVICE: Removal of device disk0, fd=-1, host_addr=0x0, flags=2
Dec 06 13:33:32.886 VM_OBJECT: Shutdown of object "clpd6729"
Dec 06 13:33:32.886 VM_OBJECT: Shutdown of object "mem_bswap"
Dec 06 13:33:32.886 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Dec 06 13:33:32.886 VM_OBJECT: Shutdown of object "rom"
Dec 06 13:33:32.886 DEVICE: Removal of device rom, fd=-1, host_addr=0x0, flags=2
Dec 06 13:33:32.886 VM_OBJECT: Shutdown of object "ram"
Dec 06 13:33:32.886 DEVICE: Removal of device ram, fd=12, host_addr=0x28050000, flags=2
Dec 06 13:33:32.886 MMAP: unmapping of device 'ram', fd=12, host_addr=0x28050000, len=0x10000000
Dec 06 13:33:32.909 VM_OBJECT: Shutdown of object "sram1_bswap"
Dec 06 13:33:32.909 DEVICE: Removal of device sram1_bswap, fd=-1, host_addr=0x0, flags=0
Dec 06 13:33:32.909 VM_OBJECT: Shutdown of object "sram0_bswap"
Dec 06 13:33:32.909 DEVICE: Removal of device sram0_bswap, fd=-1, host_addr=0x0, flags=0
Dec 06 13:33:32.909 VM_OBJECT: Shutdown of object "gt64010"
Dec 06 13:33:32.909 DEVICE: Removal of device gt64010, fd=-1, host_addr=0x0, flags=0
Dec 06 13:33:32.909 VM_OBJECT: Shutdown of object "zero"
Dec 06 13:33:32.909 DEVICE: Removal of device zero, fd=-1, host_addr=0x0, flags=0
Dec 06 13:33:32.909 VM_OBJECT: Shutdown of object "nvram"
Dec 06 13:33:32.909 DEVICE: Removal of device nvram, fd=9, host_addr=0x6b10000, flags=9
Dec 06 13:33:32.912 MMAP: unmapping of device 'nvram', fd=9, host_addr=0x6b10000, len=0x20000
Dec 06 13:33:32.913 VM_OBJECT: Shutdown of object "bootflash"
Dec 06 13:33:32.913 DEVICE: Removal of device bootflash, fd=8, host_addr=0x6310000, flags=1
Dec 06 13:33:32.913 MMAP: unmapping of device 'bootflash', fd=8, host_addr=0x6310000, len=0x800000
Dec 06 13:33:32.914 VM_OBJECT: Shutdown of object "remote_ctrl"
Dec 06 13:33:32.914 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Dec 06 13:33:32.914 VM: removing PCI busses.
Dec 06 13:33:32.914 DEVICE: Removal of device pci_io, fd=-1, host_addr=0x0, flags=0
Dec 06 13:33:32.914 VM: deleting VTTY.
Dec 06 13:33:32.914 VM: deleting system CPUs.
Dec 06 13:33:32.914 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 06 13:33:32.918 VM: shutdown procedure completed.
