# verilog_coding
Verilog is a hardware description language used to model, simulate, and implement digital systems like logic gates, processors, and FPGAs.
1. Half adder
2. Half subtractor
3. D Flipflop
4. Full adder
5. Full subtractor
6. 4 inputs AND gate
7. All logic gates using all 3 modeling  
8. JK ff
9. SR ff
10. D ff
11. T ff
12. 2:1 , 4:1, 8:1 mux, 4:1 using 2:1, 8:1 using 2:1
13. 1:2, 1:4, 1:8 demux, 1:4 using 1:2
14. 2:4, 3:8 4:16 decoder
15. 4:2, 8:3, 16:4 encoder
16. priority encoder
17. BCD to xs 3 and vv
18. gray to binary and vv
19. FA using 2 HA
20. FS using 2 HS
21. ALU
22. ripple carry adder
23. 4bit ,2bit comparator
24. decimal-bcd encoder
25. octal-binary encoder
26. hexadecimal-binary encoder
27. even parity generator
28. even parity checker
29. odd parity generator
30. odd parity checker
31. master slave D
32. SISO
33. SIPO
34. PISO
35. PIPO
36. Ring
37. johnson
38. asyncronous counter using T
39. syncronous up down counter
40. carry save adder
41. binary 7 segment display
42. carry look ahead adder
43. BCD adder
44. squares of 3 bit numbers
45. tristate buffer
46. RS latch using NOR
47. RS latch using NAND
48. D ff with asyncronous reset
49. 4 bit subtractor
50. 3:1 mux
51. Booth multiplier
52. Array multiplier
53. Universal shift register
54. Sequence generator using mealy
55. Sequence generator using moore

