# Automatic-Verilog-test-bench-generator-tool
Verilog test-bench generator in c++ currently under development

## how to use it:
copy the path of the module that is needed to generate the tb for in the terminal and press enter
