<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_3_14</h1></br><li>7.10.1.1.25 SYR_SM_MCU_3_14</br></li><li>7.10.1.1.25.1 Description</br></li><li>7.10.1.1.25.1.0-1 Brief description: PLL0 and PLL1 shall not be configured with same frequency and it should be validated  in MCU module to avoid safety critical configuration 
2. CMU modules to be configured and used to detect  system clock  failures 
</br></li><li>7.10.1.1.25.1.0-2 Preconditions:</br></li><li>7.10.1.1.25.1.0-3 Trigger:</br></li><li>7.10.1.1.25.1.0-4 Input data:</br></li><li>7.10.1.1.25.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.25.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.25.1.0-7 Output data:</br></li><li>7.10.1.1.25.1.0-8 Postconditions:</br></li><li>7.10.1.1.25.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.25.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.25.2 Differences to CRS</br></li><li>7.10.1.1.25.2.0-1 xxx</br></li><li>7.10.1.1.25.3 Questions and Answers</br></li><li>7.10.1.1.25.3.0-1 xxx</br></li>