<module id="EPWM_XBAR_REGS" HW_revision="" description="EPWM XBAR Registers">
	<register id="OUT1MUX0TO15CFG" width="32" page="1" offset="0x0" internal="0" description="ePWM XBAR Mux Configuration for Output1">
		<bitfield id="MUX0" description="MUX0 Configuration for OUT1 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 Configuration for OUT1 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 Configuration for OUT1 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 Configuration for OUT1 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 Configuration for OUT1 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 Configuration for OUT1 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 Configuration for OUT1 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 Configuration for OUT1 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 Configuration for OUT1 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 Configuration for OUT1 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 Configuration for OUT1 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 Configuration for OUT1 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 Configuration for OUT1 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 Configuration for OUT1 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 Configuration for OUT1 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 Configuration for OUT1 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT1MUX16TO31CFG" width="32" page="1" offset="0x2" internal="0" description="ePWM XBAR Mux Configuration for Output1">
		<bitfield id="MUX16" description="MUX16 Configuration for OUT1 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 Configuration for OUT1 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 Configuration for OUT1 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 Configuration for OUT1 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 Configuration for OUT1 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 Configuration for OUT1 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 Configuration for OUT1 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 Configuration for OUT1 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 Configuration for OUT1 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 Configuration for OUT1 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 Configuration for OUT1 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 Configuration for OUT1 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 Configuration for OUT1 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 Configuration for OUT1 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 Configuration for OUT1 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 Configuration for OUT1 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT1MUX32TO47CFG" width="32" page="1" offset="0x4" internal="0" description="ePWM XBAR Mux Configuration for Output1">
		<bitfield id="MUX32" description="MUX32 Configuration for TRIP4 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 Configuration for TRIP4 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 Configuration for TRIP4 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 Configuration for TRIP4 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 Configuration for TRIP4 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 Configuration for TRIP4 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 Configuration for TRIP4 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 Configuration for TRIP4 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 Configuration for TRIP4 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 Configuration for TRIP4 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 Configuration for TRIP4 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 Configuration for TRIP4 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 Configuration for TRIP4 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 Configuration for TRIP4 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 Configuration for TRIP4 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 Configuration for TRIP4 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT1MUX48TO63CFG" width="32" page="1" offset="0x6" internal="0" description="ePWM XBAR Mux Configuration for Output1">
		<bitfield id="MUX48" description="MUX48 Configuration for OUT1 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 Configuration for OUT1 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 Configuration for OUT1 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 Configuration for OUT1 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 Configuration for OUT1 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 Configuration for OUT1 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 Configuration for OUT1 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 Configuration for OUT1 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 Configuration for OUT1 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 Configuration for OUT1 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 Configuration for OUT1 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 Configuration for OUT1 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 Configuration for OUT1 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 Configuration for OUT1 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 Configuration for OUT1 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 Configuration for OUT1 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT2MUX0TO15CFG" width="32" page="1" offset="0x8" internal="0" description="ePWM XBAR Mux Configuration for Output2">
		<bitfield id="MUX0" description="MUX0 Configuration for OUT2 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 Configuration for OUT2 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 Configuration for OUT2 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 Configuration for OUT2 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 Configuration for OUT2 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 Configuration for OUT2 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 Configuration for OUT2 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 Configuration for OUT2 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 Configuration for OUT2 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 Configuration for OUT2 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 Configuration for OUT2 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 Configuration for OUT2 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 Configuration for OUT2 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 Configuration for OUT2 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 Configuration for OUT2 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 Configuration for OUT2 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT2MUX16TO31CFG" width="32" page="1" offset="0xa" internal="0" description="ePWM XBAR Mux Configuration for Output2">
		<bitfield id="MUX16" description="MUX16 Configuration for OUT2 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 Configuration for OUT2 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 Configuration for OUT2 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 Configuration for OUT2 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 Configuration for OUT2 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 Configuration for OUT2 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 Configuration for OUT2 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 Configuration for OUT2 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 Configuration for OUT2 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 Configuration for OUT2 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 Configuration for OUT2 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 Configuration for OUT2 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 Configuration for OUT2 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 Configuration for OUT2 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 Configuration for OUT2 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 Configuration for OUT2 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT2MUX32TO47CFG" width="32" page="1" offset="0xc" internal="0" description="ePWM XBAR Mux Configuration for Output2">
		<bitfield id="MUX32" description="MUX32 Configuration for TRIP4 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 Configuration for TRIP4 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 Configuration for TRIP4 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 Configuration for TRIP4 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 Configuration for TRIP4 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 Configuration for TRIP4 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 Configuration for TRIP4 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 Configuration for TRIP4 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 Configuration for TRIP4 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 Configuration for TRIP4 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 Configuration for TRIP4 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 Configuration for TRIP4 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 Configuration for TRIP4 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 Configuration for TRIP4 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 Configuration for TRIP4 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 Configuration for TRIP4 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT2MUX48TO63CFG" width="32" page="1" offset="0xe" internal="0" description="ePWM XBAR Mux Configuration for Output2">
		<bitfield id="MUX48" description="MUX48 Configuration for OUT2 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 Configuration for OUT2 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 Configuration for OUT2 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 Configuration for OUT2 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 Configuration for OUT2 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 Configuration for OUT2 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 Configuration for OUT2 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 Configuration for OUT2 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 Configuration for OUT2 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 Configuration for OUT2 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 Configuration for OUT2 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 Configuration for OUT2 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 Configuration for OUT2 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 Configuration for OUT2 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 Configuration for OUT2 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 Configuration for OUT2 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT3MUX0TO15CFG" width="32" page="1" offset="0x10" internal="0" description="ePWM XBAR Mux Configuration for Output3">
		<bitfield id="MUX0" description="MUX0 Configuration for OUT3 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 Configuration for OUT3 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 Configuration for OUT3 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 Configuration for OUT3 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 Configuration for OUT3 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 Configuration for OUT3 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 Configuration for OUT3 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 Configuration for OUT3 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 Configuration for OUT3 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 Configuration for OUT3 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 Configuration for OUT3 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 Configuration for OUT3 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 Configuration for OUT3 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 Configuration for OUT3 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 Configuration for OUT3 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 Configuration for OUT3 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT3MUX16TO31CFG" width="32" page="1" offset="0x12" internal="0" description="ePWM XBAR Mux Configuration for Output3">
		<bitfield id="MUX16" description="MUX16 Configuration for OUT3 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 Configuration for OUT3 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 Configuration for OUT3 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 Configuration for OUT3 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 Configuration for OUT3 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 Configuration for OUT3 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 Configuration for OUT3 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 Configuration for OUT3 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 Configuration for OUT3 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 Configuration for OUT3 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 Configuration for OUT3 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 Configuration for OUT3 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 Configuration for OUT3 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 Configuration for OUT3 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 Configuration for OUT3 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 Configuration for OUT3 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT3MUX32TO47CFG" width="32" page="1" offset="0x14" internal="0" description="ePWM XBAR Mux Configuration for Output3">
		<bitfield id="MUX32" description="MUX32 Configuration for TRIP4 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 Configuration for TRIP4 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 Configuration for TRIP4 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 Configuration for TRIP4 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 Configuration for TRIP4 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 Configuration for TRIP4 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 Configuration for TRIP4 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 Configuration for TRIP4 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 Configuration for TRIP4 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 Configuration for TRIP4 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 Configuration for TRIP4 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 Configuration for TRIP4 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 Configuration for TRIP4 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 Configuration for TRIP4 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 Configuration for TRIP4 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 Configuration for TRIP4 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT3MUX48TO63CFG" width="32" page="1" offset="0x16" internal="0" description="ePWM XBAR Mux Configuration for Output3">
		<bitfield id="MUX48" description="MUX48 Configuration for OUT3 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 Configuration for OUT3 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 Configuration for OUT3 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 Configuration for OUT3 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 Configuration for OUT3 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 Configuration for OUT3 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 Configuration for OUT3 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 Configuration for OUT3 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 Configuration for OUT3 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 Configuration for OUT3 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 Configuration for OUT3 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 Configuration for OUT3 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 Configuration for OUT3 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 Configuration for OUT3 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 Configuration for OUT3 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 Configuration for OUT3 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT4MUX0TO15CFG" width="32" page="1" offset="0x18" internal="0" description="ePWM XBAR Mux Configuration for Output4">
		<bitfield id="MUX0" description="MUX0 Configuration for OUT4 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 Configuration for OUT4 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 Configuration for OUT4 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 Configuration for OUT4 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 Configuration for OUT4 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 Configuration for OUT4 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 Configuration for OUT4 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 Configuration for OUT4 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 Configuration for OUT4 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 Configuration for OUT4 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 Configuration for OUT4 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 Configuration for OUT4 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 Configuration for OUT4 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 Configuration for OUT4 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 Configuration for OUT4 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 Configuration for OUT4 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT4MUX16TO31CFG" width="32" page="1" offset="0x1a" internal="0" description="ePWM XBAR Mux Configuration for Output4">
		<bitfield id="MUX16" description="MUX16 Configuration for OUT4 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 Configuration for OUT4 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 Configuration for OUT4 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 Configuration for OUT4 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 Configuration for OUT4 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 Configuration for OUT4 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 Configuration for OUT4 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 Configuration for OUT4 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 Configuration for OUT4 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 Configuration for OUT4 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 Configuration for OUT4 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 Configuration for OUT4 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 Configuration for OUT4 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 Configuration for OUT4 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 Configuration for OUT4 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 Configuration for OUT4 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT4MUX32TO47CFG" width="32" page="1" offset="0x1c" internal="0" description="ePWM XBAR Mux Configuration for Output4">
		<bitfield id="MUX32" description="MUX32 Configuration for TRIP4 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 Configuration for TRIP4 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 Configuration for TRIP4 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 Configuration for TRIP4 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 Configuration for TRIP4 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 Configuration for TRIP4 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 Configuration for TRIP4 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 Configuration for TRIP4 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 Configuration for TRIP4 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 Configuration for TRIP4 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 Configuration for TRIP4 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 Configuration for TRIP4 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 Configuration for TRIP4 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 Configuration for TRIP4 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 Configuration for TRIP4 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 Configuration for TRIP4 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT4MUX48TO63CFG" width="32" page="1" offset="0x1e" internal="0" description="ePWM XBAR Mux Configuration for Output4">
		<bitfield id="MUX48" description="MUX48 Configuration for OUT4 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 Configuration for OUT4 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 Configuration for OUT4 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 Configuration for OUT4 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 Configuration for OUT4 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 Configuration for OUT4 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 Configuration for OUT4 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 Configuration for OUT4 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 Configuration for OUT4 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 Configuration for OUT4 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 Configuration for OUT4 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 Configuration for OUT4 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 Configuration for OUT4 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 Configuration for OUT4 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 Configuration for OUT4 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 Configuration for OUT4 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT5MUX0TO15CFG" width="32" page="1" offset="0x20" internal="0" description="ePWM XBAR Mux Configuration for Output5">
		<bitfield id="MUX0" description="MUX0 Configuration for OUT5 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 Configuration for OUT5 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 Configuration for OUT5 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 Configuration for OUT5 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 Configuration for OUT5 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 Configuration for OUT5 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 Configuration for OUT5 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 Configuration for OUT5 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 Configuration for OUT5 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 Configuration for OUT5 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 Configuration for OUT5 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 Configuration for OUT5 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 Configuration for OUT5 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 Configuration for OUT5 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 Configuration for OUT5 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 Configuration for OUT5 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT5MUX16TO31CFG" width="32" page="1" offset="0x22" internal="0" description="ePWM XBAR Mux Configuration for Output5">
		<bitfield id="MUX16" description="MUX16 Configuration for OUT5 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 Configuration for OUT5 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 Configuration for OUT5 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 Configuration for OUT5 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 Configuration for OUT5 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 Configuration for OUT5 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 Configuration for OUT5 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 Configuration for OUT5 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 Configuration for OUT5 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 Configuration for OUT5 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 Configuration for OUT5 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 Configuration for OUT5 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 Configuration for OUT5 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 Configuration for OUT5 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 Configuration for OUT5 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 Configuration for OUT5 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT5MUX32TO47CFG" width="32" page="1" offset="0x24" internal="0" description="ePWM XBAR Mux Configuration for Output5">
		<bitfield id="MUX32" description="MUX32 Configuration for TRIP4 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 Configuration for TRIP4 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 Configuration for TRIP4 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 Configuration for TRIP4 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 Configuration for TRIP4 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 Configuration for TRIP4 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 Configuration for TRIP4 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 Configuration for TRIP4 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 Configuration for TRIP4 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 Configuration for TRIP4 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 Configuration for TRIP4 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 Configuration for TRIP4 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 Configuration for TRIP4 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 Configuration for TRIP4 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 Configuration for TRIP4 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 Configuration for TRIP4 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT5MUX48TO63CFG" width="32" page="1" offset="0x26" internal="0" description="ePWM XBAR Mux Configuration for Output5">
		<bitfield id="MUX48" description="MUX48 Configuration for OUT5 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 Configuration for OUT5 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 Configuration for OUT5 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 Configuration for OUT5 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 Configuration for OUT5 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 Configuration for OUT5 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 Configuration for OUT5 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 Configuration for OUT5 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 Configuration for OUT5 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 Configuration for OUT5 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 Configuration for OUT5 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 Configuration for OUT5 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 Configuration for OUT5 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 Configuration for OUT5 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 Configuration for OUT5 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 Configuration for OUT5 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT6MUX0TO15CFG" width="32" page="1" offset="0x28" internal="0" description="ePWM XBAR Mux Configuration for Output6">
		<bitfield id="MUX0" description="MUX0 Configuration for OUT6 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 Configuration for OUT6 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 Configuration for OUT6 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 Configuration for OUT6 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 Configuration for OUT6 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 Configuration for OUT6 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 Configuration for OUT6 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 Configuration for OUT6 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 Configuration for OUT6 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 Configuration for OUT6 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 Configuration for OUT6 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 Configuration for OUT6 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 Configuration for OUT6 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 Configuration for OUT6 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 Configuration for OUT6 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 Configuration for OUT6 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT6MUX16TO31CFG" width="32" page="1" offset="0x2a" internal="0" description="ePWM XBAR Mux Configuration for Output6">
		<bitfield id="MUX16" description="MUX16 Configuration for OUT6 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 Configuration for OUT6 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 Configuration for OUT6 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 Configuration for OUT6 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 Configuration for OUT6 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 Configuration for OUT6 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 Configuration for OUT6 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 Configuration for OUT6 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 Configuration for OUT6 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 Configuration for OUT6 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 Configuration for OUT6 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 Configuration for OUT6 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 Configuration for OUT6 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 Configuration for OUT6 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 Configuration for OUT6 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 Configuration for OUT6 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT6MUX32TO47CFG" width="32" page="1" offset="0x2c" internal="0" description="ePWM XBAR Mux Configuration for Output6">
		<bitfield id="MUX32" description="MUX32 Configuration for TRIP4 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 Configuration for TRIP4 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 Configuration for TRIP4 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 Configuration for TRIP4 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 Configuration for TRIP4 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 Configuration for TRIP4 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 Configuration for TRIP4 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 Configuration for TRIP4 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 Configuration for TRIP4 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 Configuration for TRIP4 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 Configuration for TRIP4 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 Configuration for TRIP4 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 Configuration for TRIP4 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 Configuration for TRIP4 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 Configuration for TRIP4 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 Configuration for TRIP4 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT6MUX48TO63CFG" width="32" page="1" offset="0x2e" internal="0" description="ePWM XBAR Mux Configuration for Output6">
		<bitfield id="MUX48" description="MUX48 Configuration for OUT6 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 Configuration for OUT6 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 Configuration for OUT6 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 Configuration for OUT6 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 Configuration for OUT6 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 Configuration for OUT6 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 Configuration for OUT6 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 Configuration for OUT6 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 Configuration for OUT6 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 Configuration for OUT6 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 Configuration for OUT6 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 Configuration for OUT6 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 Configuration for OUT6 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 Configuration for OUT6 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 Configuration for OUT6 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 Configuration for OUT6 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT7MUX0TO15CFG" width="32" page="1" offset="0x30" internal="0" description="ePWM XBAR Mux Configuration for Output7">
		<bitfield id="MUX0" description="MUX0 Configuration for OUT7 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 Configuration for OUT7 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 Configuration for OUT7 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 Configuration for OUT7 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 Configuration for OUT7 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 Configuration for OUT7 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 Configuration for OUT7 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 Configuration for OUT7 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 Configuration for OUT7 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 Configuration for OUT7 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 Configuration for OUT7 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 Configuration for OUT7 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 Configuration for OUT7 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 Configuration for OUT7 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 Configuration for OUT7 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 Configuration for OUT7 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT7MUX16TO31CFG" width="32" page="1" offset="0x32" internal="0" description="ePWM XBAR Mux Configuration for Output7">
		<bitfield id="MUX16" description="MUX16 Configuration for OUT7 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 Configuration for OUT7 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 Configuration for OUT7 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 Configuration for OUT7 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 Configuration for OUT7 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 Configuration for OUT7 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 Configuration for OUT7 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 Configuration for OUT7 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 Configuration for OUT7 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 Configuration for OUT7 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 Configuration for OUT7 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 Configuration for OUT7 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 Configuration for OUT7 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 Configuration for OUT7 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 Configuration for OUT7 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 Configuration for OUT7 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT7MUX32TO47CFG" width="32" page="1" offset="0x34" internal="0" description="ePWM XBAR Mux Configuration for Output7">
		<bitfield id="MUX32" description="MUX32 Configuration for TRIP4 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 Configuration for TRIP4 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 Configuration for TRIP4 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 Configuration for TRIP4 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 Configuration for TRIP4 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 Configuration for TRIP4 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 Configuration for TRIP4 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 Configuration for TRIP4 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 Configuration for TRIP4 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 Configuration for TRIP4 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 Configuration for TRIP4 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 Configuration for TRIP4 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 Configuration for TRIP4 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 Configuration for TRIP4 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 Configuration for TRIP4 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 Configuration for TRIP4 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT7MUX48TO63CFG" width="32" page="1" offset="0x36" internal="0" description="ePWM XBAR Mux Configuration for Output7">
		<bitfield id="MUX48" description="MUX48 Configuration for OUT7 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 Configuration for OUT7 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 Configuration for OUT7 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 Configuration for OUT7 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 Configuration for OUT7 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 Configuration for OUT7 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 Configuration for OUT7 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 Configuration for OUT7 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 Configuration for OUT7 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 Configuration for OUT7 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 Configuration for OUT7 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 Configuration for OUT7 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 Configuration for OUT7 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 Configuration for OUT7 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 Configuration for OUT7 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 Configuration for OUT7 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT8MUX0TO15CFG" width="32" page="1" offset="0x38" internal="0" description="ePWM XBAR Mux Configuration for Output8">
		<bitfield id="MUX0" description="MUX0 Configuration for OUT8 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 Configuration for OUT8 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 Configuration for OUT8 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 Configuration for OUT8 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 Configuration for OUT8 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 Configuration for OUT8 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 Configuration for OUT8 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 Configuration for OUT8 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 Configuration for OUT8 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 Configuration for OUT8 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 Configuration for OUT8 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 Configuration for OUT8 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 Configuration for OUT8 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 Configuration for OUT8 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 Configuration for OUT8 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 Configuration for OUT8 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT8MUX16TO31CFG" width="32" page="1" offset="0x3a" internal="0" description="ePWM XBAR Mux Configuration for Output8">
		<bitfield id="MUX16" description="MUX16 Configuration for OUT8 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 Configuration for OUT8 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 Configuration for OUT8 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 Configuration for OUT8 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 Configuration for OUT8 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 Configuration for OUT8 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 Configuration for OUT8 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 Configuration for OUT8 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 Configuration for OUT8 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 Configuration for OUT8 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 Configuration for OUT8 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 Configuration for OUT8 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 Configuration for OUT8 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 Configuration for OUT8 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 Configuration for OUT8 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 Configuration for OUT8 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT8MUX32TO47CFG" width="32" page="1" offset="0x3c" internal="0" description="ePWM XBAR Mux Configuration for Output8">
		<bitfield id="MUX32" description="MUX32 Configuration for TRIP4 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 Configuration for TRIP4 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 Configuration for TRIP4 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 Configuration for TRIP4 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 Configuration for TRIP4 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 Configuration for TRIP4 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 Configuration for TRIP4 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 Configuration for TRIP4 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 Configuration for TRIP4 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 Configuration for TRIP4 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 Configuration for TRIP4 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 Configuration for TRIP4 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 Configuration for TRIP4 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 Configuration for TRIP4 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 Configuration for TRIP4 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 Configuration for TRIP4 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT8MUX48TO63CFG" width="32" page="1" offset="0x3e" internal="0" description="ePWM XBAR Mux Configuration for Output8">
		<bitfield id="MUX48" description="MUX48 Configuration for OUT8 of EPWM-XBAR" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 Configuration for OUT8 of EPWM-XBAR" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 Configuration for OUT8 of EPWM-XBAR" begin="5" end="4" width="2" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 Configuration for OUT8 of EPWM-XBAR" begin="7" end="6" width="2" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 Configuration for OUT8 of EPWM-XBAR" begin="9" end="8" width="2" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 Configuration for OUT8 of EPWM-XBAR" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 Configuration for OUT8 of EPWM-XBAR" begin="13" end="12" width="2" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 Configuration for OUT8 of EPWM-XBAR" begin="15" end="14" width="2" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 Configuration for OUT8 of EPWM-XBAR" begin="17" end="16" width="2" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 Configuration for OUT8 of EPWM-XBAR" begin="19" end="18" width="2" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 Configuration for OUT8 of EPWM-XBAR" begin="21" end="20" width="2" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 Configuration for OUT8 of EPWM-XBAR" begin="23" end="22" width="2" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 Configuration for OUT8 of EPWM-XBAR" begin="25" end="24" width="2" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 Configuration for OUT8 of EPWM-XBAR" begin="27" end="26" width="2" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 Configuration for OUT8 of EPWM-XBAR" begin="29" end="28" width="2" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 Configuration for OUT8 of EPWM-XBAR" begin="31" end="30" width="2" rwaccess="RW"/>
	</register>
	<register id="OUT1MUXENABLE" width="32" page="1" offset="0x40" internal="0" description="ePWM XBAR Mux Enable for Output1">
		<bitfield id="MUX0" description="MUX0 to drive OUT1 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 to drive OUT1 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 to drive OUT1 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 to drive OUT1 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 to drive OUT1 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 to drive OUT1 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 to drive OUT1 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 to drive OUT1 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 to drive OUT1 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 to drive OUT1 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 to drive OUT1 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 to drive OUT1 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 to drive OUT1 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 to drive OUT1 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 to drive OUT1 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 to drive OUT1 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX16" description="MUX16 to drive OUT1 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 to drive OUT1 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 to drive OUT1 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 to drive OUT1 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 to drive OUT1 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 to drive OUT1 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 to drive OUT1 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 to drive OUT1 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 to drive OUT1 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 to drive OUT1 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 to drive OUT1 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 to drive OUT1 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 to drive OUT1 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 to drive OUT1 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 to drive OUT1 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 to drive OUT1 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT1MUXENABLE32TO64" width="32" page="1" offset="0x42" internal="0" description="ePWM XBAR Mux Enable for Output1">
		<bitfield id="MUX32" description="MUX32 to drive OUT1 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 to drive OUT1 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 to drive OUT1 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 to drive OUT1 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 to drive OUT1 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 to drive OUT1 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 to drive OUT1 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 to drive OUT1 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 to drive OUT1 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 to drive OUT1 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 to drive OUT1 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 to drive OUT1 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 to drive OUT1 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 to drive OUT1 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 to drive OUT1 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 to drive OUT1 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX48" description="MUX48 to drive OUT1 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 to drive OUT1 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 to drive OUT1 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 to drive OUT1 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 to drive OUT1 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 to drive OUT1 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 to drive OUT1 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 to drive OUT1 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 to drive OUT1 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 to drive OUT1 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 to drive OUT1 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 to drive OUT1 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 to drive OUT1 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 to drive OUT1 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 to drive OUT1 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 to drive OUT1 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT2MUXENABLE" width="32" page="1" offset="0x44" internal="0" description="ePWM XBAR Mux Enable for Output2">
		<bitfield id="MUX0" description="MUX0 to drive OUT2 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 to drive OUT2 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 to drive OUT2 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 to drive OUT2 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 to drive OUT2 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 to drive OUT2 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 to drive OUT2 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 to drive OUT2 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 to drive OUT2 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 to drive OUT2 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 to drive OUT2 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 to drive OUT2 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 to drive OUT2 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 to drive OUT2 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 to drive OUT2 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 to drive OUT2 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX16" description="MUX16 to drive OUT2 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 to drive OUT2 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 to drive OUT2 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 to drive OUT2 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 to drive OUT2 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 to drive OUT2 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 to drive OUT2 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 to drive OUT2 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 to drive OUT2 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 to drive OUT2 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 to drive OUT2 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 to drive OUT2 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 to drive OUT2 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 to drive OUT2 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 to drive OUT2 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 to drive OUT2 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT2MUXENABLE32TO64" width="32" page="1" offset="0x46" internal="0" description="ePWM XBAR Mux Enable for Output2">
		<bitfield id="MUX32" description="MUX32 to drive OUT2 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 to drive OUT2 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 to drive OUT2 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 to drive OUT2 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 to drive OUT2 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 to drive OUT2 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 to drive OUT2 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 to drive OUT2 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 to drive OUT2 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 to drive OUT2 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 to drive OUT2 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 to drive OUT2 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 to drive OUT2 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 to drive OUT2 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 to drive OUT2 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 to drive OUT2 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX48" description="MUX48 to drive OUT2 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 to drive OUT2 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 to drive OUT2 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 to drive OUT2 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 to drive OUT2 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 to drive OUT2 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 to drive OUT2 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 to drive OUT2 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 to drive OUT2 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 to drive OUT2 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 to drive OUT2 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 to drive OUT2 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 to drive OUT2 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 to drive OUT2 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 to drive OUT2 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 to drive OUT2 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT3MUXENABLE" width="32" page="1" offset="0x48" internal="0" description="ePWM XBAR Mux Enable for Output3">
		<bitfield id="MUX0" description="MUX0 to drive OUT3 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 to drive OUT3 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 to drive OUT3 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 to drive OUT3 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 to drive OUT3 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 to drive OUT3 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 to drive OUT3 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 to drive OUT3 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 to drive OUT3 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 to drive OUT3 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 to drive OUT3 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 to drive OUT3 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 to drive OUT3 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 to drive OUT3 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 to drive OUT3 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 to drive OUT3 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX16" description="MUX16 to drive OUT3 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 to drive OUT3 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 to drive OUT3 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 to drive OUT3 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 to drive OUT3 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 to drive OUT3 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 to drive OUT3 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 to drive OUT3 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 to drive OUT3 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 to drive OUT3 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 to drive OUT3 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 to drive OUT3 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 to drive OUT3 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 to drive OUT3 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 to drive OUT3 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 to drive OUT3 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT3MUXENABLE32TO64" width="32" page="1" offset="0x4a" internal="0" description="ePWM XBAR Mux Enable for Output3">
		<bitfield id="MUX32" description="MUX32 to drive OUT3 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 to drive OUT3 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 to drive OUT3 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 to drive OUT3 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 to drive OUT3 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 to drive OUT3 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 to drive OUT3 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 to drive OUT3 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 to drive OUT3 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 to drive OUT3 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 to drive OUT3 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 to drive OUT3 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 to drive OUT3 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 to drive OUT3 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 to drive OUT3 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 to drive OUT3 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX48" description="MUX48 to drive OUT3 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 to drive OUT3 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 to drive OUT3 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 to drive OUT3 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 to drive OUT3 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 to drive OUT3 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 to drive OUT3 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 to drive OUT3 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 to drive OUT3 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 to drive OUT3 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 to drive OUT3 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 to drive OUT3 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 to drive OUT3 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 to drive OUT3 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 to drive OUT3 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 to drive OUT3 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT4MUXENABLE" width="32" page="1" offset="0x4c" internal="0" description="ePWM XBAR Mux Enable for Output4">
		<bitfield id="MUX0" description="MUX0 to drive OUT4 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 to drive OUT4 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 to drive OUT4 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 to drive OUT4 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 to drive OUT4 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 to drive OUT4 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 to drive OUT4 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 to drive OUT4 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 to drive OUT4 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 to drive OUT4 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 to drive OUT4 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 to drive OUT4 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 to drive OUT4 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 to drive OUT4 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 to drive OUT4 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 to drive OUT4 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX16" description="MUX16 to drive OUT4 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 to drive OUT4 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 to drive OUT4 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 to drive OUT4 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 to drive OUT4 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 to drive OUT4 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 to drive OUT4 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 to drive OUT4 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 to drive OUT4 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 to drive OUT4 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 to drive OUT4 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 to drive OUT4 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 to drive OUT4 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 to drive OUT4 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 to drive OUT4 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 to drive OUT4 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT4MUXENABLE32TO64" width="32" page="1" offset="0x4e" internal="0" description="ePWM XBAR Mux Enable for Output4">
		<bitfield id="MUX32" description="MUX32 to drive OUT4 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 to drive OUT4 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 to drive OUT4 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 to drive OUT4 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 to drive OUT4 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 to drive OUT4 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 to drive OUT4 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 to drive OUT4 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 to drive OUT4 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 to drive OUT4 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 to drive OUT4 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 to drive OUT4 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 to drive OUT4 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 to drive OUT4 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 to drive OUT4 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 to drive OUT4 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX48" description="MUX48 to drive OUT4 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 to drive OUT4 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 to drive OUT4 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 to drive OUT4 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 to drive OUT4 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 to drive OUT4 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 to drive OUT4 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 to drive OUT4 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 to drive OUT4 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 to drive OUT4 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 to drive OUT4 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 to drive OUT4 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 to drive OUT4 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 to drive OUT4 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 to drive OUT4 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 to drive OUT4 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT5MUXENABLE" width="32" page="1" offset="0x50" internal="0" description="ePWM XBAR Mux Enable for Output5">
		<bitfield id="MUX0" description="MUX0 to drive OUT5 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 to drive OUT5 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 to drive OUT5 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 to drive OUT5 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 to drive OUT5 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 to drive OUT5 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 to drive OUT5 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 to drive OUT5 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 to drive OUT5 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 to drive OUT5 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 to drive OUT5 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 to drive OUT5 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 to drive OUT5 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 to drive OUT5 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 to drive OUT5 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 to drive OUT5 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX16" description="MUX16 to drive OUT5 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 to drive OUT5 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 to drive OUT5 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 to drive OUT5 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 to drive OUT5 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 to drive OUT5 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 to drive OUT5 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 to drive OUT5 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 to drive OUT5 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 to drive OUT5 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 to drive OUT5 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 to drive OUT5 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 to drive OUT5 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 to drive OUT5 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 to drive OUT5 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 to drive OUT5 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT5MUXENABLE32TO64" width="32" page="1" offset="0x52" internal="0" description="ePWM XBAR Mux Enable for Output5">
		<bitfield id="MUX32" description="MUX32 to drive OUT5 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 to drive OUT5 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 to drive OUT5 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 to drive OUT5 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 to drive OUT5 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 to drive OUT5 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 to drive OUT5 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 to drive OUT5 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 to drive OUT5 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 to drive OUT5 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 to drive OUT5 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 to drive OUT5 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 to drive OUT5 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 to drive OUT5 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 to drive OUT5 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 to drive OUT5 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX48" description="MUX48 to drive OUT5 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 to drive OUT5 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 to drive OUT5 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 to drive OUT5 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 to drive OUT5 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 to drive OUT5 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 to drive OUT5 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 to drive OUT5 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 to drive OUT5 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 to drive OUT5 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 to drive OUT5 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 to drive OUT5 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 to drive OUT5 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 to drive OUT5 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 to drive OUT5 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 to drive OUT5 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT6MUXENABLE" width="32" page="1" offset="0x54" internal="0" description="ePWM XBAR Mux Enable for Output6">
		<bitfield id="MUX0" description="MUX0 to drive OUT6 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 to drive OUT6 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 to drive OUT6 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 to drive OUT6 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 to drive OUT6 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 to drive OUT6 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 to drive OUT6 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 to drive OUT6 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 to drive OUT6 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 to drive OUT6 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 to drive OUT6 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 to drive OUT6 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 to drive OUT6 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 to drive OUT6 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 to drive OUT6 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 to drive OUT6 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX16" description="MUX16 to drive OUT6 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 to drive OUT6 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 to drive OUT6 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 to drive OUT6 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 to drive OUT6 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 to drive OUT6 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 to drive OUT6 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 to drive OUT6 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 to drive OUT6 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 to drive OUT6 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 to drive OUT6 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 to drive OUT6 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 to drive OUT6 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 to drive OUT6 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 to drive OUT6 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 to drive OUT6 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT6MUXENABLE32TO64" width="32" page="1" offset="0x56" internal="0" description="ePWM XBAR Mux Enable for Output6">
		<bitfield id="MUX32" description="MUX32 to drive OUT6 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 to drive OUT6 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 to drive OUT6 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 to drive OUT6 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 to drive OUT6 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 to drive OUT6 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 to drive OUT6 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 to drive OUT6 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 to drive OUT6 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 to drive OUT6 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 to drive OUT6 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 to drive OUT6 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 to drive OUT6 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 to drive OUT6 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 to drive OUT6 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 to drive OUT6 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX48" description="MUX48 to drive OUT6 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 to drive OUT6 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 to drive OUT6 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 to drive OUT6 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 to drive OUT6 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 to drive OUT6 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 to drive OUT6 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 to drive OUT6 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 to drive OUT6 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 to drive OUT6 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 to drive OUT6 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 to drive OUT6 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 to drive OUT6 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 to drive OUT6 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 to drive OUT6 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 to drive OUT6 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT7MUXENABLE" width="32" page="1" offset="0x58" internal="0" description="ePWM XBAR Mux Enable for Output7">
		<bitfield id="MUX0" description="MUX0 to drive OUT7 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 to drive OUT7 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 to drive OUT7 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 to drive OUT7 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 to drive OUT7 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 to drive OUT7 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 to drive OUT7 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 to drive OUT7 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 to drive OUT7 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 to drive OUT7 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 to drive OUT7 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 to drive OUT7 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 to drive OUT7 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 to drive OUT7 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 to drive OUT7 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 to drive OUT7 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX16" description="MUX16 to drive OUT7 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 to drive OUT7 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 to drive OUT7 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 to drive OUT7 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 to drive OUT7 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 to drive OUT7 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 to drive OUT7 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 to drive OUT7 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 to drive OUT7 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 to drive OUT7 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 to drive OUT7 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 to drive OUT7 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 to drive OUT7 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 to drive OUT7 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 to drive OUT7 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 to drive OUT7 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT7MUXENABLE32TO64" width="32" page="1" offset="0x5a" internal="0" description="ePWM XBAR Mux Enable for Output7">
		<bitfield id="MUX32" description="MUX32 to drive OUT7 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 to drive OUT7 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 to drive OUT7 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 to drive OUT7 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 to drive OUT7 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 to drive OUT7 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 to drive OUT7 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 to drive OUT7 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 to drive OUT7 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 to drive OUT7 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 to drive OUT7 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 to drive OUT7 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 to drive OUT7 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 to drive OUT7 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 to drive OUT7 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 to drive OUT7 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX48" description="MUX48 to drive OUT7 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 to drive OUT7 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 to drive OUT7 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 to drive OUT7 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 to drive OUT7 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 to drive OUT7 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 to drive OUT7 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 to drive OUT7 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 to drive OUT7 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 to drive OUT7 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 to drive OUT7 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 to drive OUT7 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 to drive OUT7 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 to drive OUT7 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 to drive OUT7 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 to drive OUT7 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT8MUXENABLE" width="32" page="1" offset="0x5c" internal="0" description="ePWM XBAR Mux Enable for Output8">
		<bitfield id="MUX0" description="MUX0 to drive OUT8 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX1" description="MUX1 to drive OUT8 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX2" description="MUX2 to drive OUT8 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX3" description="MUX3 to drive OUT8 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX4" description="MUX4 to drive OUT8 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX5" description="MUX5 to drive OUT8 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX6" description="MUX6 to drive OUT8 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX7" description="MUX7 to drive OUT8 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX8" description="MUX8 to drive OUT8 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX9" description="MUX9 to drive OUT8 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX10" description="MUX10 to drive OUT8 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX11" description="MUX11 to drive OUT8 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX12" description="MUX12 to drive OUT8 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX13" description="MUX13 to drive OUT8 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX14" description="MUX14 to drive OUT8 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX15" description="MUX15 to drive OUT8 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX16" description="MUX16 to drive OUT8 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX17" description="MUX17 to drive OUT8 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX18" description="MUX18 to drive OUT8 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX19" description="MUX19 to drive OUT8 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX20" description="MUX20 to drive OUT8 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX21" description="MUX21 to drive OUT8 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX22" description="MUX22 to drive OUT8 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX23" description="MUX23 to drive OUT8 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX24" description="MUX24 to drive OUT8 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX25" description="MUX25 to drive OUT8 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX26" description="MUX26 to drive OUT8 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX27" description="MUX27 to drive OUT8 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX28" description="MUX28 to drive OUT8 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX29" description="MUX29 to drive OUT8 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX30" description="MUX30 to drive OUT8 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX31" description="MUX31 to drive OUT8 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="OUT8MUXENABLE32TO64" width="32" page="1" offset="0x5e" internal="0" description="ePWM XBAR Mux Enable for Output8">
		<bitfield id="MUX32" description="MUX32 to drive OUT8 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MUX33" description="MUX33 to drive OUT8 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MUX34" description="MUX34 to drive OUT8 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MUX35" description="MUX35 to drive OUT8 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MUX36" description="MUX36 to drive OUT8 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MUX37" description="MUX37 to drive OUT8 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MUX38" description="MUX38 to drive OUT8 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MUX39" description="MUX39 to drive OUT8 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MUX40" description="MUX40 to drive OUT8 of EPWM-XBAR" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MUX41" description="MUX41 to drive OUT8 of EPWM-XBAR" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MUX42" description="MUX42 to drive OUT8 of EPWM-XBAR" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MUX43" description="MUX43 to drive OUT8 of EPWM-XBAR" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MUX44" description="MUX44 to drive OUT8 of EPWM-XBAR" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MUX45" description="MUX45 to drive OUT8 of EPWM-XBAR" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MUX46" description="MUX46 to drive OUT8 of EPWM-XBAR" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MUX47" description="MUX47 to drive OUT8 of EPWM-XBAR" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MUX48" description="MUX48 to drive OUT8 of EPWM-XBAR" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MUX49" description="MUX49 to drive OUT8 of EPWM-XBAR" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MUX50" description="MUX50 to drive OUT8 of EPWM-XBAR" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MUX51" description="MUX51 to drive OUT8 of EPWM-XBAR" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MUX52" description="MUX52 to drive OUT8 of EPWM-XBAR" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MUX53" description="MUX53 to drive OUT8 of EPWM-XBAR" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MUX54" description="MUX54 to drive OUT8 of EPWM-XBAR" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MUX55" description="MUX55 to drive OUT8 of EPWM-XBAR" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MUX56" description="MUX56 to drive OUT8 of EPWM-XBAR" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MUX57" description="MUX57 to drive OUT8 of EPWM-XBAR" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MUX58" description="MUX58 to drive OUT8 of EPWM-XBAR" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MUX59" description="MUX59 to drive OUT8 of EPWM-XBAR" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MUX60" description="MUX60 to drive OUT8 of EPWM-XBAR" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MUX61" description="MUX61 to drive OUT8 of EPWM-XBAR" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MUX62" description="MUX62 to drive OUT8 of EPWM-XBAR" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MUX63" description="MUX63 to drive OUT8 of EPWM-XBAR" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="TRIPOUTINV" width="32" page="1" offset="0x68" internal="0" description="ePWM XBAR Output Inversion Register">
		<bitfield id="OUT0" description="Selects polarity for OUT0 of EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="OUT1" description="Selects polarity for OUT1 of EPWM-XBAR" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="OUT2" description="Selects polarity for OUT2 of EPWM-XBAR" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="OUT3" description="Selects polarity for OUT3 of EPWM-XBAR" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="OUT4" description="Selects polarity for OUT4 of EPWM-XBAR" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="OUT5" description="Selects polarity for OUT5 of EPWM-XBAR" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="OUT6" description="Selects polarity for OUT6 of EPWM-XBAR" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="OUT7" description="Selects polarity for OUT7 of EPWM-XBAR" begin="7" end="7" width="1" rwaccess="RW"/>
	</register>
	<register id="TRIPLOCK" width="32" page="1" offset="0x6e" internal="0" description="ePWM XBAR Configuration Lock register">
		<bitfield id="LOCK" description="Locks the configuration for EPWM-XBAR" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="KEY" description="Write protection KEY" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
</module>
