# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do seven_seg_driver_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:34:42 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 12:34:43 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:34:43 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 12:34:43 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:34:43 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture sim of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 12:34:43 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:34:43 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture sim of seven_seg_driver_tb
# ** Error: (vcom-11) Could not find work.seven_seg_driver.
# ** Error (suppressible): C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd(33): (vcom-1195) Cannot find expanded name "work.seven_seg_driver".
# ** Error: C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd(33): Unknown expanded name.
# ** Note: C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd(52): VHDL Compiler exiting
# End time: 12:34:43 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
# Error in macro ./seven_seg_driver_run_msim_rtl_vhdl.do line 14
# c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
#     while executing
# "vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}"
do seven_seg_driver_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:49:39 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 12:49:39 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:49:39 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 12:49:39 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:49:39 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture sim of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 12:49:40 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:49:40 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture sim of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 12:49:40 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 12:49:40 on Dec 06,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd(49): (vopt-1549) At instance UUT the actual expression and the port 'input' of entity 'seven_seg_driver.seven_seg_driver' have different sizes:  ([32,16]).
#         Region: /seven_seg_driver_tb/UUT
# ** Error (suppressible): C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd(50): (vopt-1549) At instance UUT the actual expression and the port 'output_signals' of entity 'seven_seg_driver.seven_seg_driver' have different sizes:  ([8,4]).
#         Region: /seven_seg_driver_tb/UUT
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./seven_seg_driver_run_msim_rtl_vhdl.do PAUSED at line 16
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:54:44 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 12:54:44 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:54:44 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 12:54:44 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:54:44 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture sim of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 12:54:44 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:54:44 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture sim of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 12:54:44 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 12:49:40 on Dec 06,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd(48): (vopt-1549) At instance UUT the actual expression and the port 'input' of entity 'seven_seg_driver.seven_seg_driver' have different sizes:  ([4,16]).
#         Region: /seven_seg_driver_tb/UUT
# ** Error (suppressible): C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd(49): (vopt-1549) At instance UUT the actual expression and the port 'output_signals' of entity 'seven_seg_driver.seven_seg_driver' have different sizes:  ([1,4]).
#         Region: /seven_seg_driver_tb/UUT
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./seven_seg_driver_run_msim_rtl_vhdl.do PAUSED at line 16
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:56 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 12:58:56 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:56 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 12:58:56 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:56 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture sim of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 12:58:56 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:58:56 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture sim of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 12:58:56 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 12:49:40 on Dec 06,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(sim)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftxwag2g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxwag2g
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:07:42 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 13:07:42 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:07:42 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 13:07:42 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:07:42 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 13:07:42 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:07:42 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 13:07:43 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 13:07:44 on Dec 06,2023, Elapsed time: 0:18:04
# Errors: 4, Warnings: 2
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 13:07:44 on Dec 06,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftsde6a5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsde6a5
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
run
# ** Note: test_var: 64161
#    Time: 150 us  Iteration: 0  Instance: /seven_seg_driver_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 200000500 ps  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 200000500 ps  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 200000500 ps  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 200000500 ps  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:39:02 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 13:39:02 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:39:03 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 13:39:03 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:39:03 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 13:39:03 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:39:03 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 13:39:03 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 13:39:04 on Dec 06,2023, Elapsed time: 0:31:20
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 13:39:04 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlfth51nbt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth51nbt
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:41:51 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 13:41:51 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:41:51 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 13:41:51 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:41:51 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 13:41:51 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:41:51 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 13:41:51 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 13:41:52 on Dec 06,2023, Elapsed time: 0:02:48
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 13:41:52 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlfti27gd3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti27gd3
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:53:55 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 13:53:55 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:53:55 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 13:53:55 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:53:55 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# ** Error: C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd(35): Variable declaration 'test_var' not allowed in this region.
# ** Note: C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd(100): VHDL Compiler exiting
# End time: 13:53:55 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
# Error in macro ./seven_seg_driver_run_msim_rtl_vhdl.do line 12
# c:/intelfpga_lite/22.1/questa_fse/win64/vcom failed.
#     while executing
# "vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}"
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:56:03 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 13:56:03 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:56:03 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 13:56:03 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:56:03 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 13:56:03 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:56:03 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 13:56:03 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 13:56:05 on Dec 06,2023, Elapsed time: 0:14:13
# Errors: 1, Warnings: 2
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 13:56:05 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftjbym97".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjbym97
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:03:01 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 14:03:01 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:03:01 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 14:03:01 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:03:01 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 14:03:01 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:03:01 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 14:03:01 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 14:03:02 on Dec 06,2023, Elapsed time: 0:06:57
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 14:03:03 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftvg0eke".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvg0eke
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:15:43 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 17:15:43 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:15:43 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 17:15:44 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:15:44 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 17:15:44 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:15:44 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 17:15:44 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 17:15:45 on Dec 06,2023, Elapsed time: 3:12:42
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 17:15:45 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlft00m5cd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft00m5cd
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:18:22 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 17:18:22 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:18:22 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 17:18:22 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:18:22 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 17:18:22 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:18:23 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 17:18:23 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 17:18:24 on Dec 06,2023, Elapsed time: 0:02:39
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 17:18:24 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftr8m1as".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr8m1as
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:34:40 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 17:34:40 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:34:40 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 17:34:40 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:34:40 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 17:34:40 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:34:40 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 17:34:40 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 17:34:41 on Dec 06,2023, Elapsed time: 0:16:17
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 17:34:41 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftkxg15t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkxg15t
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:43:22 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 17:43:22 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:43:22 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 17:43:22 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:43:22 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 17:43:22 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:43:22 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 17:43:22 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 17:43:23 on Dec 06,2023, Elapsed time: 0:08:42
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 17:43:23 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftdwrhcn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdwrhcn
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:45:59 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 17:45:59 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:45:59 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 17:45:59 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:45:59 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 17:45:59 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:45:59 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 17:45:59 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 17:46:01 on Dec 06,2023, Elapsed time: 0:02:38
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 17:46:01 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftxjx9e2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxjx9e2
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:47:14 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 17:47:15 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:47:15 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 17:47:15 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:47:15 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 17:47:15 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:47:15 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 17:47:15 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 17:47:16 on Dec 06,2023, Elapsed time: 0:01:15
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 17:47:16 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlft9c7h3s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9c7h3s
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:02:47 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 18:02:48 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:02:48 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 18:02:48 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:02:48 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:02:48 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:02:48 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:02:48 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 18:02:49 on Dec 06,2023, Elapsed time: 0:15:33
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 18:02:49 on Dec 06,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlft5xnhaj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5xnhaj
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:03:27 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 18:03:27 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:03:27 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 18:03:27 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:03:27 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:03:27 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:03:27 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:03:28 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 18:03:29 on Dec 06,2023, Elapsed time: 0:00:40
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 18:03:29 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlft9zdhts".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9zdhts
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:05:32 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 18:05:32 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:05:32 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 18:05:32 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:05:32 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:05:32 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:05:32 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:05:33 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 18:05:34 on Dec 06,2023, Elapsed time: 0:02:05
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 18:05:34 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlfts8rsyx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts8rsyx
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:15:06 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 18:15:06 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:15:07 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 18:15:07 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:15:07 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:15:07 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:15:07 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:15:07 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 18:15:08 on Dec 06,2023, Elapsed time: 0:09:34
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 18:15:08 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlft7cvnqf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7cvnqf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:28:41 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 18:28:41 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:28:41 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 18:28:41 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:28:41 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:28:41 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:28:41 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:28:41 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 18:28:42 on Dec 06,2023, Elapsed time: 0:13:34
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 18:28:42 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlft1e6cdb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1e6cdb
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:40:23 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 18:40:23 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:40:24 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 18:40:24 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:40:24 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:40:24 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:40:24 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:40:24 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 18:40:25 on Dec 06,2023, Elapsed time: 0:11:43
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 18:40:25 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlft9a9z4d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9a9z4d
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:47:15 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 18:47:15 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:47:15 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 18:47:15 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:47:15 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:47:15 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:47:15 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:47:15 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 18:47:16 on Dec 06,2023, Elapsed time: 0:06:51
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 18:47:16 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlft0mgg72".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0mgg72
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:50:37 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 18:50:37 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:50:37 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 18:50:37 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:50:37 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:50:37 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:50:37 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:50:37 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 18:50:38 on Dec 06,2023, Elapsed time: 0:03:22
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 18:50:38 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftgerjc4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgerjc4
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:51:45 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 18:51:45 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:51:45 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 18:51:45 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:51:45 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:51:45 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:51:45 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:51:45 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 18:51:47 on Dec 06,2023, Elapsed time: 0:01:09
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 18:51:47 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftgan88w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgan88w
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:53:15 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 18:53:15 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:53:15 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 18:53:15 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:53:15 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:53:15 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:53:15 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:53:15 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 18:53:16 on Dec 06,2023, Elapsed time: 0:01:29
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 18:53:16 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftvey66y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvey66y
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:58:12 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 18:58:12 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:58:12 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 18:58:12 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:58:12 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:58:12 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:58:12 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 18:58:12 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 18:58:13 on Dec 06,2023, Elapsed time: 0:04:57
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 18:58:13 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftje3dj4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftje3dj4
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:02:33 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 19:02:33 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:02:33 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 19:02:33 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:02:33 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:02:33 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:02:33 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:02:33 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 19:02:34 on Dec 06,2023, Elapsed time: 0:04:21
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 19:02:34 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlft6f44mj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6f44mj
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:04:46 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 19:04:46 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:04:46 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 19:04:46 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:04:46 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:04:46 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:04:46 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:04:46 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 19:04:47 on Dec 06,2023, Elapsed time: 0:02:13
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 19:04:48 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftjja2rf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjja2rf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:06:02 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 19:06:02 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:06:02 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 19:06:02 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:06:02 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:06:02 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:06:02 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:06:02 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 19:06:03 on Dec 06,2023, Elapsed time: 0:01:15
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 19:06:03 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlft01qfn7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft01qfn7
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
add wave -position end  sim:/seven_seg_driver_tb/UUT/input
add wave -position end  sim:/seven_seg_driver_tb/UUT/input
add wave -position end  sim:/seven_seg_driver_tb/UUT/input
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:10:50 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 19:10:50 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:10:50 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 19:10:50 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:10:50 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:10:51 on Dec 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:10:51 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:10:51 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 19:10:52 on Dec 06,2023, Elapsed time: 0:04:49
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 19:10:52 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftfyix0b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfyix0b
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:15:42 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 19:15:42 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:15:42 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 19:15:42 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:15:42 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:15:42 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:15:42 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:15:42 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 19:15:43 on Dec 06,2023, Elapsed time: 0:04:51
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 19:15:43 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlft907ef2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft907ef2
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:17:35 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 19:17:35 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:17:35 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 19:17:35 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:17:35 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:17:35 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:17:35 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:17:35 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 19:17:36 on Dec 06,2023, Elapsed time: 0:01:53
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 19:17:36 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlft982s72".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft982s72
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:18:59 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 19:18:59 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:18:59 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 19:18:59 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:18:59 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:18:59 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:18:59 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:18:59 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 19:19:01 on Dec 06,2023, Elapsed time: 0:01:25
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 19:19:01 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlft65tezw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft65tezw
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:21:00 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 19:21:00 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:21:00 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 19:21:00 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:21:00 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:21:00 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:21:00 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:21:00 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 19:21:02 on Dec 06,2023, Elapsed time: 0:02:01
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 19:21:02 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlfttwq670".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttwq670
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
do seven_seg_driver_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is D00D@GAMEON.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is D00D@GAMEON.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib seven_seg_driver
# ** Warning: (vlib-34) Library already exists at "seven_seg_driver".
# Errors: 0, Warnings: 1
# vmap seven_seg_driver seven_seg_driver
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap seven_seg_driver seven_seg_driver 
# Modifying modelsim.ini
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:29:30 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package seven_seg_driver_pkg
# -- Compiling package body seven_seg_driver_pkg
# -- Loading package seven_seg_driver_pkg
# End time: 19:29:30 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:29:31 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver
# -- Compiling architecture syn of seven_seg_driver
# End time: 19:29:31 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work seven_seg_driver {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:29:31 on Dec 06,2023
# vcom -reportprogress 300 -93 -work seven_seg_driver C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:29:31 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:29:31 on Dec 06,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/seven_seg_driver/seven_seg_driver_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package seven_seg_driver_pkg
# -- Compiling entity seven_seg_driver_tb
# -- Compiling architecture tb of seven_seg_driver_tb
# -- Loading entity seven_seg_driver
# End time: 19:29:31 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs="+acc"  seven_seg_driver_tb
# End time: 19:29:32 on Dec 06,2023, Elapsed time: 0:08:30
# Errors: 0, Warnings: 6
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L seven_seg_driver -voptargs=""+acc"" seven_seg_driver_tb 
# Start time: 19:29:32 on Dec 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading seven_seg_driver.seven_seg_driver_pkg(body)
# Loading work.seven_seg_driver_tb(tb)#1
# Loading seven_seg_driver.seven_seg_driver(syn)#1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: D00D  Hostname: GAMEON  ProcessID: 24988
#           Attempting to use alternate WLF file "./wlftkwebb6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkwebb6
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(0)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 0  Region: /seven_seg_driver_tb/UUT/gen_SEG_CTRLS(1)
