{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489261801149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489261801150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 11 14:50:00 2017 " "Processing started: Sat Mar 11 14:50:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489261801150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489261801150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analyze_file=\"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analyze_file=\"C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489261801150 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1489261801439 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" select_encode_logic_sel.vhd(26) " "VHDL syntax error at select_encode_logic_sel.vhd(26) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489261802028 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" select_encode_logic_sel.vhd(31) " "VHDL syntax error at select_encode_logic_sel.vhd(31) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489261802028 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" select_encode_logic_sel.vhd(36) " "VHDL syntax error at select_encode_logic_sel.vhd(36) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489261802028 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" select_encode_logic_sel.vhd(41) " "VHDL syntax error at select_encode_logic_sel.vhd(41) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489261802028 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" select_encode_logic_sel.vhd(46) " "VHDL syntax error at select_encode_logic_sel.vhd(46) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489261802028 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" select_encode_logic_sel.vhd(51) " "VHDL syntax error at select_encode_logic_sel.vhd(51) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489261802028 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" select_encode_logic_sel.vhd(88) " "VHDL syntax error at select_encode_logic_sel.vhd(88) near text \"process\";  expecting \"if\"" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/andre/Documents/Queens 16-17/Comp Eng/ELEC 374/Project/Code/select_encode_logic_sel.vhd" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1489261802029 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 7 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489261802075 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 11 14:50:02 2017 " "Processing ended: Sat Mar 11 14:50:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489261802075 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489261802075 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489261802075 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489261802075 ""}
