#include "instruction.h"

static uint64_t decode_od(od_t od) {
    if (od.type == IMM) {
        // org
        // return *(uint64_t *)&od.imm;
        // my
        return (uint64_t)&od.imm;
    } else if (od.type == REG) {
        return (uint64_t)od.reg1;
    } else {
        // mm
        uint64_t vaddr;

        switch (od.type) {
            case MM_IMM:
                vaddr = od.imm;
                break;
            case MM_REG:
                vaddr = *od.reg1;
                break;
            case MM_IMM_REG:
                vaddr = od.imm + *od.reg1;
                break;
            case MM_REG1_REG2:
                vaddr = *od.reg1 + *od.reg2;
                break;
            case MM_IMM_REG1_REG2:
                vaddr = od.imm + *od.reg1 + *od.reg2;
                break;
            case MM_REG2_S:
                vaddr = *od.reg2 * od.scal;
                break;
            case MM_IMM_REG2_S:
                vaddr = od.imm + *od.reg2 * od.scal;
                break;
            case MM_REG1_REG2_S:
                vaddr = *od.reg1 + *od.reg2 * od.scal;
                break;
            case MM_IMM_REG1_REG2_S:
                vaddr = od.imm + *od.reg1 + *od.reg2 * od.scal;
                break;
        }
    }
}

void push_reg_handler(uint64_t src, uint64_t dst){
    reg.rsp -= 1;
    reg.rsp = *(uint64_t *)src;
};

void pop_reg_handler(uint64_t src, uint64_t dst) {
    
}

void mov_reg_reg_handler(uint64_t src, uint64_t dst) {
    *(uint64_t *)dst = *(uint64_t *)src;
}

void add_reg_reg_handler(uint64_t src, uint64_t dst) {
    *(uint64_t *)dst = *(uint64_t *)src + *(uint64_t *)dst;
    reg.rip = reg.rip + sizeof(inst_t);
}

void instruction_cycle() {
    inst_t *instr = (inst_t *)reg.rip;

    uint64_t src = decode_od(instr->src);
    uint64_t dst = decode_od(instr->dst);

    handler_t handler = handler_table[instr->op];
    handler(src, dst);
}