Coverage Report by instance with details

=================================================================================
=== Instance: /top_module/spi_intf
=== Design Unit: work.SPI_IF
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         16        16         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top_module/spi_intf --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                    dut_state[2-0]           1           1      100.00 
                                             rst_n           1           1      100.00 

Total Node Count     =          8 
Toggled Node Count   =          8 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (16 of 16 bins)

=================================================================================
=== Instance: /top_module/spi_intf_golden
=== Design Unit: work.SPI_IF
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         16        10         6    62.50%

================================Toggle Details================================

Toggle Coverage for instance /top_module/spi_intf_golden --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                    dut_state[2-0]           0           0        0.00 
                                             rst_n           1           1      100.00 

Total Node Count     =          8 
Toggled Node Count   =          5 
Untoggled Node Count =          3 

Toggle Coverage      =      62.50% (10 of 16 bins)

=================================================================================
=== Instance: /top_module/RAM_intf_DUT
=== Design Unit: work.RAM_intf
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top_module/RAM_intf_DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[9-0]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /top_module/RAM_intf_Golden
=== Design Unit: work.RAM_intf
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top_module/RAM_intf_Golden --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[9-0]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /top_module/DUT/m1
=== Design Unit: work.project
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        37        36         1    97.29%

================================Branch Details================================

Branch Coverage for instance /top_module/DUT/m1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File project_spi.v
------------------------------------IF Branch------------------------------------
    21                                     23826     Count coming in to IF
    21              1                        513     if(rst_n==0)
    23              1                      23313     else cs<=ns;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    28                                     59434     Count coming in to CASE
    29              1                      12851     IDLE: begin
    35              1                       8740     CHK_CMD: 
    50              1                      18861     WRITE: 
    57              1                      10295     READ_ADD:
    65              1                       8686     READ_DATA:
    73              1                          1     default:ns=IDLE;
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    30                                     12851     Count coming in to IF
    30              1                       6851     if(SS_n==0)
    32              1                       6000     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                      8740     Count coming in to IF
    37              1                    ***0***     if(SS_n==1)
    39              1                       4368     else if(SS_n==0 && MOSI==0)
    41              1                       1441     else if(SS_n==0 && MOSI==1 && flag==1)
    45              1                       2931     else 
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    52                                     18861     Count coming in to IF
    52              1                      15952     if(SS_n==0)
    54              1                       2909     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                     10295     Count coming in to IF
    59              1                       8817     if(SS_n==0)
    62              1                       1478     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                      8686     Count coming in to IF
    67              1                       7245     if(SS_n==0)
    69              1                       1441     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                     89930     Count coming in to IF
    81              1                       1188     if(!rst_n) begin
    88              1                      88742     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    90                                     88742     Count coming in to CASE
    92              1                       5828     IDLE:
    101             1                      31998     WRITE:begin
    116             1                      16267     READ_ADD:begin
    131             1                      28820     READ_DATA: begin    
                                            5829     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    102                                    31998     Count coming in to IF
    102             1                       2909     if(i==0) begin
    108             1                      29089     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                    16267     Count coming in to IF
    117             1                       1479     if(i==0) begin
    124             1                      14788     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    133                                    28820     Count coming in to IF
    133             1                       2882     if(i==0) begin
    139             1                      25938     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                    28820     Count coming in to IF
    145             1                      12969     if(tx_valid==1) begin
                                           15851     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    148                                    12969     Count coming in to IF
    148             1                       2882        if(k==7) begin
    152             1                      10087        else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         6         3    66.66%

================================Condition Details================================

Condition Coverage for instance /top_module/DUT/m1 --

  File project_spi.v
----------------Focused Condition View-------------------
Line       39 Item    1  (SS_n ~| MOSI)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        SS_n         N  '_1' not hit             Hit '_1'
        MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  SS_n_0                ~MOSI                         
  Row   2:    ***0***  SS_n_1                ~MOSI                         
  Row   3:          1  MOSI_0                ~SS_n                         
  Row   4:          1  MOSI_1                ~SS_n                         

----------------Focused Condition View-------------------
Line       41 Item    1  ((~SS_n && MOSI) && flag)
Condition totals: 1 of 3 input terms covered = 33.33%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        SS_n         N  '_1' not hit             Hit '_1'
        MOSI         N  '_0' not hit             Hit '_0'
        flag         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  SS_n_0                (flag && MOSI)                
  Row   2:    ***0***  SS_n_1                -                             
  Row   3:    ***0***  MOSI_0                ~SS_n                         
  Row   4:          1  MOSI_1                (flag && ~SS_n)               
  Row   5:          1  flag_0                (~SS_n && MOSI)               
  Row   6:          1  flag_1                (~SS_n && MOSI)               

----------------Focused Condition View-------------------
Line       102 Item    1  (i == 0)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (i == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (i == 0)_0            -                             
  Row   2:          1  (i == 0)_1            -                             

----------------Focused Condition View-------------------
Line       117 Item    1  (i == 0)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (i == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (i == 0)_0            -                             
  Row   2:          1  (i == 0)_1            -                             

----------------Focused Condition View-------------------
Line       133 Item    1  (i == 0)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (i == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (i == 0)_0            -                             
  Row   2:          1  (i == 0)_1            -                             

----------------Focused Condition View-------------------
Line       148 Item    1  (k == 7)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (k == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (k == 7)_0            -                             
  Row   2:          1  (k == 7)_1            -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         7         1    87.50%

================================FSM Details================================

FSM Coverage for instance /top_module/DUT/m1 --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  29                IDLE                   0
  35             CHK_CMD                   1
  57            READ_ADD                   4
  65           READ_DATA                   3
  50               WRITE                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                6342          
                 CHK_CMD                5828          
                READ_ADD                2956          
               READ_DATA                2882          
                   WRITE                5818          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  31                   0                5828          IDLE -> CHK_CMD               
  47                   1                1478          CHK_CMD -> READ_ADD           
  43                   2                1441          CHK_CMD -> READ_DATA          
  40                   3                2909          CHK_CMD -> WRITE              
  63                   5                1478          READ_ADD -> IDLE              
  70                   6                1441          READ_DATA -> IDLE             
  55                   7                2909          WRITE -> IDLE                 
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  38                   4          CHK_CMD -> IDLE     


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         7         1    87.50%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      50        49         1    98.00%

================================Statement Details================================

Statement Coverage for instance /top_module/DUT/m1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File project_spi.v
    1                                                module project(MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
    2                                                parameter IDLE=3'b000;
    3                                                parameter CHK_CMD=3'b001;
    4                                                parameter WRITE=3'b010;
    5                                                parameter READ_DATA=3'b011;
    6                                                parameter READ_ADD=3'b100;
    7                                                
    8                                                
    9                                                input MOSI,SS_n,clk,rst_n,tx_valid;
    10                                               input[7:0] tx_data;
    11                                               output reg [9:0] rx_data;
    12                                               output reg rx_valid;
    13                                               output reg MISO;
    14                                               
    15                                               reg flag;
    16                                               reg [2:0] cs,ns;
    17                                               reg[3:0] i,k;
    18                                               
    19              1                      23826     always@(posedge clk or negedge rst_n)
    20                                               begin
    21                                               if(rst_n==0)
    22              1                        513     cs<=IDLE;
    23              1                      23313     else cs<=ns;
    24                                               end
    25                                               
    26              1                      59434     always@(cs,SS_n,MOSI)
    27                                               begin
    28                                               case(cs)
    29                                               IDLE: begin
    30                                               if(SS_n==0)
    31              1                       6851     ns=CHK_CMD;
    32                                               else
    33              1                       6000     ns<=IDLE;
    34                                               end
    35                                               CHK_CMD: 
    36                                               begin
    37                                               if(SS_n==1)
    38              1                    ***0***     ns<=IDLE;
    39                                               else if(SS_n==0 && MOSI==0)
    40              1                       4368     ns=WRITE;
    41                                               else if(SS_n==0 && MOSI==1 && flag==1)
    42                                               begin
    43              1                       1441     ns=READ_DATA;
    44                                               end
    45                                               else 
    46                                               begin
    47              1                       2931     ns=READ_ADD;
    48                                               end
    49                                               end
    50                                               WRITE: 
    51                                               begin
    52                                               if(SS_n==0)
    53              1                      15952     ns=WRITE;
    54                                               else
    55              1                       2909     ns=IDLE;
    56                                               end
    57                                               READ_ADD:
    58                                               begin
    59                                               if(SS_n==0)
    60              1                       8817     ns=READ_ADD;
    61                                               
    62                                               else
    63              1                       1478     ns=IDLE;
    64                                               end
    65                                               READ_DATA:
    66                                               begin
    67                                               if(SS_n==0)
    68              1                       7245     ns=READ_DATA;
    69                                               else
    70              1                       1441     ns=IDLE;
    71                                               end
    72                                               
    73              1                          1     default:ns=IDLE;
    74                                               
    75                                               endcase
    76                                               end
    77                                               
    78              1                      89930     always@(posedge clk or negedge rst_n)
    79                                               begin
    80                                               
    81                                               if(!rst_n) begin
    82              1                       1188           rx_valid<=0;
    83              1                       1188           MISO<=0;
    84              1                       1188           rx_data<=0;
    85              1                       1188           flag<=0;
    86                                                     end
    87                                               
    88                                               else begin
    89                                               
    90                                               case (cs)
    91                                               
    92                                               IDLE:
    93                                               begin
    94              1                       5828           rx_valid<=0;
    95              1                       5828           MISO<=0;
    96              1                       5828           i<=9;
    97              1                       5828           k<=0;
    98                                                     end
    99                                               
    100                                              
    101                                              WRITE:begin
    102                                              if(i==0) begin
    103             1                       2909     rx_data[i]<=MOSI;
    104             1                       2909     rx_valid<=1;
    105             1                       2909     i<=9;
    106                                              end
    107                                              
    108                                              else begin
    109             1                      29089     rx_data[i]<=MOSI;
    110             1                      29089     i<=i-1;
    111             1                      29089     rx_valid<=0;
    112                                              end
    113                                              
    114                                              end
    115                                              
    116                                              READ_ADD:begin
    117                                              if(i==0) begin
    118             1                       1479     rx_data[i]<=MOSI;
    119             1                       1479     rx_valid<=1;
    120             1                       1479     flag<=1;
    121             1                       1479     i<=9;
    122                                              end
    123                                              
    124                                              else begin
    125             1                      14788     rx_data[i]<=MOSI;
    126             1                      14788     i<=i-1;
    127             1                      14788     rx_valid<=0;
    128                                              end
    129                                              end
    130                                              
    131                                              READ_DATA: begin    
    132                                                    
    133                                              if(i==0) begin
    134             1                       2882     rx_valid<=1;
    135             1                       2882     rx_data[i]<=MOSI;
    136             1                       2882     i<=9;
    137                                              end
    138                                              
    139                                              else begin
    140             1                      25938     rx_data[i]<=MOSI;
    141             1                      25938     i<=i-1;
    142             1                      25938     rx_valid<=0;
    143                                              end
    144                                              
    145                                              if(tx_valid==1) begin
    146                                              
    147             1                      12969        rx_valid<=0;
    148                                                 if(k==7) begin
    149             1                       2882        flag<=0;
    150             1                       2882        MISO<=tx_data[7-k];
    151                                                 end
    152                                                 else begin
    153             1                      10087        MISO<=tx_data[7-k];
    154             1                      10087        k=k+1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         80        78         2    97.50%

================================Toggle Details================================

Toggle Coverage for instance /top_module/DUT/m1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                           cs[2-0]           1           1      100.00 
                                              flag           1           1      100.00 
                                            i[3-0]           1           1      100.00 
                                              k[3]           0           0        0.00 
                                            k[2-0]           1           1      100.00 
                                           ns[2-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[9-0]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         40 
Toggled Node Count   =         39 
Untoggled Node Count =          1 

Toggle Coverage      =      97.50% (78 of 80 bins)

=================================================================================
=== Instance: /top_module/DUT/m2/RAM_AS
=== Design Unit: work.RAM_assertions
=================================================================================

Assertion Coverage:
    Assertions                       3         3         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top_module/DUT/m2/RAM_AS/reset_assertion
                     RAM_assertions.sv(13)              0          1
/top_module/DUT/m2/RAM_AS/a_tx_check_high
                     RAM_assertions.sv(31)              0          1
/top_module/DUT/m2/RAM_AS/a_tx_check_low
                     RAM_assertions.sv(34)              0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top_module/DUT/m2/RAM_AS

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_assertions.sv
------------------------------------IF Branch------------------------------------
    12                                      3087     Count coming in to IF
    12              1                        247         if(!rst_n) begin
                                            2840     All False Count
Branch totals: 2 hits of 2 branches = 100.00%



Directive Coverage:
    Directives                       3         3         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top_module/DUT/m2/RAM_AS/cover_assertion 
                                         RAM_assertions Verilog  SVA  RAM_assertions.sv(14)
                                                                               169 Covered   
/top_module/DUT/m2/RAM_AS/c_tx_check_high 
                                         RAM_assertions Verilog  SVA  RAM_assertions.sv(32)
                                                                              1442 Covered   
/top_module/DUT/m2/RAM_AS/c_tx_check_low RAM_assertions Verilog  SVA  RAM_assertions.sv(35)
                                                                              4261 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top_module/DUT/m2/RAM_AS --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_assertions.sv
    1                                                module RAM_assertions(din,rx_valid,tx_valid,dout,clk,rst_n);
    2                                                    
    3                                                parameter ADDR_SIZE = 8, MEM_DEPTH =256;
    4                                                
    5                                                input logic rx_valid,tx_valid,clk,rst_n;
    6                                                input logic [9:0] din;
    7                                                input logic [7:0] dout;
    8                                                
    9                                                
    10              1                       3087     always @(*) begin

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top_module/DUT/m2/RAM_AS --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[9-0]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /top_module/DUT/m2
=== Design Unit: work.spi_ram
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%

================================Branch Details================================

Branch Coverage for instance /top_module/DUT/m2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File project_ram.v
------------------------------------IF Branch------------------------------------
    17                                     46299     Count coming in to IF
    17              1                        338     if(rst_n==0) begin
    24              1                       5828     else if(rx_valid==1) begin
                                           40133     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    25                                      5828     Count coming in to IF
    25              1                       1478      if(din[9:8]==2'b00) begin 
    29              1                       1430      else if(din[9:8]==2'b01) begin
    33              1                       1478      else if(din[9:8]==2'b10) begin
    37              1                       1442      else if(din[9:8]==2'b11) begin
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         3         1    75.00%

================================Condition Details================================

Condition Coverage for instance /top_module/DUT/m2 --

  File project_ram.v
----------------Focused Condition View-------------------
Line       25 Item    1  (din[9:8] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (din[9:8] == 0)_0     -                             
  Row   2:          1  (din[9:8] == 0)_1     -                             

----------------Focused Condition View-------------------
Line       29 Item    1  (din[9:8] == 1)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (din[9:8] == 1)_0     -                             
  Row   2:          1  (din[9:8] == 1)_1     -                             

----------------Focused Condition View-------------------
Line       33 Item    1  (din[9:8] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (din[9:8] == 2)_0     -                             
  Row   2:          1  (din[9:8] == 2)_1     -                             

----------------Focused Condition View-------------------
Line       37 Item    1  (din[9:8] == 3)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 3)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (din[9:8] == 3)_0     -                             
  Row   2:          1  (din[9:8] == 3)_1     -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top_module/DUT/m2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File project_ram.v
    1                                                module spi_ram(din,rx_valid,tx_valid,dout,clk,rst_n);
    2                                                
    3                                                parameter MEM_DEPTH = 256,ADDR_SIZE=8;
    4                                                
    5                                                input [9:0] din;
    6                                                input rx_valid;
    7                                                input clk,rst_n;
    8                                                output reg tx_valid;
    9                                                output reg[7:0] dout;
    10                                               
    11                                               
    12                                               reg [ADDR_SIZE-1:0] WRITE_ADD,READ_ADD;
    13                                               reg[ADDR_SIZE-1:0] mem[MEM_DEPTH-1:0];
    14                                               
    15                                               
    16              1                      46299     always@(posedge clk or negedge rst_n) begin
    17                                               if(rst_n==0) begin
    18              1                        338     dout<=0;
    19              1                        338     tx_valid<=0;
    20              1                        338     WRITE_ADD<=0;
    21              1                        338     READ_ADD<=0;
    22                                               end
    23                                               
    24                                               else if(rx_valid==1) begin
    25                                                if(din[9:8]==2'b00) begin 
    26              1                       1478      WRITE_ADD<=din[7:0];
    27              1                       1478      tx_valid<=0;
    28                                                end
    29                                                else if(din[9:8]==2'b01) begin
    30              1                       1430           mem[WRITE_ADD]<=din[7:0];
    31              1                       1430           tx_valid<=0;
    32                                                     end 
    33                                                else if(din[9:8]==2'b10) begin
    34              1                       1478           READ_ADD<=din[7:0];
    35              1                       1478           tx_valid<=0;
    36                                                     end
    37                                                else if(din[9:8]==2'b11) begin
    38              1                       1442           dout<=mem[READ_ADD];
    39              1                       1442           tx_valid<=1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top_module/DUT/m2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     READ_ADD[7-0]           1           1      100.00 
                                    WRITE_ADD[7-0]           1           1      100.00 
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /top_module/DUT/SPI_AS
=== Design Unit: work.SPI_assertions
=================================================================================

Assertion Coverage:
    Assertions                       2         2         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top_module/DUT/SPI_AS/reset_assertion
                     SPI_assertions.sv(6)               0          1
/top_module/DUT/SPI_AS/a_not_reading_data
                     SPI_assertions.sv(18)              0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top_module/DUT/SPI_AS

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_assertions.sv
------------------------------------IF Branch------------------------------------
    5                                       7011     Count coming in to IF
    5               1                        194         if(!asser.rst_n) begin
                                            6817     All False Count
Branch totals: 2 hits of 2 branches = 100.00%



Directive Coverage:
    Directives                       2         2         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top_module/DUT/SPI_AS/cover_assertion   SPI_assertions Verilog  SVA  SPI_assertions.sv(7)
                                                                               169 Covered   
/top_module/DUT/SPI_AS/c_not_reading_data 
                                         SPI_assertions Verilog  SVA  SPI_assertions.sv(19)
                                                                              4386 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top_module/DUT/SPI_AS --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_assertions.sv
    1                                                module SPI_assertions(SPI_IF asser);
    2                                                    
    3               1                       7011         always @(*) begin


=================================================================================
=== Instance: /top_module/DUT
=== Design Unit: work.spi_wrapper
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top_module/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_wrapper.sv
    1                                                module spi_wrapper(SPI_IF spi_intf);
    2                                                
    3                                                
    4                                                wire [9:0] W1;
    5                                                wire W2,W3;
    6                                                wire [7:0] W4;
    7                                                
    8               1                      17486     assign spi_intf.dut_state=m1.cs;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         40        40         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top_module/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           W1[0-9]           1           1      100.00 
                                                W2           1           1      100.00 
                                                W3           1           1      100.00 
                                           W4[0-7]           1           1      100.00 

Total Node Count     =         20 
Toggled Node Count   =         20 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (40 of 40 bins)

=================================================================================
=== Instance: /top_module/golden/RAM0
=== Design Unit: work.RAM_golden
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%

================================Branch Details================================

Branch Coverage for instance /top_module/golden/RAM0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_Golden.v
------------------------------------IF Branch------------------------------------
    21                                     48893     Count coming in to IF
    21              1                        338             if (!rst_n) begin
    27              1                       5828             else if (rx_valid) begin
                                           42727     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    28                                      5828     Count coming in to CASE
    29              1                       1478                     WRITE_ADD: begin 
    33              1                       1430                     WRITE_DATA:begin
    37              1                       1478                     READ_ADD:begin
    41              1                       1442                     READ_DATA:begin
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top_module/golden/RAM0 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_Golden.v
    2                                                module RAM_golden(
    3                                                    input [9:0] din,
    4                                                    input clk,
    5                                                    input rst_n,
    6                                                    input rx_valid,
    7                                                    output reg[7:0] dout,
    8                                                    output reg tx_valid
    9                                                );
    10                                               
    11                                                   parameter MEM_DEPTH = 256;
    12                                                   parameter ADDR_SIZE = 8;
    13                                               
    14                                                   localparam WRITE_ADD=2'b00,WRITE_DATA=2'b01,READ_ADD=2'b10,READ_DATA=2'b11; 
    15                                               
    16                                                   reg [7:0] memory [MEM_DEPTH-1:0];
    17                                                   reg [ADDR_SIZE-1:0] wr_addr;
    18                                                   reg [ADDR_SIZE-1:0] rd_addr;
    19                                               
    20              1                      48893         always @(posedge clk or negedge rst_n) begin
    21                                                       if (!rst_n) begin
    22              1                        338                 wr_addr <= 0;
    23              1                        338                 rd_addr <= 0;
    24              1                        338                 dout<=0;
    25              1                        338                 tx_valid<=0;
    26                                                       end 
    27                                                       else if (rx_valid) begin
    28                                                           case (din[9:8])
    29                                                               WRITE_ADD: begin 
    30              1                       1478                         wr_addr <= din[7:0];
    31              1                       1478                         tx_valid<=0;             
    32                                                                   end
    33                                                               WRITE_DATA:begin
    34              1                       1430                          memory[wr_addr] <= din[7:0];
    35              1                       1430                          tx_valid<=0;
    36                                                                    end
    37                                                               READ_ADD:begin
    38              1                       1478                         rd_addr <= din[7:0];
    39              1                       1478                         tx_valid<=0;
    40                                                                   end
    41                                                               READ_DATA:begin
    42              1                       1442                     dout<=memory[rd_addr];
    43              1                       1442                     tx_valid<=1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top_module/golden/RAM0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                      rd_addr[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 
                                      wr_addr[7-0]           1           1      100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /top_module/golden/spi_slave_g
=== Design Unit: work.spi_slave_golden
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        37        36         1    97.29%

================================Branch Details================================

Branch Coverage for instance /top_module/golden/spi_slave_g

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_golden.v
------------------------------------CASE Branch------------------------------------
    21                                     62391     Count coming in to CASE
    22              1                      12888     	IDLE: begin
    30              1                       8740     	CHK_CMD: begin
    47              1                      18861     	WRITE: begin
    55              1                      11773     	READ_ADD: begin
    63              1                      10127     	READ_DATA: begin
    71              1                          2     	default:ns=IDLE;
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    23                                     12888     Count coming in to IF
    23              1                       6000     		if(SS_n == 1) begin
    26              1                       6888     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    31                                      8740     Count coming in to IF
    31              1                    ***0***     		if (SS_n == 1) begin
    34              1                       4368     		else if (SS_n == 0 && MOSI == 0) begin
    37              1                       4372     		else begin
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    38                                      4372     Count coming in to IF
    38              1                       1441     			if (DONE_ADDR == 1) begin
    41              1                       2931     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    48                                     18861     Count coming in to IF
    48              1                       2909     		if (SS_n == 1) begin
    51              1                      15952     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                     11773     Count coming in to IF
    56              1                       1478     		if (SS_n == 1) begin
    59              1                      10295     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                     10127     Count coming in to IF
    64              1                       1441     		if (SS_n == 1) begin
    67              1                       8686     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                     89930     Count coming in to IF
    79              1                       1188     	if(rst_n==0) begin
    86              1                       5828         else if (cs==IDLE) begin
    94              1                      31998     	else if(cs==WRITE) begin 
    110             1                      16267     	else if(cs==READ_ADD) begin
    125             1                      28820         else if(cs==READ_DATA) begin
                                            5829     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    95                                     31998     Count coming in to IF
    95              1                       2909     	  	 if(i==9) begin
    101             1                      29089            else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    111                                    16267     Count coming in to IF
    111             1                       1479     	  	 if(i==9) begin
    118             1                      14788               else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    126                                    28820     Count coming in to IF
    126             1                       2882         	   if(i==9) begin 
    131             1                      25938               else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    137                                    28820     Count coming in to IF
    137             1                      12969             if(tx_valid==1) begin
                                           15851     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    140                                    12969     Count coming in to IF
    140             1                       2882     		   if(j==7) begin
    144             1                      10087                else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    155                                    23826     Count coming in to IF
    155             1                        513     	if(~rst_n)
    157             1                      23313     	else
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10         9         1    90.00%

================================Condition Details================================

Condition Coverage for instance /top_module/golden/spi_slave_g --

  File spi_slave_golden.v
----------------Focused Condition View-------------------
Line       34 Item    1  (SS_n ~| MOSI)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        SS_n         N  '_1' not hit             Hit '_1'
        MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  SS_n_0                ~MOSI                         
  Row   2:    ***0***  SS_n_1                ~MOSI                         
  Row   3:          1  MOSI_0                ~SS_n                         
  Row   4:          1  MOSI_1                ~SS_n                         

----------------Focused Condition View-------------------
Line       86 Item    1  (cs == 0)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 0)_0           -                             
  Row   2:          1  (cs == 0)_1           -                             

----------------Focused Condition View-------------------
Line       94 Item    1  (cs == 2)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 2)_0           -                             
  Row   2:          1  (cs == 2)_1           -                             

----------------Focused Condition View-------------------
Line       95 Item    1  (i == 9)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (i == 9)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (i == 9)_0            -                             
  Row   2:          1  (i == 9)_1            -                             

----------------Focused Condition View-------------------
Line       110 Item    1  (cs == 4)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 4)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 4)_0           -                             
  Row   2:          1  (cs == 4)_1           -                             

----------------Focused Condition View-------------------
Line       111 Item    1  (i == 9)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (i == 9)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (i == 9)_0            -                             
  Row   2:          1  (i == 9)_1            -                             

----------------Focused Condition View-------------------
Line       125 Item    1  (cs == 3)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 3)_0           -                             
  Row   2:          1  (cs == 3)_1           -                             

----------------Focused Condition View-------------------
Line       126 Item    1  (i == 9)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (i == 9)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (i == 9)_0            -                             
  Row   2:          1  (i == 9)_1            -                             

----------------Focused Condition View-------------------
Line       140 Item    1  (j == 7)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (j == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (j == 7)_0            -                             
  Row   2:          1  (j == 7)_1            -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         7         1    87.50%

================================FSM Details================================

FSM Coverage for instance /top_module/golden/spi_slave_g --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  22                IDLE                   0
  30             CHK_CMD                   1
  55            READ_ADD                   4
  63           READ_DATA                   3
  47               WRITE                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                6342          
                 CHK_CMD                5828          
                READ_ADD                2956          
               READ_DATA                2882          
                   WRITE                5818          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  27                   0                5828          IDLE -> CHK_CMD               
  42                   1                1478          CHK_CMD -> READ_ADD           
  39                   2                1441          CHK_CMD -> READ_DATA          
  35                   3                2909          CHK_CMD -> WRITE              
  57                   5                1478          READ_ADD -> IDLE              
  65                   6                1441          READ_DATA -> IDLE             
  49                   7                2909          WRITE -> IDLE                 
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  32                   4          CHK_CMD -> IDLE     


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         7         1    87.50%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      52        51         1    98.07%

================================Statement Details================================

Statement Coverage for instance /top_module/golden/spi_slave_g --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_golden.v
    1                                                module  spi_slave_golden(MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
    2                                                parameter IDLE=3'b000;
    3                                                parameter CHK_CMD=3'b001;
    4                                                parameter WRITE=3'b010;
    5                                                parameter READ_ADD=3'b100;
    6                                                parameter READ_DATA=3'b011;
    7                                                
    8                                                
    9                                                input  MOSI,SS_n,tx_valid,clk,rst_n;
    10                                               input  [7:0] tx_data;
    11                                               output reg [9:0] rx_data;
    12                                               output reg MISO,rx_valid;
    13                                               
    14                                               reg [2:0] cs,ns;
    15              1                          1     reg DONE_ADDR=0;
    16                                               reg [3:0]i;
    17                                               reg [2:0]j;
    18                                               
    19                                               
    20              1                      62391     always @(*) begin
    21                                               	case(cs)
    22                                               	IDLE: begin
    23                                               		if(SS_n == 1) begin
    24              1                       6000     			ns = IDLE;
    25                                               		end
    26                                               		else begin
    27              1                       6888     			ns = CHK_CMD;
    28                                               		end
    29                                               	end
    30                                               	CHK_CMD: begin
    31                                               		if (SS_n == 1) begin
    32              1                    ***0***     			ns = IDLE;
    33                                               		end
    34                                               		else if (SS_n == 0 && MOSI == 0) begin
    35              1                       4368     			ns = WRITE;
    36                                               		end
    37                                               		else begin
    38                                               			if (DONE_ADDR == 1) begin
    39              1                       1441     				ns = READ_DATA;
    40                                               			end
    41                                               			else begin
    42              1                       2931     				ns = READ_ADD;
    43                                               			end
    44                                               		end
    45                                               
    46                                               	end
    47                                               	WRITE: begin
    48                                               		if (SS_n == 1) begin
    49              1                       2909     			ns = IDLE;
    50                                               		end
    51                                               		else begin
    52              1                      15952     			ns = WRITE;
    53                                               		end
    54                                               	end
    55                                               	READ_ADD: begin
    56                                               		if (SS_n == 1) begin
    57              1                       1478     			ns = IDLE;
    58                                               		end
    59                                               		else begin
    60              1                      10295     			ns = READ_ADD;
    61                                               		end
    62                                               	end
    63                                               	READ_DATA: begin
    64                                               		if (SS_n == 1) begin
    65              1                       1441     			ns = IDLE;
    66                                               		end
    67                                               		else begin
    68              1                       8686     			ns = READ_DATA;
    69                                               		end
    70                                               	end
    71              1                          2     	default:ns=IDLE;
    72                                               	endcase
    73                                               end
    74                                               
    75                                               //**************************************************************************
    76                                               
    77              1                      89930     always@(posedge clk or negedge rst_n) begin
    78                                                   	
    79                                               	if(rst_n==0) begin
    80              1                       1188         		MISO<=0;
    81              1                       1188     	        DONE_ADDR<=0;
    82              1                       1188     			rx_valid<=0;
    83              1                       1188     			rx_data<=0;
    84                                                   	end
    85                                               		
    86                                                   else if (cs==IDLE) begin
    87              1                       5828         	   i <=4'b0;
    88              1                       5828         	   j <=4'b0;
    89              1                       5828     	       rx_valid <=0;
    90              1                       5828     	       MISO <= 0;
    91              1                       5828     		   rx_data<=0;
    92                                                   end
    93                                               
    94                                               	else if(cs==WRITE) begin 
    95                                               	  	 if(i==9) begin
    96              1                       2909              rx_valid<=1;
    97              1                       2909     		 rx_data[9-i] <= MOSI;
    98              1                       2909     		 i<=0;
    99                                               		 end
    100                                              
    101                                                     else begin
    102             1                      29089     	      rx_data[9-i] <= MOSI;
    103             1                      29089     	      i<=i+1;
    104             1                      29089     		  rx_valid<=0;
    105                                              	    end
    106                                              
    107                                              
    108                                              	end
    109                                              
    110                                              	else if(cs==READ_ADD) begin
    111                                              	  	 if(i==9) begin
    112             1                       1479              rx_valid<=1;
    113             1                       1479     		 rx_data[9-i] <= MOSI;
    114             1                       1479     		 i<=0;
    115             1                       1479     		 DONE_ADDR<=1;
    116                                              		 end
    117                                              
    118                                                        else begin
    119             1                      14788     	          rx_data[9-i] <= MOSI;
    120             1                      14788     	          i<=i+1;
    121             1                      14788     			  rx_valid<=0;
    122                                              	         end
    123                                                  end
    124                                              
    125                                                  else if(cs==READ_DATA) begin
    126                                                  	   if(i==9) begin 
    127             1                       2882                 rx_valid<=1;
    128             1                       2882     		    rx_data[9-i] <= MOSI;
    129             1                       2882     			i<=0;
    130                                              		   end
    131                                                        else begin
    132             1                      25938     	          rx_data[9-i] <= MOSI;
    133             1                      25938     	          i<=i+1;
    134             1                      25938     			  rx_valid<=0;
    135                                              	        end
    136                                              
    137                                                      if(tx_valid==1) begin
    138             1                      12969     		   rx_valid<=0;
    139                                              	       
    140                                              		   if(j==7) begin
    141             1                       2882     		   DONE_ADDR<=0;
    142             1                       2882     		   MISO <= tx_data[7-j];
    143                                              		   end
    144                                                         else begin
    145             1                      10087     		   MISO <= tx_data[7-j];
    146             1                      10087     	       j<=j+1;
    147                                              	       end
    148                                                      end
    149                                              		 
    150                                              end
    151                                              end
    152                                              //***************************************************************************
    153                                              
    154             1                      23826     always@(posedge clk or negedge rst_n)begin
    155                                              	if(~rst_n)
    156             1                        513     		cs<=IDLE;
    157                                              	else
    158             1                      23313     		cs<=ns;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         78        78         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top_module/golden/spi_slave_g --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                         DONE_ADDR           1           1      100.00 
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                           cs[2-0]           1           1      100.00 
                                            i[3-0]           1           1      100.00 
                                            j[2-0]           1           1      100.00 
                                           ns[2-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[9-0]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         39 
Toggled Node Count   =         39 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (78 of 78 bins)

=================================================================================
=== Instance: /top_module/golden
=== Design Unit: work.SPI_Wrapper_Golden
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top_module/golden --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /top_module
=== Design Unit: work.top_module
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        18         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top_module --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top_module.sv
    4                                                module top_module();
    5                                                bit clk;
    6                                                
    7                                                initial begin
    8               1                          1     	forever
    9               1                     183415     	#1 clk=~clk;
    9               2                     183414     
    10                                               end 
    11                                               
    12                                               
    13                                               SPI_IF spi_intf(clk);
    14                                               SPI_IF spi_intf_golden(clk);
    15                                               RAM_intf RAM_intf_DUT(clk);
    16                                               RAM_intf RAM_intf_Golden(clk);
    17                                               
    18                                               spi_wrapper DUT(spi_intf);
    19                                               SPI_Wrapper_Golden golden(.clk(spi_intf_golden.clk),.MOSI(spi_intf_golden.MOSI),.rst_n(spi_intf_golden.rst_n),.SS_n(spi_intf_golden.SS_n),.MISO(spi_intf_golden.MISO));
    20                                               
    21                                               bind spi_wrapper SPI_assertions SPI_AS(spi_intf);
    22                                               bind DUT.m2 RAM_assertions RAM_AS(RAM_intf_DUT.din,RAM_intf_DUT.rx_valid,RAM_intf_DUT.tx_valid,RAM_intf_DUT.dout,RAM_intf_DUT.clk,RAM_intf_DUT.rst_n);
    23                                               
    24              1                        340     assign RAM_intf_DUT.rst_n=spi_intf.rst_n;
    25              1                      41406     assign RAM_intf_DUT.din=DUT.W1;
    26              1                       1516     assign RAM_intf_DUT.dout=DUT.W4;
    27              1                      11660     assign RAM_intf_DUT.rx_valid=DUT.W2;
    28              1                       2885     assign RAM_intf_DUT.tx_valid=DUT.W3;
    29                                               
    30              1                        340     assign RAM_intf_Golden.rst_n=spi_intf_golden.rst_n;
    31              1                      42819     assign RAM_intf_Golden.din=golden.rx_data;
    32              1                       1516     assign RAM_intf_Golden.dout=golden.tx_data;
    33              1                      11660     assign RAM_intf_Golden.rx_valid=golden.rx_valid;
    34              1                       2885     assign RAM_intf_Golden.tx_valid=golden.tx_valid;
    35                                               
    36                                               initial begin
    37                                               
    38              1                          1     	uvm_config_db#(virtual RAM_intf)::set(null, "uvm_test_top", "RAM_interface_DUT",RAM_intf_DUT);
    39              1                          1     	uvm_config_db#(virtual RAM_intf)::set(null, "uvm_test_top", "RAM_interface_golden",RAM_intf_Golden);
    40              1                          1     	uvm_config_db#(virtual SPI_IF)::set(null, "uvm_test_top", "SPI_interface_DUT",spi_intf);
    41              1                          1     	uvm_config_db#(virtual SPI_IF)::set(null, "uvm_test_top", "SPI_interface_golden",spi_intf_golden);
    42              1                          1     	run_test("spi_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top_module --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /seq_item
=== Design Unit: work.seq_item
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /seq_item

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File seq_item.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***     	`uvm_object_utils(spi_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                       6000     Count coming in to IF
    6               2                    ***0***     	`uvm_object_utils(spi_seq_item)
                                            6000     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***     	`uvm_object_utils(spi_seq_item)
    6               4                    ***0***     	`uvm_object_utils(spi_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                       6000     Count coming in to IF
    6               5                    ***0***     	`uvm_object_utils(spi_seq_item)
                                            6000     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***     	`uvm_object_utils(spi_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /seq_item --

  File seq_item.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         4         9    30.76%

================================Statement Details================================

Statement Coverage for instance /seq_item --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File seq_item.sv
    1                                                package seq_item;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                
    5                                                class spi_seq_item extends  uvm_sequence_item;
    6               1                    ***0***     	`uvm_object_utils(spi_seq_item)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                       6000     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                       6000     
    6              10                    ***0***     
    7                                                    
    8                                                    rand logic rst_n;
    9                                                    logic [2:0] dut_state;
    10                                                   rand static bit [10:0] data_in;
    11                                                   randc static bit [7:0] payload;
    12                                                   rand bit [2:0] control;
    13                                                   static bit past_control;
    14                                                   logic MISO,MISO_golden;
    15                                                   logic SS_n,MOSI;
    16                                               
    17                                               	function new(string name="spi_seq_item");
    18              1                     103710     	super.new(name);
    19                                                   endfunction : new
    20                                               
    21                                               
    22                                                   function string convert2string_stimulus();
    23              1                    ***0***         	return $sformatf("MOSI=0b%0b ,rst_n=0b%0b ,SS_n=0b%0b ,dut_state=0b%0b",MOSI, rst_n, SS_n, dut_state);
    24                                                   	
    25                                                   endfunction
    26                                               
    27                                               
    28                                                   constraint c_rst_n{ rst_n dist{0:=3,1:=97}; };
    29                                               
    30                                                   constraint c_data_in{data_in=={control,payload};  }
    31                                               
    32                                                   constraint c_data_write{
    33                                                       
    34                                                       control[2]==0;
    35                                                       control[1]==0;
    36                                               
    37                                                   }
    38                                                       
    39                                                   constraint c_data_read{
    40                                               
    41                                                       control[2]==1;
    42                                                       control[1]==1;
    43                                               
    44                                                   }
    45                                               
    46                                                   constraint c_r_w_rst{
    47                                               
    48                                                       if(rst_n){
    49                                                           
    50                                                           if(past_control==0){
    51                                                               control[0]==1;
    52                                                           }
    53                                                           if(past_control==1){
    54                                                               control[0]==0;
    55                                                           }
    56                                                       }
    57                                               
    58                                                       else if(!rst_n){
    59                                                           control[0]==1;
    60                                                       }
    61                                               
    62                                               
    63                                                   }
    64                                               
    65                                                   function void post_randomize;
    66                                                           
    67              1                       6000         past_control=control[0];


=================================================================================
=== Instance: /seq
=== Design Unit: work.seq
=================================================================================

Assertion Coverage:
    Assertions                       2         2         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/seq/spi_sequence_write/body/#ublk#31169#15/immed__19
                     sequence.sv(19)                    0          1
/seq/spi_sequence_read/body/#ublk#31169#34/immed__38
                     sequence.sv(38)                    0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20         4        16    20.00%

================================Branch Details================================

Branch Coverage for instance /seq

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequence.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     	`uvm_object_utils(spi_sequence_write)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***     	`uvm_object_utils(spi_sequence_write)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     	`uvm_object_utils(spi_sequence_write)
    7               4                    ***0***     	`uvm_object_utils(spi_sequence_write)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***     	`uvm_object_utils(spi_sequence_write)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     	`uvm_object_utils(spi_sequence_write)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              1                    ***0***     	`uvm_object_utils(spi_sequence_read)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              2                    ***0***     	`uvm_object_utils(spi_sequence_read)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              3                    ***0***     	`uvm_object_utils(spi_sequence_read)
    26              4                    ***0***     	`uvm_object_utils(spi_sequence_read)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              5                    ***0***     	`uvm_object_utils(spi_sequence_read)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              6                    ***0***     	`uvm_object_utils(spi_sequence_read)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         0         4     0.00%

================================Condition Details================================

Condition Coverage for instance /seq --

  File sequence.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       26 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       26 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        16        16    50.00%

================================Statement Details================================

Statement Coverage for instance /seq --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequence.sv
    1                                                package seq;
    2                                                import seq_item::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class spi_sequence_write extends  uvm_sequence #(spi_seq_item);
    7               1                    ***0***     	`uvm_object_utils(spi_sequence_write)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                     
    9                                                    spi_seq_item seq_item1;
    10                                               	function new(string name="spi_sequence_write");
    11              1                          1     	super.new(name);
    12                                                   endfunction : new
    13                                               
    14                                               task body();
    15              1                       3000     	repeat(3000)begin
    16              1                       3000     		seq_item1=spi_seq_item::type_id::create("seq_item1");
    17              1                       3000     		seq_item1.c_data_read.constraint_mode(0);
    18              1                       3000     		start_item(seq_item1);
    19                                               		assert(seq_item1.randomize());
    20              1                       3000             finish_item(seq_item1);
    21                                               	end	
    22                                               endtask : body	
    23                                               endclass 
    24                                               
    25                                               class spi_sequence_read extends  uvm_sequence #(spi_seq_item);
    26              1                    ***0***     	`uvm_object_utils(spi_sequence_read)
    26              2                    ***0***     
    26              3                    ***0***     
    26              4                    ***0***     
    26              5                    ***0***     
    26              6                          1     
    26              7                    ***0***     
    26              8                    ***0***     
    26              9                          1     
    26             10                    ***0***     
    27                                                    
    28                                                   spi_seq_item seq_item;
    29                                               	function new(string name="spi_sequence_read");
    30              1                          1     	super.new(name);
    31                                                   endfunction : new
    32                                               
    33                                               task body();
    34              1                       3000     	repeat(3000)begin
    35              1                       3000     		seq_item=spi_seq_item::type_id::create("seq_item");
    36              1                       3000     		seq_item.c_data_write.constraint_mode(0);
    37              1                       3000     		start_item(seq_item);
    38                                               		assert(seq_item.randomize());
    39              1                       3000             finish_item(seq_item);


=================================================================================
=== Instance: /RAM_seq_item_pkg
=== Design Unit: work.RAM_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /RAM_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_seq_item.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***         `uvm_object_utils(RAM_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               2                    ***0***         `uvm_object_utils(RAM_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***         `uvm_object_utils(RAM_seq_item);
    8               4                    ***0***         `uvm_object_utils(RAM_seq_item);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               5                    ***0***         `uvm_object_utils(RAM_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***         `uvm_object_utils(RAM_seq_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /RAM_seq_item_pkg --

  File RAM_seq_item.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /RAM_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_seq_item.sv
    1                                                package RAM_seq_item_pkg;
    2                                                
    3                                                   import uvm_pkg::*;
    4                                                   `include "uvm_macros.svh"
    5                                                
    6                                                   class RAM_seq_item  extends uvm_sequence_item ;
    7                                                    
    8               1                    ***0***         `uvm_object_utils(RAM_seq_item);
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                    ***0***     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                    ***0***     
    8              10                    ***0***     
    9                                                
    10                                                       randc logic [9:0] din;
    11                                                       rand logic rx_valid,rst_n;
    12                                                       logic [7:0] dout,dout_golden;
    13                                                       logic tx_valid,tx_valid_golden;
    14                                               
    15                                               
    16                                                   function new(string name = "RAM_seq_item");
    17                                                       
    18              1                      91709              super.new(name);


=================================================================================
=== Instance: /RAM_coverage_pkg
=== Design Unit: work.RAM_coverage_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /RAM_coverage_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_coverage.sv
------------------------------------IF Branch------------------------------------
    59                                         1     Count coming in to IF
    59              1                          1     	        `uvm_info("run_phase","ram coverage Started",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%



Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins        516       516         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /RAM_coverage_pkg/RAM_coverage/cvr_grp_ram      100.00%        100          -    Covered              
    covered/total bins:                                   516        516          -                      
    missing/total bins:                                     0        516          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint c_rx_valid                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     85877          1          -    Covered              
        bin auto[1]                                      5829          1          -    Covered              
    Coverpoint c_rst_n                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2965          1          -    Covered              
        bin auto[1]                                     88742          1          -    Covered              
    Coverpoint c_din_write                            100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addresses[0]                              5          1          -    Covered              
        bin write_addresses[1]                              5          1          -    Covered              
        bin write_addresses[2]                              5          1          -    Covered              
        bin write_addresses[3]                              6          1          -    Covered              
        bin write_addresses[4]                              6          1          -    Covered              
        bin write_addresses[5]                              6          1          -    Covered              
        bin write_addresses[6]                              6          1          -    Covered              
        bin write_addresses[7]                              6          1          -    Covered              
        bin write_addresses[8]                              7          1          -    Covered              
        bin write_addresses[9]                              4          1          -    Covered              
        bin write_addresses[10]                             7          1          -    Covered              
        bin write_addresses[11]                             4          1          -    Covered              
        bin write_addresses[12]                             4          1          -    Covered              
        bin write_addresses[13]                             7          1          -    Covered              
        bin write_addresses[14]                             8          1          -    Covered              
        bin write_addresses[15]                             7          1          -    Covered              
        bin write_addresses[16]                             6          1          -    Covered              
        bin write_addresses[17]                             5          1          -    Covered              
        bin write_addresses[18]                             7          1          -    Covered              
        bin write_addresses[19]                             4          1          -    Covered              
        bin write_addresses[20]                             5          1          -    Covered              
        bin write_addresses[21]                             3          1          -    Covered              
        bin write_addresses[22]                             6          1          -    Covered              
        bin write_addresses[23]                             8          1          -    Covered              
        bin write_addresses[24]                             5          1          -    Covered              
        bin write_addresses[25]                             7          1          -    Covered              
        bin write_addresses[26]                             7          1          -    Covered              
        bin write_addresses[27]                             7          1          -    Covered              
        bin write_addresses[28]                             8          1          -    Covered              
        bin write_addresses[29]                             6          1          -    Covered              
        bin write_addresses[30]                             5          1          -    Covered              
        bin write_addresses[31]                             5          1          -    Covered              
        bin write_addresses[32]                             6          1          -    Covered              
        bin write_addresses[33]                             6          1          -    Covered              
        bin write_addresses[34]                             5          1          -    Covered              
        bin write_addresses[35]                             6          1          -    Covered              
        bin write_addresses[36]                             6          1          -    Covered              
        bin write_addresses[37]                             7          1          -    Covered              
        bin write_addresses[38]                             9          1          -    Covered              
        bin write_addresses[39]                             8          1          -    Covered              
        bin write_addresses[40]                             3          1          -    Covered              
        bin write_addresses[41]                             6          1          -    Covered              
        bin write_addresses[42]                             8          1          -    Covered              
        bin write_addresses[43]                             5          1          -    Covered              
        bin write_addresses[44]                            10          1          -    Covered              
        bin write_addresses[45]                             6          1          -    Covered              
        bin write_addresses[46]                             5          1          -    Covered              
        bin write_addresses[47]                             5          1          -    Covered              
        bin write_addresses[48]                             8          1          -    Covered              
        bin write_addresses[49]                             6          1          -    Covered              
        bin write_addresses[50]                             7          1          -    Covered              
        bin write_addresses[51]                             6          1          -    Covered              
        bin write_addresses[52]                             5          1          -    Covered              
        bin write_addresses[53]                             6          1          -    Covered              
        bin write_addresses[54]                             5          1          -    Covered              
        bin write_addresses[55]                             4          1          -    Covered              
        bin write_addresses[56]                             8          1          -    Covered              
        bin write_addresses[57]                             6          1          -    Covered              
        bin write_addresses[58]                             5          1          -    Covered              
        bin write_addresses[59]                             6          1          -    Covered              
        bin write_addresses[60]                             6          1          -    Covered              
        bin write_addresses[61]                             8          1          -    Covered              
        bin write_addresses[62]                            10          1          -    Covered              
        bin write_addresses[63]                             7          1          -    Covered              
        bin write_addresses[64]                             5          1          -    Covered              
        bin write_addresses[65]                             7          1          -    Covered              
        bin write_addresses[66]                            10          1          -    Covered              
        bin write_addresses[67]                             7          1          -    Covered              
        bin write_addresses[68]                             6          1          -    Covered              
        bin write_addresses[69]                             6          1          -    Covered              
        bin write_addresses[70]                             9          1          -    Covered              
        bin write_addresses[71]                             8          1          -    Covered              
        bin write_addresses[72]                             7          1          -    Covered              
        bin write_addresses[73]                             4          1          -    Covered              
        bin write_addresses[74]                             5          1          -    Covered              
        bin write_addresses[75]                             5          1          -    Covered              
        bin write_addresses[76]                             7          1          -    Covered              
        bin write_addresses[77]                             7          1          -    Covered              
        bin write_addresses[78]                             5          1          -    Covered              
        bin write_addresses[79]                             7          1          -    Covered              
        bin write_addresses[80]                             6          1          -    Covered              
        bin write_addresses[81]                             5          1          -    Covered              
        bin write_addresses[82]                             5          1          -    Covered              
        bin write_addresses[83]                             4          1          -    Covered              
        bin write_addresses[84]                             7          1          -    Covered              
        bin write_addresses[85]                             6          1          -    Covered              
        bin write_addresses[86]                             5          1          -    Covered              
        bin write_addresses[87]                             7          1          -    Covered              
        bin write_addresses[88]                             8          1          -    Covered              
        bin write_addresses[89]                             6          1          -    Covered              
        bin write_addresses[90]                             3          1          -    Covered              
        bin write_addresses[91]                             6          1          -    Covered              
        bin write_addresses[92]                             8          1          -    Covered              
        bin write_addresses[93]                             4          1          -    Covered              
        bin write_addresses[94]                             7          1          -    Covered              
        bin write_addresses[95]                             5          1          -    Covered              
        bin write_addresses[96]                             5          1          -    Covered              
        bin write_addresses[97]                             6          1          -    Covered              
        bin write_addresses[98]                             7          1          -    Covered              
        bin write_addresses[99]                             5          1          -    Covered              
        bin write_addresses[100]                            8          1          -    Covered              
        bin write_addresses[101]                            5          1          -    Covered              
        bin write_addresses[102]                            5          1          -    Covered              
        bin write_addresses[103]                            7          1          -    Covered              
        bin write_addresses[104]                            7          1          -    Covered              
        bin write_addresses[105]                            6          1          -    Covered              
        bin write_addresses[106]                            7          1          -    Covered              
        bin write_addresses[107]                            4          1          -    Covered              
        bin write_addresses[108]                            7          1          -    Covered              
        bin write_addresses[109]                            7          1          -    Covered              
        bin write_addresses[110]                            5          1          -    Covered              
        bin write_addresses[111]                            3          1          -    Covered              
        bin write_addresses[112]                            7          1          -    Covered              
        bin write_addresses[113]                            5          1          -    Covered              
        bin write_addresses[114]                            3          1          -    Covered              
        bin write_addresses[115]                            4          1          -    Covered              
        bin write_addresses[116]                            6          1          -    Covered              
        bin write_addresses[117]                            6          1          -    Covered              
        bin write_addresses[118]                            7          1          -    Covered              
        bin write_addresses[119]                            3          1          -    Covered              
        bin write_addresses[120]                            6          1          -    Covered              
        bin write_addresses[121]                            4          1          -    Covered              
        bin write_addresses[122]                            8          1          -    Covered              
        bin write_addresses[123]                            5          1          -    Covered              
        bin write_addresses[124]                            5          1          -    Covered              
        bin write_addresses[125]                            5          1          -    Covered              
        bin write_addresses[126]                            5          1          -    Covered              
        bin write_addresses[127]                            3          1          -    Covered              
        bin write_addresses[128]                           10          1          -    Covered              
        bin write_addresses[129]                            6          1          -    Covered              
        bin write_addresses[130]                            7          1          -    Covered              
        bin write_addresses[131]                            5          1          -    Covered              
        bin write_addresses[132]                            6          1          -    Covered              
        bin write_addresses[133]                            4          1          -    Covered              
        bin write_addresses[134]                            5          1          -    Covered              
        bin write_addresses[135]                            3          1          -    Covered              
        bin write_addresses[136]                            6          1          -    Covered              
        bin write_addresses[137]                            6          1          -    Covered              
        bin write_addresses[138]                            6          1          -    Covered              
        bin write_addresses[139]                            4          1          -    Covered              
        bin write_addresses[140]                            3          1          -    Covered              
        bin write_addresses[141]                            7          1          -    Covered              
        bin write_addresses[142]                            9          1          -    Covered              
        bin write_addresses[143]                            7          1          -    Covered              
        bin write_addresses[144]                           10          1          -    Covered              
        bin write_addresses[145]                            9          1          -    Covered              
        bin write_addresses[146]                            7          1          -    Covered              
        bin write_addresses[147]                            3          1          -    Covered              
        bin write_addresses[148]                            9          1          -    Covered              
        bin write_addresses[149]                            6          1          -    Covered              
        bin write_addresses[150]                            6          1          -    Covered              
        bin write_addresses[151]                            5          1          -    Covered              
        bin write_addresses[152]                            9          1          -    Covered              
        bin write_addresses[153]                            6          1          -    Covered              
        bin write_addresses[154]                            5          1          -    Covered              
        bin write_addresses[155]                            5          1          -    Covered              
        bin write_addresses[156]                            5          1          -    Covered              
        bin write_addresses[157]                            3          1          -    Covered              
        bin write_addresses[158]                            4          1          -    Covered              
        bin write_addresses[159]                            7          1          -    Covered              
        bin write_addresses[160]                            6          1          -    Covered              
        bin write_addresses[161]                            4          1          -    Covered              
        bin write_addresses[162]                            7          1          -    Covered              
        bin write_addresses[163]                            4          1          -    Covered              
        bin write_addresses[164]                            6          1          -    Covered              
        bin write_addresses[165]                            7          1          -    Covered              
        bin write_addresses[166]                            7          1          -    Covered              
        bin write_addresses[167]                            3          1          -    Covered              
        bin write_addresses[168]                            5          1          -    Covered              
        bin write_addresses[169]                            5          1          -    Covered              
        bin write_addresses[170]                            6          1          -    Covered              
        bin write_addresses[171]                            4          1          -    Covered              
        bin write_addresses[172]                            8          1          -    Covered              
        bin write_addresses[173]                            6          1          -    Covered              
        bin write_addresses[174]                            7          1          -    Covered              
        bin write_addresses[175]                            4          1          -    Covered              
        bin write_addresses[176]                            5          1          -    Covered              
        bin write_addresses[177]                            4          1          -    Covered              
        bin write_addresses[178]                            6          1          -    Covered              
        bin write_addresses[179]                            7          1          -    Covered              
        bin write_addresses[180]                            8          1          -    Covered              
        bin write_addresses[181]                            6          1          -    Covered              
        bin write_addresses[182]                            3          1          -    Covered              
        bin write_addresses[183]                            5          1          -    Covered              
        bin write_addresses[184]                            2          1          -    Covered              
        bin write_addresses[185]                            5          1          -    Covered              
        bin write_addresses[186]                            3          1          -    Covered              
        bin write_addresses[187]                            4          1          -    Covered              
        bin write_addresses[188]                            6          1          -    Covered              
        bin write_addresses[189]                            2          1          -    Covered              
        bin write_addresses[190]                            6          1          -    Covered              
        bin write_addresses[191]                            4          1          -    Covered              
        bin write_addresses[192]                            5          1          -    Covered              
        bin write_addresses[193]                            5          1          -    Covered              
        bin write_addresses[194]                            5          1          -    Covered              
        bin write_addresses[195]                            5          1          -    Covered              
        bin write_addresses[196]                            6          1          -    Covered              
        bin write_addresses[197]                            5          1          -    Covered              
        bin write_addresses[198]                            3          1          -    Covered              
        bin write_addresses[199]                            6          1          -    Covered              
        bin write_addresses[200]                            5          1          -    Covered              
        bin write_addresses[201]                            1          1          -    Covered              
        bin write_addresses[202]                            7          1          -    Covered              
        bin write_addresses[203]                            7          1          -    Covered              
        bin write_addresses[204]                            6          1          -    Covered              
        bin write_addresses[205]                            3          1          -    Covered              
        bin write_addresses[206]                            5          1          -    Covered              
        bin write_addresses[207]                            6          1          -    Covered              
        bin write_addresses[208]                            6          1          -    Covered              
        bin write_addresses[209]                            8          1          -    Covered              
        bin write_addresses[210]                            4          1          -    Covered              
        bin write_addresses[211]                            7          1          -    Covered              
        bin write_addresses[212]                            4          1          -    Covered              
        bin write_addresses[213]                            2          1          -    Covered              
        bin write_addresses[214]                            7          1          -    Covered              
        bin write_addresses[215]                            7          1          -    Covered              
        bin write_addresses[216]                            5          1          -    Covered              
        bin write_addresses[217]                            5          1          -    Covered              
        bin write_addresses[218]                            5          1          -    Covered              
        bin write_addresses[219]                            5          1          -    Covered              
        bin write_addresses[220]                            6          1          -    Covered              
        bin write_addresses[221]                            7          1          -    Covered              
        bin write_addresses[222]                            5          1          -    Covered              
        bin write_addresses[223]                            5          1          -    Covered              
        bin write_addresses[224]                            2          1          -    Covered              
        bin write_addresses[225]                            5          1          -    Covered              
        bin write_addresses[226]                            3          1          -    Covered              
        bin write_addresses[227]                            4          1          -    Covered              
        bin write_addresses[228]                            4          1          -    Covered              
        bin write_addresses[229]                            3          1          -    Covered              
        bin write_addresses[230]                            6          1          -    Covered              
        bin write_addresses[231]                            9          1          -    Covered              
        bin write_addresses[232]                            6          1          -    Covered              
        bin write_addresses[233]                           10          1          -    Covered              
        bin write_addresses[234]                            9          1          -    Covered              
        bin write_addresses[235]                            7          1          -    Covered              
        bin write_addresses[236]                            5          1          -    Covered              
        bin write_addresses[237]                            7          1          -    Covered              
        bin write_addresses[238]                            8          1          -    Covered              
        bin write_addresses[239]                            5          1          -    Covered              
        bin write_addresses[240]                            6          1          -    Covered              
        bin write_addresses[241]                            4          1          -    Covered              
        bin write_addresses[242]                            6          1          -    Covered              
        bin write_addresses[243]                            9          1          -    Covered              
        bin write_addresses[244]                            7          1          -    Covered              
        bin write_addresses[245]                            6          1          -    Covered              
        bin write_addresses[246]                            9          1          -    Covered              
        bin write_addresses[247]                            3          1          -    Covered              
        bin write_addresses[248]                            6          1          -    Covered              
        bin write_addresses[249]                            5          1          -    Covered              
        bin write_addresses[250]                            6          1          -    Covered              
        bin write_addresses[251]                            8          1          -    Covered              
        bin write_addresses[252]                            5          1          -    Covered              
        bin write_addresses[253]                            5          1          -    Covered              
        bin write_addresses[254]                            6          1          -    Covered              
        bin write_addresses[255]                            4          1          -    Covered              
    Coverpoint c_din_read                             100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_addresses[512]                             5          1          -    Covered              
        bin read_addresses[513]                             7          1          -    Covered              
        bin read_addresses[514]                             7          1          -    Covered              
        bin read_addresses[515]                             7          1          -    Covered              
        bin read_addresses[516]                             6          1          -    Covered              
        bin read_addresses[517]                             5          1          -    Covered              
        bin read_addresses[518]                             5          1          -    Covered              
        bin read_addresses[519]                             9          1          -    Covered              
        bin read_addresses[520]                             4          1          -    Covered              
        bin read_addresses[521]                             6          1          -    Covered              
        bin read_addresses[522]                             6          1          -    Covered              
        bin read_addresses[523]                             8          1          -    Covered              
        bin read_addresses[524]                             5          1          -    Covered              
        bin read_addresses[525]                             7          1          -    Covered              
        bin read_addresses[526]                             4          1          -    Covered              
        bin read_addresses[527]                             5          1          -    Covered              
        bin read_addresses[528]                             4          1          -    Covered              
        bin read_addresses[529]                             7          1          -    Covered              
        bin read_addresses[530]                             5          1          -    Covered              
        bin read_addresses[531]                             6          1          -    Covered              
        bin read_addresses[532]                             7          1          -    Covered              
        bin read_addresses[533]                             6          1          -    Covered              
        bin read_addresses[534]                             5          1          -    Covered              
        bin read_addresses[535]                             6          1          -    Covered              
        bin read_addresses[536]                             7          1          -    Covered              
        bin read_addresses[537]                             4          1          -    Covered              
        bin read_addresses[538]                             6          1          -    Covered              
        bin read_addresses[539]                             7          1          -    Covered              
        bin read_addresses[540]                             7          1          -    Covered              
        bin read_addresses[541]                             6          1          -    Covered              
        bin read_addresses[542]                             3          1          -    Covered              
        bin read_addresses[543]                             6          1          -    Covered              
        bin read_addresses[544]                             4          1          -    Covered              
        bin read_addresses[545]                             5          1          -    Covered              
        bin read_addresses[546]                             8          1          -    Covered              
        bin read_addresses[547]                             5          1          -    Covered              
        bin read_addresses[548]                             4          1          -    Covered              
        bin read_addresses[549]                             8          1          -    Covered              
        bin read_addresses[550]                             5          1          -    Covered              
        bin read_addresses[551]                             5          1          -    Covered              
        bin read_addresses[552]                             7          1          -    Covered              
        bin read_addresses[553]                             4          1          -    Covered              
        bin read_addresses[554]                             6          1          -    Covered              
        bin read_addresses[555]                             9          1          -    Covered              
        bin read_addresses[556]                             6          1          -    Covered              
        bin read_addresses[557]                             5          1          -    Covered              
        bin read_addresses[558]                             5          1          -    Covered              
        bin read_addresses[559]                             5          1          -    Covered              
        bin read_addresses[560]                             8          1          -    Covered              
        bin read_addresses[561]                             5          1          -    Covered              
        bin read_addresses[562]                             9          1          -    Covered              
        bin read_addresses[563]                             8          1          -    Covered              
        bin read_addresses[564]                             8          1          -    Covered              
        bin read_addresses[565]                             7          1          -    Covered              
        bin read_addresses[566]                             7          1          -    Covered              
        bin read_addresses[567]                             8          1          -    Covered              
        bin read_addresses[568]                             8          1          -    Covered              
        bin read_addresses[569]                             9          1          -    Covered              
        bin read_addresses[570]                             5          1          -    Covered              
        bin read_addresses[571]                             9          1          -    Covered              
        bin read_addresses[572]                             3          1          -    Covered              
        bin read_addresses[573]                             8          1          -    Covered              
        bin read_addresses[574]                             5          1          -    Covered              
        bin read_addresses[575]                             7          1          -    Covered              
        bin read_addresses[576]                             5          1          -    Covered              
        bin read_addresses[577]                             4          1          -    Covered              
        bin read_addresses[578]                             8          1          -    Covered              
        bin read_addresses[579]                             6          1          -    Covered              
        bin read_addresses[580]                             5          1          -    Covered              
        bin read_addresses[581]                             6          1          -    Covered              
        bin read_addresses[582]                             6          1          -    Covered              
        bin read_addresses[583]                             7          1          -    Covered              
        bin read_addresses[584]                             9          1          -    Covered              
        bin read_addresses[585]                             6          1          -    Covered              
        bin read_addresses[586]                             5          1          -    Covered              
        bin read_addresses[587]                             6          1          -    Covered              
        bin read_addresses[588]                             7          1          -    Covered              
        bin read_addresses[589]                             2          1          -    Covered              
        bin read_addresses[590]                             7          1          -    Covered              
        bin read_addresses[591]                             4          1          -    Covered              
        bin read_addresses[592]                             6          1          -    Covered              
        bin read_addresses[593]                             9          1          -    Covered              
        bin read_addresses[594]                             5          1          -    Covered              
        bin read_addresses[595]                             6          1          -    Covered              
        bin read_addresses[596]                             8          1          -    Covered              
        bin read_addresses[597]                             8          1          -    Covered              
        bin read_addresses[598]                             9          1          -    Covered              
        bin read_addresses[599]                             3          1          -    Covered              
        bin read_addresses[600]                             4          1          -    Covered              
        bin read_addresses[601]                             4          1          -    Covered              
        bin read_addresses[602]                             5          1          -    Covered              
        bin read_addresses[603]                             4          1          -    Covered              
        bin read_addresses[604]                             6          1          -    Covered              
        bin read_addresses[605]                             5          1          -    Covered              
        bin read_addresses[606]                             8          1          -    Covered              
        bin read_addresses[607]                             5          1          -    Covered              
        bin read_addresses[608]                             6          1          -    Covered              
        bin read_addresses[609]                             3          1          -    Covered              
        bin read_addresses[610]                             6          1          -    Covered              
        bin read_addresses[611]                             4          1          -    Covered              
        bin read_addresses[612]                             5          1          -    Covered              
        bin read_addresses[613]                             4          1          -    Covered              
        bin read_addresses[614]                             3          1          -    Covered              
        bin read_addresses[615]                             4          1          -    Covered              
        bin read_addresses[616]                             4          1          -    Covered              
        bin read_addresses[617]                             3          1          -    Covered              
        bin read_addresses[618]                             7          1          -    Covered              
        bin read_addresses[619]                             4          1          -    Covered              
        bin read_addresses[620]                             5          1          -    Covered              
        bin read_addresses[621]                             5          1          -    Covered              
        bin read_addresses[622]                             3          1          -    Covered              
        bin read_addresses[623]                             2          1          -    Covered              
        bin read_addresses[624]                             9          1          -    Covered              
        bin read_addresses[625]                             5          1          -    Covered              
        bin read_addresses[626]                             8          1          -    Covered              
        bin read_addresses[627]                             7          1          -    Covered              
        bin read_addresses[628]                             4          1          -    Covered              
        bin read_addresses[629]                             4          1          -    Covered              
        bin read_addresses[630]                             5          1          -    Covered              
        bin read_addresses[631]                             3          1          -    Covered              
        bin read_addresses[632]                             4          1          -    Covered              
        bin read_addresses[633]                             6          1          -    Covered              
        bin read_addresses[634]                             7          1          -    Covered              
        bin read_addresses[635]                             3          1          -    Covered              
        bin read_addresses[636]                             9          1          -    Covered              
        bin read_addresses[637]                             4          1          -    Covered              
        bin read_addresses[638]                             8          1          -    Covered              
        bin read_addresses[639]                             7          1          -    Covered              
        bin read_addresses[640]                             5          1          -    Covered              
        bin read_addresses[641]                             4          1          -    Covered              
        bin read_addresses[642]                             8          1          -    Covered              
        bin read_addresses[643]                             4          1          -    Covered              
        bin read_addresses[644]                             8          1          -    Covered              
        bin read_addresses[645]                             5          1          -    Covered              
        bin read_addresses[646]                             8          1          -    Covered              
        bin read_addresses[647]                             8          1          -    Covered              
        bin read_addresses[648]                             6          1          -    Covered              
        bin read_addresses[649]                             3          1          -    Covered              
        bin read_addresses[650]                             7          1          -    Covered              
        bin read_addresses[651]                             6          1          -    Covered              
        bin read_addresses[652]                             7          1          -    Covered              
        bin read_addresses[653]                             4          1          -    Covered              
        bin read_addresses[654]                             5          1          -    Covered              
        bin read_addresses[655]                             4          1          -    Covered              
        bin read_addresses[656]                             5          1          -    Covered              
        bin read_addresses[657]                             6          1          -    Covered              
        bin read_addresses[658]                             7          1          -    Covered              
        bin read_addresses[659]                             8          1          -    Covered              
        bin read_addresses[660]                             4          1          -    Covered              
        bin read_addresses[661]                             5          1          -    Covered              
        bin read_addresses[662]                             6          1          -    Covered              
        bin read_addresses[663]                             5          1          -    Covered              
        bin read_addresses[664]                             5          1          -    Covered              
        bin read_addresses[665]                             9          1          -    Covered              
        bin read_addresses[666]                             7          1          -    Covered              
        bin read_addresses[667]                             6          1          -    Covered              
        bin read_addresses[668]                             7          1          -    Covered              
        bin read_addresses[669]                             7          1          -    Covered              
        bin read_addresses[670]                             7          1          -    Covered              
        bin read_addresses[671]                             6          1          -    Covered              
        bin read_addresses[672]                             6          1          -    Covered              
        bin read_addresses[673]                             5          1          -    Covered              
        bin read_addresses[674]                             7          1          -    Covered              
        bin read_addresses[675]                             7          1          -    Covered              
        bin read_addresses[676]                             6          1          -    Covered              
        bin read_addresses[677]                             6          1          -    Covered              
        bin read_addresses[678]                             4          1          -    Covered              
        bin read_addresses[679]                             7          1          -    Covered              
        bin read_addresses[680]                             6          1          -    Covered              
        bin read_addresses[681]                             4          1          -    Covered              
        bin read_addresses[682]                             6          1          -    Covered              
        bin read_addresses[683]                             4          1          -    Covered              
        bin read_addresses[684]                             5          1          -    Covered              
        bin read_addresses[685]                             6          1          -    Covered              
        bin read_addresses[686]                             5          1          -    Covered              
        bin read_addresses[687]                             4          1          -    Covered              
        bin read_addresses[688]                             8          1          -    Covered              
        bin read_addresses[689]                             5          1          -    Covered              
        bin read_addresses[690]                             6          1          -    Covered              
        bin read_addresses[691]                             5          1          -    Covered              
        bin read_addresses[692]                             8          1          -    Covered              
        bin read_addresses[693]                             7          1          -    Covered              
        bin read_addresses[694]                             5          1          -    Covered              
        bin read_addresses[695]                             5          1          -    Covered              
        bin read_addresses[696]                             4          1          -    Covered              
        bin read_addresses[697]                             6          1          -    Covered              
        bin read_addresses[698]                             4          1          -    Covered              
        bin read_addresses[699]                             4          1          -    Covered              
        bin read_addresses[700]                             5          1          -    Covered              
        bin read_addresses[701]                             3          1          -    Covered              
        bin read_addresses[702]                             4          1          -    Covered              
        bin read_addresses[703]                             6          1          -    Covered              
        bin read_addresses[704]                             6          1          -    Covered              
        bin read_addresses[705]                             7          1          -    Covered              
        bin read_addresses[706]                             3          1          -    Covered              
        bin read_addresses[707]                             9          1          -    Covered              
        bin read_addresses[708]                             8          1          -    Covered              
        bin read_addresses[709]                             7          1          -    Covered              
        bin read_addresses[710]                             6          1          -    Covered              
        bin read_addresses[711]                             4          1          -    Covered              
        bin read_addresses[712]                             4          1          -    Covered              
        bin read_addresses[713]                             5          1          -    Covered              
        bin read_addresses[714]                             3          1          -    Covered              
        bin read_addresses[715]                             4          1          -    Covered              
        bin read_addresses[716]                             5          1          -    Covered              
        bin read_addresses[717]                             6          1          -    Covered              
        bin read_addresses[718]                             6          1          -    Covered              
        bin read_addresses[719]                             6          1          -    Covered              
        bin read_addresses[720]                             8          1          -    Covered              
        bin read_addresses[721]                             3          1          -    Covered              
        bin read_addresses[722]                             4          1          -    Covered              
        bin read_addresses[723]                             4          1          -    Covered              
        bin read_addresses[724]                             5          1          -    Covered              
        bin read_addresses[725]                             4          1          -    Covered              
        bin read_addresses[726]                             4          1          -    Covered              
        bin read_addresses[727]                             6          1          -    Covered              
        bin read_addresses[728]                            10          1          -    Covered              
        bin read_addresses[729]                             5          1          -    Covered              
        bin read_addresses[730]                             7          1          -    Covered              
        bin read_addresses[731]                             9          1          -    Covered              
        bin read_addresses[732]                             7          1          -    Covered              
        bin read_addresses[733]                             3          1          -    Covered              
        bin read_addresses[734]                             9          1          -    Covered              
        bin read_addresses[735]                             5          1          -    Covered              
        bin read_addresses[736]                             8          1          -    Covered              
        bin read_addresses[737]                             9          1          -    Covered              
        bin read_addresses[738]                             5          1          -    Covered              
        bin read_addresses[739]                             5          1          -    Covered              
        bin read_addresses[740]                             5          1          -    Covered              
        bin read_addresses[741]                             6          1          -    Covered              
        bin read_addresses[742]                             8          1          -    Covered              
        bin read_addresses[743]                             6          1          -    Covered              
        bin read_addresses[744]                             7          1          -    Covered              
        bin read_addresses[745]                             7          1          -    Covered              
        bin read_addresses[746]                             6          1          -    Covered              
        bin read_addresses[747]                             7          1          -    Covered              
        bin read_addresses[748]                             7          1          -    Covered              
        bin read_addresses[749]                             6          1          -    Covered              
        bin read_addresses[750]                             7          1          -    Covered              
        bin read_addresses[751]                             6          1          -    Covered              
        bin read_addresses[752]                             9          1          -    Covered              
        bin read_addresses[753]                             7          1          -    Covered              
        bin read_addresses[754]                             4          1          -    Covered              
        bin read_addresses[755]                             4          1          -    Covered              
        bin read_addresses[756]                             1          1          -    Covered              
        bin read_addresses[757]                             4          1          -    Covered              
        bin read_addresses[758]                             4          1          -    Covered              
        bin read_addresses[759]                             5          1          -    Covered              
        bin read_addresses[760]                             5          1          -    Covered              
        bin read_addresses[761]                             6          1          -    Covered              
        bin read_addresses[762]                             7          1          -    Covered              
        bin read_addresses[763]                             6          1          -    Covered              
        bin read_addresses[764]                             6          1          -    Covered              
        bin read_addresses[765]                             6          1          -    Covered              
        bin read_addresses[766]                             3          1          -    Covered              
        bin read_addresses[767]                             7          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /RAM_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_coverage.sv
    1                                                package RAM_coverage_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_seq_item_pkg::*;
    5                                                    import seq::*;
    6                                                    `include "uvm_macros.svh"
    7                                                    
    8                                                    class RAM_coverage extends uvm_component;
    9               1                    ***0***               `uvm_component_utils(RAM_coverage)  
    9               2                    ***0***     
    9               3                          2     
    10                                                       
    11                                                       uvm_analysis_export #(RAM_seq_item) cov_export;
    12                                                       uvm_tlm_analysis_fifo #(RAM_seq_item) cov_fifo;
    13                                                       RAM_seq_item seq_item_cov;
    14                                                       
    15                                                       covergroup cvr_grp_ram;
    16                                               
    17                                                       c_rx_valid: coverpoint seq_item_cov.rx_valid;
    18                                                       c_rst_n: coverpoint seq_item_cov.rst_n;
    19                                                       
    20                                                       c_din_write: coverpoint seq_item_cov.din iff(seq_item_cov.rst_n && seq_item_cov.rx_valid){
    21                                                           option.auto_bin_max=8'b1111_1111;
    22                                                            bins write_addresses[]={[10'b00_0000_0000:10'b00_1111_1111]};
    23                                               
    24                                                       }
    25                                               
    26                                                       c_din_read: coverpoint seq_item_cov.din iff(seq_item_cov.rst_n && seq_item_cov.rx_valid){
    27                                                           option.auto_bin_max=8'b1111_1111;
    28                                                            bins read_addresses[]={[10'b10_0000_0000:10'b10_1111_1111]};
    29                                               
    30                                                       }
    31                                               
    32                                                       endgroup 
    33                                                       
    34                                               
    35                                                       function  new(string name="RAM_coverage",uvm_component parent=null);
    36                                               		
    37              1                          1                       super.new(name,parent);
    38              1                          1                       cvr_grp_ram=new();
    39                                               
    40                                                       endfunction 
    41                                                   
    42                                                       function void build_phase(uvm_phase phase);
    43                                                           
    44              1                          1                     super.build_phase(phase);
    45              1                          1                     cov_fifo=new("cov_fifo",this);
    46              1                          1     	            cov_export=new("cov_export",this);
    47                                               
    48                                                       endfunction
    49                                               
    50                                                       function void connect_phase(uvm_phase phase);
    51                                                           
    52              1                          1                     cov_export.connect(cov_fifo.analysis_export);
    53                                               
    54                                                       endfunction
    55                                                       
    56                                                       task run_phase(uvm_phase phase);
    57                                               	
    58              1                          1                 super.run_phase(phase);
    59              1                          1     	        `uvm_info("run_phase","ram coverage Started",UVM_LOW);
    60              1                          1                 forever begin
    61              1                      91708     		            cov_fifo.get(seq_item_cov);
    62              1                      91707     		            cvr_grp_ram.sample();


=================================================================================
=== Instance: /RAM_scoreboard_pkg
=== Design Unit: work.RAM_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /RAM_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_scoreboard.sv
------------------------------------IF Branch------------------------------------
    47                                     91707     Count coming in to IF
    47              1                    ***0***                     if((seq_item_sb.dout_golden)!==(seq_item_sb.dout) || (seq_item_sb.tx_valid_golden) !== (seq_item_sb.tx_valid)) begin
    54              1                      91707                     else begin
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /RAM_scoreboard_pkg --

  File RAM_scoreboard.sv
----------------Focused Condition View-------------------
Line       47 Item    1  ((this.seq_item_sb.dout_golden !== this.seq_item_sb.dout) || (this.seq_item_sb.tx_valid_golden !== this.seq_item_sb.tx_valid))
Condition totals: 0 of 2 input terms covered = 0.00%

                                                        Input Term   Covered  Reason for no coverage   Hint
                                                       -----------  --------  -----------------------  --------------
          (this.seq_item_sb.dout_golden !== this.seq_item_sb.dout)         N  '_1' not hit             Hit '_1'
  (this.seq_item_sb.tx_valid_golden !== this.seq_item_sb.tx_valid)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                          Non-masking condition(s)      
 ---------  ---------  --------------------                                                -------------------------     
  Row   1:          1  (this.seq_item_sb.dout_golden !== this.seq_item_sb.dout)_0          ~(this.seq_item_sb.tx_valid_golden !== this.seq_item_sb.tx_valid)
  Row   2:    ***0***  (this.seq_item_sb.dout_golden !== this.seq_item_sb.dout)_1          -                             
  Row   3:          1  (this.seq_item_sb.tx_valid_golden !== this.seq_item_sb.tx_valid)_0  ~(this.seq_item_sb.dout_golden !== this.seq_item_sb.dout)
  Row   4:    ***0***  (this.seq_item_sb.tx_valid_golden !== this.seq_item_sb.tx_valid)_1  ~(this.seq_item_sb.dout_golden !== this.seq_item_sb.dout)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        14         4    77.77%

================================Statement Details================================

Statement Coverage for instance /RAM_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_scoreboard.sv
    1                                                package RAM_scoreboard_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_seq_item_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                    class RAM_scoreboard extends uvm_scoreboard;
    8               1                    ***0***             `uvm_component_utils(RAM_scoreboard)
    8               2                    ***0***     
    8               3                          2     
    9                                                        
    10                                                       uvm_analysis_export #(RAM_seq_item) sb_export;
    11                                                       uvm_tlm_analysis_fifo #(RAM_seq_item) sb_fifo;
    12                                                       RAM_seq_item seq_item_sb;
    13                                                       
    14                                               
    15              1                          1             int correct_counter=0,error_counter=0;
    15              2                          1     
    16                                               
    17                                                       function new(string name="RAM_scoreboard", uvm_component parent = null);
    18                                               
    19              1                          1                 super.new(name,parent);
    20                                                       
    21                                                       endfunction 
    22                                               
    23                                                       function void build_phase(uvm_phase phase);
    24                                               
    25              1                          1                 super.build_phase(phase);
    26              1                          1                 seq_item_sb=RAM_seq_item::type_id::create("seq_item_sb");
    27              1                          1                 sb_export=new("sb_export",this);
    28              1                          1                 sb_fifo=new("sb_fifo",this);
    29                                               
    30                                                       endfunction
    31                                               
    32                                                       function void connect_phase(uvm_phase phase);
    33              1                          1                     super.connect_phase(phase);
    34              1                          1                     sb_export.connect(sb_fifo.analysis_export);
    35                                               
    36                                                       endfunction
    37                                               
    38                                               
    39                                                       task run_phase(uvm_phase phase);
    40                                                           
    41              1                          1                 super.run_phase(phase);
    42                                               
    43              1                          1                 forever begin
    44                                                            
    45              1                      91708                  sb_fifo.get(seq_item_sb);
    46                                               
    47                                                               if((seq_item_sb.dout_golden)!==(seq_item_sb.dout) || (seq_item_sb.tx_valid_golden) !== (seq_item_sb.tx_valid)) begin
    48                                                                               
    49              1                    ***0***                         $display("At time %0t : din= %0b , rx valid = %0b , dout dut = %0b and dout golden = %0b , tx dut = %0b and tx golden = %0b ",
    50                                                                   $time,seq_item_sb.din,seq_item_sb.rx_valid,seq_item_sb.dout,seq_item_sb.dout_golden,seq_item_sb.tx_valid_golden,seq_item_sb.tx_valid_golden);
    51              1                    ***0***                         error_counter++;
    52                                                               end 
    53                                               
    54                                                               else begin
    55              1                      91707                         correct_counter++;


=================================================================================
=== Instance: /myconfig
=== Design Unit: work.myconfig
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /myconfig

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File config.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***     	`uvm_object_utils(spi_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               2                    ***0***     	`uvm_object_utils(spi_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***     	`uvm_object_utils(spi_config)
    8               4                    ***0***     	`uvm_object_utils(spi_config)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               5                    ***0***     	`uvm_object_utils(spi_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***     	`uvm_object_utils(spi_config)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /myconfig --

  File config.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /myconfig --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File config.sv
    1                                                package myconfig;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                
    5                                                typedef enum bit {UVM_AGENT_PASSIVE,UVM_AGENT_ACTIVE} AGENT_STATE;
    6                                                
    7                                                class spi_config extends  uvm_object;
    8               1                    ***0***     	`uvm_object_utils(spi_config)
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                    ***0***     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                    ***0***     
    8              10                    ***0***     
    9                                                
    10                                               	function  new(string name="spi_config");
    11              1                          3     		super.new(name);


=================================================================================
=== Instance: /RAM_monitor_pkg
=== Design Unit: work.RAM_monitor_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17        15         2    88.23%

================================Statement Details================================

Statement Coverage for instance /RAM_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_monitor.sv
    1                                                package RAM_monitor_pkg;
    2                                                    
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_seq_item_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                    class RAM_monitor extends uvm_monitor;
    8               1                    ***0***             `uvm_component_utils(RAM_monitor)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                       virtual RAM_intf RAM_monitor_vif;
    11                                                       virtual RAM_intf RAM_monitor_golden_vif;
    12                                               
    13                                                       RAM_seq_item mon_seq_item;
    14                                                       uvm_analysis_port #(RAM_seq_item) mon_port;
    15                                               
    16                                                       function new(string name="RAM_monitor", uvm_component parent = null);
    17                                               
    18              1                          1                     super.new(name,parent);
    19                                               
    20                                                       endfunction 
    21                                               
    22                                                       function void build_phase(uvm_phase phase);
    23                                                           
    24              1                          1                     super.build_phase(phase);
    25              1                          1                     mon_port=new("mon_port",this);
    26                                               
    27                                                       endfunction
    28                                               
    29                                                       task run_phase(uvm_phase phase);
    30                                                           
    31              1                          1                     forever begin
    32                                                                   
    33              1                      91708                         mon_seq_item=RAM_seq_item::type_id::create("mon_seq_item");
    34              1                      91708                         @(negedge RAM_monitor_vif.clk);
    35                                                                   
    36              1                      91707                         mon_seq_item.din=RAM_monitor_vif.din;
    37              1                      91707                         mon_seq_item.rst_n=RAM_monitor_vif.rst_n;
    38              1                      91707                         mon_seq_item.rx_valid=RAM_monitor_vif.rx_valid;
    39              1                      91707                         mon_seq_item.dout=RAM_monitor_vif.dout;
    40              1                      91707                         mon_seq_item.tx_valid=RAM_monitor_vif.tx_valid;
    41                                               
    42              1                      91707                         mon_seq_item.dout_golden=RAM_monitor_golden_vif.dout;
    43              1                      91707                         mon_seq_item.tx_valid_golden=RAM_monitor_golden_vif.tx_valid;
    44                                               
    45              1                      91707                         mon_port.write(mon_seq_item);


=================================================================================
=== Instance: /RAM_driver_pkg
=== Design Unit: work.RAM_driver_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16         0        16     0.00%

================================Statement Details================================

Statement Coverage for instance /RAM_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_driver.sv
    1                                                package RAM_driver_pkg;
    2                                                    
    3                                                   import uvm_pkg::*;
    4                                                   import RAM_seq_item_pkg::*;
    5                                                   `include "uvm_macros.svh"
    6                                                
    7                                                   class RAM_driver extends uvm_driver#(RAM_seq_item);
    8                                                    
    9               1                    ***0***         `uvm_component_utils(RAM_driver)
    9               2                    ***0***     
    9               3                    ***0***     
    10                                               
    11                                                   RAM_seq_item stim_seq_item;
    12                                                   virtual RAM_intf RAM_driver_vif;
    13                                                  virtual RAM_intf RAM_driver_golden_vif;
    14                                               
    15                                                   function new(string name="RAM_driver", uvm_component parent = null);
    16              1                    ***0***             super.new(name,parent);
    17                                                   endfunction  
    18                                               
    19                                                  task run_phase(uvm_phase phase);
    20              1                    ***0***         super.run_phase(phase);
    21                                               
    22              1                    ***0***          forever begin
    23              1                    ***0***             stim_seq_item=RAM_seq_item::type_id::create("stim_seq_item");
    24              1                    ***0***             seq_item_port.get_next_item(stim_seq_item);
    25                                               
    26              1                    ***0***              RAM_driver_vif.din=stim_seq_item.din;
    27              1                    ***0***              RAM_driver_vif.rst_n=stim_seq_item.rst_n;
    28              1                    ***0***              RAM_driver_vif.rx_valid=stim_seq_item.rx_valid;
    29              1                    ***0***              RAM_driver_golden_vif.din=stim_seq_item.din;
    30              1                    ***0***              RAM_driver_golden_vif.rst_n=stim_seq_item.rst_n;
    31              1                    ***0***              RAM_driver_golden_vif.rx_valid=stim_seq_item.rx_valid;
    32                                               
    33              1                    ***0***             @(negedge RAM_driver_vif.clk);
    34              1                    ***0***             seq_item_port.item_done(stim_seq_item);


=================================================================================
=== Instance: /RAM_sequencer_pkg
=== Design Unit: work.RAM_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         0         4     0.00%

================================Statement Details================================

Statement Coverage for instance /RAM_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_sequencer.sv
    1                                                package RAM_sequencer_pkg;
    2                                                
    3                                                   import uvm_pkg::*;
    4                                                   import RAM_seq_item_pkg::*;
    5                                                   `include "uvm_macros.svh"
    6                                                
    7                                                
    8                                                   class RAM_sequencer extends uvm_sequencer #(RAM_seq_item);
    9               1                    ***0***                 `uvm_component_utils(RAM_sequencer)
    9               2                    ***0***     
    9               3                    ***0***     
    10                                                        
    11                                               
    12                                                        function new(string name="RAM_sequencer", uvm_component parent = null);
    13                                                           
    14              1                    ***0***                     super.new(name,parent);


=================================================================================
=== Instance: /RAM_agent_pkg
=== Design Unit: work.RAM_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /RAM_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_agent.sv
------------------------------------IF Branch------------------------------------
    35                                         1     Count coming in to IF
    35              1                    ***0***                    if(!uvm_config_db #(spi_config):: get(this,"","RAM_config_obj",RAM_agent_config_obj))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36              1                    ***0***                    `uvm_fatal("build_phase","agent cannot get config obj")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                         1     Count coming in to IF
    40              1                    ***0***                    if(RAM_agent_config_obj.ag_s==UVM_AGENT_ACTIVE)begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                    ***0***                    if(RAM_agent_config_obj.ag_s==UVM_AGENT_ACTIVE) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        10         8    55.55%

================================Statement Details================================

Statement Coverage for instance /RAM_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_agent.sv
    1                                                package RAM_agent_pkg;
    2                                                    
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_sequencer_pkg::*;
    5                                                    import RAM_driver_pkg::*;
    6                                                    import RAM_monitor_pkg::*;
    7                                                    import myconfig::*;
    8                                                    import RAM_seq_item_pkg::*;
    9                                                    `include "uvm_macros.svh"
    10                                               
    11                                               
    12                                                   class RAM_agent extends uvm_agent;
    13              1                    ***0***             `uvm_component_utils(RAM_agent)
    13              2                    ***0***     
    13              3                          2     
    14                                                       
    15                                                       RAM_sequencer sqr;
    16                                                       spi_config RAM_agent_config_obj;
    17                                                       RAM_driver drv;
    18                                                       RAM_monitor mon;
    19                                                       uvm_analysis_port #(RAM_seq_item) agent_port;
    20                                                       
    21                                                       function new(string name="RAM_agent", uvm_component parent = null);
    22                                                           
    23              1                          1                 super.new(name,parent);
    24                                               
    25                                                       endfunction 
    26                                               
    27                                                       function void build_phase (uvm_phase phase);
    28                                                           
    29              1                          1                    super.build_phase(phase);
    30                                               
    31              1                          1                    agent_port=new("agent_port",this);
    32                                               
    33              1                          1                    RAM_agent_config_obj=spi_config::type_id::create("RAM_agent_config",this);
    34                                               
    35                                                              if(!uvm_config_db #(spi_config):: get(this,"","RAM_config_obj",RAM_agent_config_obj))
    36              1                    ***0***                    `uvm_fatal("build_phase","agent cannot get config obj")
    37                                               
    38              1                          1                    mon=RAM_monitor::type_id::create("mon",this);
    39                                               
    40                                                              if(RAM_agent_config_obj.ag_s==UVM_AGENT_ACTIVE)begin
    41              1                    ***0***                    sqr=RAM_sequencer::type_id::create("sqr",this); 
    42              1                    ***0***                    drv=RAM_driver::type_id::create("drv",this);
    43                                                              end
    44                                               
    45                                                       endfunction
    46                                               
    47                                                      function void connect_phase(uvm_phase phase);
    48                                                             
    49              1                          1                    super.connect_phase(phase);
    50                                                              
    51                                                              if(RAM_agent_config_obj.ag_s==UVM_AGENT_ACTIVE) begin
    52              1                    ***0***                    drv.RAM_driver_vif=RAM_agent_config_obj.ram_config_vif;
    53              1                    ***0***                    drv.RAM_driver_golden_vif=RAM_agent_config_obj.ram_golden_config_vif;
    54              1                    ***0***                    drv.seq_item_port.connect(sqr.seq_item_export);
    55                                                              end
    56                                               
    57              1                          1                    mon.RAM_monitor_vif=RAM_agent_config_obj.ram_config_vif;
    58              1                          1                    mon.RAM_monitor_golden_vif=RAM_agent_config_obj.ram_golden_config_vif;               
    59                                                              
    60              1                          1                    mon.mon_port.connect(agent_port);


=================================================================================
=== Instance: /RAM_env_pkg
=== Design Unit: work.RAM_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /RAM_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_env.sv
    1                                                package RAM_env_pkg;
    2                                                    
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_agent_pkg::*;
    5                                                    import RAM_scoreboard_pkg::*;
    6                                                    import RAM_coverage_pkg::*;
    7                                                    `include "uvm_macros.svh"
    8                                                
    9                                                    class RAM_env extends uvm_env;
    10                                                       
    11              1                    ***0***             `uvm_component_utils(RAM_env)
    11              2                    ***0***     
    11              3                          2     
    12                                                       
    13                                                       RAM_agent ag;
    14                                                       RAM_scoreboard sb;
    15                                                       RAM_coverage cov;
    16                                               
    17                                                       function new(string name="RAM_agent", uvm_component parent = null);
    18              1                          1                 super.new(name,parent);
    19                                                       endfunction 
    20                                                   
    21                                                       function void build_phase(uvm_phase phase);
    22                                                           
    23              1                          1                 super.build_phase(phase);
    24                                               
    25              1                          1                 ag=RAM_agent::type_id::create("ag",this);
    26              1                          1                 sb=RAM_scoreboard::type_id::create("sb",this);
    27              1                          1                 cov=RAM_coverage::type_id::create("cov",this);
    28                                               
    29                                                       endfunction
    30                                               
    31                                                       function void connect_phase(uvm_phase phase);
    32              1                          1                 super.connect_phase(phase);
    33              1                          1                 ag.agent_port.connect(sb.sb_export);
    34              1                          1                 ag.agent_port.connect(cov.cov_export);


=================================================================================
=== Instance: /scoreboard
=== Design Unit: work.scoreboard
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         2         4    33.33%

================================Branch Details================================

Branch Coverage for instance /scoreboard

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard.sv
------------------------------------IF Branch------------------------------------
    37                                     91707     Count coming in to IF
    37              1                    ***0***     			if(seq_item1.MISO != seq_item1.MISO_golden)begin
    41              1                      91707                  else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              1                    ***0***     				`uvm_error("run_phase",$sformatf("comparison failed,Transaction received by the Dut:%s while the refernce out:0b%b",seq_item1.convert2string_stimulus(), seq_item1.MISO_golden));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                     91707     Count coming in to IF
    42              1                    ***0***     	         `uvm_info("run_phase",$sformatf("correct spi out:%s", seq_item1.convert2string_stimulus()),UVM_HIGH);
                                           91707     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /scoreboard --

  File scoreboard.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (this.seq_item1.MISO != this.seq_item1.MISO_golden)
Condition totals: 0 of 1 input term covered = 0.00%

                                           Input Term   Covered  Reason for no coverage   Hint
                                          -----------  --------  -----------------------  --------------
  (this.seq_item1.MISO != this.seq_item1.MISO_golden)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                   -------------------------     
  Row   1:          1  (this.seq_item1.MISO != this.seq_item1.MISO_golden)_0  -                             
  Row   2:    ***0***  (this.seq_item1.MISO != this.seq_item1.MISO_golden)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        14         5    73.68%

================================Statement Details================================

Statement Coverage for instance /scoreboard --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard.sv
    1                                                package scoreboard;
    2                                                import seq_item::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class spi_scoreboard extends  uvm_scoreboard;
    7               1                    ***0***     	`uvm_component_utils(spi_scoreboard)
    7               2                    ***0***     
    7               3                          2     
    8                                                    spi_seq_item seq_item1;
    9                                                
    10                                                   uvm_analysis_export #(spi_seq_item) sb_export;
    11                                                   uvm_tlm_analysis_fifo #(spi_seq_item) sb_fifo;
    12                                               
    13              1                          1         int error_count=0; int correct_count=0;
    13              2                          1     
    14                                               
    15                                                   function  new(string name="spi_scoreboard",uvm_component parent=null);
    16              1                          1     		super.new(name,parent);
    17                                               	endfunction : new
    18                                               	
    19                                                   function void build_phase(uvm_phase phase);
    20              1                          1         	super.build_phase(phase);
    21              1                          1         	seq_item1=spi_seq_item::type_id::create("seq_item1");
    22              1                          1         	sb_export=new("sb_export",this);
    23              1                          1         	sb_fifo=new("sb_fifo",this);
    24                                                   endfunction 
    25                                               
    26                                               
    27                                                   function void connect_phase(uvm_phase phase);
    28              1                          1     		super.connect_phase(phase);
    29              1                          1     		sb_export.connect(sb_fifo.analysis_export);
    30                                               	endfunction 
    31                                               
    32                                               	task run_phase(uvm_phase phase);
    33              1                          1     		super.run_phase(phase);
    34                                               
    35              1                          1     		forever begin
    36              1                      91708     			sb_fifo.get(seq_item1);
    37                                               			if(seq_item1.MISO != seq_item1.MISO_golden)begin
    38              1                    ***0***     				`uvm_error("run_phase",$sformatf("comparison failed,Transaction received by the Dut:%s while the refernce out:0b%b",seq_item1.convert2string_stimulus(), seq_item1.MISO_golden));
    39              1                    ***0***     		         error_count++;
    40                                               	             end
    41                                                            else begin
    42              1                    ***0***     	         `uvm_info("run_phase",$sformatf("correct spi out:%s", seq_item1.convert2string_stimulus()),UVM_HIGH);
    43              1                      91707     	           correct_count++;


=================================================================================
=== Instance: /driver
=== Design Unit: work.driver
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%

================================Branch Details================================

Branch Coverage for instance /driver

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File driver.sv
------------------------------------IF Branch------------------------------------
    38                                      6000     Count coming in to IF
    38              1                       1523             if(driver_seq_item.data_in[10:8]==3'b111) begin
                                            4477     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                      6000     Count coming in to IF
    51              1                    ***0***     		`uvm_info("run_phase", driver_seq_item.convert2string_stimulus(),UVM_HIGH)
                                            6000     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /driver --

  File driver.sv
----------------Focused Condition View-------------------
Line       38 Item    1  (data_in[10:8] == 7)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (data_in[10:8] == 7)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (data_in[10:8] == 7)_0  -                             
  Row   2:          1  (data_in[10:8] == 7)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      25        22         3    88.00%

================================Statement Details================================

Statement Coverage for instance /driver --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File driver.sv
    1                                                package driver;
    2                                                import uvm_pkg::*;
    3                                                import seq_item::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class spi_driver extends  uvm_driver #(spi_seq_item);
    7               1                    ***0***     	`uvm_component_utils(spi_driver)
    7               2                    ***0***     
    7               3                          2     
    8                                                spi_seq_item driver_seq_item;
    9                                                virtual SPI_IF driver_vif;
    10                                               virtual SPI_IF driver_golden_vif;
    11                                               
    12                                               	function new(string name= "spi_driver", uvm_component parent=null);
    13              1                          1     	 super.new(name,parent);
    14                                               endfunction
    15                                               
    16                                               task run_phase(uvm_phase phase);
    17              1                          1     	super.run_phase(phase);
    18              1                          1     	forever begin
    19              1                       6001     		driver_seq_item=spi_seq_item::type_id::create("driver_seq_item");
    20              1                       6001     		seq_item_port.get_next_item(driver_seq_item);
    21                                               		
    22              1                       6000     		driver_vif.rst_n=driver_seq_item.rst_n;
    23              1                       6000     		driver_golden_vif.rst_n=driver_seq_item.rst_n;
    24                                               
    25              1                       6000     		driver_vif.SS_n=0;
    26              1                       6000     		driver_golden_vif.SS_n=0;
    27                                               		
    28              1                       6000             @(negedge driver_vif.clk);
    29                                               
    30              1                       6000     		for(int i=10;i>=0;i--) begin
    30              2                      66000     
    31                                               
    32              1                      66000             driver_vif.MOSI=driver_seq_item.data_in[i];
    33              1                      66000             driver_golden_vif.MOSI=driver_seq_item.data_in[i];
    34              1                      66000             @(negedge driver_vif.clk);
    35                                               
    36                                                       end
    37                                               
    38                                                       if(driver_seq_item.data_in[10:8]==3'b111) begin
    39              1                      13707             repeat(9) begin
    40                                                           
    41              1                      13707                 @(negedge driver_vif.clk);         
    42                                               
    43                                                       end
    44                                                      end
    45                                                   
    46              1                       6000     		driver_vif.SS_n=1;
    47              1                       6000             driver_golden_vif.SS_n=1;
    48              1                       6000     		@(negedge driver_vif.clk);
    49                                               
    50              1                       6000     		seq_item_port.item_done();
    51              1                    ***0***     		`uvm_info("run_phase", driver_seq_item.convert2string_stimulus(),UVM_HIGH)


=================================================================================
=== Instance: /monitor
=== Design Unit: work.monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /monitor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor.sv
------------------------------------IF Branch------------------------------------
    41                                     91707     Count coming in to IF
    41              1                    ***0***         `uvm_info("run_phase",mon_seq_item.convert2string_stimulus(),UVM_HIGH)
                                           91707     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17        14         3    82.35%

================================Statement Details================================

Statement Coverage for instance /monitor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor.sv
    1                                                package monitor;
    2                                                import seq_item::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class spi_monitor extends  uvm_monitor;
    7               1                    ***0***     	`uvm_component_utils(spi_monitor)
    7               2                    ***0***     
    7               3                          2     
    8                                                 
    9                                                 spi_seq_item mon_seq_item;
    10                                                virtual SPI_IF mointor_vif;
    11                                                virtual SPI_IF mointor_golden_vif;
    12                                               
    13                                                uvm_analysis_port #(spi_seq_item) mon_ap;
    14                                               
    15                                               	function new(string name= "spi_monitor", uvm_component parent=null);
    16              1                          1     	super.new(name,parent);
    17                                                   endfunction
    18                                               
    19                                               function void build_phase(uvm_phase phase);
    20              1                          1     	super.build_phase(phase);
    21              1                          1     	mon_ap=new("mon_ap",this);
    22                                               endfunction 
    23                                               
    24                                               task run_phase(uvm_phase phase);
    25              1                          1     	super.run_phase(phase);
    26                                               
    27              1                          1     forever begin
    28              1                      91708     mon_seq_item=spi_seq_item::type_id::create("mon_seq_item");
    29                                               
    30              1                      91708     	@(negedge mointor_vif.clk);
    31                                               	
    32              1                      91707     	mon_seq_item.MOSI=mointor_vif.MOSI;
    33              1                      91707     	mon_seq_item.rst_n=mointor_vif.rst_n;
    34              1                      91707     	mon_seq_item.SS_n=mointor_vif.SS_n;
    35              1                      91707     	mon_seq_item.MISO=mointor_vif.MISO;
    36                                               
    37              1                      91707     	mon_seq_item.MISO_golden=mointor_golden_vif.MISO;
    38                                               
    39                                               
    40              1                      91707         mon_ap.write(mon_seq_item);
    41              1                    ***0***         `uvm_info("run_phase",mon_seq_item.convert2string_stimulus(),UVM_HIGH)


=================================================================================
=== Instance: /sequencer
=== Design Unit: work.sequencer
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /sequencer --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequencer.sv
    1                                                package sequencer;
    2                                                import seq_item::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                	class spi_sequencer extends uvm_sequencer #(spi_seq_item);
    6               1                    ***0***     	`uvm_component_utils(spi_sequencer)
    6               2                    ***0***     
    6               3                          2     
    7                                                	function  new(string name="spi_sequencer",uvm_component parent=null);
    8               1                          1     		super.new(name,parent);


=================================================================================
=== Instance: /agent
=== Design Unit: work.agent
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /agent

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File agent.sv
------------------------------------IF Branch------------------------------------
    24                                         1     Count coming in to IF
    24              1                    ***0***         if(!uvm_config_db#(spi_config)::get(this, "", "SPI_config_obj",config1 ))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    25                                   ***0***     Count coming in to IF
    25              1                    ***0***           `uvm_fatal("build_phase","unable to get config1 object")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17        14         3    82.35%

================================Statement Details================================

Statement Coverage for instance /agent --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File agent.sv
    1                                                package agent;
    2                                                import seq_item::*;
    3                                                import sequencer::*;
    4                                                import monitor::*;
    5                                                import driver::*;
    6                                                import myconfig::*;
    7                                                import uvm_pkg::*;
    8                                                `include "uvm_macros.svh"
    9                                                
    10                                               class spi_agent extends  uvm_agent;
    11              1                    ***0***     	`uvm_component_utils(spi_agent)
    11              2                    ***0***     
    11              3                          2     
    12                                                  spi_monitor mon;
    13                                                  spi_driver drv;
    14                                                  spi_config config1;
    15                                                  spi_sequencer sqr;
    16                                                  uvm_analysis_port #(spi_seq_item) agt_ap;
    17                                               
    18                                               	function new(string name= "spi_agent", uvm_component parent=null);
    19              1                          1     	 super.new(name,parent);
    20                                               endfunction
    21                                               	
    22                                               function void build_phase(uvm_phase phase);
    23              1                          1     	super.build_phase(phase);
    24                                                   if(!uvm_config_db#(spi_config)::get(this, "", "SPI_config_obj",config1 ))
    25              1                    ***0***           `uvm_fatal("build_phase","unable to get config1 object")
    26                                               
    27              1                          1        mon=spi_monitor::type_id::create("mon",this);
    28              1                          1        drv=spi_driver::type_id::create("drv",this);
    29              1                          1        sqr=spi_sequencer::type_id::create("sqr",this);
    30              1                          1        agt_ap=new("agt_ap",this);
    31                                               endfunction 
    32                                               
    33                                               function void connect_phase(uvm_phase phase);
    34              1                          1     	super.connect_phase(phase);
    35              1                          1     	mon.mointor_vif=config1.spi_config_vif;
    36              1                          1     	drv.driver_vif=config1.spi_config_vif;
    37                                               
    38              1                          1     	mon.mointor_golden_vif=config1.spi_golden_config_vif;
    39              1                          1     	drv.driver_golden_vif=config1.spi_golden_config_vif;
    40                                               
    41              1                          1     	drv.seq_item_port.connect(sqr.seq_item_export);
    42              1                          1     	mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /coverage
=== Design Unit: work.coverage
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /coverage

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File coverage_collector.sv
------------------------------------IF Branch------------------------------------
    48                                         1     Count coming in to IF
    48              1                          1     	        `uvm_info("run_phase","coverage run phase has started",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%



Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          1        na        na        na
            Covergroup Bins          4         4         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage/spi_coverage/cvr_grp_spi              100.00%        100          -    Covered              
    covered/total bins:                                     4          4          -                      
    missing/total bins:                                     0          4          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint c_din                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin not_address[1]                          65                     -    Occurred             
        ignore_bin not_address[2]                          65                     -    Occurred             
        ignore_bin not_address[3]                          78                     -    Occurred             
        ignore_bin not_address[4]                          78                     -    Occurred             
        ignore_bin not_address[5]                          78                     -    Occurred             
        ignore_bin not_address[6]                          78                     -    Occurred             
        ignore_bin not_address[7]                          78                     -    Occurred             
        ignore_bin not_address[8]                          91                     -    Occurred             
        ignore_bin not_address[9]                          52                     -    Occurred             
        ignore_bin not_address[10]                         91                     -    Occurred             
        ignore_bin not_address[11]                         52                     -    Occurred             
        ignore_bin not_address[12]                         52                     -    Occurred             
        ignore_bin not_address[13]                         91                     -    Occurred             
        ignore_bin not_address[14]                        104                     -    Occurred             
        ignore_bin not_address[15]                         91                     -    Occurred             
        ignore_bin not_address[16]                         78                     -    Occurred             
        ignore_bin not_address[17]                         65                     -    Occurred             
        ignore_bin not_address[18]                         91                     -    Occurred             
        ignore_bin not_address[19]                         52                     -    Occurred             
        ignore_bin not_address[20]                         65                     -    Occurred             
        ignore_bin not_address[21]                         39                     -    Occurred             
        ignore_bin not_address[22]                         78                     -    Occurred             
        ignore_bin not_address[23]                        104                     -    Occurred             
        ignore_bin not_address[24]                         65                     -    Occurred             
        ignore_bin not_address[25]                         91                     -    Occurred             
        ignore_bin not_address[26]                         91                     -    Occurred             
        ignore_bin not_address[27]                         91                     -    Occurred             
        ignore_bin not_address[28]                        104                     -    Occurred             
        ignore_bin not_address[29]                         78                     -    Occurred             
        ignore_bin not_address[30]                         65                     -    Occurred             
        ignore_bin not_address[31]                         65                     -    Occurred             
        ignore_bin not_address[32]                         78                     -    Occurred             
        ignore_bin not_address[33]                         78                     -    Occurred             
        ignore_bin not_address[34]                         65                     -    Occurred             
        ignore_bin not_address[35]                         78                     -    Occurred             
        ignore_bin not_address[36]                         78                     -    Occurred             
        ignore_bin not_address[37]                         91                     -    Occurred             
        ignore_bin not_address[38]                        117                     -    Occurred             
        ignore_bin not_address[39]                        104                     -    Occurred             
        ignore_bin not_address[40]                         39                     -    Occurred             
        ignore_bin not_address[41]                         78                     -    Occurred             
        ignore_bin not_address[42]                        104                     -    Occurred             
        ignore_bin not_address[43]                         65                     -    Occurred             
        ignore_bin not_address[44]                        130                     -    Occurred             
        ignore_bin not_address[45]                         78                     -    Occurred             
        ignore_bin not_address[46]                         65                     -    Occurred             
        ignore_bin not_address[47]                         65                     -    Occurred             
        ignore_bin not_address[48]                        104                     -    Occurred             
        ignore_bin not_address[49]                         78                     -    Occurred             
        ignore_bin not_address[50]                         91                     -    Occurred             
        ignore_bin not_address[51]                         78                     -    Occurred             
        ignore_bin not_address[52]                         65                     -    Occurred             
        ignore_bin not_address[53]                         78                     -    Occurred             
        ignore_bin not_address[54]                         65                     -    Occurred             
        ignore_bin not_address[55]                         52                     -    Occurred             
        ignore_bin not_address[56]                        104                     -    Occurred             
        ignore_bin not_address[57]                         78                     -    Occurred             
        ignore_bin not_address[58]                         65                     -    Occurred             
        ignore_bin not_address[59]                         78                     -    Occurred             
        ignore_bin not_address[60]                         78                     -    Occurred             
        ignore_bin not_address[61]                        104                     -    Occurred             
        ignore_bin not_address[62]                        130                     -    Occurred             
        ignore_bin not_address[63]                         91                     -    Occurred             
        ignore_bin not_address[64]                         65                     -    Occurred             
        ignore_bin not_address[65]                         91                     -    Occurred             
        ignore_bin not_address[66]                        130                     -    Occurred             
        ignore_bin not_address[67]                         91                     -    Occurred             
        ignore_bin not_address[68]                         78                     -    Occurred             
        ignore_bin not_address[69]                         78                     -    Occurred             
        ignore_bin not_address[70]                        117                     -    Occurred             
        ignore_bin not_address[71]                        104                     -    Occurred             
        ignore_bin not_address[72]                         91                     -    Occurred             
        ignore_bin not_address[73]                         52                     -    Occurred             
        ignore_bin not_address[74]                         65                     -    Occurred             
        ignore_bin not_address[75]                         65                     -    Occurred             
        ignore_bin not_address[76]                         91                     -    Occurred             
        ignore_bin not_address[77]                         91                     -    Occurred             
        ignore_bin not_address[78]                         65                     -    Occurred             
        ignore_bin not_address[79]                         91                     -    Occurred             
        ignore_bin not_address[80]                         78                     -    Occurred             
        ignore_bin not_address[81]                         65                     -    Occurred             
        ignore_bin not_address[82]                         65                     -    Occurred             
        ignore_bin not_address[83]                         52                     -    Occurred             
        ignore_bin not_address[84]                         91                     -    Occurred             
        ignore_bin not_address[85]                         78                     -    Occurred             
        ignore_bin not_address[86]                         65                     -    Occurred             
        ignore_bin not_address[87]                         91                     -    Occurred             
        ignore_bin not_address[88]                        104                     -    Occurred             
        ignore_bin not_address[89]                         78                     -    Occurred             
        ignore_bin not_address[90]                         39                     -    Occurred             
        ignore_bin not_address[91]                         78                     -    Occurred             
        ignore_bin not_address[92]                        104                     -    Occurred             
        ignore_bin not_address[93]                         52                     -    Occurred             
        ignore_bin not_address[94]                         91                     -    Occurred             
        ignore_bin not_address[95]                         65                     -    Occurred             
        ignore_bin not_address[96]                         65                     -    Occurred             
        ignore_bin not_address[97]                         78                     -    Occurred             
        ignore_bin not_address[98]                         91                     -    Occurred             
        ignore_bin not_address[99]                         65                     -    Occurred             
        ignore_bin not_address[100]                       104                     -    Occurred             
        ignore_bin not_address[101]                        65                     -    Occurred             
        ignore_bin not_address[102]                        65                     -    Occurred             
        ignore_bin not_address[103]                        91                     -    Occurred             
        ignore_bin not_address[104]                        91                     -    Occurred             
        ignore_bin not_address[105]                        78                     -    Occurred             
        ignore_bin not_address[106]                        91                     -    Occurred             
        ignore_bin not_address[107]                        52                     -    Occurred             
        ignore_bin not_address[108]                        91                     -    Occurred             
        ignore_bin not_address[109]                        91                     -    Occurred             
        ignore_bin not_address[110]                        65                     -    Occurred             
        ignore_bin not_address[111]                        39                     -    Occurred             
        ignore_bin not_address[112]                        91                     -    Occurred             
        ignore_bin not_address[113]                        65                     -    Occurred             
        ignore_bin not_address[114]                        39                     -    Occurred             
        ignore_bin not_address[115]                        52                     -    Occurred             
        ignore_bin not_address[116]                        78                     -    Occurred             
        ignore_bin not_address[117]                        78                     -    Occurred             
        ignore_bin not_address[118]                        91                     -    Occurred             
        ignore_bin not_address[119]                        39                     -    Occurred             
        ignore_bin not_address[120]                        78                     -    Occurred             
        ignore_bin not_address[121]                        52                     -    Occurred             
        ignore_bin not_address[122]                       104                     -    Occurred             
        ignore_bin not_address[123]                        65                     -    Occurred             
        ignore_bin not_address[124]                        65                     -    Occurred             
        ignore_bin not_address[125]                        65                     -    Occurred             
        ignore_bin not_address[126]                        65                     -    Occurred             
        ignore_bin not_address[127]                        39                     -    Occurred             
        ignore_bin not_address[128]                       130                     -    Occurred             
        ignore_bin not_address[129]                        78                     -    Occurred             
        ignore_bin not_address[130]                        91                     -    Occurred             
        ignore_bin not_address[131]                        65                     -    Occurred             
        ignore_bin not_address[132]                        78                     -    Occurred             
        ignore_bin not_address[133]                        52                     -    Occurred             
        ignore_bin not_address[134]                        65                     -    Occurred             
        ignore_bin not_address[135]                        39                     -    Occurred             
        ignore_bin not_address[136]                        78                     -    Occurred             
        ignore_bin not_address[137]                        78                     -    Occurred             
        ignore_bin not_address[138]                        78                     -    Occurred             
        ignore_bin not_address[139]                        52                     -    Occurred             
        ignore_bin not_address[140]                        39                     -    Occurred             
        ignore_bin not_address[141]                        91                     -    Occurred             
        ignore_bin not_address[142]                       117                     -    Occurred             
        ignore_bin not_address[143]                        91                     -    Occurred             
        ignore_bin not_address[144]                       130                     -    Occurred             
        ignore_bin not_address[145]                       117                     -    Occurred             
        ignore_bin not_address[146]                        91                     -    Occurred             
        ignore_bin not_address[147]                        39                     -    Occurred             
        ignore_bin not_address[148]                       117                     -    Occurred             
        ignore_bin not_address[149]                        78                     -    Occurred             
        ignore_bin not_address[150]                        78                     -    Occurred             
        ignore_bin not_address[151]                        65                     -    Occurred             
        ignore_bin not_address[152]                       117                     -    Occurred             
        ignore_bin not_address[153]                        78                     -    Occurred             
        ignore_bin not_address[154]                        65                     -    Occurred             
        ignore_bin not_address[155]                        65                     -    Occurred             
        ignore_bin not_address[156]                        65                     -    Occurred             
        ignore_bin not_address[157]                        39                     -    Occurred             
        ignore_bin not_address[158]                        52                     -    Occurred             
        ignore_bin not_address[159]                        91                     -    Occurred             
        ignore_bin not_address[160]                        78                     -    Occurred             
        ignore_bin not_address[161]                        52                     -    Occurred             
        ignore_bin not_address[162]                        91                     -    Occurred             
        ignore_bin not_address[163]                        52                     -    Occurred             
        ignore_bin not_address[164]                        78                     -    Occurred             
        ignore_bin not_address[165]                        91                     -    Occurred             
        ignore_bin not_address[166]                        91                     -    Occurred             
        ignore_bin not_address[167]                        39                     -    Occurred             
        ignore_bin not_address[168]                        65                     -    Occurred             
        ignore_bin not_address[169]                        65                     -    Occurred             
        ignore_bin not_address[170]                        78                     -    Occurred             
        ignore_bin not_address[171]                        52                     -    Occurred             
        ignore_bin not_address[172]                       104                     -    Occurred             
        ignore_bin not_address[173]                        78                     -    Occurred             
        ignore_bin not_address[174]                        91                     -    Occurred             
        ignore_bin not_address[175]                        52                     -    Occurred             
        ignore_bin not_address[176]                        65                     -    Occurred             
        ignore_bin not_address[177]                        52                     -    Occurred             
        ignore_bin not_address[178]                        78                     -    Occurred             
        ignore_bin not_address[179]                        91                     -    Occurred             
        ignore_bin not_address[180]                       104                     -    Occurred             
        ignore_bin not_address[181]                        78                     -    Occurred             
        ignore_bin not_address[182]                        39                     -    Occurred             
        ignore_bin not_address[183]                        65                     -    Occurred             
        ignore_bin not_address[184]                        26                     -    Occurred             
        ignore_bin not_address[185]                        65                     -    Occurred             
        ignore_bin not_address[186]                        39                     -    Occurred             
        ignore_bin not_address[187]                        52                     -    Occurred             
        ignore_bin not_address[188]                        78                     -    Occurred             
        ignore_bin not_address[189]                        26                     -    Occurred             
        ignore_bin not_address[190]                        78                     -    Occurred             
        ignore_bin not_address[191]                        52                     -    Occurred             
        ignore_bin not_address[192]                        65                     -    Occurred             
        ignore_bin not_address[193]                        65                     -    Occurred             
        ignore_bin not_address[194]                        65                     -    Occurred             
        ignore_bin not_address[195]                        65                     -    Occurred             
        ignore_bin not_address[196]                        78                     -    Occurred             
        ignore_bin not_address[197]                        65                     -    Occurred             
        ignore_bin not_address[198]                        39                     -    Occurred             
        ignore_bin not_address[199]                        78                     -    Occurred             
        ignore_bin not_address[200]                        65                     -    Occurred             
        ignore_bin not_address[201]                        13                     -    Occurred             
        ignore_bin not_address[202]                        91                     -    Occurred             
        ignore_bin not_address[203]                        91                     -    Occurred             
        ignore_bin not_address[204]                        78                     -    Occurred             
        ignore_bin not_address[205]                        39                     -    Occurred             
        ignore_bin not_address[206]                        65                     -    Occurred             
        ignore_bin not_address[207]                        78                     -    Occurred             
        ignore_bin not_address[208]                        78                     -    Occurred             
        ignore_bin not_address[209]                       104                     -    Occurred             
        ignore_bin not_address[210]                        52                     -    Occurred             
        ignore_bin not_address[211]                        91                     -    Occurred             
        ignore_bin not_address[212]                        52                     -    Occurred             
        ignore_bin not_address[213]                        26                     -    Occurred             
        ignore_bin not_address[214]                        91                     -    Occurred             
        ignore_bin not_address[215]                        91                     -    Occurred             
        ignore_bin not_address[216]                        65                     -    Occurred             
        ignore_bin not_address[217]                        65                     -    Occurred             
        ignore_bin not_address[218]                        65                     -    Occurred             
        ignore_bin not_address[219]                        65                     -    Occurred             
        ignore_bin not_address[220]                        78                     -    Occurred             
        ignore_bin not_address[221]                        91                     -    Occurred             
        ignore_bin not_address[222]                        65                     -    Occurred             
        ignore_bin not_address[223]                        65                     -    Occurred             
        ignore_bin not_address[224]                        26                     -    Occurred             
        ignore_bin not_address[225]                        65                     -    Occurred             
        ignore_bin not_address[226]                        39                     -    Occurred             
        ignore_bin not_address[227]                        52                     -    Occurred             
        ignore_bin not_address[228]                        52                     -    Occurred             
        ignore_bin not_address[229]                        39                     -    Occurred             
        ignore_bin not_address[230]                        78                     -    Occurred             
        ignore_bin not_address[231]                       117                     -    Occurred             
        ignore_bin not_address[232]                        78                     -    Occurred             
        ignore_bin not_address[233]                       130                     -    Occurred             
        ignore_bin not_address[234]                       117                     -    Occurred             
        ignore_bin not_address[235]                        91                     -    Occurred             
        ignore_bin not_address[236]                        65                     -    Occurred             
        ignore_bin not_address[237]                        91                     -    Occurred             
        ignore_bin not_address[238]                       104                     -    Occurred             
        ignore_bin not_address[239]                        65                     -    Occurred             
        ignore_bin not_address[240]                        78                     -    Occurred             
        ignore_bin not_address[241]                        52                     -    Occurred             
        ignore_bin not_address[242]                        78                     -    Occurred             
        ignore_bin not_address[243]                       117                     -    Occurred             
        ignore_bin not_address[244]                        91                     -    Occurred             
        ignore_bin not_address[245]                        78                     -    Occurred             
        ignore_bin not_address[246]                       117                     -    Occurred             
        ignore_bin not_address[247]                        39                     -    Occurred             
        ignore_bin not_address[248]                        78                     -    Occurred             
        ignore_bin not_address[249]                        65                     -    Occurred             
        ignore_bin not_address[250]                        78                     -    Occurred             
        ignore_bin not_address[251]                       104                     -    Occurred             
        ignore_bin not_address[252]                        65                     -    Occurred             
        ignore_bin not_address[253]                        65                     -    Occurred             
        ignore_bin not_address[254]                        78                     -    Occurred             
        ignore_bin not_address[1537]                       91                     -    Occurred             
        ignore_bin not_address[1538]                       91                     -    Occurred             
        ignore_bin not_address[1539]                       91                     -    Occurred             
        ignore_bin not_address[1540]                       78                     -    Occurred             
        ignore_bin not_address[1541]                       65                     -    Occurred             
        ignore_bin not_address[1542]                       65                     -    Occurred             
        ignore_bin not_address[1543]                      117                     -    Occurred             
        ignore_bin not_address[1544]                       52                     -    Occurred             
        ignore_bin not_address[1545]                       78                     -    Occurred             
        ignore_bin not_address[1546]                       78                     -    Occurred             
        ignore_bin not_address[1547]                      104                     -    Occurred             
        ignore_bin not_address[1548]                       65                     -    Occurred             
        ignore_bin not_address[1549]                       91                     -    Occurred             
        ignore_bin not_address[1550]                       52                     -    Occurred             
        ignore_bin not_address[1551]                       65                     -    Occurred             
        ignore_bin not_address[1552]                       52                     -    Occurred             
        ignore_bin not_address[1553]                       91                     -    Occurred             
        ignore_bin not_address[1554]                       65                     -    Occurred             
        ignore_bin not_address[1555]                       78                     -    Occurred             
        ignore_bin not_address[1556]                       91                     -    Occurred             
        ignore_bin not_address[1557]                       78                     -    Occurred             
        ignore_bin not_address[1558]                       65                     -    Occurred             
        ignore_bin not_address[1559]                       78                     -    Occurred             
        ignore_bin not_address[1560]                       91                     -    Occurred             
        ignore_bin not_address[1561]                       52                     -    Occurred             
        ignore_bin not_address[1562]                       78                     -    Occurred             
        ignore_bin not_address[1563]                       91                     -    Occurred             
        ignore_bin not_address[1564]                       91                     -    Occurred             
        ignore_bin not_address[1565]                       78                     -    Occurred             
        ignore_bin not_address[1566]                       39                     -    Occurred             
        ignore_bin not_address[1567]                       78                     -    Occurred             
        ignore_bin not_address[1568]                       52                     -    Occurred             
        ignore_bin not_address[1569]                       65                     -    Occurred             
        ignore_bin not_address[1570]                      104                     -    Occurred             
        ignore_bin not_address[1571]                       65                     -    Occurred             
        ignore_bin not_address[1572]                       52                     -    Occurred             
        ignore_bin not_address[1573]                      104                     -    Occurred             
        ignore_bin not_address[1574]                       65                     -    Occurred             
        ignore_bin not_address[1575]                       65                     -    Occurred             
        ignore_bin not_address[1576]                       91                     -    Occurred             
        ignore_bin not_address[1577]                       52                     -    Occurred             
        ignore_bin not_address[1578]                       78                     -    Occurred             
        ignore_bin not_address[1579]                      117                     -    Occurred             
        ignore_bin not_address[1580]                       78                     -    Occurred             
        ignore_bin not_address[1581]                       65                     -    Occurred             
        ignore_bin not_address[1582]                       65                     -    Occurred             
        ignore_bin not_address[1583]                       65                     -    Occurred             
        ignore_bin not_address[1584]                      104                     -    Occurred             
        ignore_bin not_address[1585]                       65                     -    Occurred             
        ignore_bin not_address[1586]                      117                     -    Occurred             
        ignore_bin not_address[1587]                      104                     -    Occurred             
        ignore_bin not_address[1588]                      104                     -    Occurred             
        ignore_bin not_address[1589]                       91                     -    Occurred             
        ignore_bin not_address[1590]                       91                     -    Occurred             
        ignore_bin not_address[1591]                      104                     -    Occurred             
        ignore_bin not_address[1592]                      104                     -    Occurred             
        ignore_bin not_address[1593]                      117                     -    Occurred             
        ignore_bin not_address[1594]                       65                     -    Occurred             
        ignore_bin not_address[1595]                      117                     -    Occurred             
        ignore_bin not_address[1596]                       39                     -    Occurred             
        ignore_bin not_address[1597]                      104                     -    Occurred             
        ignore_bin not_address[1598]                       65                     -    Occurred             
        ignore_bin not_address[1599]                       91                     -    Occurred             
        ignore_bin not_address[1600]                       65                     -    Occurred             
        ignore_bin not_address[1601]                       52                     -    Occurred             
        ignore_bin not_address[1602]                      104                     -    Occurred             
        ignore_bin not_address[1603]                       78                     -    Occurred             
        ignore_bin not_address[1604]                       65                     -    Occurred             
        ignore_bin not_address[1605]                       78                     -    Occurred             
        ignore_bin not_address[1606]                       78                     -    Occurred             
        ignore_bin not_address[1607]                       91                     -    Occurred             
        ignore_bin not_address[1608]                      117                     -    Occurred             
        ignore_bin not_address[1609]                       78                     -    Occurred             
        ignore_bin not_address[1610]                       65                     -    Occurred             
        ignore_bin not_address[1611]                       78                     -    Occurred             
        ignore_bin not_address[1612]                       91                     -    Occurred             
        ignore_bin not_address[1613]                       26                     -    Occurred             
        ignore_bin not_address[1614]                       91                     -    Occurred             
        ignore_bin not_address[1615]                       52                     -    Occurred             
        ignore_bin not_address[1616]                       78                     -    Occurred             
        ignore_bin not_address[1617]                      117                     -    Occurred             
        ignore_bin not_address[1618]                       65                     -    Occurred             
        ignore_bin not_address[1619]                       78                     -    Occurred             
        ignore_bin not_address[1620]                      104                     -    Occurred             
        ignore_bin not_address[1621]                      104                     -    Occurred             
        ignore_bin not_address[1622]                      117                     -    Occurred             
        ignore_bin not_address[1623]                       39                     -    Occurred             
        ignore_bin not_address[1624]                       52                     -    Occurred             
        ignore_bin not_address[1625]                       52                     -    Occurred             
        ignore_bin not_address[1626]                       65                     -    Occurred             
        ignore_bin not_address[1627]                       52                     -    Occurred             
        ignore_bin not_address[1628]                       78                     -    Occurred             
        ignore_bin not_address[1629]                       65                     -    Occurred             
        ignore_bin not_address[1630]                      104                     -    Occurred             
        ignore_bin not_address[1631]                       65                     -    Occurred             
        ignore_bin not_address[1632]                       78                     -    Occurred             
        ignore_bin not_address[1633]                       39                     -    Occurred             
        ignore_bin not_address[1634]                       78                     -    Occurred             
        ignore_bin not_address[1635]                       52                     -    Occurred             
        ignore_bin not_address[1636]                       65                     -    Occurred             
        ignore_bin not_address[1637]                       52                     -    Occurred             
        ignore_bin not_address[1638]                       39                     -    Occurred             
        ignore_bin not_address[1639]                       52                     -    Occurred             
        ignore_bin not_address[1640]                       52                     -    Occurred             
        ignore_bin not_address[1641]                       39                     -    Occurred             
        ignore_bin not_address[1642]                       91                     -    Occurred             
        ignore_bin not_address[1643]                       52                     -    Occurred             
        ignore_bin not_address[1644]                       65                     -    Occurred             
        ignore_bin not_address[1645]                       65                     -    Occurred             
        ignore_bin not_address[1646]                       39                     -    Occurred             
        ignore_bin not_address[1647]                       26                     -    Occurred             
        ignore_bin not_address[1648]                      117                     -    Occurred             
        ignore_bin not_address[1649]                       65                     -    Occurred             
        ignore_bin not_address[1650]                      104                     -    Occurred             
        ignore_bin not_address[1651]                       91                     -    Occurred             
        ignore_bin not_address[1652]                       52                     -    Occurred             
        ignore_bin not_address[1653]                       52                     -    Occurred             
        ignore_bin not_address[1654]                       65                     -    Occurred             
        ignore_bin not_address[1655]                       39                     -    Occurred             
        ignore_bin not_address[1656]                       52                     -    Occurred             
        ignore_bin not_address[1657]                       78                     -    Occurred             
        ignore_bin not_address[1658]                       91                     -    Occurred             
        ignore_bin not_address[1659]                       39                     -    Occurred             
        ignore_bin not_address[1660]                      117                     -    Occurred             
        ignore_bin not_address[1661]                       52                     -    Occurred             
        ignore_bin not_address[1662]                      104                     -    Occurred             
        ignore_bin not_address[1663]                       91                     -    Occurred             
        ignore_bin not_address[1664]                       65                     -    Occurred             
        ignore_bin not_address[1665]                       52                     -    Occurred             
        ignore_bin not_address[1666]                      104                     -    Occurred             
        ignore_bin not_address[1667]                       52                     -    Occurred             
        ignore_bin not_address[1668]                      104                     -    Occurred             
        ignore_bin not_address[1669]                       65                     -    Occurred             
        ignore_bin not_address[1670]                      104                     -    Occurred             
        ignore_bin not_address[1671]                      104                     -    Occurred             
        ignore_bin not_address[1672]                       78                     -    Occurred             
        ignore_bin not_address[1673]                       39                     -    Occurred             
        ignore_bin not_address[1674]                       91                     -    Occurred             
        ignore_bin not_address[1675]                       78                     -    Occurred             
        ignore_bin not_address[1676]                       91                     -    Occurred             
        ignore_bin not_address[1677]                       52                     -    Occurred             
        ignore_bin not_address[1678]                       65                     -    Occurred             
        ignore_bin not_address[1679]                       52                     -    Occurred             
        ignore_bin not_address[1680]                       65                     -    Occurred             
        ignore_bin not_address[1681]                       78                     -    Occurred             
        ignore_bin not_address[1682]                       91                     -    Occurred             
        ignore_bin not_address[1683]                      104                     -    Occurred             
        ignore_bin not_address[1684]                       52                     -    Occurred             
        ignore_bin not_address[1685]                       65                     -    Occurred             
        ignore_bin not_address[1686]                       78                     -    Occurred             
        ignore_bin not_address[1687]                       65                     -    Occurred             
        ignore_bin not_address[1688]                       65                     -    Occurred             
        ignore_bin not_address[1689]                      117                     -    Occurred             
        ignore_bin not_address[1690]                       91                     -    Occurred             
        ignore_bin not_address[1691]                       78                     -    Occurred             
        ignore_bin not_address[1692]                       91                     -    Occurred             
        ignore_bin not_address[1693]                       91                     -    Occurred             
        ignore_bin not_address[1694]                       91                     -    Occurred             
        ignore_bin not_address[1695]                       78                     -    Occurred             
        ignore_bin not_address[1696]                       78                     -    Occurred             
        ignore_bin not_address[1697]                       65                     -    Occurred             
        ignore_bin not_address[1698]                       91                     -    Occurred             
        ignore_bin not_address[1699]                       91                     -    Occurred             
        ignore_bin not_address[1700]                       78                     -    Occurred             
        ignore_bin not_address[1701]                       78                     -    Occurred             
        ignore_bin not_address[1702]                       52                     -    Occurred             
        ignore_bin not_address[1703]                       91                     -    Occurred             
        ignore_bin not_address[1704]                       78                     -    Occurred             
        ignore_bin not_address[1705]                       52                     -    Occurred             
        ignore_bin not_address[1706]                       78                     -    Occurred             
        ignore_bin not_address[1707]                       52                     -    Occurred             
        ignore_bin not_address[1708]                       65                     -    Occurred             
        ignore_bin not_address[1709]                       78                     -    Occurred             
        ignore_bin not_address[1710]                       65                     -    Occurred             
        ignore_bin not_address[1711]                       52                     -    Occurred             
        ignore_bin not_address[1712]                      104                     -    Occurred             
        ignore_bin not_address[1713]                       65                     -    Occurred             
        ignore_bin not_address[1714]                       78                     -    Occurred             
        ignore_bin not_address[1715]                       65                     -    Occurred             
        ignore_bin not_address[1716]                      104                     -    Occurred             
        ignore_bin not_address[1717]                       91                     -    Occurred             
        ignore_bin not_address[1718]                       65                     -    Occurred             
        ignore_bin not_address[1719]                       65                     -    Occurred             
        ignore_bin not_address[1720]                       52                     -    Occurred             
        ignore_bin not_address[1721]                       78                     -    Occurred             
        ignore_bin not_address[1722]                       52                     -    Occurred             
        ignore_bin not_address[1723]                       52                     -    Occurred             
        ignore_bin not_address[1724]                       65                     -    Occurred             
        ignore_bin not_address[1725]                       39                     -    Occurred             
        ignore_bin not_address[1726]                       52                     -    Occurred             
        ignore_bin not_address[1727]                       78                     -    Occurred             
        ignore_bin not_address[1728]                       78                     -    Occurred             
        ignore_bin not_address[1729]                       91                     -    Occurred             
        ignore_bin not_address[1730]                       39                     -    Occurred             
        ignore_bin not_address[1731]                      117                     -    Occurred             
        ignore_bin not_address[1732]                      104                     -    Occurred             
        ignore_bin not_address[1733]                       91                     -    Occurred             
        ignore_bin not_address[1734]                       78                     -    Occurred             
        ignore_bin not_address[1735]                       52                     -    Occurred             
        ignore_bin not_address[1736]                       52                     -    Occurred             
        ignore_bin not_address[1737]                       65                     -    Occurred             
        ignore_bin not_address[1738]                       39                     -    Occurred             
        ignore_bin not_address[1739]                       52                     -    Occurred             
        ignore_bin not_address[1740]                       65                     -    Occurred             
        ignore_bin not_address[1741]                       78                     -    Occurred             
        ignore_bin not_address[1742]                       78                     -    Occurred             
        ignore_bin not_address[1743]                       78                     -    Occurred             
        ignore_bin not_address[1744]                      104                     -    Occurred             
        ignore_bin not_address[1745]                       39                     -    Occurred             
        ignore_bin not_address[1746]                       52                     -    Occurred             
        ignore_bin not_address[1747]                       52                     -    Occurred             
        ignore_bin not_address[1748]                       65                     -    Occurred             
        ignore_bin not_address[1749]                       52                     -    Occurred             
        ignore_bin not_address[1750]                       52                     -    Occurred             
        ignore_bin not_address[1751]                       78                     -    Occurred             
        ignore_bin not_address[1752]                      130                     -    Occurred             
        ignore_bin not_address[1753]                       65                     -    Occurred             
        ignore_bin not_address[1754]                       91                     -    Occurred             
        ignore_bin not_address[1755]                      117                     -    Occurred             
        ignore_bin not_address[1756]                       91                     -    Occurred             
        ignore_bin not_address[1757]                       39                     -    Occurred             
        ignore_bin not_address[1758]                      117                     -    Occurred             
        ignore_bin not_address[1759]                       65                     -    Occurred             
        ignore_bin not_address[1760]                      104                     -    Occurred             
        ignore_bin not_address[1761]                      117                     -    Occurred             
        ignore_bin not_address[1762]                       65                     -    Occurred             
        ignore_bin not_address[1763]                       65                     -    Occurred             
        ignore_bin not_address[1764]                       65                     -    Occurred             
        ignore_bin not_address[1765]                       78                     -    Occurred             
        ignore_bin not_address[1766]                      104                     -    Occurred             
        ignore_bin not_address[1767]                       78                     -    Occurred             
        ignore_bin not_address[1768]                       91                     -    Occurred             
        ignore_bin not_address[1769]                       91                     -    Occurred             
        ignore_bin not_address[1770]                       78                     -    Occurred             
        ignore_bin not_address[1771]                       91                     -    Occurred             
        ignore_bin not_address[1772]                       78                     -    Occurred             
        ignore_bin not_address[1773]                       78                     -    Occurred             
        ignore_bin not_address[1774]                       91                     -    Occurred             
        ignore_bin not_address[1775]                       78                     -    Occurred             
        ignore_bin not_address[1776]                      117                     -    Occurred             
        ignore_bin not_address[1777]                       91                     -    Occurred             
        ignore_bin not_address[1778]                       52                     -    Occurred             
        ignore_bin not_address[1779]                       52                     -    Occurred             
        ignore_bin not_address[1780]                       13                     -    Occurred             
        ignore_bin not_address[1781]                       52                     -    Occurred             
        ignore_bin not_address[1782]                       52                     -    Occurred             
        ignore_bin not_address[1783]                       65                     -    Occurred             
        ignore_bin not_address[1784]                       65                     -    Occurred             
        ignore_bin not_address[1785]                       78                     -    Occurred             
        ignore_bin not_address[1786]                       91                     -    Occurred             
        ignore_bin not_address[1787]                       78                     -    Occurred             
        ignore_bin not_address[1788]                       78                     -    Occurred             
        ignore_bin not_address[1789]                       78                     -    Occurred             
        ignore_bin not_address[1790]                       39                     -    Occurred             
        bin address_write_max                              52          1          -    Covered              
        bin address_read_max                               91          1          -    Covered              
        bin address_write_min                              65          1          -    Covered              
        bin address_read_min                               65          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        13         2    86.66%

================================Statement Details================================

Statement Coverage for instance /coverage --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File coverage_collector.sv
    1                                                package coverage;
    2                                                import seq_item::*;
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class spi_coverage extends  uvm_component;
    7               1                    ***0***     	`uvm_component_utils(spi_coverage)
    7               2                    ***0***     
    7               3                          2     
    8                                                    spi_seq_item cov_seq_item;
    9                                                    uvm_analysis_export #(spi_seq_item) cov_export;
    10                                                   uvm_tlm_analysis_fifo #(spi_seq_item) cov_fifo;
    11                                               
    12                                                   covergroup cvr_grp_spi;
    13                                               
    14                                                           c_din: coverpoint cov_seq_item.data_in iff(cov_seq_item.rst_n){
    15                                               
    16                                                           bins address_write_max={11'b000_1111_1111};
    17                                                           bins address_read_max = {11'b110_1111_1111};
    18                                                           bins address_write_min={11'b000_0000_0000};
    19                                                           bins address_read_min = {11'b110_0000_0000};
    20                                                          ignore_bins not_address[] = {[11'b000_0000_0001:11'b000_1111_1110],[11'b110_0000_0001:11'b110_1111_1110]};
    21                                                       
    22                                                       
    23                                                       }
    24                                               
    25                                                       endgroup
    26                                               
    27                                               
    28                                                       function new(string name="spi_coverage",uvm_component parent=null);
    29              1                          1             	super.new(name,parent);
    30              1                          1             	cvr_grp_spi=new();
    31                                                       endfunction 
    32                                               
    33                                               
    34                                                       function void connect_phase(uvm_phase phase);
    35              1                          1             	super.connect_phase(phase);
    36              1                          1                 cov_export.connect(cov_fifo.analysis_export);
    37                                               
    38                                                       	endfunction
    39                                               
    40                                                       function void build_phase(uvm_phase phase);
    41              1                          1             	super.build_phase(phase);
    42              1                          1             	cov_export=new("cov_export",this);
    43              1                          1             	cov_fifo=new("cov_fifo",this);
    44                                                       endfunction
    45                                               
    46                                                       task run_phase(uvm_phase phase);
    47              1                          1     	        super.run_phase(phase);
    48              1                          1     	        `uvm_info("run_phase","coverage run phase has started",UVM_LOW);
    49              1                          1                 forever begin
    50                                                           
    51              1                      91708     	        	cov_fifo.get(cov_seq_item);
    52                                                               
    53              1                      91707                     cvr_grp_spi.sample();


=================================================================================
=== Instance: /env
=== Design Unit: work.env
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /env --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File enviroment.sv
    1                                                package env;
    2                                                import coverage::*;
    3                                                import agent::*;
    4                                                import scoreboard::*;
    5                                                import uvm_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                class spi_env extends uvm_env;
    9               1                    ***0***     	`uvm_component_utils(spi_env)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               	spi_scoreboard sb;
    12                                               	spi_coverage cov;
    13                                               	spi_agent agt;
    14                                               
    15                                               	function new(string name= "spi_env", uvm_component parent=null);
    16              1                          1     	 super.new(name,parent);
    17                                                      endfunction
    18                                               
    19                                                    function void build_phase(uvm_phase phase);
    20              1                          1          	super.build_phase(phase);
    21              1                          1          	sb=spi_scoreboard::type_id::create("sb",this);
    22              1                          1          	cov=spi_coverage::type_id::create("cov",this);
    23              1                          1          	agt=spi_agent::type_id::create("agt",this);
    24                                                    	
    25                                                    endfunction
    26                                               
    27                                               
    28                                               	function void connect_phase(uvm_phase phase);
    29              1                          1          	super.connect_phase(phase);
    30              1                          1          	agt.agt_ap.connect(sb.sb_export);
    31              1                          1          	agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /spi_test1
=== Design Unit: work.spi_test1
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        22         7        15    31.81%

================================Branch Details================================

Branch Coverage for instance /spi_test1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File test.sv
------------------------------------IF Branch------------------------------------
    35                                         1     Count coming in to IF
    35              1                    ***0***     		 if(!uvm_config_db#(virtual RAM_intf)::get(this, "", "RAM_interface_DUT",  ram_config_obj.ram_config_vif ))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36              1                    ***0***     			`uvm_fatal("build_phase","TEST - unable to get RAM DUT VF from the uvm_config_db")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                    ***0***     		if(!uvm_config_db#(virtual RAM_intf)::get(this, "", "RAM_interface_golden",  ram_config_obj.ram_golden_config_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     			`uvm_fatal("build_phase","TEST - unable to get RAM golden VF from the uvm_config_db")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    49                                         1     Count coming in to IF
    49              1                    ***0***     		if(!uvm_config_db#(virtual SPI_IF)::get(this, "", "SPI_interface_DUT",  spi_config_obj.spi_config_vif ))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    50                                   ***0***     Count coming in to IF
    50              1                    ***0***     			`uvm_fatal("build_phase","TEST - unable to get SPI VF from the uvm_config_db")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              1                    ***0***     		if(!uvm_config_db#(virtual SPI_IF)::get(this, "", "SPI_interface_golden",  spi_config_obj.spi_golden_config_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                   ***0***     Count coming in to IF
    54              1                    ***0***     			`uvm_fatal("build_phase","TEST - unable to get SPI Golden VF from the uvm_config_db")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    68                                         1     Count coming in to IF
    68              1                          1        	`uvm_info("run_phase","writing Started",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    70                                         1     Count coming in to IF
    70              1                          1        	`uvm_info("run_phase","reading Started",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    72                                         1     Count coming in to IF
    72              1                          1     	`uvm_info("run_phase","reading Finished",UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      27        21         6    77.77%

================================Statement Details================================

Statement Coverage for instance /spi_test1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File test.sv
    1                                                package spi_test1;
    2                                                import env::*;
    3                                                import myconfig::*;
    4                                                import seq::*;
    5                                                import uvm_pkg::*;
    6                                                import RAM_env_pkg::*;
    7                                                `include "uvm_macros.svh"
    8                                                
    9                                                class spi_test extends  uvm_test;
    10              1                    ***0***     	`uvm_component_utils(spi_test)
    10              2                    ***0***     
    10              3                          4     
    11                                               	spi_config  spi_config_obj;
    12                                               	spi_config ram_config_obj;
    13                                               	spi_env myenv;
    14                                               	RAM_env ram_env;
    15                                               
    16                                               	spi_sequence_write seq_write;
    17                                                   spi_sequence_read seq_read;
    18                                               
    19                                               	function new(string name="spi_test",uvm_component parent=null);
    20              1                          1     	  super.new(name,parent);
    21                                                    endfunction 
    22                                               	
    23                                               	function void build_phase(uvm_phase phase);
    24              1                          1     		super.build_phase(phase);
    25                                               		
    26              1                          1     		spi_config_obj=spi_config::type_id::create(" spi_config_obj");
    27              1                          1     		ram_config_obj=spi_config::type_id::create(" ram_config_obj");
    28                                               
    29              1                          1     		myenv=spi_env::type_id::create("myenv",this);
    30              1                          1     		ram_env=RAM_env::type_id::create("ram_env",this);
    31                                               
    32              1                          1     		seq_write=spi_sequence_write::type_id::create("seq_write");
    33              1                          1     		seq_read=spi_sequence_read::type_id::create("seq_read");
    34                                               
    35                                               		 if(!uvm_config_db#(virtual RAM_intf)::get(this, "", "RAM_interface_DUT",  ram_config_obj.ram_config_vif ))
    36              1                    ***0***     			`uvm_fatal("build_phase","TEST - unable to get RAM DUT VF from the uvm_config_db")
    37                                               
    38                                               
    39                                               		if(!uvm_config_db#(virtual RAM_intf)::get(this, "", "RAM_interface_golden",  ram_config_obj.ram_golden_config_vif))
    40              1                    ***0***     			`uvm_fatal("build_phase","TEST - unable to get RAM golden VF from the uvm_config_db")
    41                                               
    42              1                          1     		ram_config_obj.ag_s=UVM_AGENT_PASSIVE;
    43                                               
    44              1                          1     		uvm_config_db#(spi_config)::set(this, "*", "RAM_config_obj", ram_config_obj);
    45                                               
    46                                               
    47                                               
    48                                               
    49                                               		if(!uvm_config_db#(virtual SPI_IF)::get(this, "", "SPI_interface_DUT",  spi_config_obj.spi_config_vif ))
    50              1                    ***0***     			`uvm_fatal("build_phase","TEST - unable to get SPI VF from the uvm_config_db")
    51                                               
    52                                               
    53                                               		if(!uvm_config_db#(virtual SPI_IF)::get(this, "", "SPI_interface_golden",  spi_config_obj.spi_golden_config_vif))
    54              1                    ***0***     			`uvm_fatal("build_phase","TEST - unable to get SPI Golden VF from the uvm_config_db")
    55                                               
    56              1                          1     		spi_config_obj.ag_s=UVM_AGENT_ACTIVE;
    57                                               
    58              1                          1     		uvm_config_db#(spi_config)::set(this, "*", "SPI_config_obj", spi_config_obj);
    59                                               
    60                                               		
    61                                               
    62                                               	endfunction 
    63                                               
    64                                               
    65                                                  task run_phase(uvm_phase phase);
    66              1                          1        	super.run_phase(phase);
    67              1                          1        	phase.raise_objection(this);
    68              1                          1        	`uvm_info("run_phase","writing Started",UVM_LOW);
    69              1                          1        	seq_write.start(myenv.agt.sqr);
    70              1                          1        	`uvm_info("run_phase","reading Started",UVM_LOW);
    71              1                          1         seq_read.start(myenv.agt.sqr);
    72              1                          1     	`uvm_info("run_phase","reading Finished",UVM_LOW);
    73              1                          1        	phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /RAM_coverage_pkg/RAM_coverage/cvr_grp_ram      100.00%        100          -    Covered              
    covered/total bins:                                   516        516          -                      
    missing/total bins:                                     0        516          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint c_rx_valid                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     85877          1          -    Covered              
        bin auto[1]                                      5829          1          -    Covered              
    Coverpoint c_rst_n                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2965          1          -    Covered              
        bin auto[1]                                     88742          1          -    Covered              
    Coverpoint c_din_write                            100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addresses[0]                              5          1          -    Covered              
        bin write_addresses[1]                              5          1          -    Covered              
        bin write_addresses[2]                              5          1          -    Covered              
        bin write_addresses[3]                              6          1          -    Covered              
        bin write_addresses[4]                              6          1          -    Covered              
        bin write_addresses[5]                              6          1          -    Covered              
        bin write_addresses[6]                              6          1          -    Covered              
        bin write_addresses[7]                              6          1          -    Covered              
        bin write_addresses[8]                              7          1          -    Covered              
        bin write_addresses[9]                              4          1          -    Covered              
        bin write_addresses[10]                             7          1          -    Covered              
        bin write_addresses[11]                             4          1          -    Covered              
        bin write_addresses[12]                             4          1          -    Covered              
        bin write_addresses[13]                             7          1          -    Covered              
        bin write_addresses[14]                             8          1          -    Covered              
        bin write_addresses[15]                             7          1          -    Covered              
        bin write_addresses[16]                             6          1          -    Covered              
        bin write_addresses[17]                             5          1          -    Covered              
        bin write_addresses[18]                             7          1          -    Covered              
        bin write_addresses[19]                             4          1          -    Covered              
        bin write_addresses[20]                             5          1          -    Covered              
        bin write_addresses[21]                             3          1          -    Covered              
        bin write_addresses[22]                             6          1          -    Covered              
        bin write_addresses[23]                             8          1          -    Covered              
        bin write_addresses[24]                             5          1          -    Covered              
        bin write_addresses[25]                             7          1          -    Covered              
        bin write_addresses[26]                             7          1          -    Covered              
        bin write_addresses[27]                             7          1          -    Covered              
        bin write_addresses[28]                             8          1          -    Covered              
        bin write_addresses[29]                             6          1          -    Covered              
        bin write_addresses[30]                             5          1          -    Covered              
        bin write_addresses[31]                             5          1          -    Covered              
        bin write_addresses[32]                             6          1          -    Covered              
        bin write_addresses[33]                             6          1          -    Covered              
        bin write_addresses[34]                             5          1          -    Covered              
        bin write_addresses[35]                             6          1          -    Covered              
        bin write_addresses[36]                             6          1          -    Covered              
        bin write_addresses[37]                             7          1          -    Covered              
        bin write_addresses[38]                             9          1          -    Covered              
        bin write_addresses[39]                             8          1          -    Covered              
        bin write_addresses[40]                             3          1          -    Covered              
        bin write_addresses[41]                             6          1          -    Covered              
        bin write_addresses[42]                             8          1          -    Covered              
        bin write_addresses[43]                             5          1          -    Covered              
        bin write_addresses[44]                            10          1          -    Covered              
        bin write_addresses[45]                             6          1          -    Covered              
        bin write_addresses[46]                             5          1          -    Covered              
        bin write_addresses[47]                             5          1          -    Covered              
        bin write_addresses[48]                             8          1          -    Covered              
        bin write_addresses[49]                             6          1          -    Covered              
        bin write_addresses[50]                             7          1          -    Covered              
        bin write_addresses[51]                             6          1          -    Covered              
        bin write_addresses[52]                             5          1          -    Covered              
        bin write_addresses[53]                             6          1          -    Covered              
        bin write_addresses[54]                             5          1          -    Covered              
        bin write_addresses[55]                             4          1          -    Covered              
        bin write_addresses[56]                             8          1          -    Covered              
        bin write_addresses[57]                             6          1          -    Covered              
        bin write_addresses[58]                             5          1          -    Covered              
        bin write_addresses[59]                             6          1          -    Covered              
        bin write_addresses[60]                             6          1          -    Covered              
        bin write_addresses[61]                             8          1          -    Covered              
        bin write_addresses[62]                            10          1          -    Covered              
        bin write_addresses[63]                             7          1          -    Covered              
        bin write_addresses[64]                             5          1          -    Covered              
        bin write_addresses[65]                             7          1          -    Covered              
        bin write_addresses[66]                            10          1          -    Covered              
        bin write_addresses[67]                             7          1          -    Covered              
        bin write_addresses[68]                             6          1          -    Covered              
        bin write_addresses[69]                             6          1          -    Covered              
        bin write_addresses[70]                             9          1          -    Covered              
        bin write_addresses[71]                             8          1          -    Covered              
        bin write_addresses[72]                             7          1          -    Covered              
        bin write_addresses[73]                             4          1          -    Covered              
        bin write_addresses[74]                             5          1          -    Covered              
        bin write_addresses[75]                             5          1          -    Covered              
        bin write_addresses[76]                             7          1          -    Covered              
        bin write_addresses[77]                             7          1          -    Covered              
        bin write_addresses[78]                             5          1          -    Covered              
        bin write_addresses[79]                             7          1          -    Covered              
        bin write_addresses[80]                             6          1          -    Covered              
        bin write_addresses[81]                             5          1          -    Covered              
        bin write_addresses[82]                             5          1          -    Covered              
        bin write_addresses[83]                             4          1          -    Covered              
        bin write_addresses[84]                             7          1          -    Covered              
        bin write_addresses[85]                             6          1          -    Covered              
        bin write_addresses[86]                             5          1          -    Covered              
        bin write_addresses[87]                             7          1          -    Covered              
        bin write_addresses[88]                             8          1          -    Covered              
        bin write_addresses[89]                             6          1          -    Covered              
        bin write_addresses[90]                             3          1          -    Covered              
        bin write_addresses[91]                             6          1          -    Covered              
        bin write_addresses[92]                             8          1          -    Covered              
        bin write_addresses[93]                             4          1          -    Covered              
        bin write_addresses[94]                             7          1          -    Covered              
        bin write_addresses[95]                             5          1          -    Covered              
        bin write_addresses[96]                             5          1          -    Covered              
        bin write_addresses[97]                             6          1          -    Covered              
        bin write_addresses[98]                             7          1          -    Covered              
        bin write_addresses[99]                             5          1          -    Covered              
        bin write_addresses[100]                            8          1          -    Covered              
        bin write_addresses[101]                            5          1          -    Covered              
        bin write_addresses[102]                            5          1          -    Covered              
        bin write_addresses[103]                            7          1          -    Covered              
        bin write_addresses[104]                            7          1          -    Covered              
        bin write_addresses[105]                            6          1          -    Covered              
        bin write_addresses[106]                            7          1          -    Covered              
        bin write_addresses[107]                            4          1          -    Covered              
        bin write_addresses[108]                            7          1          -    Covered              
        bin write_addresses[109]                            7          1          -    Covered              
        bin write_addresses[110]                            5          1          -    Covered              
        bin write_addresses[111]                            3          1          -    Covered              
        bin write_addresses[112]                            7          1          -    Covered              
        bin write_addresses[113]                            5          1          -    Covered              
        bin write_addresses[114]                            3          1          -    Covered              
        bin write_addresses[115]                            4          1          -    Covered              
        bin write_addresses[116]                            6          1          -    Covered              
        bin write_addresses[117]                            6          1          -    Covered              
        bin write_addresses[118]                            7          1          -    Covered              
        bin write_addresses[119]                            3          1          -    Covered              
        bin write_addresses[120]                            6          1          -    Covered              
        bin write_addresses[121]                            4          1          -    Covered              
        bin write_addresses[122]                            8          1          -    Covered              
        bin write_addresses[123]                            5          1          -    Covered              
        bin write_addresses[124]                            5          1          -    Covered              
        bin write_addresses[125]                            5          1          -    Covered              
        bin write_addresses[126]                            5          1          -    Covered              
        bin write_addresses[127]                            3          1          -    Covered              
        bin write_addresses[128]                           10          1          -    Covered              
        bin write_addresses[129]                            6          1          -    Covered              
        bin write_addresses[130]                            7          1          -    Covered              
        bin write_addresses[131]                            5          1          -    Covered              
        bin write_addresses[132]                            6          1          -    Covered              
        bin write_addresses[133]                            4          1          -    Covered              
        bin write_addresses[134]                            5          1          -    Covered              
        bin write_addresses[135]                            3          1          -    Covered              
        bin write_addresses[136]                            6          1          -    Covered              
        bin write_addresses[137]                            6          1          -    Covered              
        bin write_addresses[138]                            6          1          -    Covered              
        bin write_addresses[139]                            4          1          -    Covered              
        bin write_addresses[140]                            3          1          -    Covered              
        bin write_addresses[141]                            7          1          -    Covered              
        bin write_addresses[142]                            9          1          -    Covered              
        bin write_addresses[143]                            7          1          -    Covered              
        bin write_addresses[144]                           10          1          -    Covered              
        bin write_addresses[145]                            9          1          -    Covered              
        bin write_addresses[146]                            7          1          -    Covered              
        bin write_addresses[147]                            3          1          -    Covered              
        bin write_addresses[148]                            9          1          -    Covered              
        bin write_addresses[149]                            6          1          -    Covered              
        bin write_addresses[150]                            6          1          -    Covered              
        bin write_addresses[151]                            5          1          -    Covered              
        bin write_addresses[152]                            9          1          -    Covered              
        bin write_addresses[153]                            6          1          -    Covered              
        bin write_addresses[154]                            5          1          -    Covered              
        bin write_addresses[155]                            5          1          -    Covered              
        bin write_addresses[156]                            5          1          -    Covered              
        bin write_addresses[157]                            3          1          -    Covered              
        bin write_addresses[158]                            4          1          -    Covered              
        bin write_addresses[159]                            7          1          -    Covered              
        bin write_addresses[160]                            6          1          -    Covered              
        bin write_addresses[161]                            4          1          -    Covered              
        bin write_addresses[162]                            7          1          -    Covered              
        bin write_addresses[163]                            4          1          -    Covered              
        bin write_addresses[164]                            6          1          -    Covered              
        bin write_addresses[165]                            7          1          -    Covered              
        bin write_addresses[166]                            7          1          -    Covered              
        bin write_addresses[167]                            3          1          -    Covered              
        bin write_addresses[168]                            5          1          -    Covered              
        bin write_addresses[169]                            5          1          -    Covered              
        bin write_addresses[170]                            6          1          -    Covered              
        bin write_addresses[171]                            4          1          -    Covered              
        bin write_addresses[172]                            8          1          -    Covered              
        bin write_addresses[173]                            6          1          -    Covered              
        bin write_addresses[174]                            7          1          -    Covered              
        bin write_addresses[175]                            4          1          -    Covered              
        bin write_addresses[176]                            5          1          -    Covered              
        bin write_addresses[177]                            4          1          -    Covered              
        bin write_addresses[178]                            6          1          -    Covered              
        bin write_addresses[179]                            7          1          -    Covered              
        bin write_addresses[180]                            8          1          -    Covered              
        bin write_addresses[181]                            6          1          -    Covered              
        bin write_addresses[182]                            3          1          -    Covered              
        bin write_addresses[183]                            5          1          -    Covered              
        bin write_addresses[184]                            2          1          -    Covered              
        bin write_addresses[185]                            5          1          -    Covered              
        bin write_addresses[186]                            3          1          -    Covered              
        bin write_addresses[187]                            4          1          -    Covered              
        bin write_addresses[188]                            6          1          -    Covered              
        bin write_addresses[189]                            2          1          -    Covered              
        bin write_addresses[190]                            6          1          -    Covered              
        bin write_addresses[191]                            4          1          -    Covered              
        bin write_addresses[192]                            5          1          -    Covered              
        bin write_addresses[193]                            5          1          -    Covered              
        bin write_addresses[194]                            5          1          -    Covered              
        bin write_addresses[195]                            5          1          -    Covered              
        bin write_addresses[196]                            6          1          -    Covered              
        bin write_addresses[197]                            5          1          -    Covered              
        bin write_addresses[198]                            3          1          -    Covered              
        bin write_addresses[199]                            6          1          -    Covered              
        bin write_addresses[200]                            5          1          -    Covered              
        bin write_addresses[201]                            1          1          -    Covered              
        bin write_addresses[202]                            7          1          -    Covered              
        bin write_addresses[203]                            7          1          -    Covered              
        bin write_addresses[204]                            6          1          -    Covered              
        bin write_addresses[205]                            3          1          -    Covered              
        bin write_addresses[206]                            5          1          -    Covered              
        bin write_addresses[207]                            6          1          -    Covered              
        bin write_addresses[208]                            6          1          -    Covered              
        bin write_addresses[209]                            8          1          -    Covered              
        bin write_addresses[210]                            4          1          -    Covered              
        bin write_addresses[211]                            7          1          -    Covered              
        bin write_addresses[212]                            4          1          -    Covered              
        bin write_addresses[213]                            2          1          -    Covered              
        bin write_addresses[214]                            7          1          -    Covered              
        bin write_addresses[215]                            7          1          -    Covered              
        bin write_addresses[216]                            5          1          -    Covered              
        bin write_addresses[217]                            5          1          -    Covered              
        bin write_addresses[218]                            5          1          -    Covered              
        bin write_addresses[219]                            5          1          -    Covered              
        bin write_addresses[220]                            6          1          -    Covered              
        bin write_addresses[221]                            7          1          -    Covered              
        bin write_addresses[222]                            5          1          -    Covered              
        bin write_addresses[223]                            5          1          -    Covered              
        bin write_addresses[224]                            2          1          -    Covered              
        bin write_addresses[225]                            5          1          -    Covered              
        bin write_addresses[226]                            3          1          -    Covered              
        bin write_addresses[227]                            4          1          -    Covered              
        bin write_addresses[228]                            4          1          -    Covered              
        bin write_addresses[229]                            3          1          -    Covered              
        bin write_addresses[230]                            6          1          -    Covered              
        bin write_addresses[231]                            9          1          -    Covered              
        bin write_addresses[232]                            6          1          -    Covered              
        bin write_addresses[233]                           10          1          -    Covered              
        bin write_addresses[234]                            9          1          -    Covered              
        bin write_addresses[235]                            7          1          -    Covered              
        bin write_addresses[236]                            5          1          -    Covered              
        bin write_addresses[237]                            7          1          -    Covered              
        bin write_addresses[238]                            8          1          -    Covered              
        bin write_addresses[239]                            5          1          -    Covered              
        bin write_addresses[240]                            6          1          -    Covered              
        bin write_addresses[241]                            4          1          -    Covered              
        bin write_addresses[242]                            6          1          -    Covered              
        bin write_addresses[243]                            9          1          -    Covered              
        bin write_addresses[244]                            7          1          -    Covered              
        bin write_addresses[245]                            6          1          -    Covered              
        bin write_addresses[246]                            9          1          -    Covered              
        bin write_addresses[247]                            3          1          -    Covered              
        bin write_addresses[248]                            6          1          -    Covered              
        bin write_addresses[249]                            5          1          -    Covered              
        bin write_addresses[250]                            6          1          -    Covered              
        bin write_addresses[251]                            8          1          -    Covered              
        bin write_addresses[252]                            5          1          -    Covered              
        bin write_addresses[253]                            5          1          -    Covered              
        bin write_addresses[254]                            6          1          -    Covered              
        bin write_addresses[255]                            4          1          -    Covered              
    Coverpoint c_din_read                             100.00%        100          -    Covered              
        covered/total bins:                               256        256          -                      
        missing/total bins:                                 0        256          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_addresses[512]                             5          1          -    Covered              
        bin read_addresses[513]                             7          1          -    Covered              
        bin read_addresses[514]                             7          1          -    Covered              
        bin read_addresses[515]                             7          1          -    Covered              
        bin read_addresses[516]                             6          1          -    Covered              
        bin read_addresses[517]                             5          1          -    Covered              
        bin read_addresses[518]                             5          1          -    Covered              
        bin read_addresses[519]                             9          1          -    Covered              
        bin read_addresses[520]                             4          1          -    Covered              
        bin read_addresses[521]                             6          1          -    Covered              
        bin read_addresses[522]                             6          1          -    Covered              
        bin read_addresses[523]                             8          1          -    Covered              
        bin read_addresses[524]                             5          1          -    Covered              
        bin read_addresses[525]                             7          1          -    Covered              
        bin read_addresses[526]                             4          1          -    Covered              
        bin read_addresses[527]                             5          1          -    Covered              
        bin read_addresses[528]                             4          1          -    Covered              
        bin read_addresses[529]                             7          1          -    Covered              
        bin read_addresses[530]                             5          1          -    Covered              
        bin read_addresses[531]                             6          1          -    Covered              
        bin read_addresses[532]                             7          1          -    Covered              
        bin read_addresses[533]                             6          1          -    Covered              
        bin read_addresses[534]                             5          1          -    Covered              
        bin read_addresses[535]                             6          1          -    Covered              
        bin read_addresses[536]                             7          1          -    Covered              
        bin read_addresses[537]                             4          1          -    Covered              
        bin read_addresses[538]                             6          1          -    Covered              
        bin read_addresses[539]                             7          1          -    Covered              
        bin read_addresses[540]                             7          1          -    Covered              
        bin read_addresses[541]                             6          1          -    Covered              
        bin read_addresses[542]                             3          1          -    Covered              
        bin read_addresses[543]                             6          1          -    Covered              
        bin read_addresses[544]                             4          1          -    Covered              
        bin read_addresses[545]                             5          1          -    Covered              
        bin read_addresses[546]                             8          1          -    Covered              
        bin read_addresses[547]                             5          1          -    Covered              
        bin read_addresses[548]                             4          1          -    Covered              
        bin read_addresses[549]                             8          1          -    Covered              
        bin read_addresses[550]                             5          1          -    Covered              
        bin read_addresses[551]                             5          1          -    Covered              
        bin read_addresses[552]                             7          1          -    Covered              
        bin read_addresses[553]                             4          1          -    Covered              
        bin read_addresses[554]                             6          1          -    Covered              
        bin read_addresses[555]                             9          1          -    Covered              
        bin read_addresses[556]                             6          1          -    Covered              
        bin read_addresses[557]                             5          1          -    Covered              
        bin read_addresses[558]                             5          1          -    Covered              
        bin read_addresses[559]                             5          1          -    Covered              
        bin read_addresses[560]                             8          1          -    Covered              
        bin read_addresses[561]                             5          1          -    Covered              
        bin read_addresses[562]                             9          1          -    Covered              
        bin read_addresses[563]                             8          1          -    Covered              
        bin read_addresses[564]                             8          1          -    Covered              
        bin read_addresses[565]                             7          1          -    Covered              
        bin read_addresses[566]                             7          1          -    Covered              
        bin read_addresses[567]                             8          1          -    Covered              
        bin read_addresses[568]                             8          1          -    Covered              
        bin read_addresses[569]                             9          1          -    Covered              
        bin read_addresses[570]                             5          1          -    Covered              
        bin read_addresses[571]                             9          1          -    Covered              
        bin read_addresses[572]                             3          1          -    Covered              
        bin read_addresses[573]                             8          1          -    Covered              
        bin read_addresses[574]                             5          1          -    Covered              
        bin read_addresses[575]                             7          1          -    Covered              
        bin read_addresses[576]                             5          1          -    Covered              
        bin read_addresses[577]                             4          1          -    Covered              
        bin read_addresses[578]                             8          1          -    Covered              
        bin read_addresses[579]                             6          1          -    Covered              
        bin read_addresses[580]                             5          1          -    Covered              
        bin read_addresses[581]                             6          1          -    Covered              
        bin read_addresses[582]                             6          1          -    Covered              
        bin read_addresses[583]                             7          1          -    Covered              
        bin read_addresses[584]                             9          1          -    Covered              
        bin read_addresses[585]                             6          1          -    Covered              
        bin read_addresses[586]                             5          1          -    Covered              
        bin read_addresses[587]                             6          1          -    Covered              
        bin read_addresses[588]                             7          1          -    Covered              
        bin read_addresses[589]                             2          1          -    Covered              
        bin read_addresses[590]                             7          1          -    Covered              
        bin read_addresses[591]                             4          1          -    Covered              
        bin read_addresses[592]                             6          1          -    Covered              
        bin read_addresses[593]                             9          1          -    Covered              
        bin read_addresses[594]                             5          1          -    Covered              
        bin read_addresses[595]                             6          1          -    Covered              
        bin read_addresses[596]                             8          1          -    Covered              
        bin read_addresses[597]                             8          1          -    Covered              
        bin read_addresses[598]                             9          1          -    Covered              
        bin read_addresses[599]                             3          1          -    Covered              
        bin read_addresses[600]                             4          1          -    Covered              
        bin read_addresses[601]                             4          1          -    Covered              
        bin read_addresses[602]                             5          1          -    Covered              
        bin read_addresses[603]                             4          1          -    Covered              
        bin read_addresses[604]                             6          1          -    Covered              
        bin read_addresses[605]                             5          1          -    Covered              
        bin read_addresses[606]                             8          1          -    Covered              
        bin read_addresses[607]                             5          1          -    Covered              
        bin read_addresses[608]                             6          1          -    Covered              
        bin read_addresses[609]                             3          1          -    Covered              
        bin read_addresses[610]                             6          1          -    Covered              
        bin read_addresses[611]                             4          1          -    Covered              
        bin read_addresses[612]                             5          1          -    Covered              
        bin read_addresses[613]                             4          1          -    Covered              
        bin read_addresses[614]                             3          1          -    Covered              
        bin read_addresses[615]                             4          1          -    Covered              
        bin read_addresses[616]                             4          1          -    Covered              
        bin read_addresses[617]                             3          1          -    Covered              
        bin read_addresses[618]                             7          1          -    Covered              
        bin read_addresses[619]                             4          1          -    Covered              
        bin read_addresses[620]                             5          1          -    Covered              
        bin read_addresses[621]                             5          1          -    Covered              
        bin read_addresses[622]                             3          1          -    Covered              
        bin read_addresses[623]                             2          1          -    Covered              
        bin read_addresses[624]                             9          1          -    Covered              
        bin read_addresses[625]                             5          1          -    Covered              
        bin read_addresses[626]                             8          1          -    Covered              
        bin read_addresses[627]                             7          1          -    Covered              
        bin read_addresses[628]                             4          1          -    Covered              
        bin read_addresses[629]                             4          1          -    Covered              
        bin read_addresses[630]                             5          1          -    Covered              
        bin read_addresses[631]                             3          1          -    Covered              
        bin read_addresses[632]                             4          1          -    Covered              
        bin read_addresses[633]                             6          1          -    Covered              
        bin read_addresses[634]                             7          1          -    Covered              
        bin read_addresses[635]                             3          1          -    Covered              
        bin read_addresses[636]                             9          1          -    Covered              
        bin read_addresses[637]                             4          1          -    Covered              
        bin read_addresses[638]                             8          1          -    Covered              
        bin read_addresses[639]                             7          1          -    Covered              
        bin read_addresses[640]                             5          1          -    Covered              
        bin read_addresses[641]                             4          1          -    Covered              
        bin read_addresses[642]                             8          1          -    Covered              
        bin read_addresses[643]                             4          1          -    Covered              
        bin read_addresses[644]                             8          1          -    Covered              
        bin read_addresses[645]                             5          1          -    Covered              
        bin read_addresses[646]                             8          1          -    Covered              
        bin read_addresses[647]                             8          1          -    Covered              
        bin read_addresses[648]                             6          1          -    Covered              
        bin read_addresses[649]                             3          1          -    Covered              
        bin read_addresses[650]                             7          1          -    Covered              
        bin read_addresses[651]                             6          1          -    Covered              
        bin read_addresses[652]                             7          1          -    Covered              
        bin read_addresses[653]                             4          1          -    Covered              
        bin read_addresses[654]                             5          1          -    Covered              
        bin read_addresses[655]                             4          1          -    Covered              
        bin read_addresses[656]                             5          1          -    Covered              
        bin read_addresses[657]                             6          1          -    Covered              
        bin read_addresses[658]                             7          1          -    Covered              
        bin read_addresses[659]                             8          1          -    Covered              
        bin read_addresses[660]                             4          1          -    Covered              
        bin read_addresses[661]                             5          1          -    Covered              
        bin read_addresses[662]                             6          1          -    Covered              
        bin read_addresses[663]                             5          1          -    Covered              
        bin read_addresses[664]                             5          1          -    Covered              
        bin read_addresses[665]                             9          1          -    Covered              
        bin read_addresses[666]                             7          1          -    Covered              
        bin read_addresses[667]                             6          1          -    Covered              
        bin read_addresses[668]                             7          1          -    Covered              
        bin read_addresses[669]                             7          1          -    Covered              
        bin read_addresses[670]                             7          1          -    Covered              
        bin read_addresses[671]                             6          1          -    Covered              
        bin read_addresses[672]                             6          1          -    Covered              
        bin read_addresses[673]                             5          1          -    Covered              
        bin read_addresses[674]                             7          1          -    Covered              
        bin read_addresses[675]                             7          1          -    Covered              
        bin read_addresses[676]                             6          1          -    Covered              
        bin read_addresses[677]                             6          1          -    Covered              
        bin read_addresses[678]                             4          1          -    Covered              
        bin read_addresses[679]                             7          1          -    Covered              
        bin read_addresses[680]                             6          1          -    Covered              
        bin read_addresses[681]                             4          1          -    Covered              
        bin read_addresses[682]                             6          1          -    Covered              
        bin read_addresses[683]                             4          1          -    Covered              
        bin read_addresses[684]                             5          1          -    Covered              
        bin read_addresses[685]                             6          1          -    Covered              
        bin read_addresses[686]                             5          1          -    Covered              
        bin read_addresses[687]                             4          1          -    Covered              
        bin read_addresses[688]                             8          1          -    Covered              
        bin read_addresses[689]                             5          1          -    Covered              
        bin read_addresses[690]                             6          1          -    Covered              
        bin read_addresses[691]                             5          1          -    Covered              
        bin read_addresses[692]                             8          1          -    Covered              
        bin read_addresses[693]                             7          1          -    Covered              
        bin read_addresses[694]                             5          1          -    Covered              
        bin read_addresses[695]                             5          1          -    Covered              
        bin read_addresses[696]                             4          1          -    Covered              
        bin read_addresses[697]                             6          1          -    Covered              
        bin read_addresses[698]                             4          1          -    Covered              
        bin read_addresses[699]                             4          1          -    Covered              
        bin read_addresses[700]                             5          1          -    Covered              
        bin read_addresses[701]                             3          1          -    Covered              
        bin read_addresses[702]                             4          1          -    Covered              
        bin read_addresses[703]                             6          1          -    Covered              
        bin read_addresses[704]                             6          1          -    Covered              
        bin read_addresses[705]                             7          1          -    Covered              
        bin read_addresses[706]                             3          1          -    Covered              
        bin read_addresses[707]                             9          1          -    Covered              
        bin read_addresses[708]                             8          1          -    Covered              
        bin read_addresses[709]                             7          1          -    Covered              
        bin read_addresses[710]                             6          1          -    Covered              
        bin read_addresses[711]                             4          1          -    Covered              
        bin read_addresses[712]                             4          1          -    Covered              
        bin read_addresses[713]                             5          1          -    Covered              
        bin read_addresses[714]                             3          1          -    Covered              
        bin read_addresses[715]                             4          1          -    Covered              
        bin read_addresses[716]                             5          1          -    Covered              
        bin read_addresses[717]                             6          1          -    Covered              
        bin read_addresses[718]                             6          1          -    Covered              
        bin read_addresses[719]                             6          1          -    Covered              
        bin read_addresses[720]                             8          1          -    Covered              
        bin read_addresses[721]                             3          1          -    Covered              
        bin read_addresses[722]                             4          1          -    Covered              
        bin read_addresses[723]                             4          1          -    Covered              
        bin read_addresses[724]                             5          1          -    Covered              
        bin read_addresses[725]                             4          1          -    Covered              
        bin read_addresses[726]                             4          1          -    Covered              
        bin read_addresses[727]                             6          1          -    Covered              
        bin read_addresses[728]                            10          1          -    Covered              
        bin read_addresses[729]                             5          1          -    Covered              
        bin read_addresses[730]                             7          1          -    Covered              
        bin read_addresses[731]                             9          1          -    Covered              
        bin read_addresses[732]                             7          1          -    Covered              
        bin read_addresses[733]                             3          1          -    Covered              
        bin read_addresses[734]                             9          1          -    Covered              
        bin read_addresses[735]                             5          1          -    Covered              
        bin read_addresses[736]                             8          1          -    Covered              
        bin read_addresses[737]                             9          1          -    Covered              
        bin read_addresses[738]                             5          1          -    Covered              
        bin read_addresses[739]                             5          1          -    Covered              
        bin read_addresses[740]                             5          1          -    Covered              
        bin read_addresses[741]                             6          1          -    Covered              
        bin read_addresses[742]                             8          1          -    Covered              
        bin read_addresses[743]                             6          1          -    Covered              
        bin read_addresses[744]                             7          1          -    Covered              
        bin read_addresses[745]                             7          1          -    Covered              
        bin read_addresses[746]                             6          1          -    Covered              
        bin read_addresses[747]                             7          1          -    Covered              
        bin read_addresses[748]                             7          1          -    Covered              
        bin read_addresses[749]                             6          1          -    Covered              
        bin read_addresses[750]                             7          1          -    Covered              
        bin read_addresses[751]                             6          1          -    Covered              
        bin read_addresses[752]                             9          1          -    Covered              
        bin read_addresses[753]                             7          1          -    Covered              
        bin read_addresses[754]                             4          1          -    Covered              
        bin read_addresses[755]                             4          1          -    Covered              
        bin read_addresses[756]                             1          1          -    Covered              
        bin read_addresses[757]                             4          1          -    Covered              
        bin read_addresses[758]                             4          1          -    Covered              
        bin read_addresses[759]                             5          1          -    Covered              
        bin read_addresses[760]                             5          1          -    Covered              
        bin read_addresses[761]                             6          1          -    Covered              
        bin read_addresses[762]                             7          1          -    Covered              
        bin read_addresses[763]                             6          1          -    Covered              
        bin read_addresses[764]                             6          1          -    Covered              
        bin read_addresses[765]                             6          1          -    Covered              
        bin read_addresses[766]                             3          1          -    Covered              
        bin read_addresses[767]                             7          1          -    Covered              
 TYPE /coverage/spi_coverage/cvr_grp_spi              100.00%        100          -    Covered              
    covered/total bins:                                     4          4          -                      
    missing/total bins:                                     0          4          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint c_din                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        ignore_bin not_address[1]                          65                     -    Occurred             
        ignore_bin not_address[2]                          65                     -    Occurred             
        ignore_bin not_address[3]                          78                     -    Occurred             
        ignore_bin not_address[4]                          78                     -    Occurred             
        ignore_bin not_address[5]                          78                     -    Occurred             
        ignore_bin not_address[6]                          78                     -    Occurred             
        ignore_bin not_address[7]                          78                     -    Occurred             
        ignore_bin not_address[8]                          91                     -    Occurred             
        ignore_bin not_address[9]                          52                     -    Occurred             
        ignore_bin not_address[10]                         91                     -    Occurred             
        ignore_bin not_address[11]                         52                     -    Occurred             
        ignore_bin not_address[12]                         52                     -    Occurred             
        ignore_bin not_address[13]                         91                     -    Occurred             
        ignore_bin not_address[14]                        104                     -    Occurred             
        ignore_bin not_address[15]                         91                     -    Occurred             
        ignore_bin not_address[16]                         78                     -    Occurred             
        ignore_bin not_address[17]                         65                     -    Occurred             
        ignore_bin not_address[18]                         91                     -    Occurred             
        ignore_bin not_address[19]                         52                     -    Occurred             
        ignore_bin not_address[20]                         65                     -    Occurred             
        ignore_bin not_address[21]                         39                     -    Occurred             
        ignore_bin not_address[22]                         78                     -    Occurred             
        ignore_bin not_address[23]                        104                     -    Occurred             
        ignore_bin not_address[24]                         65                     -    Occurred             
        ignore_bin not_address[25]                         91                     -    Occurred             
        ignore_bin not_address[26]                         91                     -    Occurred             
        ignore_bin not_address[27]                         91                     -    Occurred             
        ignore_bin not_address[28]                        104                     -    Occurred             
        ignore_bin not_address[29]                         78                     -    Occurred             
        ignore_bin not_address[30]                         65                     -    Occurred             
        ignore_bin not_address[31]                         65                     -    Occurred             
        ignore_bin not_address[32]                         78                     -    Occurred             
        ignore_bin not_address[33]                         78                     -    Occurred             
        ignore_bin not_address[34]                         65                     -    Occurred             
        ignore_bin not_address[35]                         78                     -    Occurred             
        ignore_bin not_address[36]                         78                     -    Occurred             
        ignore_bin not_address[37]                         91                     -    Occurred             
        ignore_bin not_address[38]                        117                     -    Occurred             
        ignore_bin not_address[39]                        104                     -    Occurred             
        ignore_bin not_address[40]                         39                     -    Occurred             
        ignore_bin not_address[41]                         78                     -    Occurred             
        ignore_bin not_address[42]                        104                     -    Occurred             
        ignore_bin not_address[43]                         65                     -    Occurred             
        ignore_bin not_address[44]                        130                     -    Occurred             
        ignore_bin not_address[45]                         78                     -    Occurred             
        ignore_bin not_address[46]                         65                     -    Occurred             
        ignore_bin not_address[47]                         65                     -    Occurred             
        ignore_bin not_address[48]                        104                     -    Occurred             
        ignore_bin not_address[49]                         78                     -    Occurred             
        ignore_bin not_address[50]                         91                     -    Occurred             
        ignore_bin not_address[51]                         78                     -    Occurred             
        ignore_bin not_address[52]                         65                     -    Occurred             
        ignore_bin not_address[53]                         78                     -    Occurred             
        ignore_bin not_address[54]                         65                     -    Occurred             
        ignore_bin not_address[55]                         52                     -    Occurred             
        ignore_bin not_address[56]                        104                     -    Occurred             
        ignore_bin not_address[57]                         78                     -    Occurred             
        ignore_bin not_address[58]                         65                     -    Occurred             
        ignore_bin not_address[59]                         78                     -    Occurred             
        ignore_bin not_address[60]                         78                     -    Occurred             
        ignore_bin not_address[61]                        104                     -    Occurred             
        ignore_bin not_address[62]                        130                     -    Occurred             
        ignore_bin not_address[63]                         91                     -    Occurred             
        ignore_bin not_address[64]                         65                     -    Occurred             
        ignore_bin not_address[65]                         91                     -    Occurred             
        ignore_bin not_address[66]                        130                     -    Occurred             
        ignore_bin not_address[67]                         91                     -    Occurred             
        ignore_bin not_address[68]                         78                     -    Occurred             
        ignore_bin not_address[69]                         78                     -    Occurred             
        ignore_bin not_address[70]                        117                     -    Occurred             
        ignore_bin not_address[71]                        104                     -    Occurred             
        ignore_bin not_address[72]                         91                     -    Occurred             
        ignore_bin not_address[73]                         52                     -    Occurred             
        ignore_bin not_address[74]                         65                     -    Occurred             
        ignore_bin not_address[75]                         65                     -    Occurred             
        ignore_bin not_address[76]                         91                     -    Occurred             
        ignore_bin not_address[77]                         91                     -    Occurred             
        ignore_bin not_address[78]                         65                     -    Occurred             
        ignore_bin not_address[79]                         91                     -    Occurred             
        ignore_bin not_address[80]                         78                     -    Occurred             
        ignore_bin not_address[81]                         65                     -    Occurred             
        ignore_bin not_address[82]                         65                     -    Occurred             
        ignore_bin not_address[83]                         52                     -    Occurred             
        ignore_bin not_address[84]                         91                     -    Occurred             
        ignore_bin not_address[85]                         78                     -    Occurred             
        ignore_bin not_address[86]                         65                     -    Occurred             
        ignore_bin not_address[87]                         91                     -    Occurred             
        ignore_bin not_address[88]                        104                     -    Occurred             
        ignore_bin not_address[89]                         78                     -    Occurred             
        ignore_bin not_address[90]                         39                     -    Occurred             
        ignore_bin not_address[91]                         78                     -    Occurred             
        ignore_bin not_address[92]                        104                     -    Occurred             
        ignore_bin not_address[93]                         52                     -    Occurred             
        ignore_bin not_address[94]                         91                     -    Occurred             
        ignore_bin not_address[95]                         65                     -    Occurred             
        ignore_bin not_address[96]                         65                     -    Occurred             
        ignore_bin not_address[97]                         78                     -    Occurred             
        ignore_bin not_address[98]                         91                     -    Occurred             
        ignore_bin not_address[99]                         65                     -    Occurred             
        ignore_bin not_address[100]                       104                     -    Occurred             
        ignore_bin not_address[101]                        65                     -    Occurred             
        ignore_bin not_address[102]                        65                     -    Occurred             
        ignore_bin not_address[103]                        91                     -    Occurred             
        ignore_bin not_address[104]                        91                     -    Occurred             
        ignore_bin not_address[105]                        78                     -    Occurred             
        ignore_bin not_address[106]                        91                     -    Occurred             
        ignore_bin not_address[107]                        52                     -    Occurred             
        ignore_bin not_address[108]                        91                     -    Occurred             
        ignore_bin not_address[109]                        91                     -    Occurred             
        ignore_bin not_address[110]                        65                     -    Occurred             
        ignore_bin not_address[111]                        39                     -    Occurred             
        ignore_bin not_address[112]                        91                     -    Occurred             
        ignore_bin not_address[113]                        65                     -    Occurred             
        ignore_bin not_address[114]                        39                     -    Occurred             
        ignore_bin not_address[115]                        52                     -    Occurred             
        ignore_bin not_address[116]                        78                     -    Occurred             
        ignore_bin not_address[117]                        78                     -    Occurred             
        ignore_bin not_address[118]                        91                     -    Occurred             
        ignore_bin not_address[119]                        39                     -    Occurred             
        ignore_bin not_address[120]                        78                     -    Occurred             
        ignore_bin not_address[121]                        52                     -    Occurred             
        ignore_bin not_address[122]                       104                     -    Occurred             
        ignore_bin not_address[123]                        65                     -    Occurred             
        ignore_bin not_address[124]                        65                     -    Occurred             
        ignore_bin not_address[125]                        65                     -    Occurred             
        ignore_bin not_address[126]                        65                     -    Occurred             
        ignore_bin not_address[127]                        39                     -    Occurred             
        ignore_bin not_address[128]                       130                     -    Occurred             
        ignore_bin not_address[129]                        78                     -    Occurred             
        ignore_bin not_address[130]                        91                     -    Occurred             
        ignore_bin not_address[131]                        65                     -    Occurred             
        ignore_bin not_address[132]                        78                     -    Occurred             
        ignore_bin not_address[133]                        52                     -    Occurred             
        ignore_bin not_address[134]                        65                     -    Occurred             
        ignore_bin not_address[135]                        39                     -    Occurred             
        ignore_bin not_address[136]                        78                     -    Occurred             
        ignore_bin not_address[137]                        78                     -    Occurred             
        ignore_bin not_address[138]                        78                     -    Occurred             
        ignore_bin not_address[139]                        52                     -    Occurred             
        ignore_bin not_address[140]                        39                     -    Occurred             
        ignore_bin not_address[141]                        91                     -    Occurred             
        ignore_bin not_address[142]                       117                     -    Occurred             
        ignore_bin not_address[143]                        91                     -    Occurred             
        ignore_bin not_address[144]                       130                     -    Occurred             
        ignore_bin not_address[145]                       117                     -    Occurred             
        ignore_bin not_address[146]                        91                     -    Occurred             
        ignore_bin not_address[147]                        39                     -    Occurred             
        ignore_bin not_address[148]                       117                     -    Occurred             
        ignore_bin not_address[149]                        78                     -    Occurred             
        ignore_bin not_address[150]                        78                     -    Occurred             
        ignore_bin not_address[151]                        65                     -    Occurred             
        ignore_bin not_address[152]                       117                     -    Occurred             
        ignore_bin not_address[153]                        78                     -    Occurred             
        ignore_bin not_address[154]                        65                     -    Occurred             
        ignore_bin not_address[155]                        65                     -    Occurred             
        ignore_bin not_address[156]                        65                     -    Occurred             
        ignore_bin not_address[157]                        39                     -    Occurred             
        ignore_bin not_address[158]                        52                     -    Occurred             
        ignore_bin not_address[159]                        91                     -    Occurred             
        ignore_bin not_address[160]                        78                     -    Occurred             
        ignore_bin not_address[161]                        52                     -    Occurred             
        ignore_bin not_address[162]                        91                     -    Occurred             
        ignore_bin not_address[163]                        52                     -    Occurred             
        ignore_bin not_address[164]                        78                     -    Occurred             
        ignore_bin not_address[165]                        91                     -    Occurred             
        ignore_bin not_address[166]                        91                     -    Occurred             
        ignore_bin not_address[167]                        39                     -    Occurred             
        ignore_bin not_address[168]                        65                     -    Occurred             
        ignore_bin not_address[169]                        65                     -    Occurred             
        ignore_bin not_address[170]                        78                     -    Occurred             
        ignore_bin not_address[171]                        52                     -    Occurred             
        ignore_bin not_address[172]                       104                     -    Occurred             
        ignore_bin not_address[173]                        78                     -    Occurred             
        ignore_bin not_address[174]                        91                     -    Occurred             
        ignore_bin not_address[175]                        52                     -    Occurred             
        ignore_bin not_address[176]                        65                     -    Occurred             
        ignore_bin not_address[177]                        52                     -    Occurred             
        ignore_bin not_address[178]                        78                     -    Occurred             
        ignore_bin not_address[179]                        91                     -    Occurred             
        ignore_bin not_address[180]                       104                     -    Occurred             
        ignore_bin not_address[181]                        78                     -    Occurred             
        ignore_bin not_address[182]                        39                     -    Occurred             
        ignore_bin not_address[183]                        65                     -    Occurred             
        ignore_bin not_address[184]                        26                     -    Occurred             
        ignore_bin not_address[185]                        65                     -    Occurred             
        ignore_bin not_address[186]                        39                     -    Occurred             
        ignore_bin not_address[187]                        52                     -    Occurred             
        ignore_bin not_address[188]                        78                     -    Occurred             
        ignore_bin not_address[189]                        26                     -    Occurred             
        ignore_bin not_address[190]                        78                     -    Occurred             
        ignore_bin not_address[191]                        52                     -    Occurred             
        ignore_bin not_address[192]                        65                     -    Occurred             
        ignore_bin not_address[193]                        65                     -    Occurred             
        ignore_bin not_address[194]                        65                     -    Occurred             
        ignore_bin not_address[195]                        65                     -    Occurred             
        ignore_bin not_address[196]                        78                     -    Occurred             
        ignore_bin not_address[197]                        65                     -    Occurred             
        ignore_bin not_address[198]                        39                     -    Occurred             
        ignore_bin not_address[199]                        78                     -    Occurred             
        ignore_bin not_address[200]                        65                     -    Occurred             
        ignore_bin not_address[201]                        13                     -    Occurred             
        ignore_bin not_address[202]                        91                     -    Occurred             
        ignore_bin not_address[203]                        91                     -    Occurred             
        ignore_bin not_address[204]                        78                     -    Occurred             
        ignore_bin not_address[205]                        39                     -    Occurred             
        ignore_bin not_address[206]                        65                     -    Occurred             
        ignore_bin not_address[207]                        78                     -    Occurred             
        ignore_bin not_address[208]                        78                     -    Occurred             
        ignore_bin not_address[209]                       104                     -    Occurred             
        ignore_bin not_address[210]                        52                     -    Occurred             
        ignore_bin not_address[211]                        91                     -    Occurred             
        ignore_bin not_address[212]                        52                     -    Occurred             
        ignore_bin not_address[213]                        26                     -    Occurred             
        ignore_bin not_address[214]                        91                     -    Occurred             
        ignore_bin not_address[215]                        91                     -    Occurred             
        ignore_bin not_address[216]                        65                     -    Occurred             
        ignore_bin not_address[217]                        65                     -    Occurred             
        ignore_bin not_address[218]                        65                     -    Occurred             
        ignore_bin not_address[219]                        65                     -    Occurred             
        ignore_bin not_address[220]                        78                     -    Occurred             
        ignore_bin not_address[221]                        91                     -    Occurred             
        ignore_bin not_address[222]                        65                     -    Occurred             
        ignore_bin not_address[223]                        65                     -    Occurred             
        ignore_bin not_address[224]                        26                     -    Occurred             
        ignore_bin not_address[225]                        65                     -    Occurred             
        ignore_bin not_address[226]                        39                     -    Occurred             
        ignore_bin not_address[227]                        52                     -    Occurred             
        ignore_bin not_address[228]                        52                     -    Occurred             
        ignore_bin not_address[229]                        39                     -    Occurred             
        ignore_bin not_address[230]                        78                     -    Occurred             
        ignore_bin not_address[231]                       117                     -    Occurred             
        ignore_bin not_address[232]                        78                     -    Occurred             
        ignore_bin not_address[233]                       130                     -    Occurred             
        ignore_bin not_address[234]                       117                     -    Occurred             
        ignore_bin not_address[235]                        91                     -    Occurred             
        ignore_bin not_address[236]                        65                     -    Occurred             
        ignore_bin not_address[237]                        91                     -    Occurred             
        ignore_bin not_address[238]                       104                     -    Occurred             
        ignore_bin not_address[239]                        65                     -    Occurred             
        ignore_bin not_address[240]                        78                     -    Occurred             
        ignore_bin not_address[241]                        52                     -    Occurred             
        ignore_bin not_address[242]                        78                     -    Occurred             
        ignore_bin not_address[243]                       117                     -    Occurred             
        ignore_bin not_address[244]                        91                     -    Occurred             
        ignore_bin not_address[245]                        78                     -    Occurred             
        ignore_bin not_address[246]                       117                     -    Occurred             
        ignore_bin not_address[247]                        39                     -    Occurred             
        ignore_bin not_address[248]                        78                     -    Occurred             
        ignore_bin not_address[249]                        65                     -    Occurred             
        ignore_bin not_address[250]                        78                     -    Occurred             
        ignore_bin not_address[251]                       104                     -    Occurred             
        ignore_bin not_address[252]                        65                     -    Occurred             
        ignore_bin not_address[253]                        65                     -    Occurred             
        ignore_bin not_address[254]                        78                     -    Occurred             
        ignore_bin not_address[1537]                       91                     -    Occurred             
        ignore_bin not_address[1538]                       91                     -    Occurred             
        ignore_bin not_address[1539]                       91                     -    Occurred             
        ignore_bin not_address[1540]                       78                     -    Occurred             
        ignore_bin not_address[1541]                       65                     -    Occurred             
        ignore_bin not_address[1542]                       65                     -    Occurred             
        ignore_bin not_address[1543]                      117                     -    Occurred             
        ignore_bin not_address[1544]                       52                     -    Occurred             
        ignore_bin not_address[1545]                       78                     -    Occurred             
        ignore_bin not_address[1546]                       78                     -    Occurred             
        ignore_bin not_address[1547]                      104                     -    Occurred             
        ignore_bin not_address[1548]                       65                     -    Occurred             
        ignore_bin not_address[1549]                       91                     -    Occurred             
        ignore_bin not_address[1550]                       52                     -    Occurred             
        ignore_bin not_address[1551]                       65                     -    Occurred             
        ignore_bin not_address[1552]                       52                     -    Occurred             
        ignore_bin not_address[1553]                       91                     -    Occurred             
        ignore_bin not_address[1554]                       65                     -    Occurred             
        ignore_bin not_address[1555]                       78                     -    Occurred             
        ignore_bin not_address[1556]                       91                     -    Occurred             
        ignore_bin not_address[1557]                       78                     -    Occurred             
        ignore_bin not_address[1558]                       65                     -    Occurred             
        ignore_bin not_address[1559]                       78                     -    Occurred             
        ignore_bin not_address[1560]                       91                     -    Occurred             
        ignore_bin not_address[1561]                       52                     -    Occurred             
        ignore_bin not_address[1562]                       78                     -    Occurred             
        ignore_bin not_address[1563]                       91                     -    Occurred             
        ignore_bin not_address[1564]                       91                     -    Occurred             
        ignore_bin not_address[1565]                       78                     -    Occurred             
        ignore_bin not_address[1566]                       39                     -    Occurred             
        ignore_bin not_address[1567]                       78                     -    Occurred             
        ignore_bin not_address[1568]                       52                     -    Occurred             
        ignore_bin not_address[1569]                       65                     -    Occurred             
        ignore_bin not_address[1570]                      104                     -    Occurred             
        ignore_bin not_address[1571]                       65                     -    Occurred             
        ignore_bin not_address[1572]                       52                     -    Occurred             
        ignore_bin not_address[1573]                      104                     -    Occurred             
        ignore_bin not_address[1574]                       65                     -    Occurred             
        ignore_bin not_address[1575]                       65                     -    Occurred             
        ignore_bin not_address[1576]                       91                     -    Occurred             
        ignore_bin not_address[1577]                       52                     -    Occurred             
        ignore_bin not_address[1578]                       78                     -    Occurred             
        ignore_bin not_address[1579]                      117                     -    Occurred             
        ignore_bin not_address[1580]                       78                     -    Occurred             
        ignore_bin not_address[1581]                       65                     -    Occurred             
        ignore_bin not_address[1582]                       65                     -    Occurred             
        ignore_bin not_address[1583]                       65                     -    Occurred             
        ignore_bin not_address[1584]                      104                     -    Occurred             
        ignore_bin not_address[1585]                       65                     -    Occurred             
        ignore_bin not_address[1586]                      117                     -    Occurred             
        ignore_bin not_address[1587]                      104                     -    Occurred             
        ignore_bin not_address[1588]                      104                     -    Occurred             
        ignore_bin not_address[1589]                       91                     -    Occurred             
        ignore_bin not_address[1590]                       91                     -    Occurred             
        ignore_bin not_address[1591]                      104                     -    Occurred             
        ignore_bin not_address[1592]                      104                     -    Occurred             
        ignore_bin not_address[1593]                      117                     -    Occurred             
        ignore_bin not_address[1594]                       65                     -    Occurred             
        ignore_bin not_address[1595]                      117                     -    Occurred             
        ignore_bin not_address[1596]                       39                     -    Occurred             
        ignore_bin not_address[1597]                      104                     -    Occurred             
        ignore_bin not_address[1598]                       65                     -    Occurred             
        ignore_bin not_address[1599]                       91                     -    Occurred             
        ignore_bin not_address[1600]                       65                     -    Occurred             
        ignore_bin not_address[1601]                       52                     -    Occurred             
        ignore_bin not_address[1602]                      104                     -    Occurred             
        ignore_bin not_address[1603]                       78                     -    Occurred             
        ignore_bin not_address[1604]                       65                     -    Occurred             
        ignore_bin not_address[1605]                       78                     -    Occurred             
        ignore_bin not_address[1606]                       78                     -    Occurred             
        ignore_bin not_address[1607]                       91                     -    Occurred             
        ignore_bin not_address[1608]                      117                     -    Occurred             
        ignore_bin not_address[1609]                       78                     -    Occurred             
        ignore_bin not_address[1610]                       65                     -    Occurred             
        ignore_bin not_address[1611]                       78                     -    Occurred             
        ignore_bin not_address[1612]                       91                     -    Occurred             
        ignore_bin not_address[1613]                       26                     -    Occurred             
        ignore_bin not_address[1614]                       91                     -    Occurred             
        ignore_bin not_address[1615]                       52                     -    Occurred             
        ignore_bin not_address[1616]                       78                     -    Occurred             
        ignore_bin not_address[1617]                      117                     -    Occurred             
        ignore_bin not_address[1618]                       65                     -    Occurred             
        ignore_bin not_address[1619]                       78                     -    Occurred             
        ignore_bin not_address[1620]                      104                     -    Occurred             
        ignore_bin not_address[1621]                      104                     -    Occurred             
        ignore_bin not_address[1622]                      117                     -    Occurred             
        ignore_bin not_address[1623]                       39                     -    Occurred             
        ignore_bin not_address[1624]                       52                     -    Occurred             
        ignore_bin not_address[1625]                       52                     -    Occurred             
        ignore_bin not_address[1626]                       65                     -    Occurred             
        ignore_bin not_address[1627]                       52                     -    Occurred             
        ignore_bin not_address[1628]                       78                     -    Occurred             
        ignore_bin not_address[1629]                       65                     -    Occurred             
        ignore_bin not_address[1630]                      104                     -    Occurred             
        ignore_bin not_address[1631]                       65                     -    Occurred             
        ignore_bin not_address[1632]                       78                     -    Occurred             
        ignore_bin not_address[1633]                       39                     -    Occurred             
        ignore_bin not_address[1634]                       78                     -    Occurred             
        ignore_bin not_address[1635]                       52                     -    Occurred             
        ignore_bin not_address[1636]                       65                     -    Occurred             
        ignore_bin not_address[1637]                       52                     -    Occurred             
        ignore_bin not_address[1638]                       39                     -    Occurred             
        ignore_bin not_address[1639]                       52                     -    Occurred             
        ignore_bin not_address[1640]                       52                     -    Occurred             
        ignore_bin not_address[1641]                       39                     -    Occurred             
        ignore_bin not_address[1642]                       91                     -    Occurred             
        ignore_bin not_address[1643]                       52                     -    Occurred             
        ignore_bin not_address[1644]                       65                     -    Occurred             
        ignore_bin not_address[1645]                       65                     -    Occurred             
        ignore_bin not_address[1646]                       39                     -    Occurred             
        ignore_bin not_address[1647]                       26                     -    Occurred             
        ignore_bin not_address[1648]                      117                     -    Occurred             
        ignore_bin not_address[1649]                       65                     -    Occurred             
        ignore_bin not_address[1650]                      104                     -    Occurred             
        ignore_bin not_address[1651]                       91                     -    Occurred             
        ignore_bin not_address[1652]                       52                     -    Occurred             
        ignore_bin not_address[1653]                       52                     -    Occurred             
        ignore_bin not_address[1654]                       65                     -    Occurred             
        ignore_bin not_address[1655]                       39                     -    Occurred             
        ignore_bin not_address[1656]                       52                     -    Occurred             
        ignore_bin not_address[1657]                       78                     -    Occurred             
        ignore_bin not_address[1658]                       91                     -    Occurred             
        ignore_bin not_address[1659]                       39                     -    Occurred             
        ignore_bin not_address[1660]                      117                     -    Occurred             
        ignore_bin not_address[1661]                       52                     -    Occurred             
        ignore_bin not_address[1662]                      104                     -    Occurred             
        ignore_bin not_address[1663]                       91                     -    Occurred             
        ignore_bin not_address[1664]                       65                     -    Occurred             
        ignore_bin not_address[1665]                       52                     -    Occurred             
        ignore_bin not_address[1666]                      104                     -    Occurred             
        ignore_bin not_address[1667]                       52                     -    Occurred             
        ignore_bin not_address[1668]                      104                     -    Occurred             
        ignore_bin not_address[1669]                       65                     -    Occurred             
        ignore_bin not_address[1670]                      104                     -    Occurred             
        ignore_bin not_address[1671]                      104                     -    Occurred             
        ignore_bin not_address[1672]                       78                     -    Occurred             
        ignore_bin not_address[1673]                       39                     -    Occurred             
        ignore_bin not_address[1674]                       91                     -    Occurred             
        ignore_bin not_address[1675]                       78                     -    Occurred             
        ignore_bin not_address[1676]                       91                     -    Occurred             
        ignore_bin not_address[1677]                       52                     -    Occurred             
        ignore_bin not_address[1678]                       65                     -    Occurred             
        ignore_bin not_address[1679]                       52                     -    Occurred             
        ignore_bin not_address[1680]                       65                     -    Occurred             
        ignore_bin not_address[1681]                       78                     -    Occurred             
        ignore_bin not_address[1682]                       91                     -    Occurred             
        ignore_bin not_address[1683]                      104                     -    Occurred             
        ignore_bin not_address[1684]                       52                     -    Occurred             
        ignore_bin not_address[1685]                       65                     -    Occurred             
        ignore_bin not_address[1686]                       78                     -    Occurred             
        ignore_bin not_address[1687]                       65                     -    Occurred             
        ignore_bin not_address[1688]                       65                     -    Occurred             
        ignore_bin not_address[1689]                      117                     -    Occurred             
        ignore_bin not_address[1690]                       91                     -    Occurred             
        ignore_bin not_address[1691]                       78                     -    Occurred             
        ignore_bin not_address[1692]                       91                     -    Occurred             
        ignore_bin not_address[1693]                       91                     -    Occurred             
        ignore_bin not_address[1694]                       91                     -    Occurred             
        ignore_bin not_address[1695]                       78                     -    Occurred             
        ignore_bin not_address[1696]                       78                     -    Occurred             
        ignore_bin not_address[1697]                       65                     -    Occurred             
        ignore_bin not_address[1698]                       91                     -    Occurred             
        ignore_bin not_address[1699]                       91                     -    Occurred             
        ignore_bin not_address[1700]                       78                     -    Occurred             
        ignore_bin not_address[1701]                       78                     -    Occurred             
        ignore_bin not_address[1702]                       52                     -    Occurred             
        ignore_bin not_address[1703]                       91                     -    Occurred             
        ignore_bin not_address[1704]                       78                     -    Occurred             
        ignore_bin not_address[1705]                       52                     -    Occurred             
        ignore_bin not_address[1706]                       78                     -    Occurred             
        ignore_bin not_address[1707]                       52                     -    Occurred             
        ignore_bin not_address[1708]                       65                     -    Occurred             
        ignore_bin not_address[1709]                       78                     -    Occurred             
        ignore_bin not_address[1710]                       65                     -    Occurred             
        ignore_bin not_address[1711]                       52                     -    Occurred             
        ignore_bin not_address[1712]                      104                     -    Occurred             
        ignore_bin not_address[1713]                       65                     -    Occurred             
        ignore_bin not_address[1714]                       78                     -    Occurred             
        ignore_bin not_address[1715]                       65                     -    Occurred             
        ignore_bin not_address[1716]                      104                     -    Occurred             
        ignore_bin not_address[1717]                       91                     -    Occurred             
        ignore_bin not_address[1718]                       65                     -    Occurred             
        ignore_bin not_address[1719]                       65                     -    Occurred             
        ignore_bin not_address[1720]                       52                     -    Occurred             
        ignore_bin not_address[1721]                       78                     -    Occurred             
        ignore_bin not_address[1722]                       52                     -    Occurred             
        ignore_bin not_address[1723]                       52                     -    Occurred             
        ignore_bin not_address[1724]                       65                     -    Occurred             
        ignore_bin not_address[1725]                       39                     -    Occurred             
        ignore_bin not_address[1726]                       52                     -    Occurred             
        ignore_bin not_address[1727]                       78                     -    Occurred             
        ignore_bin not_address[1728]                       78                     -    Occurred             
        ignore_bin not_address[1729]                       91                     -    Occurred             
        ignore_bin not_address[1730]                       39                     -    Occurred             
        ignore_bin not_address[1731]                      117                     -    Occurred             
        ignore_bin not_address[1732]                      104                     -    Occurred             
        ignore_bin not_address[1733]                       91                     -    Occurred             
        ignore_bin not_address[1734]                       78                     -    Occurred             
        ignore_bin not_address[1735]                       52                     -    Occurred             
        ignore_bin not_address[1736]                       52                     -    Occurred             
        ignore_bin not_address[1737]                       65                     -    Occurred             
        ignore_bin not_address[1738]                       39                     -    Occurred             
        ignore_bin not_address[1739]                       52                     -    Occurred             
        ignore_bin not_address[1740]                       65                     -    Occurred             
        ignore_bin not_address[1741]                       78                     -    Occurred             
        ignore_bin not_address[1742]                       78                     -    Occurred             
        ignore_bin not_address[1743]                       78                     -    Occurred             
        ignore_bin not_address[1744]                      104                     -    Occurred             
        ignore_bin not_address[1745]                       39                     -    Occurred             
        ignore_bin not_address[1746]                       52                     -    Occurred             
        ignore_bin not_address[1747]                       52                     -    Occurred             
        ignore_bin not_address[1748]                       65                     -    Occurred             
        ignore_bin not_address[1749]                       52                     -    Occurred             
        ignore_bin not_address[1750]                       52                     -    Occurred             
        ignore_bin not_address[1751]                       78                     -    Occurred             
        ignore_bin not_address[1752]                      130                     -    Occurred             
        ignore_bin not_address[1753]                       65                     -    Occurred             
        ignore_bin not_address[1754]                       91                     -    Occurred             
        ignore_bin not_address[1755]                      117                     -    Occurred             
        ignore_bin not_address[1756]                       91                     -    Occurred             
        ignore_bin not_address[1757]                       39                     -    Occurred             
        ignore_bin not_address[1758]                      117                     -    Occurred             
        ignore_bin not_address[1759]                       65                     -    Occurred             
        ignore_bin not_address[1760]                      104                     -    Occurred             
        ignore_bin not_address[1761]                      117                     -    Occurred             
        ignore_bin not_address[1762]                       65                     -    Occurred             
        ignore_bin not_address[1763]                       65                     -    Occurred             
        ignore_bin not_address[1764]                       65                     -    Occurred             
        ignore_bin not_address[1765]                       78                     -    Occurred             
        ignore_bin not_address[1766]                      104                     -    Occurred             
        ignore_bin not_address[1767]                       78                     -    Occurred             
        ignore_bin not_address[1768]                       91                     -    Occurred             
        ignore_bin not_address[1769]                       91                     -    Occurred             
        ignore_bin not_address[1770]                       78                     -    Occurred             
        ignore_bin not_address[1771]                       91                     -    Occurred             
        ignore_bin not_address[1772]                       78                     -    Occurred             
        ignore_bin not_address[1773]                       78                     -    Occurred             
        ignore_bin not_address[1774]                       91                     -    Occurred             
        ignore_bin not_address[1775]                       78                     -    Occurred             
        ignore_bin not_address[1776]                      117                     -    Occurred             
        ignore_bin not_address[1777]                       91                     -    Occurred             
        ignore_bin not_address[1778]                       52                     -    Occurred             
        ignore_bin not_address[1779]                       52                     -    Occurred             
        ignore_bin not_address[1780]                       13                     -    Occurred             
        ignore_bin not_address[1781]                       52                     -    Occurred             
        ignore_bin not_address[1782]                       52                     -    Occurred             
        ignore_bin not_address[1783]                       65                     -    Occurred             
        ignore_bin not_address[1784]                       65                     -    Occurred             
        ignore_bin not_address[1785]                       78                     -    Occurred             
        ignore_bin not_address[1786]                       91                     -    Occurred             
        ignore_bin not_address[1787]                       78                     -    Occurred             
        ignore_bin not_address[1788]                       78                     -    Occurred             
        ignore_bin not_address[1789]                       78                     -    Occurred             
        ignore_bin not_address[1790]                       39                     -    Occurred             
        bin address_write_max                              52          1          -    Covered              
        bin address_read_max                               91          1          -    Covered              
        bin address_write_min                              65          1          -    Covered              
        bin address_read_min                               65          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 2

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top_module/DUT/m2/RAM_AS/cover_assertion 
                                         RAM_assertions Verilog  SVA  RAM_assertions.sv(14)
                                                                               169 Covered   
/top_module/DUT/m2/RAM_AS/c_tx_check_high 
                                         RAM_assertions Verilog  SVA  RAM_assertions.sv(32)
                                                                              1442 Covered   
/top_module/DUT/m2/RAM_AS/c_tx_check_low RAM_assertions Verilog  SVA  RAM_assertions.sv(35)
                                                                              4261 Covered   
/top_module/DUT/SPI_AS/cover_assertion   SPI_assertions Verilog  SVA  SPI_assertions.sv(7)
                                                                               169 Covered   
/top_module/DUT/SPI_AS/c_not_reading_data 
                                         SPI_assertions Verilog  SVA  SPI_assertions.sv(19)
                                                                              4386 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 5

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top_module/DUT/m2/RAM_AS/reset_assertion
                     RAM_assertions.sv(13)              0          1
/top_module/DUT/m2/RAM_AS/a_tx_check_high
                     RAM_assertions.sv(31)              0          1
/top_module/DUT/m2/RAM_AS/a_tx_check_low
                     RAM_assertions.sv(34)              0          1
/top_module/DUT/SPI_AS/reset_assertion
                     SPI_assertions.sv(6)               0          1
/top_module/DUT/SPI_AS/a_not_reading_data
                     SPI_assertions.sv(18)              0          1
/seq/spi_sequence_write/body/#ublk#31169#15/immed__19
                     sequence.sv(19)                    0          1
/seq/spi_sequence_read/body/#ublk#31169#34/immed__38
                     sequence.sv(38)                    0          1

Total Coverage By Instance (filtered view): 85.73%

