ARM GAS  /tmp/ccexoJxC.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB130:
  28              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
ARM GAS  /tmp/ccexoJxC.s 			page 2


  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * Copyright (c) 2016 STMicroelectronics.
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * All rights reserved.
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * the root directory of this software component.
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
ARM GAS  /tmp/ccexoJxC.s 			page 3


  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                                  10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                                  9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
ARM GAS  /tmp/ccexoJxC.s 			page 4


 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
ARM GAS  /tmp/ccexoJxC.s 			page 5


 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  29              		.loc 1 215 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 38B5     		push	{r3, r4, r5, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 3, -16
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0;
  40              		.loc 1 216 3 view .LVU1
  41              	.LVL0:
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit */
 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  42              		.loc 1 219 3 view .LVU2
  43 0002 364A     		ldr	r2, .L18
  44 0004 1368     		ldr	r3, [r2]
  45 0006 43F00103 		orr	r3, r3, #1
  46 000a 1360     		str	r3, [r2]
 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSIRDY bit is set before writing default HSITRIM value */
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  47              		.loc 1 223 3 view .LVU3
  48              		.loc 1 223 15 is_stmt 0 view .LVU4
  49 000c FFF7FEFF 		bl	HAL_GetTick
  50              	.LVL1:
  51 0010 0446     		mov	r4, r0
  52              	.LVL2:
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till HSI is ready */
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  53              		.loc 1 226 3 is_stmt 1 view .LVU5
  54              	.L2:
  55              		.loc 1 226 9 is_stmt 0 view .LVU6
  56 0012 324B     		ldr	r3, .L18
  57 0014 1B68     		ldr	r3, [r3]
  58              		.loc 1 226 8 view .LVU7
  59 0016 13F0020F 		tst	r3, #2
  60 001a 07D1     		bne	.L14
ARM GAS  /tmp/ccexoJxC.s 			page 6


 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  61              		.loc 1 228 5 is_stmt 1 view .LVU8
  62              		.loc 1 228 9 is_stmt 0 view .LVU9
  63 001c FFF7FEFF 		bl	HAL_GetTick
  64              	.LVL3:
  65              		.loc 1 228 23 view .LVU10
  66 0020 001B     		subs	r0, r0, r4
  67              		.loc 1 228 7 view .LVU11
  68 0022 0228     		cmp	r0, #2
  69 0024 F5D9     		bls	.L2
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
  70              		.loc 1 230 14 view .LVU12
  71 0026 0324     		movs	r4, #3
  72              	.LVL4:
  73              	.L3:
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSITRIM default value */
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, RCC_CR_HSITRIM_4);
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSI selected as system clock source */
 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for HSI as system clock source */
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(HAL_InitTick(uwTickPrio) != HAL_OK)
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure PLLRDY is reset */
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
ARM GAS  /tmp/ccexoJxC.s 			page 7


 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Clear all interrupt flags */
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset all CSR flags */
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_CLEAR_RESET_FLAGS();
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
  74              		.loc 1 298 1 view .LVU13
  75 0028 2046     		mov	r0, r4
  76 002a 38BD     		pop	{r3, r4, r5, pc}
  77              	.LVL5:
  78              	.L14:
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  79              		.loc 1 235 3 is_stmt 1 view .LVU14
  80 002c 2B4A     		ldr	r2, .L18
  81 002e 1368     		ldr	r3, [r2]
  82 0030 23F0F803 		bic	r3, r3, #248
  83 0034 43F08003 		orr	r3, r3, #128
  84 0038 1360     		str	r3, [r2]
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  85              		.loc 1 238 3 view .LVU15
  86 003a 5168     		ldr	r1, [r2, #4]
  87 003c 284B     		ldr	r3, .L18+4
  88 003e 0B40     		ands	r3, r3, r1
  89 0040 5360     		str	r3, [r2, #4]
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  90              		.loc 1 242 3 view .LVU16
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  91              		.loc 1 242 15 is_stmt 0 view .LVU17
  92 0042 FFF7FEFF 		bl	HAL_GetTick
  93              	.LVL6:
  94 0046 0446     		mov	r4, r0
  95              	.LVL7:
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  96              		.loc 1 245 3 is_stmt 1 view .LVU18
  97              	.L5:
ARM GAS  /tmp/ccexoJxC.s 			page 8


 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  98              		.loc 1 245 9 is_stmt 0 view .LVU19
  99 0048 244B     		ldr	r3, .L18
 100 004a 5B68     		ldr	r3, [r3, #4]
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 101              		.loc 1 245 8 view .LVU20
 102 004c 13F00C0F 		tst	r3, #12
 103 0050 08D0     		beq	.L15
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 104              		.loc 1 247 5 is_stmt 1 view .LVU21
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 105              		.loc 1 247 9 is_stmt 0 view .LVU22
 106 0052 FFF7FEFF 		bl	HAL_GetTick
 107              	.LVL8:
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 108              		.loc 1 247 23 view .LVU23
 109 0056 001B     		subs	r0, r0, r4
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 110              		.loc 1 247 7 view .LVU24
 111 0058 41F28833 		movw	r3, #5000
 112 005c 9842     		cmp	r0, r3
 113 005e F3D9     		bls	.L5
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 114              		.loc 1 249 14 view .LVU25
 115 0060 0324     		movs	r4, #3
 116              	.LVL9:
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 117              		.loc 1 249 14 view .LVU26
 118 0062 E1E7     		b	.L3
 119              	.LVL10:
 120              	.L15:
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 121              		.loc 1 254 3 is_stmt 1 view .LVU27
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 122              		.loc 1 254 19 is_stmt 0 view .LVU28
 123 0064 1F4B     		ldr	r3, .L18+8
 124 0066 204A     		ldr	r2, .L18+12
 125 0068 1A60     		str	r2, [r3]
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 126              		.loc 1 257 3 is_stmt 1 view .LVU29
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 127              		.loc 1 257 6 is_stmt 0 view .LVU30
 128 006a 204B     		ldr	r3, .L18+16
 129 006c 1868     		ldr	r0, [r3]
 130 006e FFF7FEFF 		bl	HAL_InitTick
 131              	.LVL11:
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 132              		.loc 1 257 5 view .LVU31
 133 0072 0446     		mov	r4, r0
 134              	.LVL12:
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 135              		.loc 1 257 5 view .LVU32
 136 0074 08B1     		cbz	r0, .L16
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 137              		.loc 1 259 12 view .LVU33
 138 0076 0124     		movs	r4, #1
 139 0078 D6E7     		b	.L3
ARM GAS  /tmp/ccexoJxC.s 			page 9


 140              	.L16:
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 141              		.loc 1 263 3 is_stmt 1 view .LVU34
 142 007a 184A     		ldr	r2, .L18
 143 007c 1368     		ldr	r3, [r2]
 144 007e 23F08473 		bic	r3, r3, #17301504
 145 0082 23F48033 		bic	r3, r3, #65536
 146 0086 1360     		str	r3, [r2]
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 147              		.loc 1 266 3 view .LVU35
 148 0088 1368     		ldr	r3, [r2]
 149 008a 23F48023 		bic	r3, r3, #262144
 150 008e 1360     		str	r3, [r2]
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 151              		.loc 1 270 3 view .LVU36
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 152              		.loc 1 270 15 is_stmt 0 view .LVU37
 153 0090 FFF7FEFF 		bl	HAL_GetTick
 154              	.LVL13:
 155 0094 0546     		mov	r5, r0
 156              	.LVL14:
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 157              		.loc 1 271 3 is_stmt 1 view .LVU38
 158              	.L7:
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 159              		.loc 1 271 9 is_stmt 0 view .LVU39
 160 0096 114B     		ldr	r3, .L18
 161 0098 1B68     		ldr	r3, [r3]
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 162              		.loc 1 271 8 view .LVU40
 163 009a 13F0007F 		tst	r3, #33554432
 164 009e 06D0     		beq	.L17
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 165              		.loc 1 273 5 is_stmt 1 view .LVU41
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 166              		.loc 1 273 9 is_stmt 0 view .LVU42
 167 00a0 FFF7FEFF 		bl	HAL_GetTick
 168              	.LVL15:
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 169              		.loc 1 273 23 view .LVU43
 170 00a4 401B     		subs	r0, r0, r5
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 171              		.loc 1 273 7 view .LVU44
 172 00a6 0228     		cmp	r0, #2
 173 00a8 F5D9     		bls	.L7
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 174              		.loc 1 275 14 view .LVU45
 175 00aa 0324     		movs	r4, #3
 176 00ac BCE7     		b	.L3
 177              	.L17:
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 178              		.loc 1 280 3 is_stmt 1 view .LVU46
 179 00ae 0B4B     		ldr	r3, .L18
 180 00b0 0022     		movs	r2, #0
 181 00b2 5A60     		str	r2, [r3, #4]
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 182              		.loc 1 283 3 view .LVU47
ARM GAS  /tmp/ccexoJxC.s 			page 10


 183 00b4 DA62     		str	r2, [r3, #44]
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 184              		.loc 1 286 3 view .LVU48
 185 00b6 1A63     		str	r2, [r3, #48]
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 186              		.loc 1 289 3 view .LVU49
 187 00b8 9968     		ldr	r1, [r3, #8]
 188 00ba 41F41F01 		orr	r1, r1, #10420224
 189 00be 9960     		str	r1, [r3, #8]
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 190              		.loc 1 292 3 view .LVU50
 191 00c0 9A60     		str	r2, [r3, #8]
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 192              		.loc 1 295 3 view .LVU51
 193              	.LVL16:
 194              	.LBB168:
 195              	.LBI168:
 196              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
ARM GAS  /tmp/ccexoJxC.s 			page 11


  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/ccexoJxC.s 			page 12


  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccexoJxC.s 			page 13


 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccexoJxC.s 			page 14


 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccexoJxC.s 			page 15


 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccexoJxC.s 			page 16


 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccexoJxC.s 			page 17


 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccexoJxC.s 			page 18


 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccexoJxC.s 			page 19


 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccexoJxC.s 			page 20


 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
ARM GAS  /tmp/ccexoJxC.s 			page 21


 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccexoJxC.s 			page 22


 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
ARM GAS  /tmp/ccexoJxC.s 			page 23


 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccexoJxC.s 			page 24


 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccexoJxC.s 			page 25


 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccexoJxC.s 			page 26


 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
ARM GAS  /tmp/ccexoJxC.s 			page 27


 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 197              		.loc 2 981 31 view .LVU52
 198              	.LBB169:
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 199              		.loc 2 983 3 view .LVU53
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 200              		.loc 2 988 4 view .LVU54
 201 00c2 4FF08072 		mov	r2, #16777216
 202              		.syntax unified
 203              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 204 00c6 92FAA2F2 		rbit r2, r2
 205              	@ 0 "" 2
 206              	.LVL17:
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  /tmp/ccexoJxC.s 			page 28


 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 207              		.loc 2 1001 3 view .LVU55
 208              		.loc 2 1001 3 is_stmt 0 view .LVU56
 209              		.thumb
 210              		.syntax unified
 211              	.LBE169:
 212              	.LBE168:
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 213              		.loc 1 295 3 view .LVU57
 214 00ca B2FA82F2 		clz	r2, r2
 215 00ce 084B     		ldr	r3, .L18+20
 216 00d0 1344     		add	r3, r3, r2
 217 00d2 9B00     		lsls	r3, r3, #2
 218 00d4 0122     		movs	r2, #1
 219 00d6 1A60     		str	r2, [r3]
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 220              		.loc 1 297 3 is_stmt 1 view .LVU58
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 221              		.loc 1 297 10 is_stmt 0 view .LVU59
 222 00d8 A6E7     		b	.L3
 223              	.L19:
 224 00da 00BF     		.align	2
 225              	.L18:
 226 00dc 00100240 		.word	1073876992
 227 00e0 0CC0FFF8 		.word	-117456884
 228 00e4 00000000 		.word	SystemCoreClock
 229 00e8 00127A00 		.word	8000000
 230 00ec 00000000 		.word	uwTickPrio
 231 00f0 20819010 		.word	277905696
 232              		.cfi_endproc
 233              	.LFE130:
 235              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 236              		.align	1
 237              		.global	HAL_RCC_OscConfig
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 241              		.fpu fpv4-sp-d16
 243              	HAL_RCC_OscConfig:
 244              	.LVL18:
 245              	.LFB131:
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
ARM GAS  /tmp/ccexoJxC.s 			page 29


 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 246              		.loc 1 315 1 is_stmt 1 view -0
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 8
 249              		@ frame_needed = 0, uses_anonymous_args = 0
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 250              		.loc 1 316 3 view .LVU61
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t pll_config;
 251              		.loc 1 317 3 view .LVU62
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t pll_config2;
 252              		.loc 1 319 3 view .LVU63
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 253              		.loc 1 323 3 view .LVU64
 254              		.loc 1 323 5 is_stmt 0 view .LVU65
 255 0000 0028     		cmp	r0, #0
 256 0002 00F00383 		beq	.L94
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 257              		.loc 1 315 1 view .LVU66
 258 0006 70B5     		push	{r4, r5, r6, lr}
 259              	.LCFI1:
 260              		.cfi_def_cfa_offset 16
 261              		.cfi_offset 4, -16
 262              		.cfi_offset 5, -12
 263              		.cfi_offset 6, -8
 264              		.cfi_offset 14, -4
 265 0008 82B0     		sub	sp, sp, #8
 266              	.LCFI2:
 267              		.cfi_def_cfa_offset 24
 268 000a 0446     		mov	r4, r0
 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 269              		.loc 1 329 3 is_stmt 1 view .LVU67
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 270              		.loc 1 332 3 view .LVU68
 271              		.loc 1 332 25 is_stmt 0 view .LVU69
 272 000c 0368     		ldr	r3, [r0]
 273              		.loc 1 332 5 view .LVU70
 274 000e 13F0010F 		tst	r3, #1
 275 0012 3DD0     		beq	.L22
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 276              		.loc 1 335 5 is_stmt 1 view .LVU71
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
ARM GAS  /tmp/ccexoJxC.s 			page 30


 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 277              		.loc 1 338 5 view .LVU72
 278              		.loc 1 338 9 is_stmt 0 view .LVU73
 279 0014 C74B     		ldr	r3, .L133
 280 0016 5B68     		ldr	r3, [r3, #4]
 281 0018 03F00C03 		and	r3, r3, #12
 282              		.loc 1 338 7 view .LVU74
 283 001c 042B     		cmp	r3, #4
 284 001e 20D0     		beq	.L23
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 285              		.loc 1 339 13 view .LVU75
 286 0020 C44B     		ldr	r3, .L133
 287 0022 5B68     		ldr	r3, [r3, #4]
 288 0024 03F00C03 		and	r3, r3, #12
 289              		.loc 1 339 8 view .LVU76
 290 0028 082B     		cmp	r3, #8
 291 002a 13D0     		beq	.L119
 292              	.L24:
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 293              		.loc 1 349 7 is_stmt 1 view .LVU77
 294              		.loc 1 349 7 view .LVU78
 295 002c 6368     		ldr	r3, [r4, #4]
 296 002e B3F5803F 		cmp	r3, #65536
 297 0032 6AD0     		beq	.L120
 298              		.loc 1 349 7 discriminator 2 view .LVU79
 299 0034 002B     		cmp	r3, #0
 300 0036 40F08D80 		bne	.L29
 301              		.loc 1 349 7 discriminator 3 view .LVU80
 302 003a 03F18043 		add	r3, r3, #1073741824
 303 003e 03F50433 		add	r3, r3, #135168
 304 0042 1A68     		ldr	r2, [r3]
 305 0044 22F48032 		bic	r2, r2, #65536
 306 0048 1A60     		str	r2, [r3]
 307              		.loc 1 349 7 discriminator 3 view .LVU81
 308 004a 1A68     		ldr	r2, [r3]
 309 004c 22F48022 		bic	r2, r2, #262144
 310 0050 1A60     		str	r2, [r3]
 311 0052 5FE0     		b	.L28
 312              	.L119:
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 313              		.loc 1 339 82 is_stmt 0 discriminator 1 view .LVU82
 314 0054 B74B     		ldr	r3, .L133
 315 0056 5B68     		ldr	r3, [r3, #4]
 316 0058 03F4C033 		and	r3, r3, #98304
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 317              		.loc 1 339 78 discriminator 1 view .LVU83
 318 005c B3F5803F 		cmp	r3, #65536
 319 0060 E4D1     		bne	.L24
ARM GAS  /tmp/ccexoJxC.s 			page 31


 320              	.L23:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 321              		.loc 1 341 7 is_stmt 1 view .LVU84
 322              	.LVL19:
 323              	.LBB170:
 324              	.LBI170:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 325              		.loc 2 981 31 view .LVU85
 326              	.LBB171:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 327              		.loc 2 983 3 view .LVU86
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 328              		.loc 2 988 4 view .LVU87
 329 0062 4FF40033 		mov	r3, #131072
 330              		.syntax unified
 331              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 332 0066 93FAA3F3 		rbit r3, r3
 333              	@ 0 "" 2
 334              		.loc 2 1001 3 view .LVU88
 335              	.LVL20:
 336              		.loc 2 1001 3 is_stmt 0 view .LVU89
 337              		.thumb
 338              		.syntax unified
 339              	.LBE171:
 340              	.LBE170:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 341              		.loc 1 341 11 view .LVU90
 342 006a B24B     		ldr	r3, .L133
 343 006c 1968     		ldr	r1, [r3]
 344              	.LVL21:
 345              	.LBB172:
 346              	.LBI172:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 347              		.loc 2 981 31 is_stmt 1 view .LVU91
 348              	.LBB173:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349              		.loc 2 983 3 view .LVU92
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 350              		.loc 2 988 4 view .LVU93
 351 006e 4FF40033 		mov	r3, #131072
 352              		.syntax unified
 353              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 354 0072 93FAA3F3 		rbit r3, r3
 355              	@ 0 "" 2
 356              	.LVL22:
 357              		.loc 2 1001 3 view .LVU94
 358              		.loc 2 1001 3 is_stmt 0 view .LVU95
 359              		.thumb
 360              		.syntax unified
 361              	.LBE173:
 362              	.LBE172:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 363              		.loc 1 341 11 view .LVU96
 364 0076 B3FA83F3 		clz	r3, r3
 365 007a 03F01F03 		and	r3, r3, #31
 366 007e 0122     		movs	r2, #1
 367 0080 02FA03F3 		lsl	r3, r2, r3
ARM GAS  /tmp/ccexoJxC.s 			page 32


 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 368              		.loc 1 341 9 view .LVU97
 369 0084 0B42     		tst	r3, r1
 370 0086 03D0     		beq	.L22
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 371              		.loc 1 341 78 discriminator 13 view .LVU98
 372 0088 6368     		ldr	r3, [r4, #4]
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 373              		.loc 1 341 57 discriminator 13 view .LVU99
 374 008a 002B     		cmp	r3, #0
 375 008c 00F0C082 		beq	.L121
 376              	.LVL23:
 377              	.L22:
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 378              		.loc 1 388 3 is_stmt 1 view .LVU100
 379              		.loc 1 388 25 is_stmt 0 view .LVU101
 380 0090 2368     		ldr	r3, [r4]
 381              		.loc 1 388 5 view .LVU102
 382 0092 13F0020F 		tst	r3, #2
ARM GAS  /tmp/ccexoJxC.s 			page 33


 383 0096 00F0C080 		beq	.L40
 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 384              		.loc 1 391 5 is_stmt 1 view .LVU103
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 385              		.loc 1 392 5 view .LVU104
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 386              		.loc 1 395 5 view .LVU105
 387              		.loc 1 395 9 is_stmt 0 view .LVU106
 388 009a A64B     		ldr	r3, .L133
 389 009c 5B68     		ldr	r3, [r3, #4]
 390              		.loc 1 395 7 view .LVU107
 391 009e 13F00C0F 		tst	r3, #12
 392 00a2 00F09780 		beq	.L41
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 393              		.loc 1 396 13 view .LVU108
 394 00a6 A34B     		ldr	r3, .L133
 395 00a8 5B68     		ldr	r3, [r3, #4]
 396 00aa 03F00C03 		and	r3, r3, #12
 397              		.loc 1 396 8 view .LVU109
 398 00ae 082B     		cmp	r3, #8
 399 00b0 00F08880 		beq	.L122
 400              	.L42:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 401              		.loc 1 413 7 is_stmt 1 view .LVU110
 402              		.loc 1 413 27 is_stmt 0 view .LVU111
 403 00b4 E368     		ldr	r3, [r4, #12]
 404              		.loc 1 413 9 view .LVU112
 405 00b6 002B     		cmp	r3, #0
 406 00b8 00F0ED80 		beq	.L46
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 407              		.loc 1 416 9 is_stmt 1 view .LVU113
 408              	.LVL24:
 409              	.LBB174:
 410              	.LBI174:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccexoJxC.s 			page 34


 411              		.loc 2 981 31 view .LVU114
 412              	.LBB175:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 413              		.loc 2 983 3 view .LVU115
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 414              		.loc 2 988 4 view .LVU116
 415 00bc 0122     		movs	r2, #1
 416              		.syntax unified
 417              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 418 00be 92FAA2F3 		rbit r3, r2
 419              	@ 0 "" 2
 420              	.LVL25:
 421              		.loc 2 1001 3 view .LVU117
 422              		.loc 2 1001 3 is_stmt 0 view .LVU118
 423              		.thumb
 424              		.syntax unified
 425              	.LBE175:
 426              	.LBE174:
 427              		.loc 1 416 9 view .LVU119
 428 00c2 B3FA83F3 		clz	r3, r3
 429 00c6 03F18453 		add	r3, r3, #276824064
 430 00ca 03F58413 		add	r3, r3, #1081344
 431 00ce 9B00     		lsls	r3, r3, #2
 432 00d0 1A60     		str	r2, [r3]
 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 433              		.loc 1 419 9 is_stmt 1 view .LVU120
 434              		.loc 1 419 21 is_stmt 0 view .LVU121
 435 00d2 FFF7FEFF 		bl	HAL_GetTick
 436              	.LVL26:
 437 00d6 0546     		mov	r5, r0
 438              	.LVL27:
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 439              		.loc 1 422 9 is_stmt 1 view .LVU122
 440              	.L47:
 441              	.LBB176:
 442              	.LBI176:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 443              		.loc 2 981 31 view .LVU123
 444              	.LBB177:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445              		.loc 2 983 3 view .LVU124
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 446              		.loc 2 988 4 view .LVU125
 447 00d8 0223     		movs	r3, #2
 448              		.syntax unified
 449              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 450 00da 93FAA3F3 		rbit r3, r3
 451              	@ 0 "" 2
 452              		.loc 2 1001 3 view .LVU126
 453              	.LVL28:
 454              		.loc 2 1001 3 is_stmt 0 view .LVU127
 455              		.thumb
 456              		.syntax unified
ARM GAS  /tmp/ccexoJxC.s 			page 35


 457              	.LBE177:
 458              	.LBE176:
 459              		.loc 1 422 15 view .LVU128
 460 00de 954B     		ldr	r3, .L133
 461 00e0 1968     		ldr	r1, [r3]
 462              	.LVL29:
 463              	.LBB178:
 464              	.LBI178:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 465              		.loc 2 981 31 is_stmt 1 view .LVU129
 466              	.LBB179:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 467              		.loc 2 983 3 view .LVU130
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 468              		.loc 2 988 4 view .LVU131
 469 00e2 0223     		movs	r3, #2
 470              		.syntax unified
 471              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 472 00e4 93FAA3F3 		rbit r3, r3
 473              	@ 0 "" 2
 474              	.LVL30:
 475              		.loc 2 1001 3 view .LVU132
 476              		.loc 2 1001 3 is_stmt 0 view .LVU133
 477              		.thumb
 478              		.syntax unified
 479              	.LBE179:
 480              	.LBE178:
 481              		.loc 1 422 15 view .LVU134
 482 00e8 B3FA83F3 		clz	r3, r3
 483 00ec 03F01F03 		and	r3, r3, #31
 484 00f0 0122     		movs	r2, #1
 485 00f2 02FA03F3 		lsl	r3, r2, r3
 486              		.loc 1 422 14 view .LVU135
 487 00f6 0B42     		tst	r3, r1
 488 00f8 40F0BE80 		bne	.L123
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 489              		.loc 1 424 11 is_stmt 1 view .LVU136
 490              		.loc 1 424 15 is_stmt 0 view .LVU137
 491 00fc FFF7FEFF 		bl	HAL_GetTick
 492              	.LVL31:
 493              		.loc 1 424 29 view .LVU138
 494 0100 401B     		subs	r0, r0, r5
 495              		.loc 1 424 13 view .LVU139
 496 0102 0228     		cmp	r0, #2
 497 0104 E8D9     		bls	.L47
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 498              		.loc 1 426 20 view .LVU140
 499 0106 0320     		movs	r0, #3
 500 0108 8BE2     		b	.L21
 501              	.LVL32:
 502              	.L120:
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 503              		.loc 1 349 7 is_stmt 1 discriminator 1 view .LVU141
 504 010a 8A4A     		ldr	r2, .L133
 505 010c 1368     		ldr	r3, [r2]
ARM GAS  /tmp/ccexoJxC.s 			page 36


 506 010e 43F48033 		orr	r3, r3, #65536
 507 0112 1360     		str	r3, [r2]
 508              	.L28:
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 509              		.loc 1 357 7 view .LVU142
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 510              		.loc 1 357 27 is_stmt 0 view .LVU143
 511 0114 6368     		ldr	r3, [r4, #4]
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 512              		.loc 1 357 9 view .LVU144
 513 0116 002B     		cmp	r3, #0
 514 0118 36D0     		beq	.L31
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 515              		.loc 1 360 9 is_stmt 1 view .LVU145
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 516              		.loc 1 360 21 is_stmt 0 view .LVU146
 517 011a FFF7FEFF 		bl	HAL_GetTick
 518              	.LVL33:
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 519              		.loc 1 360 21 view .LVU147
 520 011e 0546     		mov	r5, r0
 521              	.LVL34:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 522              		.loc 1 363 9 is_stmt 1 view .LVU148
 523              	.L32:
 524              	.LBB180:
 525              	.LBI180:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 526              		.loc 2 981 31 view .LVU149
 527              	.LBB181:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 528              		.loc 2 983 3 view .LVU150
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 529              		.loc 2 988 4 view .LVU151
 530 0120 4FF40033 		mov	r3, #131072
 531              		.syntax unified
 532              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 533 0124 93FAA3F3 		rbit r3, r3
 534              	@ 0 "" 2
 535              		.loc 2 1001 3 view .LVU152
 536              	.LVL35:
 537              		.loc 2 1001 3 is_stmt 0 view .LVU153
 538              		.thumb
 539              		.syntax unified
 540              	.LBE181:
 541              	.LBE180:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 542              		.loc 1 363 15 view .LVU154
 543 0128 824B     		ldr	r3, .L133
 544 012a 1968     		ldr	r1, [r3]
 545              	.LVL36:
 546              	.LBB182:
 547              	.LBI182:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 548              		.loc 2 981 31 is_stmt 1 view .LVU155
 549              	.LBB183:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccexoJxC.s 			page 37


 550              		.loc 2 983 3 view .LVU156
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 551              		.loc 2 988 4 view .LVU157
 552 012c 4FF40033 		mov	r3, #131072
 553              		.syntax unified
 554              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 555 0130 93FAA3F3 		rbit r3, r3
 556              	@ 0 "" 2
 557              	.LVL37:
 558              		.loc 2 1001 3 view .LVU158
 559              		.loc 2 1001 3 is_stmt 0 view .LVU159
 560              		.thumb
 561              		.syntax unified
 562              	.LBE183:
 563              	.LBE182:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 564              		.loc 1 363 15 view .LVU160
 565 0134 B3FA83F3 		clz	r3, r3
 566 0138 03F01F03 		and	r3, r3, #31
 567 013c 0122     		movs	r2, #1
 568 013e 02FA03F3 		lsl	r3, r2, r3
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 569              		.loc 1 363 14 view .LVU161
 570 0142 1942     		tst	r1, r3
 571 0144 A4D1     		bne	.L22
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 572              		.loc 1 365 11 is_stmt 1 view .LVU162
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 573              		.loc 1 365 15 is_stmt 0 view .LVU163
 574 0146 FFF7FEFF 		bl	HAL_GetTick
 575              	.LVL38:
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 576              		.loc 1 365 29 view .LVU164
 577 014a 401B     		subs	r0, r0, r5
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 578              		.loc 1 365 13 view .LVU165
 579 014c 6428     		cmp	r0, #100
 580 014e E7D9     		bls	.L32
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 581              		.loc 1 367 20 view .LVU166
 582 0150 0320     		movs	r0, #3
 583 0152 66E2     		b	.L21
 584              	.LVL39:
 585              	.L29:
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 586              		.loc 1 349 7 is_stmt 1 discriminator 4 view .LVU167
 587 0154 B3F5A02F 		cmp	r3, #327680
 588 0158 09D0     		beq	.L124
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 589              		.loc 1 349 7 discriminator 6 view .LVU168
 590 015a 764B     		ldr	r3, .L133
 591 015c 1A68     		ldr	r2, [r3]
 592 015e 22F48032 		bic	r2, r2, #65536
 593 0162 1A60     		str	r2, [r3]
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 594              		.loc 1 349 7 discriminator 6 view .LVU169
 595 0164 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccexoJxC.s 			page 38


 596 0166 22F48022 		bic	r2, r2, #262144
 597 016a 1A60     		str	r2, [r3]
 598 016c D2E7     		b	.L28
 599              	.L124:
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 600              		.loc 1 349 7 discriminator 5 view .LVU170
 601 016e 03F18043 		add	r3, r3, #1073741824
 602 0172 A3F53C33 		sub	r3, r3, #192512
 603 0176 1A68     		ldr	r2, [r3]
 604 0178 42F48022 		orr	r2, r2, #262144
 605 017c 1A60     		str	r2, [r3]
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 606              		.loc 1 349 7 discriminator 5 view .LVU171
 607 017e 1A68     		ldr	r2, [r3]
 608 0180 42F48032 		orr	r2, r2, #65536
 609 0184 1A60     		str	r2, [r3]
 610 0186 C5E7     		b	.L28
 611              	.L31:
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 612              		.loc 1 374 9 view .LVU172
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 613              		.loc 1 374 21 is_stmt 0 view .LVU173
 614 0188 FFF7FEFF 		bl	HAL_GetTick
 615              	.LVL40:
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 616              		.loc 1 374 21 view .LVU174
 617 018c 0546     		mov	r5, r0
 618              	.LVL41:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 619              		.loc 1 377 9 is_stmt 1 view .LVU175
 620              	.L36:
 621              	.LBB184:
 622              	.LBI184:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 623              		.loc 2 981 31 view .LVU176
 624              	.LBB185:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 625              		.loc 2 983 3 view .LVU177
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 626              		.loc 2 988 4 view .LVU178
 627 018e 4FF40033 		mov	r3, #131072
 628              		.syntax unified
 629              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 630 0192 93FAA3F3 		rbit r3, r3
 631              	@ 0 "" 2
 632              		.loc 2 1001 3 view .LVU179
 633              	.LVL42:
 634              		.loc 2 1001 3 is_stmt 0 view .LVU180
 635              		.thumb
 636              		.syntax unified
 637              	.LBE185:
 638              	.LBE184:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 639              		.loc 1 377 15 view .LVU181
 640 0196 674B     		ldr	r3, .L133
 641 0198 1968     		ldr	r1, [r3]
 642              	.LVL43:
ARM GAS  /tmp/ccexoJxC.s 			page 39


 643              	.LBB186:
 644              	.LBI186:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 645              		.loc 2 981 31 is_stmt 1 view .LVU182
 646              	.LBB187:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 647              		.loc 2 983 3 view .LVU183
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 648              		.loc 2 988 4 view .LVU184
 649 019a 4FF40033 		mov	r3, #131072
 650              		.syntax unified
 651              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 652 019e 93FAA3F3 		rbit r3, r3
 653              	@ 0 "" 2
 654              	.LVL44:
 655              		.loc 2 1001 3 view .LVU185
 656              		.loc 2 1001 3 is_stmt 0 view .LVU186
 657              		.thumb
 658              		.syntax unified
 659              	.LBE187:
 660              	.LBE186:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 661              		.loc 1 377 15 view .LVU187
 662 01a2 B3FA83F3 		clz	r3, r3
 663 01a6 03F01F03 		and	r3, r3, #31
 664 01aa 0122     		movs	r2, #1
 665 01ac 02FA03F3 		lsl	r3, r2, r3
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 666              		.loc 1 377 14 view .LVU188
 667 01b0 1942     		tst	r1, r3
 668 01b2 3FF46DAF 		beq	.L22
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 669              		.loc 1 379 12 is_stmt 1 view .LVU189
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 670              		.loc 1 379 16 is_stmt 0 view .LVU190
 671 01b6 FFF7FEFF 		bl	HAL_GetTick
 672              	.LVL45:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 673              		.loc 1 379 30 view .LVU191
 674 01ba 401B     		subs	r0, r0, r5
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 675              		.loc 1 379 14 view .LVU192
 676 01bc 6428     		cmp	r0, #100
 677 01be E6D9     		bls	.L36
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 678              		.loc 1 381 20 view .LVU193
 679 01c0 0320     		movs	r0, #3
 680 01c2 2EE2     		b	.L21
 681              	.LVL46:
 682              	.L122:
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 683              		.loc 1 396 82 discriminator 1 view .LVU194
 684 01c4 5B4B     		ldr	r3, .L133
 685 01c6 5B68     		ldr	r3, [r3, #4]
 686 01c8 03F4C033 		and	r3, r3, #98304
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 687              		.loc 1 396 78 discriminator 1 view .LVU195
ARM GAS  /tmp/ccexoJxC.s 			page 40


 688 01cc B3F5004F 		cmp	r3, #32768
 689 01d0 7FF470AF 		bne	.L42
 690              	.L41:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 691              		.loc 1 399 7 is_stmt 1 view .LVU196
 692              	.LVL47:
 693              	.LBB188:
 694              	.LBI188:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 695              		.loc 2 981 31 view .LVU197
 696              	.LBB189:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 697              		.loc 2 983 3 view .LVU198
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 698              		.loc 2 988 4 view .LVU199
 699 01d4 0223     		movs	r3, #2
 700              		.syntax unified
 701              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 702 01d6 93FAA3F3 		rbit r3, r3
 703              	@ 0 "" 2
 704              		.loc 2 1001 3 view .LVU200
 705              	.LVL48:
 706              		.loc 2 1001 3 is_stmt 0 view .LVU201
 707              		.thumb
 708              		.syntax unified
 709              	.LBE189:
 710              	.LBE188:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 711              		.loc 1 399 11 view .LVU202
 712 01da 564B     		ldr	r3, .L133
 713 01dc 1968     		ldr	r1, [r3]
 714              	.LVL49:
 715              	.LBB190:
 716              	.LBI190:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 717              		.loc 2 981 31 is_stmt 1 view .LVU203
 718              	.LBB191:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 719              		.loc 2 983 3 view .LVU204
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 720              		.loc 2 988 4 view .LVU205
 721 01de 0223     		movs	r3, #2
 722              		.syntax unified
 723              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 724 01e0 93FAA3F3 		rbit r3, r3
 725              	@ 0 "" 2
 726              	.LVL50:
 727              		.loc 2 1001 3 view .LVU206
 728              		.loc 2 1001 3 is_stmt 0 view .LVU207
 729              		.thumb
 730              		.syntax unified
 731              	.LBE191:
 732              	.LBE190:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 733              		.loc 1 399 11 view .LVU208
 734 01e4 B3FA83F3 		clz	r3, r3
 735 01e8 03F01F03 		and	r3, r3, #31
ARM GAS  /tmp/ccexoJxC.s 			page 41


 736 01ec 0122     		movs	r2, #1
 737 01ee 02FA03F3 		lsl	r3, r2, r3
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 738              		.loc 1 399 9 view .LVU209
 739 01f2 1942     		tst	r1, r3
 740 01f4 03D0     		beq	.L45
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 741              		.loc 1 399 78 discriminator 13 view .LVU210
 742 01f6 E368     		ldr	r3, [r4, #12]
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 743              		.loc 1 399 57 discriminator 13 view .LVU211
 744 01f8 9342     		cmp	r3, r2
 745 01fa 40F00B82 		bne	.L98
 746              	.L45:
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 747              		.loc 1 407 9 is_stmt 1 view .LVU212
 748 01fe 4D48     		ldr	r0, .L133
 749 0200 0368     		ldr	r3, [r0]
 750 0202 23F0F803 		bic	r3, r3, #248
 751 0206 2169     		ldr	r1, [r4, #16]
 752              	.LVL51:
 753              	.LBB192:
 754              	.LBI192:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 755              		.loc 2 981 31 view .LVU213
 756              	.LBB193:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757              		.loc 2 983 3 view .LVU214
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 758              		.loc 2 988 4 view .LVU215
 759 0208 F822     		movs	r2, #248
 760              		.syntax unified
 761              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 762 020a 92FAA2F2 		rbit r2, r2
 763              	@ 0 "" 2
 764              	.LVL52:
 765              		.loc 2 1001 3 view .LVU216
 766              		.loc 2 1001 3 is_stmt 0 view .LVU217
 767              		.thumb
 768              		.syntax unified
 769              	.LBE193:
 770              	.LBE192:
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 771              		.loc 1 407 9 view .LVU218
 772 020e B2FA82F2 		clz	r2, r2
 773 0212 01FA02F2 		lsl	r2, r1, r2
 774 0216 1343     		orrs	r3, r3, r2
 775 0218 0360     		str	r3, [r0]
 776              	.L40:
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccexoJxC.s 			page 42


 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 777              		.loc 1 453 3 is_stmt 1 view .LVU219
 778              		.loc 1 453 25 is_stmt 0 view .LVU220
 779 021a 2368     		ldr	r3, [r4]
 780              		.loc 1 453 5 view .LVU221
 781 021c 13F0080F 		tst	r3, #8
 782 0220 00F08C80 		beq	.L55
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 783              		.loc 1 456 5 is_stmt 1 view .LVU222
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 784              		.loc 1 459 5 view .LVU223
 785              		.loc 1 459 25 is_stmt 0 view .LVU224
 786 0224 6369     		ldr	r3, [r4, #20]
 787              		.loc 1 459 7 view .LVU225
 788 0226 002B     		cmp	r3, #0
 789 0228 5CD0     		beq	.L56
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 790              		.loc 1 462 7 is_stmt 1 view .LVU226
 791              	.LVL53:
 792              	.LBB194:
 793              	.LBI194:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794              		.loc 2 981 31 view .LVU227
 795              	.LBB195:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796              		.loc 2 983 3 view .LVU228
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 797              		.loc 2 988 4 view .LVU229
 798 022a 0121     		movs	r1, #1
 799              		.syntax unified
 800              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 801 022c 91FAA1F2 		rbit r2, r1
 802              	@ 0 "" 2
ARM GAS  /tmp/ccexoJxC.s 			page 43


 803              	.LVL54:
 804              		.loc 2 1001 3 view .LVU230
 805              		.loc 2 1001 3 is_stmt 0 view .LVU231
 806              		.thumb
 807              		.syntax unified
 808              	.LBE195:
 809              	.LBE194:
 810              		.loc 1 462 7 view .LVU232
 811 0230 B2FA82F2 		clz	r2, r2
 812 0234 404B     		ldr	r3, .L133+4
 813 0236 1344     		add	r3, r3, r2
 814 0238 9B00     		lsls	r3, r3, #2
 815 023a 1960     		str	r1, [r3]
 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 816              		.loc 1 465 7 is_stmt 1 view .LVU233
 817              		.loc 1 465 19 is_stmt 0 view .LVU234
 818 023c FFF7FEFF 		bl	HAL_GetTick
 819              	.LVL55:
 820 0240 0546     		mov	r5, r0
 821              	.LVL56:
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 822              		.loc 1 468 7 is_stmt 1 view .LVU235
 823              	.L57:
 824              	.LBB196:
 825              	.LBI196:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 826              		.loc 2 981 31 view .LVU236
 827              	.LBB197:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 828              		.loc 2 983 3 view .LVU237
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 829              		.loc 2 988 4 view .LVU238
 830 0242 0223     		movs	r3, #2
 831              		.syntax unified
 832              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 833 0244 93FAA3F2 		rbit r2, r3
 834              	@ 0 "" 2
 835              	.LVL57:
 836              		.loc 2 1001 3 view .LVU239
 837              		.loc 2 1001 3 is_stmt 0 view .LVU240
 838              		.thumb
 839              		.syntax unified
 840              	.LBE197:
 841              	.LBE196:
 842              	.LBB198:
 843              	.LBI198:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 844              		.loc 2 981 31 is_stmt 1 view .LVU241
 845              	.LBB199:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 846              		.loc 2 983 3 view .LVU242
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 847              		.loc 2 988 4 view .LVU243
ARM GAS  /tmp/ccexoJxC.s 			page 44


 848              		.syntax unified
 849              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 850 0248 93FAA3F2 		rbit r2, r3
 851              	@ 0 "" 2
 852              	.LVL58:
 853              		.loc 2 1001 3 view .LVU244
 854              		.loc 2 1001 3 is_stmt 0 view .LVU245
 855              		.thumb
 856              		.syntax unified
 857              	.LBE199:
 858              	.LBE198:
 859              	.LBB200:
 860              	.LBI200:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 861              		.loc 2 981 31 is_stmt 1 view .LVU246
 862              	.LBB201:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 863              		.loc 2 983 3 view .LVU247
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 864              		.loc 2 988 4 view .LVU248
 865              		.syntax unified
 866              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 867 024c 93FAA3F2 		rbit r2, r3
 868              	@ 0 "" 2
 869              	.LVL59:
 870              		.loc 2 1001 3 view .LVU249
 871              		.loc 2 1001 3 is_stmt 0 view .LVU250
 872              		.thumb
 873              		.syntax unified
 874              	.LBE201:
 875              	.LBE200:
 876              		.loc 1 468 13 view .LVU251
 877 0250 384A     		ldr	r2, .L133
 878 0252 516A     		ldr	r1, [r2, #36]
 879              	.LVL60:
 880              	.LBB202:
 881              	.LBI202:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 882              		.loc 2 981 31 is_stmt 1 view .LVU252
 883              	.LBB203:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 884              		.loc 2 983 3 view .LVU253
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 885              		.loc 2 988 4 view .LVU254
 886              		.syntax unified
 887              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 888 0254 93FAA3F3 		rbit r3, r3
 889              	@ 0 "" 2
 890              	.LVL61:
 891              		.loc 2 1001 3 view .LVU255
 892              		.loc 2 1001 3 is_stmt 0 view .LVU256
 893              		.thumb
 894              		.syntax unified
 895              	.LBE203:
 896              	.LBE202:
 897              		.loc 1 468 13 view .LVU257
 898 0258 B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/ccexoJxC.s 			page 45


 899 025c 03F01F03 		and	r3, r3, #31
 900 0260 0122     		movs	r2, #1
 901 0262 02FA03F3 		lsl	r3, r2, r3
 902              		.loc 1 468 12 view .LVU258
 903 0266 0B42     		tst	r3, r1
 904 0268 68D1     		bne	.L55
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 905              		.loc 1 470 9 is_stmt 1 view .LVU259
 906              		.loc 1 470 13 is_stmt 0 view .LVU260
 907 026a FFF7FEFF 		bl	HAL_GetTick
 908              	.LVL62:
 909              		.loc 1 470 27 view .LVU261
 910 026e 401B     		subs	r0, r0, r5
 911              		.loc 1 470 11 view .LVU262
 912 0270 0228     		cmp	r0, #2
 913 0272 E6D9     		bls	.L57
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 914              		.loc 1 472 18 view .LVU263
 915 0274 0320     		movs	r0, #3
 916 0276 D4E1     		b	.L21
 917              	.L123:
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 918              		.loc 1 431 9 is_stmt 1 view .LVU264
 919 0278 2E48     		ldr	r0, .L133
 920 027a 0368     		ldr	r3, [r0]
 921 027c 23F0F803 		bic	r3, r3, #248
 922 0280 2169     		ldr	r1, [r4, #16]
 923              	.LVL63:
 924              	.LBB204:
 925              	.LBI204:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926              		.loc 2 981 31 view .LVU265
 927              	.LBB205:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928              		.loc 2 983 3 view .LVU266
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 929              		.loc 2 988 4 view .LVU267
 930 0282 F822     		movs	r2, #248
 931              		.syntax unified
 932              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 933 0284 92FAA2F2 		rbit r2, r2
 934              	@ 0 "" 2
 935              	.LVL64:
 936              		.loc 2 1001 3 view .LVU268
 937              		.loc 2 1001 3 is_stmt 0 view .LVU269
 938              		.thumb
 939              		.syntax unified
 940              	.LBE205:
 941              	.LBE204:
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 942              		.loc 1 431 9 view .LVU270
 943 0288 B2FA82F2 		clz	r2, r2
 944 028c 01FA02F2 		lsl	r2, r1, r2
 945 0290 1343     		orrs	r3, r3, r2
 946 0292 0360     		str	r3, [r0]
ARM GAS  /tmp/ccexoJxC.s 			page 46


 947 0294 C1E7     		b	.L40
 948              	.LVL65:
 949              	.L46:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 950              		.loc 1 436 9 is_stmt 1 view .LVU271
 951              	.LBB206:
 952              	.LBI206:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 953              		.loc 2 981 31 view .LVU272
 954              	.LBB207:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955              		.loc 2 983 3 view .LVU273
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 956              		.loc 2 988 4 view .LVU274
 957 0296 0123     		movs	r3, #1
 958              		.syntax unified
 959              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 960 0298 93FAA3F3 		rbit r3, r3
 961              	@ 0 "" 2
 962              	.LVL66:
 963              		.loc 2 1001 3 view .LVU275
 964              		.loc 2 1001 3 is_stmt 0 view .LVU276
 965              		.thumb
 966              		.syntax unified
 967              	.LBE207:
 968              	.LBE206:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 969              		.loc 1 436 9 view .LVU277
 970 029c B3FA83F3 		clz	r3, r3
 971 02a0 03F18453 		add	r3, r3, #276824064
 972 02a4 03F58413 		add	r3, r3, #1081344
 973 02a8 9B00     		lsls	r3, r3, #2
 974 02aa 0022     		movs	r2, #0
 975 02ac 1A60     		str	r2, [r3]
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 976              		.loc 1 439 9 is_stmt 1 view .LVU278
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 977              		.loc 1 439 21 is_stmt 0 view .LVU279
 978 02ae FFF7FEFF 		bl	HAL_GetTick
 979              	.LVL67:
 980 02b2 0546     		mov	r5, r0
 981              	.LVL68:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 982              		.loc 1 442 9 is_stmt 1 view .LVU280
 983              	.L51:
 984              	.LBB208:
 985              	.LBI208:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 986              		.loc 2 981 31 view .LVU281
 987              	.LBB209:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 988              		.loc 2 983 3 view .LVU282
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 989              		.loc 2 988 4 view .LVU283
 990 02b4 0223     		movs	r3, #2
 991              		.syntax unified
 992              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccexoJxC.s 			page 47


 993 02b6 93FAA3F3 		rbit r3, r3
 994              	@ 0 "" 2
 995              		.loc 2 1001 3 view .LVU284
 996              	.LVL69:
 997              		.loc 2 1001 3 is_stmt 0 view .LVU285
 998              		.thumb
 999              		.syntax unified
 1000              	.LBE209:
 1001              	.LBE208:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1002              		.loc 1 442 15 view .LVU286
 1003 02ba 1E4B     		ldr	r3, .L133
 1004 02bc 1968     		ldr	r1, [r3]
 1005              	.LVL70:
 1006              	.LBB210:
 1007              	.LBI210:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1008              		.loc 2 981 31 is_stmt 1 view .LVU287
 1009              	.LBB211:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1010              		.loc 2 983 3 view .LVU288
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1011              		.loc 2 988 4 view .LVU289
 1012 02be 0223     		movs	r3, #2
 1013              		.syntax unified
 1014              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1015 02c0 93FAA3F3 		rbit r3, r3
 1016              	@ 0 "" 2
 1017              	.LVL71:
 1018              		.loc 2 1001 3 view .LVU290
 1019              		.loc 2 1001 3 is_stmt 0 view .LVU291
 1020              		.thumb
 1021              		.syntax unified
 1022              	.LBE211:
 1023              	.LBE210:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1024              		.loc 1 442 15 view .LVU292
 1025 02c4 B3FA83F3 		clz	r3, r3
 1026 02c8 03F01F03 		and	r3, r3, #31
 1027 02cc 0122     		movs	r2, #1
 1028 02ce 02FA03F3 		lsl	r3, r2, r3
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1029              		.loc 1 442 14 view .LVU293
 1030 02d2 1942     		tst	r1, r3
 1031 02d4 A1D0     		beq	.L40
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1032              		.loc 1 444 11 is_stmt 1 view .LVU294
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1033              		.loc 1 444 15 is_stmt 0 view .LVU295
 1034 02d6 FFF7FEFF 		bl	HAL_GetTick
 1035              	.LVL72:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1036              		.loc 1 444 29 view .LVU296
 1037 02da 401B     		subs	r0, r0, r5
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1038              		.loc 1 444 13 view .LVU297
 1039 02dc 0228     		cmp	r0, #2
ARM GAS  /tmp/ccexoJxC.s 			page 48


 1040 02de E9D9     		bls	.L51
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1041              		.loc 1 446 20 view .LVU298
 1042 02e0 0320     		movs	r0, #3
 1043 02e2 9EE1     		b	.L21
 1044              	.LVL73:
 1045              	.L56:
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1046              		.loc 1 479 7 is_stmt 1 view .LVU299
 1047              	.LBB212:
 1048              	.LBI212:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1049              		.loc 2 981 31 view .LVU300
 1050              	.LBB213:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1051              		.loc 2 983 3 view .LVU301
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1052              		.loc 2 988 4 view .LVU302
 1053 02e4 0122     		movs	r2, #1
 1054              		.syntax unified
 1055              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1056 02e6 92FAA2F2 		rbit r2, r2
 1057              	@ 0 "" 2
 1058              	.LVL74:
 1059              		.loc 2 1001 3 view .LVU303
 1060              		.loc 2 1001 3 is_stmt 0 view .LVU304
 1061              		.thumb
 1062              		.syntax unified
 1063              	.LBE213:
 1064              	.LBE212:
 1065              		.loc 1 479 7 view .LVU305
 1066 02ea B2FA82F2 		clz	r2, r2
 1067 02ee 124B     		ldr	r3, .L133+4
 1068 02f0 1344     		add	r3, r3, r2
 1069 02f2 9B00     		lsls	r3, r3, #2
 1070 02f4 0022     		movs	r2, #0
 1071 02f6 1A60     		str	r2, [r3]
 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1072              		.loc 1 482 7 is_stmt 1 view .LVU306
 1073              		.loc 1 482 19 is_stmt 0 view .LVU307
 1074 02f8 FFF7FEFF 		bl	HAL_GetTick
 1075              	.LVL75:
 1076 02fc 0546     		mov	r5, r0
 1077              	.LVL76:
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 1078              		.loc 1 485 7 is_stmt 1 view .LVU308
 1079              	.L59:
ARM GAS  /tmp/ccexoJxC.s 			page 49


 1080              	.LBB214:
 1081              	.LBI214:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1082              		.loc 2 981 31 view .LVU309
 1083              	.LBB215:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1084              		.loc 2 983 3 view .LVU310
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1085              		.loc 2 988 4 view .LVU311
 1086 02fe 0223     		movs	r3, #2
 1087              		.syntax unified
 1088              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1089 0300 93FAA3F2 		rbit r2, r3
 1090              	@ 0 "" 2
 1091              	.LVL77:
 1092              		.loc 2 1001 3 view .LVU312
 1093              		.loc 2 1001 3 is_stmt 0 view .LVU313
 1094              		.thumb
 1095              		.syntax unified
 1096              	.LBE215:
 1097              	.LBE214:
 1098              	.LBB216:
 1099              	.LBI216:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1100              		.loc 2 981 31 is_stmt 1 view .LVU314
 1101              	.LBB217:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1102              		.loc 2 983 3 view .LVU315
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1103              		.loc 2 988 4 view .LVU316
 1104              		.syntax unified
 1105              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1106 0304 93FAA3F2 		rbit r2, r3
 1107              	@ 0 "" 2
 1108              	.LVL78:
 1109              		.loc 2 1001 3 view .LVU317
 1110              		.loc 2 1001 3 is_stmt 0 view .LVU318
 1111              		.thumb
 1112              		.syntax unified
 1113              	.LBE217:
 1114              	.LBE216:
 1115              	.LBB218:
 1116              	.LBI218:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1117              		.loc 2 981 31 is_stmt 1 view .LVU319
 1118              	.LBB219:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1119              		.loc 2 983 3 view .LVU320
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1120              		.loc 2 988 4 view .LVU321
 1121              		.syntax unified
 1122              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1123 0308 93FAA3F2 		rbit r2, r3
 1124              	@ 0 "" 2
 1125              	.LVL79:
 1126              		.loc 2 1001 3 view .LVU322
 1127              		.loc 2 1001 3 is_stmt 0 view .LVU323
ARM GAS  /tmp/ccexoJxC.s 			page 50


 1128              		.thumb
 1129              		.syntax unified
 1130              	.LBE219:
 1131              	.LBE218:
 1132              		.loc 1 485 13 view .LVU324
 1133 030c 094A     		ldr	r2, .L133
 1134 030e 516A     		ldr	r1, [r2, #36]
 1135              	.LVL80:
 1136              	.LBB220:
 1137              	.LBI220:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1138              		.loc 2 981 31 is_stmt 1 view .LVU325
 1139              	.LBB221:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1140              		.loc 2 983 3 view .LVU326
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1141              		.loc 2 988 4 view .LVU327
 1142              		.syntax unified
 1143              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1144 0310 93FAA3F3 		rbit r3, r3
 1145              	@ 0 "" 2
 1146              	.LVL81:
 1147              		.loc 2 1001 3 view .LVU328
 1148              		.loc 2 1001 3 is_stmt 0 view .LVU329
 1149              		.thumb
 1150              		.syntax unified
 1151              	.LBE221:
 1152              	.LBE220:
 1153              		.loc 1 485 13 view .LVU330
 1154 0314 B3FA83F3 		clz	r3, r3
 1155 0318 03F01F03 		and	r3, r3, #31
 1156 031c 0122     		movs	r2, #1
 1157 031e 02FA03F3 		lsl	r3, r2, r3
 1158              		.loc 1 485 12 view .LVU331
 1159 0322 0B42     		tst	r3, r1
 1160 0324 0AD0     		beq	.L55
 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1161              		.loc 1 487 9 is_stmt 1 view .LVU332
 1162              		.loc 1 487 13 is_stmt 0 view .LVU333
 1163 0326 FFF7FEFF 		bl	HAL_GetTick
 1164              	.LVL82:
 1165              		.loc 1 487 27 view .LVU334
 1166 032a 401B     		subs	r0, r0, r5
 1167              		.loc 1 487 11 view .LVU335
 1168 032c 0228     		cmp	r0, #2
 1169 032e E6D9     		bls	.L59
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1170              		.loc 1 489 18 view .LVU336
 1171 0330 0320     		movs	r0, #3
 1172 0332 76E1     		b	.L21
 1173              	.L134:
 1174              		.align	2
 1175              	.L133:
 1176 0334 00100240 		.word	1073876992
 1177 0338 20819010 		.word	277905696
ARM GAS  /tmp/ccexoJxC.s 			page 51


 1178              	.LVL83:
 1179              	.L55:
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1180              		.loc 1 495 3 is_stmt 1 view .LVU337
 1181              		.loc 1 495 25 is_stmt 0 view .LVU338
 1182 033c 2368     		ldr	r3, [r4]
 1183              		.loc 1 495 5 view .LVU339
 1184 033e 13F0040F 		tst	r3, #4
 1185 0342 00F0A980 		beq	.L61
 1186              	.LBB222:
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 1187              		.loc 1 497 5 is_stmt 1 view .LVU340
 1188              	.LVL84:
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 1189              		.loc 1 500 5 view .LVU341
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1190              		.loc 1 504 5 view .LVU342
 1191              		.loc 1 504 8 is_stmt 0 view .LVU343
 1192 0346 BB4B     		ldr	r3, .L135
 1193 0348 DB69     		ldr	r3, [r3, #28]
 1194              		.loc 1 504 7 view .LVU344
 1195 034a 13F0805F 		tst	r3, #268435456
 1196 034e 0BD1     		bne	.L103
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1197              		.loc 1 506 7 is_stmt 1 view .LVU345
 1198              	.LBB223:
 1199              		.loc 1 506 7 view .LVU346
 1200              		.loc 1 506 7 view .LVU347
 1201 0350 B84B     		ldr	r3, .L135
 1202 0352 DA69     		ldr	r2, [r3, #28]
 1203 0354 42F08052 		orr	r2, r2, #268435456
 1204 0358 DA61     		str	r2, [r3, #28]
 1205              		.loc 1 506 7 view .LVU348
 1206 035a DB69     		ldr	r3, [r3, #28]
 1207 035c 03F08053 		and	r3, r3, #268435456
 1208 0360 0193     		str	r3, [sp, #4]
 1209              		.loc 1 506 7 view .LVU349
 1210 0362 019B     		ldr	r3, [sp, #4]
 1211              	.LBE223:
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1212              		.loc 1 507 7 view .LVU350
 1213              	.LVL85:
 1214              		.loc 1 507 21 is_stmt 0 view .LVU351
 1215 0364 0125     		movs	r5, #1
 1216 0366 00E0     		b	.L62
ARM GAS  /tmp/ccexoJxC.s 			page 52


 1217              	.LVL86:
 1218              	.L103:
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 1219              		.loc 1 497 22 view .LVU352
 1220 0368 0025     		movs	r5, #0
 1221              	.LVL87:
 1222              	.L62:
 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1223              		.loc 1 510 5 is_stmt 1 view .LVU353
 1224              		.loc 1 510 8 is_stmt 0 view .LVU354
 1225 036a B34B     		ldr	r3, .L135+4
 1226 036c 1B68     		ldr	r3, [r3]
 1227              		.loc 1 510 7 view .LVU355
 1228 036e 13F4807F 		tst	r3, #256
 1229 0372 10D0     		beq	.L125
 1230              	.L63:
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1231              		.loc 1 528 5 is_stmt 1 view .LVU356
 1232              		.loc 1 528 5 view .LVU357
 1233 0374 A368     		ldr	r3, [r4, #8]
 1234 0376 012B     		cmp	r3, #1
 1235 0378 21D0     		beq	.L126
 1236              		.loc 1 528 5 discriminator 2 view .LVU358
 1237 037a 63BB     		cbnz	r3, .L68
 1238              		.loc 1 528 5 discriminator 3 view .LVU359
 1239 037c 03F18043 		add	r3, r3, #1073741824
 1240 0380 03F50433 		add	r3, r3, #135168
 1241 0384 1A6A     		ldr	r2, [r3, #32]
 1242 0386 22F00102 		bic	r2, r2, #1
 1243 038a 1A62     		str	r2, [r3, #32]
 1244              		.loc 1 528 5 discriminator 3 view .LVU360
 1245 038c 1A6A     		ldr	r2, [r3, #32]
 1246 038e 22F00402 		bic	r2, r2, #4
 1247 0392 1A62     		str	r2, [r3, #32]
 1248 0394 18E0     		b	.L67
 1249              	.L125:
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1250              		.loc 1 513 7 view .LVU361
ARM GAS  /tmp/ccexoJxC.s 			page 53


 1251 0396 A84A     		ldr	r2, .L135+4
 1252 0398 1368     		ldr	r3, [r2]
 1253 039a 43F48073 		orr	r3, r3, #256
 1254 039e 1360     		str	r3, [r2]
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1255              		.loc 1 516 7 view .LVU362
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1256              		.loc 1 516 19 is_stmt 0 view .LVU363
 1257 03a0 FFF7FEFF 		bl	HAL_GetTick
 1258              	.LVL88:
 1259 03a4 0646     		mov	r6, r0
 1260              	.LVL89:
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1261              		.loc 1 518 7 is_stmt 1 view .LVU364
 1262              	.L64:
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1263              		.loc 1 518 13 is_stmt 0 view .LVU365
 1264 03a6 A44B     		ldr	r3, .L135+4
 1265 03a8 1B68     		ldr	r3, [r3]
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1266              		.loc 1 518 12 view .LVU366
 1267 03aa 13F4807F 		tst	r3, #256
 1268 03ae E1D1     		bne	.L63
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1269              		.loc 1 520 9 is_stmt 1 view .LVU367
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1270              		.loc 1 520 13 is_stmt 0 view .LVU368
 1271 03b0 FFF7FEFF 		bl	HAL_GetTick
 1272              	.LVL90:
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1273              		.loc 1 520 27 view .LVU369
 1274 03b4 801B     		subs	r0, r0, r6
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1275              		.loc 1 520 11 view .LVU370
 1276 03b6 6428     		cmp	r0, #100
 1277 03b8 F5D9     		bls	.L64
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1278              		.loc 1 522 18 view .LVU371
 1279 03ba 0320     		movs	r0, #3
 1280 03bc 31E1     		b	.L21
 1281              	.LVL91:
 1282              	.L126:
 1283              		.loc 1 528 5 is_stmt 1 discriminator 1 view .LVU372
 1284 03be 9D4A     		ldr	r2, .L135
 1285 03c0 136A     		ldr	r3, [r2, #32]
 1286 03c2 43F00103 		orr	r3, r3, #1
 1287 03c6 1362     		str	r3, [r2, #32]
 1288              	.L67:
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1289              		.loc 1 530 5 view .LVU373
 1290              		.loc 1 530 25 is_stmt 0 view .LVU374
 1291 03c8 A368     		ldr	r3, [r4, #8]
 1292              		.loc 1 530 7 view .LVU375
 1293 03ca 002B     		cmp	r3, #0
 1294 03cc 3CD0     		beq	.L70
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccexoJxC.s 			page 54


 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1295              		.loc 1 533 7 is_stmt 1 view .LVU376
 1296              		.loc 1 533 19 is_stmt 0 view .LVU377
 1297 03ce FFF7FEFF 		bl	HAL_GetTick
 1298              	.LVL92:
 1299 03d2 0646     		mov	r6, r0
 1300              	.LVL93:
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1301              		.loc 1 536 7 is_stmt 1 view .LVU378
 1302              		.loc 1 536 12 is_stmt 0 view .LVU379
 1303 03d4 2EE0     		b	.L71
 1304              	.LVL94:
 1305              	.L68:
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1306              		.loc 1 528 5 is_stmt 1 discriminator 4 view .LVU380
 1307 03d6 052B     		cmp	r3, #5
 1308 03d8 09D0     		beq	.L127
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1309              		.loc 1 528 5 discriminator 6 view .LVU381
 1310 03da 964B     		ldr	r3, .L135
 1311 03dc 1A6A     		ldr	r2, [r3, #32]
 1312 03de 22F00102 		bic	r2, r2, #1
 1313 03e2 1A62     		str	r2, [r3, #32]
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1314              		.loc 1 528 5 discriminator 6 view .LVU382
 1315 03e4 1A6A     		ldr	r2, [r3, #32]
 1316 03e6 22F00402 		bic	r2, r2, #4
 1317 03ea 1A62     		str	r2, [r3, #32]
 1318 03ec ECE7     		b	.L67
 1319              	.L127:
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1320              		.loc 1 528 5 discriminator 5 view .LVU383
 1321 03ee 914B     		ldr	r3, .L135
 1322 03f0 1A6A     		ldr	r2, [r3, #32]
 1323 03f2 42F00402 		orr	r2, r2, #4
 1324 03f6 1A62     		str	r2, [r3, #32]
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1325              		.loc 1 528 5 discriminator 5 view .LVU384
 1326 03f8 1A6A     		ldr	r2, [r3, #32]
 1327 03fa 42F00102 		orr	r2, r2, #1
 1328 03fe 1A62     		str	r2, [r3, #32]
 1329 0400 E2E7     		b	.L67
 1330              	.LVL95:
 1331              	.L72:
 1332              	.LBB224:
 1333              	.LBI224:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1334              		.loc 2 981 31 view .LVU385
 1335              	.LBB225:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1336              		.loc 2 983 3 view .LVU386
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1337              		.loc 2 988 4 view .LVU387
 1338 0402 0223     		movs	r3, #2
ARM GAS  /tmp/ccexoJxC.s 			page 55


 1339              		.syntax unified
 1340              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1341 0404 93FAA3F3 		rbit r3, r3
 1342              	@ 0 "" 2
 1343              	.LVL96:
 1344              		.loc 2 1001 3 view .LVU388
 1345              		.loc 2 1001 3 is_stmt 0 view .LVU389
 1346              		.thumb
 1347              		.syntax unified
 1348              	.LBE225:
 1349              	.LBE224:
 1350              		.loc 1 536 13 view .LVU390
 1351 0408 8A4B     		ldr	r3, .L135
 1352 040a 596A     		ldr	r1, [r3, #36]
 1353              	.L73:
 1354              	.LVL97:
 1355              	.LBB226:
 1356              	.LBI226:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1357              		.loc 2 981 31 is_stmt 1 discriminator 11 view .LVU391
 1358              	.LBB227:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1359              		.loc 2 983 3 discriminator 11 view .LVU392
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1360              		.loc 2 988 4 discriminator 11 view .LVU393
 1361 040c 0223     		movs	r3, #2
 1362              		.syntax unified
 1363              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1364 040e 93FAA3F3 		rbit r3, r3
 1365              	@ 0 "" 2
 1366              	.LVL98:
 1367              		.loc 2 1001 3 discriminator 11 view .LVU394
 1368              		.loc 2 1001 3 is_stmt 0 discriminator 11 view .LVU395
 1369              		.thumb
 1370              		.syntax unified
 1371              	.LBE227:
 1372              	.LBE226:
 1373              		.loc 1 536 13 discriminator 11 view .LVU396
 1374 0412 B3FA83F3 		clz	r3, r3
 1375 0416 03F01F03 		and	r3, r3, #31
 1376 041a 0122     		movs	r2, #1
 1377 041c 02FA03F3 		lsl	r3, r2, r3
 1378              		.loc 1 536 12 discriminator 11 view .LVU397
 1379 0420 1942     		tst	r1, r3
 1380 0422 38D1     		bne	.L75
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1381              		.loc 1 538 9 is_stmt 1 view .LVU398
 1382              		.loc 1 538 13 is_stmt 0 view .LVU399
 1383 0424 FFF7FEFF 		bl	HAL_GetTick
 1384              	.LVL99:
 1385              		.loc 1 538 27 view .LVU400
 1386 0428 801B     		subs	r0, r0, r6
 1387              		.loc 1 538 11 view .LVU401
 1388 042a 41F28833 		movw	r3, #5000
 1389 042e 9842     		cmp	r0, r3
 1390 0430 00F2F280 		bhi	.L105
ARM GAS  /tmp/ccexoJxC.s 			page 56


 1391              	.L71:
 1392              	.LVL100:
 1393              	.LBB228:
 1394              	.LBI228:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1395              		.loc 2 981 31 is_stmt 1 view .LVU402
 1396              	.LBB229:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1397              		.loc 2 983 3 view .LVU403
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1398              		.loc 2 988 4 view .LVU404
 1399 0434 0223     		movs	r3, #2
 1400              		.syntax unified
 1401              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1402 0436 93FAA3F2 		rbit r2, r3
 1403              	@ 0 "" 2
 1404              	.LVL101:
 1405              		.loc 2 1001 3 view .LVU405
 1406              		.loc 2 1001 3 is_stmt 0 view .LVU406
 1407              		.thumb
 1408              		.syntax unified
 1409              	.LBE229:
 1410              	.LBE228:
 1411              	.LBB230:
 1412              	.LBI230:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1413              		.loc 2 981 31 is_stmt 1 view .LVU407
 1414              	.LBB231:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1415              		.loc 2 983 3 view .LVU408
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1416              		.loc 2 988 4 view .LVU409
 1417              		.syntax unified
 1418              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1419 043a 93FAA3F3 		rbit r3, r3
 1420              	@ 0 "" 2
 1421              	.LVL102:
 1422              		.loc 2 1001 3 view .LVU410
 1423              		.loc 2 1001 3 is_stmt 0 view .LVU411
 1424              		.thumb
 1425              		.syntax unified
 1426              	.LBE231:
 1427              	.LBE230:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1428              		.loc 1 536 13 view .LVU412
 1429 043e 002B     		cmp	r3, #0
 1430 0440 DFD0     		beq	.L72
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1431              		.loc 1 536 13 discriminator 4 view .LVU413
 1432 0442 7C4B     		ldr	r3, .L135
 1433 0444 196A     		ldr	r1, [r3, #32]
 1434 0446 E1E7     		b	.L73
 1435              	.LVL103:
 1436              	.L70:
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
ARM GAS  /tmp/ccexoJxC.s 			page 57


 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1437              		.loc 1 547 7 is_stmt 1 view .LVU414
 1438              		.loc 1 547 19 is_stmt 0 view .LVU415
 1439 0448 FFF7FEFF 		bl	HAL_GetTick
 1440              	.LVL104:
 1441 044c 0646     		mov	r6, r0
 1442              	.LVL105:
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1443              		.loc 1 550 7 is_stmt 1 view .LVU416
 1444              		.loc 1 550 12 is_stmt 0 view .LVU417
 1445 044e 18E0     		b	.L76
 1446              	.LVL106:
 1447              	.L77:
 1448              	.LBB232:
 1449              	.LBI232:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1450              		.loc 2 981 31 is_stmt 1 view .LVU418
 1451              	.LBB233:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1452              		.loc 2 983 3 view .LVU419
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1453              		.loc 2 988 4 view .LVU420
 1454 0450 0223     		movs	r3, #2
 1455              		.syntax unified
 1456              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1457 0452 93FAA3F3 		rbit r3, r3
 1458              	@ 0 "" 2
 1459              	.LVL107:
 1460              		.loc 2 1001 3 view .LVU421
 1461              		.loc 2 1001 3 is_stmt 0 view .LVU422
 1462              		.thumb
 1463              		.syntax unified
 1464              	.LBE233:
 1465              	.LBE232:
 1466              		.loc 1 550 13 view .LVU423
 1467 0456 774B     		ldr	r3, .L135
 1468 0458 596A     		ldr	r1, [r3, #36]
 1469              	.L78:
 1470              	.LVL108:
 1471              	.LBB234:
 1472              	.LBI234:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1473              		.loc 2 981 31 is_stmt 1 discriminator 11 view .LVU424
 1474              	.LBB235:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1475              		.loc 2 983 3 discriminator 11 view .LVU425
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1476              		.loc 2 988 4 discriminator 11 view .LVU426
 1477 045a 0223     		movs	r3, #2
 1478              		.syntax unified
ARM GAS  /tmp/ccexoJxC.s 			page 58


 1479              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1480 045c 93FAA3F3 		rbit r3, r3
 1481              	@ 0 "" 2
 1482              	.LVL109:
 1483              		.loc 2 1001 3 discriminator 11 view .LVU427
 1484              		.loc 2 1001 3 is_stmt 0 discriminator 11 view .LVU428
 1485              		.thumb
 1486              		.syntax unified
 1487              	.LBE235:
 1488              	.LBE234:
 1489              		.loc 1 550 13 discriminator 11 view .LVU429
 1490 0460 B3FA83F3 		clz	r3, r3
 1491 0464 03F01F03 		and	r3, r3, #31
 1492 0468 0122     		movs	r2, #1
 1493 046a 02FA03F3 		lsl	r3, r2, r3
 1494              		.loc 1 550 12 discriminator 11 view .LVU430
 1495 046e 1942     		tst	r1, r3
 1496 0470 11D0     		beq	.L75
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1497              		.loc 1 552 9 is_stmt 1 view .LVU431
 1498              		.loc 1 552 13 is_stmt 0 view .LVU432
 1499 0472 FFF7FEFF 		bl	HAL_GetTick
 1500              	.LVL110:
 1501              		.loc 1 552 27 view .LVU433
 1502 0476 801B     		subs	r0, r0, r6
 1503              		.loc 1 552 11 view .LVU434
 1504 0478 41F28833 		movw	r3, #5000
 1505 047c 9842     		cmp	r0, r3
 1506 047e 00F2CD80 		bhi	.L106
 1507              	.L76:
 1508              	.LVL111:
 1509              	.LBB236:
 1510              	.LBI236:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1511              		.loc 2 981 31 is_stmt 1 view .LVU435
 1512              	.LBB237:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1513              		.loc 2 983 3 view .LVU436
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1514              		.loc 2 988 4 view .LVU437
 1515 0482 0223     		movs	r3, #2
 1516              		.syntax unified
 1517              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1518 0484 93FAA3F2 		rbit r2, r3
 1519              	@ 0 "" 2
 1520              	.LVL112:
 1521              		.loc 2 1001 3 view .LVU438
 1522              		.loc 2 1001 3 is_stmt 0 view .LVU439
 1523              		.thumb
 1524              		.syntax unified
 1525              	.LBE237:
 1526              	.LBE236:
 1527              	.LBB238:
 1528              	.LBI238:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1529              		.loc 2 981 31 is_stmt 1 view .LVU440
ARM GAS  /tmp/ccexoJxC.s 			page 59


 1530              	.LBB239:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1531              		.loc 2 983 3 view .LVU441
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1532              		.loc 2 988 4 view .LVU442
 1533              		.syntax unified
 1534              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1535 0488 93FAA3F3 		rbit r3, r3
 1536              	@ 0 "" 2
 1537              	.LVL113:
 1538              		.loc 2 1001 3 view .LVU443
 1539              		.loc 2 1001 3 is_stmt 0 view .LVU444
 1540              		.thumb
 1541              		.syntax unified
 1542              	.LBE239:
 1543              	.LBE238:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1544              		.loc 1 550 13 view .LVU445
 1545 048c 002B     		cmp	r3, #0
 1546 048e DFD0     		beq	.L77
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1547              		.loc 1 550 13 discriminator 4 view .LVU446
 1548 0490 684B     		ldr	r3, .L135
 1549 0492 196A     		ldr	r1, [r3, #32]
 1550 0494 E1E7     		b	.L78
 1551              	.L75:
 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1552              		.loc 1 560 5 is_stmt 1 view .LVU447
 1553              		.loc 1 560 7 is_stmt 0 view .LVU448
 1554 0496 B5BB     		cbnz	r5, .L128
 1555              	.LVL114:
 1556              	.L61:
 1557              		.loc 1 560 7 view .LVU449
 1558              	.LBE222:
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 1559              		.loc 1 568 3 is_stmt 1 view .LVU450
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1560              		.loc 1 569 3 view .LVU451
 1561              		.loc 1 569 30 is_stmt 0 view .LVU452
 1562 0498 A369     		ldr	r3, [r4, #24]
 1563              		.loc 1 569 6 view .LVU453
 1564 049a 002B     		cmp	r3, #0
 1565 049c 00F0C080 		beq	.L107
ARM GAS  /tmp/ccexoJxC.s 			page 60


 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1566              		.loc 1 572 5 is_stmt 1 view .LVU454
 1567              		.loc 1 572 8 is_stmt 0 view .LVU455
 1568 04a0 644A     		ldr	r2, .L135
 1569 04a2 5268     		ldr	r2, [r2, #4]
 1570 04a4 02F00C02 		and	r2, r2, #12
 1571              		.loc 1 572 7 view .LVU456
 1572 04a8 082A     		cmp	r2, #8
 1573 04aa 00F09980 		beq	.L80
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 1574              		.loc 1 574 7 is_stmt 1 view .LVU457
 1575              		.loc 1 574 9 is_stmt 0 view .LVU458
 1576 04ae 022B     		cmp	r3, #2
 1577 04b0 2FD0     		beq	.L129
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
ARM GAS  /tmp/ccexoJxC.s 			page 61


 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1578              		.loc 1 626 9 is_stmt 1 view .LVU459
 1579              	.LVL115:
 1580              	.LBB240:
 1581              	.LBI240:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1582              		.loc 2 981 31 view .LVU460
 1583              	.LBB241:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1584              		.loc 2 983 3 view .LVU461
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1585              		.loc 2 988 4 view .LVU462
 1586 04b2 4FF08073 		mov	r3, #16777216
 1587              		.syntax unified
 1588              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1589 04b6 93FAA3F3 		rbit r3, r3
 1590              	@ 0 "" 2
 1591              	.LVL116:
 1592              		.loc 2 1001 3 view .LVU463
 1593              		.loc 2 1001 3 is_stmt 0 view .LVU464
 1594              		.thumb
 1595              		.syntax unified
 1596              	.LBE241:
 1597              	.LBE240:
 1598              		.loc 1 626 9 view .LVU465
 1599 04ba B3FA83F3 		clz	r3, r3
 1600 04be 03F18453 		add	r3, r3, #276824064
 1601 04c2 03F58413 		add	r3, r3, #1081344
 1602 04c6 9B00     		lsls	r3, r3, #2
 1603 04c8 0022     		movs	r2, #0
 1604 04ca 1A60     		str	r2, [r3]
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1605              		.loc 1 629 9 is_stmt 1 view .LVU466
 1606              		.loc 1 629 21 is_stmt 0 view .LVU467
 1607 04cc FFF7FEFF 		bl	HAL_GetTick
 1608              	.LVL117:
 1609 04d0 0446     		mov	r4, r0
 1610              	.LVL118:
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 1611              		.loc 1 632 9 is_stmt 1 view .LVU468
 1612              	.L90:
 1613              	.LBB242:
ARM GAS  /tmp/ccexoJxC.s 			page 62


 1614              	.LBI242:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1615              		.loc 2 981 31 view .LVU469
 1616              	.LBB243:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1617              		.loc 2 983 3 view .LVU470
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1618              		.loc 2 988 4 view .LVU471
 1619 04d2 4FF00073 		mov	r3, #33554432
 1620              		.syntax unified
 1621              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1622 04d6 93FAA3F3 		rbit r3, r3
 1623              	@ 0 "" 2
 1624              		.loc 2 1001 3 view .LVU472
 1625              	.LVL119:
 1626              		.loc 2 1001 3 is_stmt 0 view .LVU473
 1627              		.thumb
 1628              		.syntax unified
 1629              	.LBE243:
 1630              	.LBE242:
 1631              		.loc 1 632 15 view .LVU474
 1632 04da 564B     		ldr	r3, .L135
 1633 04dc 1968     		ldr	r1, [r3]
 1634              	.LVL120:
 1635              	.LBB244:
 1636              	.LBI244:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1637              		.loc 2 981 31 is_stmt 1 view .LVU475
 1638              	.LBB245:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1639              		.loc 2 983 3 view .LVU476
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1640              		.loc 2 988 4 view .LVU477
 1641 04de 4FF00073 		mov	r3, #33554432
 1642              		.syntax unified
 1643              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1644 04e2 93FAA3F3 		rbit r3, r3
 1645              	@ 0 "" 2
 1646              	.LVL121:
 1647              		.loc 2 1001 3 view .LVU478
 1648              		.loc 2 1001 3 is_stmt 0 view .LVU479
 1649              		.thumb
 1650              		.syntax unified
 1651              	.LBE245:
 1652              	.LBE244:
 1653              		.loc 1 632 15 view .LVU480
 1654 04e6 B3FA83F3 		clz	r3, r3
 1655 04ea 03F01F03 		and	r3, r3, #31
 1656 04ee 0122     		movs	r2, #1
 1657 04f0 02FA03F3 		lsl	r3, r2, r3
 1658              		.loc 1 632 14 view .LVU481
 1659 04f4 1942     		tst	r1, r3
 1660 04f6 71D0     		beq	.L130
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1661              		.loc 1 634 11 is_stmt 1 view .LVU482
 1662              		.loc 1 634 15 is_stmt 0 view .LVU483
ARM GAS  /tmp/ccexoJxC.s 			page 63


 1663 04f8 FFF7FEFF 		bl	HAL_GetTick
 1664              	.LVL122:
 1665              		.loc 1 634 29 view .LVU484
 1666 04fc 001B     		subs	r0, r0, r4
 1667              		.loc 1 634 13 view .LVU485
 1668 04fe 0228     		cmp	r0, #2
 1669 0500 E7D9     		bls	.L90
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1670              		.loc 1 636 20 view .LVU486
 1671 0502 0320     		movs	r0, #3
 1672 0504 8DE0     		b	.L21
 1673              	.LVL123:
 1674              	.L128:
 1675              	.LBB246:
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1676              		.loc 1 562 7 is_stmt 1 view .LVU487
 1677 0506 4B4A     		ldr	r2, .L135
 1678 0508 D369     		ldr	r3, [r2, #28]
 1679 050a 23F08053 		bic	r3, r3, #268435456
 1680 050e D361     		str	r3, [r2, #28]
 1681 0510 C2E7     		b	.L61
 1682              	.LVL124:
 1683              	.L129:
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1684              		.loc 1 562 7 is_stmt 0 view .LVU488
 1685              	.LBE246:
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 1686              		.loc 1 577 9 is_stmt 1 view .LVU489
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1687              		.loc 1 578 9 view .LVU490
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 1688              		.loc 1 580 9 view .LVU491
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1689              		.loc 1 584 9 view .LVU492
 1690              	.LBB247:
 1691              	.LBI247:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1692              		.loc 2 981 31 view .LVU493
 1693              	.LBB248:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1694              		.loc 2 983 3 view .LVU494
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1695              		.loc 2 988 4 view .LVU495
 1696 0512 4FF08073 		mov	r3, #16777216
 1697              		.syntax unified
 1698              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1699 0516 93FAA3F3 		rbit r3, r3
 1700              	@ 0 "" 2
 1701              	.LVL125:
 1702              		.loc 2 1001 3 view .LVU496
 1703              		.loc 2 1001 3 is_stmt 0 view .LVU497
 1704              		.thumb
 1705              		.syntax unified
 1706              	.LBE248:
 1707              	.LBE247:
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
ARM GAS  /tmp/ccexoJxC.s 			page 64


 1708              		.loc 1 584 9 view .LVU498
 1709 051a B3FA83F3 		clz	r3, r3
 1710 051e 03F18453 		add	r3, r3, #276824064
 1711 0522 03F58413 		add	r3, r3, #1081344
 1712 0526 9B00     		lsls	r3, r3, #2
 1713 0528 0022     		movs	r2, #0
 1714 052a 1A60     		str	r2, [r3]
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1715              		.loc 1 587 9 is_stmt 1 view .LVU499
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1716              		.loc 1 587 21 is_stmt 0 view .LVU500
 1717 052c FFF7FEFF 		bl	HAL_GetTick
 1718              	.LVL126:
 1719 0530 0546     		mov	r5, r0
 1720              	.LVL127:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1721              		.loc 1 590 9 is_stmt 1 view .LVU501
 1722              	.L82:
 1723              	.LBB249:
 1724              	.LBI249:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1725              		.loc 2 981 31 view .LVU502
 1726              	.LBB250:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1727              		.loc 2 983 3 view .LVU503
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1728              		.loc 2 988 4 view .LVU504
 1729 0532 4FF00073 		mov	r3, #33554432
 1730              		.syntax unified
 1731              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1732 0536 93FAA3F3 		rbit r3, r3
 1733              	@ 0 "" 2
 1734              		.loc 2 1001 3 view .LVU505
 1735              	.LVL128:
 1736              		.loc 2 1001 3 is_stmt 0 view .LVU506
 1737              		.thumb
 1738              		.syntax unified
 1739              	.LBE250:
 1740              	.LBE249:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1741              		.loc 1 590 15 view .LVU507
 1742 053a 3E4B     		ldr	r3, .L135
 1743 053c 1968     		ldr	r1, [r3]
 1744              	.LVL129:
 1745              	.LBB251:
 1746              	.LBI251:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1747              		.loc 2 981 31 is_stmt 1 view .LVU508
 1748              	.LBB252:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1749              		.loc 2 983 3 view .LVU509
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1750              		.loc 2 988 4 view .LVU510
 1751 053e 4FF00073 		mov	r3, #33554432
 1752              		.syntax unified
 1753              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1754 0542 93FAA3F3 		rbit r3, r3
ARM GAS  /tmp/ccexoJxC.s 			page 65


 1755              	@ 0 "" 2
 1756              	.LVL130:
 1757              		.loc 2 1001 3 view .LVU511
 1758              		.loc 2 1001 3 is_stmt 0 view .LVU512
 1759              		.thumb
 1760              		.syntax unified
 1761              	.LBE252:
 1762              	.LBE251:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1763              		.loc 1 590 15 view .LVU513
 1764 0546 B3FA83F3 		clz	r3, r3
 1765 054a 03F01F03 		and	r3, r3, #31
 1766 054e 0122     		movs	r2, #1
 1767 0550 02FA03F3 		lsl	r3, r2, r3
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1768              		.loc 1 590 14 view .LVU514
 1769 0554 1942     		tst	r1, r3
 1770 0556 06D0     		beq	.L131
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1771              		.loc 1 592 11 is_stmt 1 view .LVU515
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1772              		.loc 1 592 15 is_stmt 0 view .LVU516
 1773 0558 FFF7FEFF 		bl	HAL_GetTick
 1774              	.LVL131:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1775              		.loc 1 592 29 view .LVU517
 1776 055c 401B     		subs	r0, r0, r5
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1777              		.loc 1 592 13 view .LVU518
 1778 055e 0228     		cmp	r0, #2
 1779 0560 E7D9     		bls	.L82
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1780              		.loc 1 594 20 view .LVU519
 1781 0562 0320     		movs	r0, #3
 1782 0564 5DE0     		b	.L21
 1783              	.L131:
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1784              		.loc 1 600 9 is_stmt 1 view .LVU520
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1785              		.loc 1 600 9 view .LVU521
 1786 0566 334A     		ldr	r2, .L135
 1787 0568 D36A     		ldr	r3, [r2, #44]
 1788 056a 23F00F03 		bic	r3, r3, #15
 1789 056e 616A     		ldr	r1, [r4, #36]
 1790 0570 0B43     		orrs	r3, r3, r1
 1791 0572 D362     		str	r3, [r2, #44]
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1792              		.loc 1 600 9 view .LVU522
 1793 0574 5368     		ldr	r3, [r2, #4]
 1794 0576 23F47613 		bic	r3, r3, #4030464
 1795 057a 216A     		ldr	r1, [r4, #32]
 1796 057c E069     		ldr	r0, [r4, #28]
 1797 057e 0143     		orrs	r1, r1, r0
 1798 0580 0B43     		orrs	r3, r3, r1
 1799 0582 5360     		str	r3, [r2, #4]
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1800              		.loc 1 609 9 view .LVU523
ARM GAS  /tmp/ccexoJxC.s 			page 66


 1801              	.LVL132:
 1802              	.LBB253:
 1803              	.LBI253:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1804              		.loc 2 981 31 view .LVU524
 1805              	.LBB254:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1806              		.loc 2 983 3 view .LVU525
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1807              		.loc 2 988 4 view .LVU526
 1808 0584 4FF08073 		mov	r3, #16777216
 1809              		.syntax unified
 1810              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1811 0588 93FAA3F3 		rbit r3, r3
 1812              	@ 0 "" 2
 1813              	.LVL133:
 1814              		.loc 2 1001 3 view .LVU527
 1815              		.loc 2 1001 3 is_stmt 0 view .LVU528
 1816              		.thumb
 1817              		.syntax unified
 1818              	.LBE254:
 1819              	.LBE253:
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1820              		.loc 1 609 9 view .LVU529
 1821 058c B3FA83F3 		clz	r3, r3
 1822 0590 03F18453 		add	r3, r3, #276824064
 1823 0594 03F58413 		add	r3, r3, #1081344
 1824 0598 9B00     		lsls	r3, r3, #2
 1825 059a 0122     		movs	r2, #1
 1826 059c 1A60     		str	r2, [r3]
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1827              		.loc 1 612 9 is_stmt 1 view .LVU530
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1828              		.loc 1 612 21 is_stmt 0 view .LVU531
 1829 059e FFF7FEFF 		bl	HAL_GetTick
 1830              	.LVL134:
 1831 05a2 0446     		mov	r4, r0
 1832              	.LVL135:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1833              		.loc 1 615 9 is_stmt 1 view .LVU532
 1834              	.L86:
 1835              	.LBB255:
 1836              	.LBI255:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1837              		.loc 2 981 31 view .LVU533
 1838              	.LBB256:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1839              		.loc 2 983 3 view .LVU534
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1840              		.loc 2 988 4 view .LVU535
 1841 05a4 4FF00073 		mov	r3, #33554432
 1842              		.syntax unified
 1843              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1844 05a8 93FAA3F3 		rbit r3, r3
 1845              	@ 0 "" 2
 1846              		.loc 2 1001 3 view .LVU536
 1847              	.LVL136:
ARM GAS  /tmp/ccexoJxC.s 			page 67


 1848              		.loc 2 1001 3 is_stmt 0 view .LVU537
 1849              		.thumb
 1850              		.syntax unified
 1851              	.LBE256:
 1852              	.LBE255:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1853              		.loc 1 615 15 view .LVU538
 1854 05ac 214B     		ldr	r3, .L135
 1855 05ae 1968     		ldr	r1, [r3]
 1856              	.LVL137:
 1857              	.LBB257:
 1858              	.LBI257:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1859              		.loc 2 981 31 is_stmt 1 view .LVU539
 1860              	.LBB258:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1861              		.loc 2 983 3 view .LVU540
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1862              		.loc 2 988 4 view .LVU541
 1863 05b0 4FF00073 		mov	r3, #33554432
 1864              		.syntax unified
 1865              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1866 05b4 93FAA3F3 		rbit r3, r3
 1867              	@ 0 "" 2
 1868              	.LVL138:
 1869              		.loc 2 1001 3 view .LVU542
 1870              		.loc 2 1001 3 is_stmt 0 view .LVU543
 1871              		.thumb
 1872              		.syntax unified
 1873              	.LBE258:
 1874              	.LBE257:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1875              		.loc 1 615 15 view .LVU544
 1876 05b8 B3FA83F3 		clz	r3, r3
 1877 05bc 03F01F03 		and	r3, r3, #31
 1878 05c0 0122     		movs	r2, #1
 1879 05c2 02FA03F3 		lsl	r3, r2, r3
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1880              		.loc 1 615 14 view .LVU545
 1881 05c6 1942     		tst	r1, r3
 1882 05c8 06D1     		bne	.L132
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1883              		.loc 1 617 11 is_stmt 1 view .LVU546
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1884              		.loc 1 617 15 is_stmt 0 view .LVU547
 1885 05ca FFF7FEFF 		bl	HAL_GetTick
 1886              	.LVL139:
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1887              		.loc 1 617 29 view .LVU548
 1888 05ce 001B     		subs	r0, r0, r4
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1889              		.loc 1 617 13 view .LVU549
 1890 05d0 0228     		cmp	r0, #2
 1891 05d2 E7D9     		bls	.L86
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1892              		.loc 1 619 20 view .LVU550
 1893 05d4 0320     		movs	r0, #3
ARM GAS  /tmp/ccexoJxC.s 			page 68


 1894 05d6 24E0     		b	.L21
 1895              	.L132:
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pll_config = RCC->CFGR;
 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pll_config2 = RCC->CFGR2;
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_ERROR;
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 1896              		.loc 1 668 10 view .LVU551
 1897 05d8 0020     		movs	r0, #0
 1898 05da 22E0     		b	.L21
 1899              	.L130:
 1900              		.loc 1 668 10 view .LVU552
 1901 05dc 0020     		movs	r0, #0
 1902 05de 20E0     		b	.L21
 1903              	.LVL140:
 1904              	.L80:
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1905              		.loc 1 644 7 is_stmt 1 view .LVU553
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1906              		.loc 1 644 9 is_stmt 0 view .LVU554
 1907 05e0 012B     		cmp	r3, #1
 1908 05e2 20D0     		beq	.L111
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1909              		.loc 1 651 9 is_stmt 1 view .LVU555
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1910              		.loc 1 651 20 is_stmt 0 view .LVU556
 1911 05e4 134A     		ldr	r2, .L135
 1912 05e6 5368     		ldr	r3, [r2, #4]
 1913              	.LVL141:
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
ARM GAS  /tmp/ccexoJxC.s 			page 69


 1914              		.loc 1 653 9 is_stmt 1 view .LVU557
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 1915              		.loc 1 653 21 is_stmt 0 view .LVU558
 1916 05e8 D06A     		ldr	r0, [r2, #44]
 1917              	.LVL142:
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1918              		.loc 1 654 9 is_stmt 1 view .LVU559
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1919              		.loc 1 654 13 is_stmt 0 view .LVU560
 1920 05ea 03F4C031 		and	r1, r3, #98304
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1921              		.loc 1 654 78 view .LVU561
 1922 05ee E269     		ldr	r2, [r4, #28]
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1923              		.loc 1 654 11 view .LVU562
 1924 05f0 9142     		cmp	r1, r2
 1925 05f2 1AD1     		bne	.L112
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 1926              		.loc 1 655 13 discriminator 1 view .LVU563
 1927 05f4 03F47013 		and	r3, r3, #3932160
 1928              	.LVL143:
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 1929              		.loc 1 655 78 discriminator 1 view .LVU564
 1930 05f8 226A     		ldr	r2, [r4, #32]
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1931              		.loc 1 654 90 discriminator 1 view .LVU565
 1932 05fa 9342     		cmp	r3, r2
 1933 05fc 17D1     		bne	.L113
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 1934              		.loc 1 656 13 view .LVU566
 1935 05fe 00F00F00 		and	r0, r0, #15
 1936              	.LVL144:
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 1937              		.loc 1 656 79 view .LVU567
 1938 0602 636A     		ldr	r3, [r4, #36]
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 1939              		.loc 1 655 90 view .LVU568
 1940 0604 9842     		cmp	r0, r3
 1941 0606 19D1     		bne	.L114
 1942              		.loc 1 668 10 view .LVU569
 1943 0608 0020     		movs	r0, #0
 1944 060a 0AE0     		b	.L21
 1945              	.LVL145:
 1946              	.L94:
 1947              	.LCFI3:
 1948              		.cfi_def_cfa_offset 0
 1949              		.cfi_restore 4
 1950              		.cfi_restore 5
 1951              		.cfi_restore 6
 1952              		.cfi_restore 14
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 1953              		.loc 1 325 12 view .LVU570
 1954 060c 0120     		movs	r0, #1
 1955              	.LVL146:
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1956              		.loc 1 669 1 view .LVU571
 1957 060e 7047     		bx	lr
ARM GAS  /tmp/ccexoJxC.s 			page 70


 1958              	.LVL147:
 1959              	.L121:
 1960              	.LCFI4:
 1961              		.cfi_def_cfa_offset 24
 1962              		.cfi_offset 4, -16
 1963              		.cfi_offset 5, -12
 1964              		.cfi_offset 6, -8
 1965              		.cfi_offset 14, -4
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1966              		.loc 1 343 16 view .LVU572
 1967 0610 0120     		movs	r0, #1
 1968              	.LVL148:
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1969              		.loc 1 343 16 view .LVU573
 1970 0612 06E0     		b	.L21
 1971              	.L98:
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1972              		.loc 1 401 16 view .LVU574
 1973 0614 0120     		movs	r0, #1
 1974 0616 04E0     		b	.L21
 1975              	.LVL149:
 1976              	.L105:
 1977              	.LBB259:
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1978              		.loc 1 540 18 view .LVU575
 1979 0618 0320     		movs	r0, #3
 1980 061a 02E0     		b	.L21
 1981              	.L106:
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1982              		.loc 1 554 18 view .LVU576
 1983 061c 0320     		movs	r0, #3
 1984 061e 00E0     		b	.L21
 1985              	.LVL150:
 1986              	.L107:
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1987              		.loc 1 554 18 view .LVU577
 1988              	.LBE259:
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1989              		.loc 1 668 10 view .LVU578
 1990 0620 0020     		movs	r0, #0
 1991              	.LVL151:
 1992              	.L21:
 1993              		.loc 1 669 1 view .LVU579
 1994 0622 02B0     		add	sp, sp, #8
 1995              	.LCFI5:
 1996              		.cfi_remember_state
 1997              		.cfi_def_cfa_offset 16
 1998              		@ sp needed
 1999 0624 70BD     		pop	{r4, r5, r6, pc}
 2000              	.LVL152:
 2001              	.L111:
 2002              	.LCFI6:
 2003              		.cfi_restore_state
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2004              		.loc 1 646 16 view .LVU580
 2005 0626 0120     		movs	r0, #1
 2006 0628 FBE7     		b	.L21
ARM GAS  /tmp/ccexoJxC.s 			page 71


 2007              	.LVL153:
 2008              	.L112:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2009              		.loc 1 662 18 view .LVU581
 2010 062a 0120     		movs	r0, #1
 2011              	.LVL154:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2012              		.loc 1 662 18 view .LVU582
 2013 062c F9E7     		b	.L21
 2014              	.LVL155:
 2015              	.L113:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2016              		.loc 1 662 18 view .LVU583
 2017 062e 0120     		movs	r0, #1
 2018              	.LVL156:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2019              		.loc 1 662 18 view .LVU584
 2020 0630 F7E7     		b	.L21
 2021              	.L136:
 2022 0632 00BF     		.align	2
 2023              	.L135:
 2024 0634 00100240 		.word	1073876992
 2025 0638 00700040 		.word	1073770496
 2026              	.L114:
 2027 063c 0120     		movs	r0, #1
 2028 063e F0E7     		b	.L21
 2029              		.cfi_endproc
 2030              	.LFE131:
 2032              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 2033              		.align	1
 2034              		.global	HAL_RCC_MCOConfig
 2035              		.syntax unified
 2036              		.thumb
 2037              		.thumb_func
 2038              		.fpu fpv4-sp-d16
 2040              	HAL_RCC_MCOConfig:
 2041              	.LVL157:
 2042              	.LFB133:
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
ARM GAS  /tmp/ccexoJxC.s 			page 72


 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccexoJxC.s 			page 73


 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_TIMEOUT;
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccexoJxC.s 			page 74


 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
ARM GAS  /tmp/ccexoJxC.s 			page 75


 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2043              		.loc 1 887 1 is_stmt 1 view -0
 2044              		.cfi_startproc
 2045              		@ args = 0, pretend = 0, frame = 24
 2046              		@ frame_needed = 0, uses_anonymous_args = 0
 2047              		.loc 1 887 1 is_stmt 0 view .LVU586
 2048 0000 70B5     		push	{r4, r5, r6, lr}
 2049              	.LCFI7:
 2050              		.cfi_def_cfa_offset 16
 2051              		.cfi_offset 4, -16
 2052              		.cfi_offset 5, -12
 2053              		.cfi_offset 6, -8
 2054              		.cfi_offset 14, -4
 2055 0002 86B0     		sub	sp, sp, #24
 2056              	.LCFI8:
 2057              		.cfi_def_cfa_offset 40
 2058 0004 0D46     		mov	r5, r1
 2059 0006 1646     		mov	r6, r2
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 2060              		.loc 1 888 3 is_stmt 1 view .LVU587
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 2061              		.loc 1 891 3 view .LVU588
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 2062              		.loc 1 892 3 view .LVU589
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 2063              		.loc 1 893 3 view .LVU590
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
ARM GAS  /tmp/ccexoJxC.s 			page 76


 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 2064              		.loc 1 896 3 view .LVU591
 2065              		.loc 1 896 18 is_stmt 0 view .LVU592
 2066 0008 0223     		movs	r3, #2
 2067 000a 0293     		str	r3, [sp, #8]
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 2068              		.loc 1 897 3 is_stmt 1 view .LVU593
 2069              		.loc 1 897 18 is_stmt 0 view .LVU594
 2070 000c 0323     		movs	r3, #3
 2071 000e 0493     		str	r3, [sp, #16]
 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 2072              		.loc 1 898 3 is_stmt 1 view .LVU595
 2073              		.loc 1 898 18 is_stmt 0 view .LVU596
 2074 0010 0023     		movs	r3, #0
 2075 0012 0393     		str	r3, [sp, #12]
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 2076              		.loc 1 899 3 is_stmt 1 view .LVU597
 2077              		.loc 1 899 18 is_stmt 0 view .LVU598
 2078 0014 4FF48072 		mov	r2, #256
 2079              	.LVL158:
 2080              		.loc 1 899 18 view .LVU599
 2081 0018 0192     		str	r2, [sp, #4]
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 2082              		.loc 1 900 3 is_stmt 1 view .LVU600
 2083              		.loc 1 900 18 is_stmt 0 view .LVU601
 2084 001a 0593     		str	r3, [sp, #20]
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 2085              		.loc 1 903 3 is_stmt 1 view .LVU602
 2086              	.LBB260:
 2087              		.loc 1 903 3 view .LVU603
 2088              		.loc 1 903 3 view .LVU604
 2089 001c 0B4C     		ldr	r4, .L139
 2090 001e 6369     		ldr	r3, [r4, #20]
 2091 0020 43F40033 		orr	r3, r3, #131072
 2092 0024 6361     		str	r3, [r4, #20]
 2093              		.loc 1 903 3 view .LVU605
 2094 0026 6369     		ldr	r3, [r4, #20]
 2095 0028 03F40033 		and	r3, r3, #131072
 2096 002c 0093     		str	r3, [sp]
 2097              		.loc 1 903 3 view .LVU606
 2098 002e 009B     		ldr	r3, [sp]
 2099              	.LBE260:
 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 2100              		.loc 1 905 3 view .LVU607
 2101 0030 01A9     		add	r1, sp, #4
 2102              	.LVL159:
 2103              		.loc 1 905 3 is_stmt 0 view .LVU608
 2104 0032 4FF09040 		mov	r0, #1207959552
 2105              	.LVL160:
 2106              		.loc 1 905 3 view .LVU609
 2107 0036 FFF7FEFF 		bl	HAL_GPIO_Init
 2108              	.LVL161:
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
ARM GAS  /tmp/ccexoJxC.s 			page 77


 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 2109              		.loc 1 908 3 is_stmt 1 view .LVU610
 2110 003a 6268     		ldr	r2, [r4, #4]
 2111 003c 22F0EE42 		bic	r2, r2, #1996488704
 2112 0040 3543     		orrs	r5, r5, r6
 2113              	.LVL162:
 2114              		.loc 1 908 3 is_stmt 0 view .LVU611
 2115 0042 2A43     		orrs	r2, r2, r5
 2116 0044 6260     		str	r2, [r4, #4]
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2117              		.loc 1 909 1 view .LVU612
 2118 0046 06B0     		add	sp, sp, #24
 2119              	.LCFI9:
 2120              		.cfi_def_cfa_offset 16
 2121              		@ sp needed
 2122 0048 70BD     		pop	{r4, r5, r6, pc}
 2123              	.LVL163:
 2124              	.L140:
 2125              		.loc 1 909 1 view .LVU613
 2126 004a 00BF     		.align	2
 2127              	.L139:
 2128 004c 00100240 		.word	1073876992
 2129              		.cfi_endproc
 2130              	.LFE133:
 2132              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2133              		.align	1
 2134              		.global	HAL_RCC_EnableCSS
 2135              		.syntax unified
 2136              		.thumb
 2137              		.thumb_func
 2138              		.fpu fpv4-sp-d16
 2140              	HAL_RCC_EnableCSS:
 2141              	.LFB134:
 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2142              		.loc 1 921 1 is_stmt 1 view -0
 2143              		.cfi_startproc
 2144              		@ args = 0, pretend = 0, frame = 0
 2145              		@ frame_needed = 0, uses_anonymous_args = 0
 2146              		@ link register save eliminated.
 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 2147              		.loc 1 922 3 view .LVU615
 2148              	.LVL164:
 2149              	.LBB261:
 2150              	.LBI261:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2151              		.loc 2 981 31 view .LVU616
ARM GAS  /tmp/ccexoJxC.s 			page 78


 2152              	.LBB262:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2153              		.loc 2 983 3 view .LVU617
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2154              		.loc 2 988 4 view .LVU618
 2155 0000 4FF40023 		mov	r3, #524288
 2156              		.syntax unified
 2157              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2158 0004 93FAA3F3 		rbit r3, r3
 2159              	@ 0 "" 2
 2160              	.LVL165:
 2161              		.loc 2 1001 3 view .LVU619
 2162              		.loc 2 1001 3 is_stmt 0 view .LVU620
 2163              		.thumb
 2164              		.syntax unified
 2165              	.LBE262:
 2166              	.LBE261:
 2167              		.loc 1 922 22 view .LVU621
 2168 0008 B3FA83F3 		clz	r3, r3
 2169 000c 03F18453 		add	r3, r3, #276824064
 2170 0010 03F58413 		add	r3, r3, #1081344
 2171 0014 9B00     		lsls	r3, r3, #2
 2172              		.loc 1 922 38 view .LVU622
 2173 0016 0122     		movs	r2, #1
 2174 0018 1A60     		str	r2, [r3]
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2175              		.loc 1 923 1 view .LVU623
 2176 001a 7047     		bx	lr
 2177              		.cfi_endproc
 2178              	.LFE134:
 2180              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 2181              		.align	1
 2182              		.global	HAL_RCC_DisableCSS
 2183              		.syntax unified
 2184              		.thumb
 2185              		.thumb_func
 2186              		.fpu fpv4-sp-d16
 2188              	HAL_RCC_DisableCSS:
 2189              	.LFB135:
 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2190              		.loc 1 930 1 is_stmt 1 view -0
 2191              		.cfi_startproc
 2192              		@ args = 0, pretend = 0, frame = 0
 2193              		@ frame_needed = 0, uses_anonymous_args = 0
 2194              		@ link register save eliminated.
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 2195              		.loc 1 931 3 view .LVU625
 2196              	.LVL166:
 2197              	.LBB263:
 2198              	.LBI263:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccexoJxC.s 			page 79


 2199              		.loc 2 981 31 view .LVU626
 2200              	.LBB264:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2201              		.loc 2 983 3 view .LVU627
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2202              		.loc 2 988 4 view .LVU628
 2203 0000 4FF40023 		mov	r3, #524288
 2204              		.syntax unified
 2205              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2206 0004 93FAA3F3 		rbit r3, r3
 2207              	@ 0 "" 2
 2208              	.LVL167:
 2209              		.loc 2 1001 3 view .LVU629
 2210              		.loc 2 1001 3 is_stmt 0 view .LVU630
 2211              		.thumb
 2212              		.syntax unified
 2213              	.LBE264:
 2214              	.LBE263:
 2215              		.loc 1 931 22 view .LVU631
 2216 0008 B3FA83F3 		clz	r3, r3
 2217 000c 03F18453 		add	r3, r3, #276824064
 2218 0010 03F58413 		add	r3, r3, #1081344
 2219 0014 9B00     		lsls	r3, r3, #2
 2220              		.loc 1 931 38 view .LVU632
 2221 0016 0022     		movs	r2, #0
 2222 0018 1A60     		str	r2, [r3]
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2223              		.loc 1 932 1 view .LVU633
 2224 001a 7047     		bx	lr
 2225              		.cfi_endproc
 2226              	.LFE135:
 2228              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 2229              		.align	1
 2230              		.global	HAL_RCC_GetSysClockFreq
 2231              		.syntax unified
 2232              		.thumb
 2233              		.thumb_func
 2234              		.fpu fpv4-sp-d16
 2236              	HAL_RCC_GetSysClockFreq:
 2237              	.LFB136:
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
ARM GAS  /tmp/ccexoJxC.s 			page 80


 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2238              		.loc 1 964 1 is_stmt 1 view -0
 2239              		.cfi_startproc
 2240              		@ args = 0, pretend = 0, frame = 0
 2241              		@ frame_needed = 0, uses_anonymous_args = 0
 2242              		@ link register save eliminated.
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 2243              		.loc 1 965 3 view .LVU635
 2244              	.LVL168:
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 2245              		.loc 1 966 3 view .LVU636
 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 2246              		.loc 1 968 3 view .LVU637
 2247              		.loc 1 968 10 is_stmt 0 view .LVU638
 2248 0000 174B     		ldr	r3, .L148
 2249 0002 5B68     		ldr	r3, [r3, #4]
 2250              	.LVL169:
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 2251              		.loc 1 971 3 is_stmt 1 view .LVU639
 2252              		.loc 1 971 18 is_stmt 0 view .LVU640
 2253 0004 03F00C02 		and	r2, r3, #12
 2254              		.loc 1 971 3 view .LVU641
 2255 0008 082A     		cmp	r2, #8
 2256 000a 01D0     		beq	.L147
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 2257              		.loc 1 975 20 view .LVU642
 2258 000c 1548     		ldr	r0, .L148+4
 2259              	.LVL170:
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccexoJxC.s 			page 81


 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
 2260              		.loc 1 1015 3 is_stmt 1 view .LVU643
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2261              		.loc 1 1016 1 is_stmt 0 view .LVU644
 2262 000e 7047     		bx	lr
 2263              	.LVL171:
 2264              	.L147:
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2265              		.loc 1 980 7 is_stmt 1 view .LVU645
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2266              		.loc 1 980 35 is_stmt 0 view .LVU646
 2267 0010 03F47011 		and	r1, r3, #3932160
 2268              	.LVL172:
 2269              	.LBB265:
 2270              	.LBI265:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2271              		.loc 2 981 31 is_stmt 1 view .LVU647
 2272              	.LBB266:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2273              		.loc 2 983 3 view .LVU648
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2274              		.loc 2 988 4 view .LVU649
 2275 0014 4FF47012 		mov	r2, #3932160
 2276              		.syntax unified
 2277              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2278 0018 92FAA2F2 		rbit r2, r2
 2279              	@ 0 "" 2
ARM GAS  /tmp/ccexoJxC.s 			page 82


 2280              	.LVL173:
 2281              		.loc 2 1001 3 view .LVU650
 2282              		.loc 2 1001 3 is_stmt 0 view .LVU651
 2283              		.thumb
 2284              		.syntax unified
 2285              	.LBE266:
 2286              	.LBE265:
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2287              		.loc 1 980 72 view .LVU652
 2288 001c B2FA82F2 		clz	r2, r2
 2289 0020 21FA02F2 		lsr	r2, r1, r2
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2290              		.loc 1 980 34 view .LVU653
 2291 0024 1049     		ldr	r1, .L148+8
 2292 0026 885C     		ldrb	r0, [r1, r2]	@ zero_extendqisi2
 2293              	.LVL174:
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2294              		.loc 1 981 7 is_stmt 1 view .LVU654
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2295              		.loc 1 981 49 is_stmt 0 view .LVU655
 2296 0028 0D4A     		ldr	r2, .L148
 2297 002a D26A     		ldr	r2, [r2, #44]
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2298              		.loc 1 981 35 view .LVU656
 2299 002c 02F00F02 		and	r2, r2, #15
 2300              	.LVL175:
 2301              	.LBB267:
 2302              	.LBI267:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2303              		.loc 2 981 31 is_stmt 1 view .LVU657
 2304              	.LBB268:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2305              		.loc 2 983 3 view .LVU658
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2306              		.loc 2 988 4 view .LVU659
 2307 0030 0F21     		movs	r1, #15
 2308              		.syntax unified
 2309              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2310 0032 91FAA1F1 		rbit r1, r1
 2311              	@ 0 "" 2
 2312              	.LVL176:
 2313              		.loc 2 1001 3 view .LVU660
 2314              		.loc 2 1001 3 is_stmt 0 view .LVU661
 2315              		.thumb
 2316              		.syntax unified
 2317              	.LBE268:
 2318              	.LBE267:
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2319              		.loc 1 981 77 view .LVU662
 2320 0036 B1FA81F1 		clz	r1, r1
 2321 003a CA40     		lsrs	r2, r2, r1
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2322              		.loc 1 981 34 view .LVU663
 2323 003c 0B49     		ldr	r1, .L148+12
 2324 003e 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 2325              	.LVL177:
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccexoJxC.s 			page 83


 2326              		.loc 1 994 7 is_stmt 1 view .LVU664
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2327              		.loc 1 994 10 is_stmt 0 view .LVU665
 2328 0040 13F4803F 		tst	r3, #65536
 2329 0044 05D0     		beq	.L145
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2330              		.loc 1 997 9 is_stmt 1 view .LVU666
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2331              		.loc 1 997 18 is_stmt 0 view .LVU667
 2332 0046 074B     		ldr	r3, .L148+4
 2333              	.LVL178:
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2334              		.loc 1 997 18 view .LVU668
 2335 0048 B3FBF2F3 		udiv	r3, r3, r2
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2336              		.loc 1 997 16 view .LVU669
 2337 004c 00FB03F0 		mul	r0, r0, r3
 2338              	.LVL179:
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2339              		.loc 1 997 16 view .LVU670
 2340 0050 7047     		bx	lr
 2341              	.LVL180:
 2342              	.L145:
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2343              		.loc 1 1002 9 is_stmt 1 view .LVU671
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2344              		.loc 1 1002 18 is_stmt 0 view .LVU672
 2345 0052 044B     		ldr	r3, .L148+4
 2346              	.LVL181:
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2347              		.loc 1 1002 18 view .LVU673
 2348 0054 B3FBF2F3 		udiv	r3, r3, r2
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2349              		.loc 1 1002 16 view .LVU674
 2350 0058 00FB03F0 		mul	r0, r0, r3
 2351              	.LVL182:
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2352              		.loc 1 1002 16 view .LVU675
 2353 005c 7047     		bx	lr
 2354              	.L149:
 2355 005e 00BF     		.align	2
 2356              	.L148:
 2357 0060 00100240 		.word	1073876992
 2358 0064 00127A00 		.word	8000000
 2359 0068 00000000 		.word	.LANCHOR0
 2360 006c 00000000 		.word	.LANCHOR1
 2361              		.cfi_endproc
 2362              	.LFE136:
 2364              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2365              		.align	1
 2366              		.global	HAL_RCC_ClockConfig
 2367              		.syntax unified
 2368              		.thumb
 2369              		.thumb_func
 2370              		.fpu fpv4-sp-d16
 2372              	HAL_RCC_ClockConfig:
 2373              	.LVL183:
ARM GAS  /tmp/ccexoJxC.s 			page 84


 2374              	.LFB132:
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2375              		.loc 1 695 1 is_stmt 1 view -0
 2376              		.cfi_startproc
 2377              		@ args = 0, pretend = 0, frame = 0
 2378              		@ frame_needed = 0, uses_anonymous_args = 0
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2379              		.loc 1 696 3 view .LVU677
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2380              		.loc 1 699 3 view .LVU678
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2381              		.loc 1 699 5 is_stmt 0 view .LVU679
 2382 0000 0028     		cmp	r0, #0
 2383 0002 00F0BE80 		beq	.L169
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2384              		.loc 1 695 1 view .LVU680
 2385 0006 70B5     		push	{r4, r5, r6, lr}
 2386              	.LCFI10:
 2387              		.cfi_def_cfa_offset 16
 2388              		.cfi_offset 4, -16
 2389              		.cfi_offset 5, -12
 2390              		.cfi_offset 6, -8
 2391              		.cfi_offset 14, -4
 2392 0008 0446     		mov	r4, r0
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 2393              		.loc 1 705 3 is_stmt 1 view .LVU681
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2394              		.loc 1 706 3 view .LVU682
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2395              		.loc 1 713 3 view .LVU683
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2396              		.loc 1 713 17 is_stmt 0 view .LVU684
 2397 000a 624B     		ldr	r3, .L182
 2398 000c 1B68     		ldr	r3, [r3]
 2399 000e 03F00703 		and	r3, r3, #7
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2400              		.loc 1 713 5 view .LVU685
 2401 0012 8B42     		cmp	r3, r1
 2402 0014 0BD2     		bcs	.L152
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2403              		.loc 1 716 5 is_stmt 1 view .LVU686
 2404 0016 5F4A     		ldr	r2, .L182
 2405 0018 1368     		ldr	r3, [r2]
 2406 001a 23F00703 		bic	r3, r3, #7
 2407 001e 0B43     		orrs	r3, r3, r1
 2408 0020 1360     		str	r3, [r2]
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2409              		.loc 1 720 5 view .LVU687
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2410              		.loc 1 720 8 is_stmt 0 view .LVU688
 2411 0022 1368     		ldr	r3, [r2]
 2412 0024 03F00703 		and	r3, r3, #7
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2413              		.loc 1 720 7 view .LVU689
 2414 0028 8B42     		cmp	r3, r1
 2415 002a 40F0AC80 		bne	.L170
 2416              	.L152:
ARM GAS  /tmp/ccexoJxC.s 			page 85


 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2417              		.loc 1 727 3 is_stmt 1 view .LVU690
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2418              		.loc 1 727 25 is_stmt 0 view .LVU691
 2419 002e 2368     		ldr	r3, [r4]
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2420              		.loc 1 727 5 view .LVU692
 2421 0030 13F0020F 		tst	r3, #2
 2422 0034 06D0     		beq	.L153
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2423              		.loc 1 729 5 is_stmt 1 view .LVU693
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2424              		.loc 1 730 5 view .LVU694
 2425 0036 584A     		ldr	r2, .L182+4
 2426 0038 5368     		ldr	r3, [r2, #4]
 2427 003a 23F0F003 		bic	r3, r3, #240
 2428 003e A068     		ldr	r0, [r4, #8]
 2429              	.LVL184:
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2430              		.loc 1 730 5 is_stmt 0 view .LVU695
 2431 0040 0343     		orrs	r3, r3, r0
 2432 0042 5360     		str	r3, [r2, #4]
 2433              	.L153:
 2434 0044 0D46     		mov	r5, r1
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2435              		.loc 1 734 3 is_stmt 1 view .LVU696
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2436              		.loc 1 734 25 is_stmt 0 view .LVU697
 2437 0046 2368     		ldr	r3, [r4]
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2438              		.loc 1 734 5 view .LVU698
 2439 0048 13F0010F 		tst	r3, #1
 2440 004c 5AD0     		beq	.L154
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2441              		.loc 1 736 5 is_stmt 1 view .LVU699
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2442              		.loc 1 739 5 view .LVU700
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2443              		.loc 1 739 25 is_stmt 0 view .LVU701
 2444 004e 6368     		ldr	r3, [r4, #4]
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2445              		.loc 1 739 7 view .LVU702
 2446 0050 012B     		cmp	r3, #1
 2447 0052 2DD0     		beq	.L180
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2448              		.loc 1 748 10 is_stmt 1 view .LVU703
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2449              		.loc 1 748 12 is_stmt 0 view .LVU704
 2450 0054 022B     		cmp	r3, #2
 2451 0056 40D0     		beq	.L181
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2452              		.loc 1 760 7 is_stmt 1 view .LVU705
 2453              	.LVL185:
 2454              	.LBB269:
 2455              	.LBI269:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2456              		.loc 2 981 31 view .LVU706
ARM GAS  /tmp/ccexoJxC.s 			page 86


 2457              	.LBB270:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2458              		.loc 2 983 3 view .LVU707
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2459              		.loc 2 988 4 view .LVU708
 2460 0058 0222     		movs	r2, #2
 2461              		.syntax unified
 2462              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2463 005a 92FAA2F2 		rbit r2, r2
 2464              	@ 0 "" 2
 2465              		.loc 2 1001 3 view .LVU709
 2466              	.LVL186:
 2467              		.loc 2 1001 3 is_stmt 0 view .LVU710
 2468              		.thumb
 2469              		.syntax unified
 2470              	.LBE270:
 2471              	.LBE269:
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2472              		.loc 1 760 10 view .LVU711
 2473 005e 4E4A     		ldr	r2, .L182+4
 2474 0060 1068     		ldr	r0, [r2]
 2475              	.LVL187:
 2476              	.LBB271:
 2477              	.LBI271:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2478              		.loc 2 981 31 is_stmt 1 view .LVU712
 2479              	.LBB272:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2480              		.loc 2 983 3 view .LVU713
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2481              		.loc 2 988 4 view .LVU714
 2482 0062 0222     		movs	r2, #2
 2483              		.syntax unified
 2484              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2485 0064 92FAA2F2 		rbit r2, r2
 2486              	@ 0 "" 2
 2487              	.LVL188:
 2488              		.loc 2 1001 3 view .LVU715
 2489              		.loc 2 1001 3 is_stmt 0 view .LVU716
 2490              		.thumb
 2491              		.syntax unified
 2492              	.LBE272:
 2493              	.LBE271:
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2494              		.loc 1 760 10 view .LVU717
 2495 0068 B2FA82F2 		clz	r2, r2
 2496 006c 02F01F02 		and	r2, r2, #31
 2497 0070 0121     		movs	r1, #1
 2498              	.LVL189:
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2499              		.loc 1 760 10 view .LVU718
 2500 0072 01FA02F2 		lsl	r2, r1, r2
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2501              		.loc 1 760 9 view .LVU719
 2502 0076 1042     		tst	r0, r2
 2503 0078 00F08780 		beq	.L173
 2504              	.L158:
ARM GAS  /tmp/ccexoJxC.s 			page 87


 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2505              		.loc 1 766 5 is_stmt 1 view .LVU720
 2506 007c 4649     		ldr	r1, .L182+4
 2507 007e 4A68     		ldr	r2, [r1, #4]
 2508 0080 22F00302 		bic	r2, r2, #3
 2509 0084 1343     		orrs	r3, r3, r2
 2510 0086 4B60     		str	r3, [r1, #4]
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2511              		.loc 1 769 5 view .LVU721
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2512              		.loc 1 769 17 is_stmt 0 view .LVU722
 2513 0088 FFF7FEFF 		bl	HAL_GetTick
 2514              	.LVL190:
 2515 008c 0646     		mov	r6, r0
 2516              	.LVL191:
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2517              		.loc 1 771 5 is_stmt 1 view .LVU723
 2518              	.L164:
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2519              		.loc 1 771 12 is_stmt 0 view .LVU724
 2520 008e 424B     		ldr	r3, .L182+4
 2521 0090 5B68     		ldr	r3, [r3, #4]
 2522 0092 03F00C03 		and	r3, r3, #12
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2523              		.loc 1 771 63 view .LVU725
 2524 0096 6268     		ldr	r2, [r4, #4]
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2525              		.loc 1 771 11 view .LVU726
 2526 0098 B3EB820F 		cmp	r3, r2, lsl #2
 2527 009c 32D0     		beq	.L154
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2528              		.loc 1 773 7 is_stmt 1 view .LVU727
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2529              		.loc 1 773 12 is_stmt 0 view .LVU728
 2530 009e FFF7FEFF 		bl	HAL_GetTick
 2531              	.LVL192:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2532              		.loc 1 773 26 view .LVU729
 2533 00a2 801B     		subs	r0, r0, r6
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2534              		.loc 1 773 10 view .LVU730
 2535 00a4 41F28833 		movw	r3, #5000
 2536 00a8 9842     		cmp	r0, r3
 2537 00aa F0D9     		bls	.L164
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2538              		.loc 1 775 16 view .LVU731
 2539 00ac 0320     		movs	r0, #3
 2540 00ae 67E0     		b	.L151
 2541              	.LVL193:
 2542              	.L180:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2543              		.loc 1 742 7 is_stmt 1 view .LVU732
 2544              	.LBB273:
 2545              	.LBI273:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2546              		.loc 2 981 31 view .LVU733
 2547              	.LBB274:
ARM GAS  /tmp/ccexoJxC.s 			page 88


 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2548              		.loc 2 983 3 view .LVU734
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2549              		.loc 2 988 4 view .LVU735
 2550 00b0 4FF40032 		mov	r2, #131072
 2551              		.syntax unified
 2552              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2553 00b4 92FAA2F2 		rbit r2, r2
 2554              	@ 0 "" 2
 2555              		.loc 2 1001 3 view .LVU736
 2556              	.LVL194:
 2557              		.loc 2 1001 3 is_stmt 0 view .LVU737
 2558              		.thumb
 2559              		.syntax unified
 2560              	.LBE274:
 2561              	.LBE273:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2562              		.loc 1 742 10 view .LVU738
 2563 00b8 374A     		ldr	r2, .L182+4
 2564 00ba 1068     		ldr	r0, [r2]
 2565              	.LVL195:
 2566              	.LBB275:
 2567              	.LBI275:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2568              		.loc 2 981 31 is_stmt 1 view .LVU739
 2569              	.LBB276:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2570              		.loc 2 983 3 view .LVU740
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2571              		.loc 2 988 4 view .LVU741
 2572 00bc 4FF40032 		mov	r2, #131072
 2573              		.syntax unified
 2574              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2575 00c0 92FAA2F2 		rbit r2, r2
 2576              	@ 0 "" 2
 2577              	.LVL196:
 2578              		.loc 2 1001 3 view .LVU742
 2579              		.loc 2 1001 3 is_stmt 0 view .LVU743
 2580              		.thumb
 2581              		.syntax unified
 2582              	.LBE276:
 2583              	.LBE275:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2584              		.loc 1 742 10 view .LVU744
 2585 00c4 B2FA82F2 		clz	r2, r2
 2586 00c8 02F01F02 		and	r2, r2, #31
 2587 00cc 0121     		movs	r1, #1
 2588              	.LVL197:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2589              		.loc 1 742 10 view .LVU745
 2590 00ce 01FA02F2 		lsl	r2, r1, r2
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2591              		.loc 1 742 9 view .LVU746
 2592 00d2 0242     		tst	r2, r0
 2593 00d4 D2D1     		bne	.L158
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2594              		.loc 1 744 16 view .LVU747
ARM GAS  /tmp/ccexoJxC.s 			page 89


 2595 00d6 0120     		movs	r0, #1
 2596 00d8 52E0     		b	.L151
 2597              	.LVL198:
 2598              	.L181:
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2599              		.loc 1 751 7 is_stmt 1 view .LVU748
 2600              	.LBB277:
 2601              	.LBI277:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2602              		.loc 2 981 31 view .LVU749
 2603              	.LBB278:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2604              		.loc 2 983 3 view .LVU750
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2605              		.loc 2 988 4 view .LVU751
 2606 00da 4FF00072 		mov	r2, #33554432
 2607              		.syntax unified
 2608              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2609 00de 92FAA2F2 		rbit r2, r2
 2610              	@ 0 "" 2
 2611              		.loc 2 1001 3 view .LVU752
 2612              	.LVL199:
 2613              		.loc 2 1001 3 is_stmt 0 view .LVU753
 2614              		.thumb
 2615              		.syntax unified
 2616              	.LBE278:
 2617              	.LBE277:
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2618              		.loc 1 751 10 view .LVU754
 2619 00e2 2D4A     		ldr	r2, .L182+4
 2620 00e4 1068     		ldr	r0, [r2]
 2621              	.LVL200:
 2622              	.LBB279:
 2623              	.LBI279:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2624              		.loc 2 981 31 is_stmt 1 view .LVU755
 2625              	.LBB280:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2626              		.loc 2 983 3 view .LVU756
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2627              		.loc 2 988 4 view .LVU757
 2628 00e6 4FF00072 		mov	r2, #33554432
 2629              		.syntax unified
 2630              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2631 00ea 92FAA2F2 		rbit r2, r2
 2632              	@ 0 "" 2
 2633              	.LVL201:
 2634              		.loc 2 1001 3 view .LVU758
 2635              		.loc 2 1001 3 is_stmt 0 view .LVU759
 2636              		.thumb
 2637              		.syntax unified
 2638              	.LBE280:
 2639              	.LBE279:
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2640              		.loc 1 751 10 view .LVU760
 2641 00ee B2FA82F2 		clz	r2, r2
 2642 00f2 02F01F02 		and	r2, r2, #31
ARM GAS  /tmp/ccexoJxC.s 			page 90


 2643 00f6 0121     		movs	r1, #1
 2644              	.LVL202:
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2645              		.loc 1 751 10 view .LVU761
 2646 00f8 01FA02F2 		lsl	r2, r1, r2
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2647              		.loc 1 751 9 view .LVU762
 2648 00fc 1042     		tst	r0, r2
 2649 00fe BDD1     		bne	.L158
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2650              		.loc 1 753 16 view .LVU763
 2651 0100 0120     		movs	r0, #1
 2652 0102 3DE0     		b	.L151
 2653              	.LVL203:
 2654              	.L154:
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2655              		.loc 1 780 3 is_stmt 1 view .LVU764
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2656              		.loc 1 780 17 is_stmt 0 view .LVU765
 2657 0104 234B     		ldr	r3, .L182
 2658 0106 1B68     		ldr	r3, [r3]
 2659 0108 03F00703 		and	r3, r3, #7
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2660              		.loc 1 780 5 view .LVU766
 2661 010c AB42     		cmp	r3, r5
 2662 010e 0AD9     		bls	.L166
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2663              		.loc 1 783 5 is_stmt 1 view .LVU767
 2664 0110 204A     		ldr	r2, .L182
 2665 0112 1368     		ldr	r3, [r2]
 2666 0114 23F00703 		bic	r3, r3, #7
 2667 0118 2B43     		orrs	r3, r3, r5
 2668 011a 1360     		str	r3, [r2]
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2669              		.loc 1 787 5 view .LVU768
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2670              		.loc 1 787 8 is_stmt 0 view .LVU769
 2671 011c 1368     		ldr	r3, [r2]
 2672 011e 03F00703 		and	r3, r3, #7
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2673              		.loc 1 787 7 view .LVU770
 2674 0122 AB42     		cmp	r3, r5
 2675 0124 33D1     		bne	.L175
 2676              	.L166:
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2677              		.loc 1 794 3 is_stmt 1 view .LVU771
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2678              		.loc 1 794 25 is_stmt 0 view .LVU772
 2679 0126 2368     		ldr	r3, [r4]
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2680              		.loc 1 794 5 view .LVU773
 2681 0128 13F0040F 		tst	r3, #4
 2682 012c 06D0     		beq	.L167
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2683              		.loc 1 796 5 is_stmt 1 view .LVU774
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2684              		.loc 1 797 5 view .LVU775
ARM GAS  /tmp/ccexoJxC.s 			page 91


 2685 012e 1A4A     		ldr	r2, .L182+4
 2686 0130 5368     		ldr	r3, [r2, #4]
 2687 0132 23F4E063 		bic	r3, r3, #1792
 2688 0136 E168     		ldr	r1, [r4, #12]
 2689 0138 0B43     		orrs	r3, r3, r1
 2690 013a 5360     		str	r3, [r2, #4]
 2691              	.L167:
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2692              		.loc 1 801 3 view .LVU776
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2693              		.loc 1 801 25 is_stmt 0 view .LVU777
 2694 013c 2368     		ldr	r3, [r4]
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2695              		.loc 1 801 5 view .LVU778
 2696 013e 13F0080F 		tst	r3, #8
 2697 0142 07D0     		beq	.L168
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2698              		.loc 1 803 5 is_stmt 1 view .LVU779
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2699              		.loc 1 804 5 view .LVU780
 2700 0144 144A     		ldr	r2, .L182+4
 2701 0146 5368     		ldr	r3, [r2, #4]
 2702 0148 23F46053 		bic	r3, r3, #14336
 2703 014c 2169     		ldr	r1, [r4, #16]
 2704 014e 43EAC103 		orr	r3, r3, r1, lsl #3
 2705 0152 5360     		str	r3, [r2, #4]
 2706              	.L168:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2707              		.loc 1 808 3 view .LVU781
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2708              		.loc 1 808 21 is_stmt 0 view .LVU782
 2709 0154 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2710              	.LVL204:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2711              		.loc 1 808 68 view .LVU783
 2712 0158 0F4B     		ldr	r3, .L182+4
 2713 015a 5B68     		ldr	r3, [r3, #4]
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2714              		.loc 1 808 75 view .LVU784
 2715 015c 03F0F003 		and	r3, r3, #240
 2716              	.LVL205:
 2717              	.LBB281:
 2718              	.LBI281:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2719              		.loc 2 981 31 is_stmt 1 view .LVU785
 2720              	.LBB282:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2721              		.loc 2 983 3 view .LVU786
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2722              		.loc 2 988 4 view .LVU787
 2723 0160 F022     		movs	r2, #240
 2724              		.syntax unified
 2725              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2726 0162 92FAA2F2 		rbit r2, r2
 2727              	@ 0 "" 2
 2728              	.LVL206:
 2729              		.loc 2 1001 3 view .LVU788
ARM GAS  /tmp/ccexoJxC.s 			page 92


 2730              		.loc 2 1001 3 is_stmt 0 view .LVU789
 2731              		.thumb
 2732              		.syntax unified
 2733              	.LBE282:
 2734              	.LBE281:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2735              		.loc 1 808 91 view .LVU790
 2736 0166 B2FA82F2 		clz	r2, r2
 2737 016a D340     		lsrs	r3, r3, r2
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2738              		.loc 1 808 63 view .LVU791
 2739 016c 0B4A     		ldr	r2, .L182+8
 2740 016e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2741              		.loc 1 808 47 view .LVU792
 2742 0170 D840     		lsrs	r0, r0, r3
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2743              		.loc 1 808 19 view .LVU793
 2744 0172 0B4B     		ldr	r3, .L182+12
 2745 0174 1860     		str	r0, [r3]
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 2746              		.loc 1 811 3 is_stmt 1 view .LVU794
 2747 0176 0B4B     		ldr	r3, .L182+16
 2748 0178 1868     		ldr	r0, [r3]
 2749 017a FFF7FEFF 		bl	HAL_InitTick
 2750              	.LVL207:
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2751              		.loc 1 813 3 view .LVU795
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2752              		.loc 1 813 10 is_stmt 0 view .LVU796
 2753 017e 0020     		movs	r0, #0
 2754              	.LVL208:
 2755              	.L151:
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2756              		.loc 1 814 1 view .LVU797
 2757 0180 70BD     		pop	{r4, r5, r6, pc}
 2758              	.LVL209:
 2759              	.L169:
 2760              	.LCFI11:
 2761              		.cfi_def_cfa_offset 0
 2762              		.cfi_restore 4
 2763              		.cfi_restore 5
 2764              		.cfi_restore 6
 2765              		.cfi_restore 14
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2766              		.loc 1 701 12 view .LVU798
 2767 0182 0120     		movs	r0, #1
 2768              	.LVL210:
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2769              		.loc 1 814 1 view .LVU799
 2770 0184 7047     		bx	lr
 2771              	.LVL211:
 2772              	.L170:
 2773              	.LCFI12:
 2774              		.cfi_def_cfa_offset 16
 2775              		.cfi_offset 4, -16
 2776              		.cfi_offset 5, -12
ARM GAS  /tmp/ccexoJxC.s 			page 93


 2777              		.cfi_offset 6, -8
 2778              		.cfi_offset 14, -4
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2779              		.loc 1 722 14 view .LVU800
 2780 0186 0120     		movs	r0, #1
 2781              	.LVL212:
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2782              		.loc 1 722 14 view .LVU801
 2783 0188 FAE7     		b	.L151
 2784              	.LVL213:
 2785              	.L173:
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2786              		.loc 1 762 16 view .LVU802
 2787 018a 0120     		movs	r0, #1
 2788 018c F8E7     		b	.L151
 2789              	.LVL214:
 2790              	.L175:
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2791              		.loc 1 789 14 view .LVU803
 2792 018e 0120     		movs	r0, #1
 2793 0190 F6E7     		b	.L151
 2794              	.L183:
 2795 0192 00BF     		.align	2
 2796              	.L182:
 2797 0194 00200240 		.word	1073881088
 2798 0198 00100240 		.word	1073876992
 2799 019c 00000000 		.word	AHBPrescTable
 2800 01a0 00000000 		.word	SystemCoreClock
 2801 01a4 00000000 		.word	uwTickPrio
 2802              		.cfi_endproc
 2803              	.LFE132:
 2805              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2806              		.align	1
 2807              		.global	HAL_RCC_GetHCLKFreq
 2808              		.syntax unified
 2809              		.thumb
 2810              		.thumb_func
 2811              		.fpu fpv4-sp-d16
 2813              	HAL_RCC_GetHCLKFreq:
 2814              	.LFB137:
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2815              		.loc 1 1028 1 is_stmt 1 view -0
 2816              		.cfi_startproc
 2817              		@ args = 0, pretend = 0, frame = 0
 2818              		@ frame_needed = 0, uses_anonymous_args = 0
 2819              		@ link register save eliminated.
ARM GAS  /tmp/ccexoJxC.s 			page 94


1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
 2820              		.loc 1 1029 3 view .LVU805
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2821              		.loc 1 1030 1 is_stmt 0 view .LVU806
 2822 0000 014B     		ldr	r3, .L185
 2823 0002 1868     		ldr	r0, [r3]
 2824 0004 7047     		bx	lr
 2825              	.L186:
 2826 0006 00BF     		.align	2
 2827              	.L185:
 2828 0008 00000000 		.word	SystemCoreClock
 2829              		.cfi_endproc
 2830              	.LFE137:
 2832              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2833              		.align	1
 2834              		.global	HAL_RCC_GetPCLK1Freq
 2835              		.syntax unified
 2836              		.thumb
 2837              		.thumb_func
 2838              		.fpu fpv4-sp-d16
 2840              	HAL_RCC_GetPCLK1Freq:
 2841              	.LFB138:
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2842              		.loc 1 1039 1 is_stmt 1 view -0
 2843              		.cfi_startproc
 2844              		@ args = 0, pretend = 0, frame = 0
 2845              		@ frame_needed = 0, uses_anonymous_args = 0
 2846 0000 08B5     		push	{r3, lr}
 2847              	.LCFI13:
 2848              		.cfi_def_cfa_offset 8
 2849              		.cfi_offset 3, -8
 2850              		.cfi_offset 14, -4
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 2851              		.loc 1 1041 3 view .LVU808
 2852              		.loc 1 1041 11 is_stmt 0 view .LVU809
 2853 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2854              	.LVL215:
 2855              		.loc 1 1041 54 view .LVU810
 2856 0006 074B     		ldr	r3, .L189
 2857 0008 5B68     		ldr	r3, [r3, #4]
 2858              		.loc 1 1041 61 view .LVU811
 2859 000a 03F4E063 		and	r3, r3, #1792
 2860              	.LVL216:
 2861              	.LBB283:
 2862              	.LBI283:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2863              		.loc 2 981 31 is_stmt 1 view .LVU812
 2864              	.LBB284:
ARM GAS  /tmp/ccexoJxC.s 			page 95


 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2865              		.loc 2 983 3 view .LVU813
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2866              		.loc 2 988 4 view .LVU814
 2867 000e 4FF4E062 		mov	r2, #1792
 2868              		.syntax unified
 2869              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2870 0012 92FAA2F2 		rbit r2, r2
 2871              	@ 0 "" 2
 2872              	.LVL217:
 2873              		.loc 2 1001 3 view .LVU815
 2874              		.loc 2 1001 3 is_stmt 0 view .LVU816
 2875              		.thumb
 2876              		.syntax unified
 2877              	.LBE284:
 2878              	.LBE283:
 2879              		.loc 1 1041 79 view .LVU817
 2880 0016 B2FA82F2 		clz	r2, r2
 2881 001a D340     		lsrs	r3, r3, r2
 2882              		.loc 1 1041 49 view .LVU818
 2883 001c 024A     		ldr	r2, .L189+4
 2884 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 2885              		.loc 1 1042 1 view .LVU819
 2886 0020 D840     		lsrs	r0, r0, r3
 2887 0022 08BD     		pop	{r3, pc}
 2888              	.L190:
 2889              		.align	2
 2890              	.L189:
 2891 0024 00100240 		.word	1073876992
 2892 0028 00000000 		.word	APBPrescTable
 2893              		.cfi_endproc
 2894              	.LFE138:
 2896              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2897              		.align	1
 2898              		.global	HAL_RCC_GetPCLK2Freq
 2899              		.syntax unified
 2900              		.thumb
 2901              		.thumb_func
 2902              		.fpu fpv4-sp-d16
 2904              	HAL_RCC_GetPCLK2Freq:
 2905              	.LFB139:
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2906              		.loc 1 1051 1 is_stmt 1 view -0
 2907              		.cfi_startproc
 2908              		@ args = 0, pretend = 0, frame = 0
 2909              		@ frame_needed = 0, uses_anonymous_args = 0
 2910 0000 08B5     		push	{r3, lr}
 2911              	.LCFI14:
ARM GAS  /tmp/ccexoJxC.s 			page 96


 2912              		.cfi_def_cfa_offset 8
 2913              		.cfi_offset 3, -8
 2914              		.cfi_offset 14, -4
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 2915              		.loc 1 1053 3 view .LVU821
 2916              		.loc 1 1053 11 is_stmt 0 view .LVU822
 2917 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2918              	.LVL218:
 2919              		.loc 1 1053 53 view .LVU823
 2920 0006 074B     		ldr	r3, .L193
 2921 0008 5B68     		ldr	r3, [r3, #4]
 2922              		.loc 1 1053 60 view .LVU824
 2923 000a 03F46053 		and	r3, r3, #14336
 2924              	.LVL219:
 2925              	.LBB285:
 2926              	.LBI285:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2927              		.loc 2 981 31 is_stmt 1 view .LVU825
 2928              	.LBB286:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2929              		.loc 2 983 3 view .LVU826
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2930              		.loc 2 988 4 view .LVU827
 2931 000e 4FF46052 		mov	r2, #14336
 2932              		.syntax unified
 2933              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2934 0012 92FAA2F2 		rbit r2, r2
 2935              	@ 0 "" 2
 2936              	.LVL220:
 2937              		.loc 2 1001 3 view .LVU828
 2938              		.loc 2 1001 3 is_stmt 0 view .LVU829
 2939              		.thumb
 2940              		.syntax unified
 2941              	.LBE286:
 2942              	.LBE285:
 2943              		.loc 1 1053 78 view .LVU830
 2944 0016 B2FA82F2 		clz	r2, r2
 2945 001a D340     		lsrs	r3, r3, r2
 2946              		.loc 1 1053 48 view .LVU831
 2947 001c 024A     		ldr	r2, .L193+4
 2948 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 2949              		.loc 1 1054 1 view .LVU832
 2950 0020 D840     		lsrs	r0, r0, r3
 2951 0022 08BD     		pop	{r3, pc}
 2952              	.L194:
 2953              		.align	2
 2954              	.L193:
 2955 0024 00100240 		.word	1073876992
 2956 0028 00000000 		.word	APBPrescTable
 2957              		.cfi_endproc
 2958              	.LFE139:
 2960              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2961              		.align	1
 2962              		.global	HAL_RCC_GetOscConfig
 2963              		.syntax unified
ARM GAS  /tmp/ccexoJxC.s 			page 97


 2964              		.thumb
 2965              		.thumb_func
 2966              		.fpu fpv4-sp-d16
 2968              	HAL_RCC_GetOscConfig:
 2969              	.LVL221:
 2970              	.LFB140:
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2971              		.loc 1 1064 1 is_stmt 1 view -0
 2972              		.cfi_startproc
 2973              		@ args = 0, pretend = 0, frame = 0
 2974              		@ frame_needed = 0, uses_anonymous_args = 0
 2975              		@ link register save eliminated.
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 2976              		.loc 1 1066 3 view .LVU834
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 2977              		.loc 1 1069 3 view .LVU835
 2978              		.loc 1 1069 37 is_stmt 0 view .LVU836
 2979 0000 0F23     		movs	r3, #15
 2980 0002 0360     		str	r3, [r0]
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2981              		.loc 1 1074 3 is_stmt 1 view .LVU837
 2982              		.loc 1 1074 10 is_stmt 0 view .LVU838
 2983 0004 2D4B     		ldr	r3, .L208
 2984 0006 1B68     		ldr	r3, [r3]
 2985              		.loc 1 1074 5 view .LVU839
 2986 0008 13F4802F 		tst	r3, #262144
 2987 000c 36D0     		beq	.L196
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2988              		.loc 1 1076 5 is_stmt 1 view .LVU840
 2989              		.loc 1 1076 33 is_stmt 0 view .LVU841
 2990 000e 4FF4A023 		mov	r3, #327680
 2991 0012 4360     		str	r3, [r0, #4]
 2992              	.L197:
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccexoJxC.s 			page 98


1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 2993              		.loc 1 1091 3 is_stmt 1 view .LVU842
 2994              		.loc 1 1091 10 is_stmt 0 view .LVU843
 2995 0014 294B     		ldr	r3, .L208
 2996 0016 1B68     		ldr	r3, [r3]
 2997              		.loc 1 1091 5 view .LVU844
 2998 0018 13F0010F 		tst	r3, #1
 2999 001c 3AD0     		beq	.L199
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 3000              		.loc 1 1093 5 is_stmt 1 view .LVU845
 3001              		.loc 1 1093 33 is_stmt 0 view .LVU846
 3002 001e 0123     		movs	r3, #1
 3003 0020 C360     		str	r3, [r0, #12]
 3004              	.L200:
1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 3005              		.loc 1 1100 3 is_stmt 1 view .LVU847
 3006              		.loc 1 1100 59 is_stmt 0 view .LVU848
 3007 0022 2649     		ldr	r1, .L208
 3008 0024 0B68     		ldr	r3, [r1]
 3009              		.loc 1 1100 64 view .LVU849
 3010 0026 03F0F803 		and	r3, r3, #248
 3011              	.LVL222:
 3012              	.LBB287:
 3013              	.LBI287:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3014              		.loc 2 981 31 is_stmt 1 view .LVU850
 3015              	.LBB288:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3016              		.loc 2 983 3 view .LVU851
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3017              		.loc 2 988 4 view .LVU852
 3018 002a F822     		movs	r2, #248
 3019              		.syntax unified
 3020              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3021 002c 92FAA2F2 		rbit r2, r2
 3022              	@ 0 "" 2
 3023              	.LVL223:
 3024              		.loc 2 1001 3 view .LVU853
 3025              		.loc 2 1001 3 is_stmt 0 view .LVU854
 3026              		.thumb
 3027              		.syntax unified
 3028              	.LBE288:
 3029              	.LBE287:
ARM GAS  /tmp/ccexoJxC.s 			page 99


 3030              		.loc 1 1100 44 view .LVU855
 3031 0030 B2FA82F2 		clz	r2, r2
 3032 0034 D340     		lsrs	r3, r3, r2
 3033              		.loc 1 1100 42 view .LVU856
 3034 0036 0361     		str	r3, [r0, #16]
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 3035              		.loc 1 1103 3 is_stmt 1 view .LVU857
 3036              		.loc 1 1103 10 is_stmt 0 view .LVU858
 3037 0038 0B6A     		ldr	r3, [r1, #32]
 3038              		.loc 1 1103 5 view .LVU859
 3039 003a 13F0040F 		tst	r3, #4
 3040 003e 2CD0     		beq	.L201
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 3041              		.loc 1 1105 5 is_stmt 1 view .LVU860
 3042              		.loc 1 1105 33 is_stmt 0 view .LVU861
 3043 0040 0523     		movs	r3, #5
 3044 0042 8360     		str	r3, [r0, #8]
 3045              	.L202:
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 3046              		.loc 1 1117 3 is_stmt 1 view .LVU862
 3047              		.loc 1 1117 10 is_stmt 0 view .LVU863
 3048 0044 1D4B     		ldr	r3, .L208
 3049 0046 5B6A     		ldr	r3, [r3, #36]
 3050              		.loc 1 1117 5 view .LVU864
 3051 0048 13F0010F 		tst	r3, #1
 3052 004c 30D0     		beq	.L204
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 3053              		.loc 1 1119 5 is_stmt 1 view .LVU865
 3054              		.loc 1 1119 33 is_stmt 0 view .LVU866
 3055 004e 0123     		movs	r3, #1
 3056 0050 4361     		str	r3, [r0, #20]
 3057              	.L205:
1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 3058              		.loc 1 1128 3 is_stmt 1 view .LVU867
ARM GAS  /tmp/ccexoJxC.s 			page 100


 3059              		.loc 1 1128 10 is_stmt 0 view .LVU868
 3060 0052 1A4B     		ldr	r3, .L208
 3061 0054 1B68     		ldr	r3, [r3]
 3062              		.loc 1 1128 5 view .LVU869
 3063 0056 13F0807F 		tst	r3, #16777216
 3064 005a 2CD0     		beq	.L206
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 3065              		.loc 1 1130 5 is_stmt 1 view .LVU870
 3066              		.loc 1 1130 37 is_stmt 0 view .LVU871
 3067 005c 0223     		movs	r3, #2
 3068 005e 8361     		str	r3, [r0, #24]
 3069              	.L207:
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 3070              		.loc 1 1136 3 is_stmt 1 view .LVU872
 3071              		.loc 1 1136 52 is_stmt 0 view .LVU873
 3072 0060 164B     		ldr	r3, .L208
 3073 0062 5A68     		ldr	r2, [r3, #4]
 3074              		.loc 1 1136 38 view .LVU874
 3075 0064 02F4C032 		and	r2, r2, #98304
 3076              		.loc 1 1136 36 view .LVU875
 3077 0068 C261     		str	r2, [r0, #28]
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 3078              		.loc 1 1137 3 is_stmt 1 view .LVU876
 3079              		.loc 1 1137 49 is_stmt 0 view .LVU877
 3080 006a 5A68     		ldr	r2, [r3, #4]
 3081              		.loc 1 1137 35 view .LVU878
 3082 006c 02F47012 		and	r2, r2, #3932160
 3083              		.loc 1 1137 33 view .LVU879
 3084 0070 0262     		str	r2, [r0, #32]
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
 3085              		.loc 1 1139 3 is_stmt 1 view .LVU880
 3086              		.loc 1 1139 49 is_stmt 0 view .LVU881
 3087 0072 DB6A     		ldr	r3, [r3, #44]
 3088              		.loc 1 1139 35 view .LVU882
 3089 0074 03F00F03 		and	r3, r3, #15
 3090              		.loc 1 1139 33 view .LVU883
 3091 0078 4362     		str	r3, [r0, #36]
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3092              		.loc 1 1141 1 view .LVU884
 3093 007a 7047     		bx	lr
 3094              	.L196:
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3095              		.loc 1 1078 8 is_stmt 1 view .LVU885
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3096              		.loc 1 1078 15 is_stmt 0 view .LVU886
 3097 007c 0F4B     		ldr	r3, .L208
 3098 007e 1B68     		ldr	r3, [r3]
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3099              		.loc 1 1078 10 view .LVU887
ARM GAS  /tmp/ccexoJxC.s 			page 101


 3100 0080 13F4803F 		tst	r3, #65536
 3101 0084 03D0     		beq	.L198
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3102              		.loc 1 1080 5 is_stmt 1 view .LVU888
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3103              		.loc 1 1080 33 is_stmt 0 view .LVU889
 3104 0086 4FF48033 		mov	r3, #65536
 3105 008a 4360     		str	r3, [r0, #4]
 3106 008c C2E7     		b	.L197
 3107              	.L198:
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3108              		.loc 1 1084 5 is_stmt 1 view .LVU890
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3109              		.loc 1 1084 33 is_stmt 0 view .LVU891
 3110 008e 0023     		movs	r3, #0
 3111 0090 4360     		str	r3, [r0, #4]
 3112 0092 BFE7     		b	.L197
 3113              	.L199:
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3114              		.loc 1 1097 5 is_stmt 1 view .LVU892
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3115              		.loc 1 1097 33 is_stmt 0 view .LVU893
 3116 0094 0023     		movs	r3, #0
 3117 0096 C360     		str	r3, [r0, #12]
 3118 0098 C3E7     		b	.L200
 3119              	.L201:
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3120              		.loc 1 1107 8 is_stmt 1 view .LVU894
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3121              		.loc 1 1107 15 is_stmt 0 view .LVU895
 3122 009a 084B     		ldr	r3, .L208
 3123 009c 1B6A     		ldr	r3, [r3, #32]
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3124              		.loc 1 1107 10 view .LVU896
 3125 009e 13F0010F 		tst	r3, #1
 3126 00a2 02D0     		beq	.L203
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3127              		.loc 1 1109 5 is_stmt 1 view .LVU897
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3128              		.loc 1 1109 33 is_stmt 0 view .LVU898
 3129 00a4 0123     		movs	r3, #1
 3130 00a6 8360     		str	r3, [r0, #8]
 3131 00a8 CCE7     		b	.L202
 3132              	.L203:
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3133              		.loc 1 1113 5 is_stmt 1 view .LVU899
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3134              		.loc 1 1113 33 is_stmt 0 view .LVU900
 3135 00aa 0023     		movs	r3, #0
 3136 00ac 8360     		str	r3, [r0, #8]
 3137 00ae C9E7     		b	.L202
 3138              	.L204:
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3139              		.loc 1 1123 5 is_stmt 1 view .LVU901
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3140              		.loc 1 1123 33 is_stmt 0 view .LVU902
 3141 00b0 0023     		movs	r3, #0
ARM GAS  /tmp/ccexoJxC.s 			page 102


 3142 00b2 4361     		str	r3, [r0, #20]
 3143 00b4 CDE7     		b	.L205
 3144              	.L206:
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3145              		.loc 1 1134 5 is_stmt 1 view .LVU903
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3146              		.loc 1 1134 37 is_stmt 0 view .LVU904
 3147 00b6 0123     		movs	r3, #1
 3148 00b8 8361     		str	r3, [r0, #24]
 3149 00ba D1E7     		b	.L207
 3150              	.L209:
 3151              		.align	2
 3152              	.L208:
 3153 00bc 00100240 		.word	1073876992
 3154              		.cfi_endproc
 3155              	.LFE140:
 3157              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 3158              		.align	1
 3159              		.global	HAL_RCC_GetClockConfig
 3160              		.syntax unified
 3161              		.thumb
 3162              		.thumb_func
 3163              		.fpu fpv4-sp-d16
 3165              	HAL_RCC_GetClockConfig:
 3166              	.LVL224:
 3167              	.LFB141:
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3168              		.loc 1 1152 1 is_stmt 1 view -0
 3169              		.cfi_startproc
 3170              		@ args = 0, pretend = 0, frame = 0
 3171              		@ frame_needed = 0, uses_anonymous_args = 0
 3172              		@ link register save eliminated.
1153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 3173              		.loc 1 1154 3 view .LVU906
1155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
 3174              		.loc 1 1155 3 view .LVU907
1156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 3175              		.loc 1 1158 3 view .LVU908
 3176              		.loc 1 1158 32 is_stmt 0 view .LVU909
 3177 0000 0F23     		movs	r3, #15
 3178 0002 0360     		str	r3, [r0]
1159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
ARM GAS  /tmp/ccexoJxC.s 			page 103


 3179              		.loc 1 1161 3 is_stmt 1 view .LVU910
 3180              		.loc 1 1161 51 is_stmt 0 view .LVU911
 3181 0004 0B4B     		ldr	r3, .L211
 3182 0006 5A68     		ldr	r2, [r3, #4]
 3183              		.loc 1 1161 37 view .LVU912
 3184 0008 02F00302 		and	r2, r2, #3
 3185              		.loc 1 1161 35 view .LVU913
 3186 000c 4260     		str	r2, [r0, #4]
1162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 3187              		.loc 1 1164 3 is_stmt 1 view .LVU914
 3188              		.loc 1 1164 52 is_stmt 0 view .LVU915
 3189 000e 5A68     		ldr	r2, [r3, #4]
 3190              		.loc 1 1164 38 view .LVU916
 3191 0010 02F0F002 		and	r2, r2, #240
 3192              		.loc 1 1164 36 view .LVU917
 3193 0014 8260     		str	r2, [r0, #8]
1165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 3194              		.loc 1 1167 3 is_stmt 1 view .LVU918
 3195              		.loc 1 1167 53 is_stmt 0 view .LVU919
 3196 0016 5A68     		ldr	r2, [r3, #4]
 3197              		.loc 1 1167 39 view .LVU920
 3198 0018 02F4E062 		and	r2, r2, #1792
 3199              		.loc 1 1167 37 view .LVU921
 3200 001c C260     		str	r2, [r0, #12]
1168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 3201              		.loc 1 1170 3 is_stmt 1 view .LVU922
 3202              		.loc 1 1170 54 is_stmt 0 view .LVU923
 3203 001e 5B68     		ldr	r3, [r3, #4]
 3204              		.loc 1 1170 39 view .LVU924
 3205 0020 DB08     		lsrs	r3, r3, #3
 3206 0022 03F4E063 		and	r3, r3, #1792
 3207              		.loc 1 1170 37 view .LVU925
 3208 0026 0361     		str	r3, [r0, #16]
1171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 3209              		.loc 1 1173 3 is_stmt 1 view .LVU926
 3210              		.loc 1 1173 32 is_stmt 0 view .LVU927
 3211 0028 034B     		ldr	r3, .L211+4
 3212 002a 1B68     		ldr	r3, [r3]
 3213              		.loc 1 1173 16 view .LVU928
 3214 002c 03F00703 		and	r3, r3, #7
 3215              		.loc 1 1173 14 view .LVU929
 3216 0030 0B60     		str	r3, [r1]
1174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3217              		.loc 1 1174 1 view .LVU930
 3218 0032 7047     		bx	lr
 3219              	.L212:
 3220              		.align	2
 3221              	.L211:
 3222 0034 00100240 		.word	1073876992
ARM GAS  /tmp/ccexoJxC.s 			page 104


 3223 0038 00200240 		.word	1073881088
 3224              		.cfi_endproc
 3225              	.LFE141:
 3227              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 3228              		.align	1
 3229              		.weak	HAL_RCC_CSSCallback
 3230              		.syntax unified
 3231              		.thumb
 3232              		.thumb_func
 3233              		.fpu fpv4-sp-d16
 3235              	HAL_RCC_CSSCallback:
 3236              	.LFB143:
1175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
1183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
1193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3237              		.loc 1 1199 1 is_stmt 1 view -0
 3238              		.cfi_startproc
 3239              		@ args = 0, pretend = 0, frame = 0
 3240              		@ frame_needed = 0, uses_anonymous_args = 0
 3241              		@ link register save eliminated.
1200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3242              		.loc 1 1203 1 view .LVU932
 3243 0000 7047     		bx	lr
 3244              		.cfi_endproc
 3245              	.LFE143:
 3247              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 3248              		.align	1
 3249              		.global	HAL_RCC_NMI_IRQHandler
 3250              		.syntax unified
 3251              		.thumb
 3252              		.thumb_func
 3253              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccexoJxC.s 			page 105


 3255              	HAL_RCC_NMI_IRQHandler:
 3256              	.LFB142:
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 3257              		.loc 1 1182 1 view -0
 3258              		.cfi_startproc
 3259              		@ args = 0, pretend = 0, frame = 0
 3260              		@ frame_needed = 0, uses_anonymous_args = 0
 3261 0000 08B5     		push	{r3, lr}
 3262              	.LCFI15:
 3263              		.cfi_def_cfa_offset 8
 3264              		.cfi_offset 3, -8
 3265              		.cfi_offset 14, -4
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3266              		.loc 1 1184 3 view .LVU934
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3267              		.loc 1 1184 6 is_stmt 0 view .LVU935
 3268 0002 064B     		ldr	r3, .L218
 3269 0004 9B68     		ldr	r3, [r3, #8]
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3270              		.loc 1 1184 5 view .LVU936
 3271 0006 13F0800F 		tst	r3, #128
 3272 000a 00D1     		bne	.L217
 3273              	.L214:
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3274              		.loc 1 1192 1 view .LVU937
 3275 000c 08BD     		pop	{r3, pc}
 3276              	.L217:
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 3277              		.loc 1 1187 5 is_stmt 1 view .LVU938
 3278 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 3279              	.LVL225:
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3280              		.loc 1 1190 5 view .LVU939
 3281 0012 034B     		ldr	r3, .L218+4
 3282 0014 8022     		movs	r2, #128
 3283 0016 1A70     		strb	r2, [r3]
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3284              		.loc 1 1192 1 is_stmt 0 view .LVU940
 3285 0018 F8E7     		b	.L214
 3286              	.L219:
 3287 001a 00BF     		.align	2
 3288              	.L218:
 3289 001c 00100240 		.word	1073876992
 3290 0020 0A100240 		.word	1073877002
 3291              		.cfi_endproc
 3292              	.LFE142:
 3294              		.section	.rodata.aPLLMULFactorTable,"a"
 3295              		.align	2
 3296              		.set	.LANCHOR0,. + 0
 3299              	aPLLMULFactorTable:
 3300 0000 02       		.byte	2
 3301 0001 03       		.byte	3
 3302 0002 04       		.byte	4
 3303 0003 05       		.byte	5
 3304 0004 06       		.byte	6
 3305 0005 07       		.byte	7
 3306 0006 08       		.byte	8
ARM GAS  /tmp/ccexoJxC.s 			page 106


 3307 0007 09       		.byte	9
 3308 0008 0A       		.byte	10
 3309 0009 0B       		.byte	11
 3310 000a 0C       		.byte	12
 3311 000b 0D       		.byte	13
 3312 000c 0E       		.byte	14
 3313 000d 0F       		.byte	15
 3314 000e 10       		.byte	16
 3315 000f 10       		.byte	16
 3316              		.section	.rodata.aPredivFactorTable,"a"
 3317              		.align	2
 3318              		.set	.LANCHOR1,. + 0
 3321              	aPredivFactorTable:
 3322 0000 01       		.byte	1
 3323 0001 02       		.byte	2
 3324 0002 03       		.byte	3
 3325 0003 04       		.byte	4
 3326 0004 05       		.byte	5
 3327 0005 06       		.byte	6
 3328 0006 07       		.byte	7
 3329 0007 08       		.byte	8
 3330 0008 09       		.byte	9
 3331 0009 0A       		.byte	10
 3332 000a 0B       		.byte	11
 3333 000b 0C       		.byte	12
 3334 000c 0D       		.byte	13
 3335 000d 0E       		.byte	14
 3336 000e 0F       		.byte	15
 3337 000f 10       		.byte	16
 3338              		.text
 3339              	.Letext0:
 3340              		.file 3 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 3341              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 3342              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 3343              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 3344              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 3345              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 3346              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 3347              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 3348              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/ccexoJxC.s 			page 107


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/ccexoJxC.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccexoJxC.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccexoJxC.s:226    .text.HAL_RCC_DeInit:00000000000000dc $d
     /tmp/ccexoJxC.s:236    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccexoJxC.s:243    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccexoJxC.s:1176   .text.HAL_RCC_OscConfig:0000000000000334 $d
     /tmp/ccexoJxC.s:1182   .text.HAL_RCC_OscConfig:000000000000033c $t
     /tmp/ccexoJxC.s:2024   .text.HAL_RCC_OscConfig:0000000000000634 $d
     /tmp/ccexoJxC.s:2027   .text.HAL_RCC_OscConfig:000000000000063c $t
     /tmp/ccexoJxC.s:2033   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccexoJxC.s:2040   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccexoJxC.s:2128   .text.HAL_RCC_MCOConfig:000000000000004c $d
     /tmp/ccexoJxC.s:2133   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccexoJxC.s:2140   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccexoJxC.s:2181   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccexoJxC.s:2188   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccexoJxC.s:2229   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccexoJxC.s:2236   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccexoJxC.s:2357   .text.HAL_RCC_GetSysClockFreq:0000000000000060 $d
     /tmp/ccexoJxC.s:2365   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccexoJxC.s:2372   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccexoJxC.s:2797   .text.HAL_RCC_ClockConfig:0000000000000194 $d
     /tmp/ccexoJxC.s:2806   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccexoJxC.s:2813   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccexoJxC.s:2828   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccexoJxC.s:2833   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccexoJxC.s:2840   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccexoJxC.s:2891   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
     /tmp/ccexoJxC.s:2897   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccexoJxC.s:2904   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccexoJxC.s:2955   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
     /tmp/ccexoJxC.s:2961   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccexoJxC.s:2968   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccexoJxC.s:3153   .text.HAL_RCC_GetOscConfig:00000000000000bc $d
     /tmp/ccexoJxC.s:3158   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccexoJxC.s:3165   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccexoJxC.s:3222   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccexoJxC.s:3228   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccexoJxC.s:3235   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccexoJxC.s:3248   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccexoJxC.s:3255   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccexoJxC.s:3289   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d
     /tmp/ccexoJxC.s:3295   .rodata.aPLLMULFactorTable:0000000000000000 $d
     /tmp/ccexoJxC.s:3299   .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/ccexoJxC.s:3317   .rodata.aPredivFactorTable:0000000000000000 $d
     /tmp/ccexoJxC.s:3321   .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
HAL_GPIO_Init
AHBPrescTable
APBPrescTable
ARM GAS  /tmp/ccexoJxC.s 			page 108


