Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Wed Jun  9 14:45:40 2021
| Host              : ip-172-31-48-57.ec2.internal running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing -cell WRAPPER_INST/CL -delay_type max -max_paths 10 -sort_by group -input_pins -file /home/centos/src/project_data/aws-fpga/hdk/cl/developer_designs/oBTC_miner/build/reports/21_06_09-095626.postroute_design_timing_max.rpt
| Design            : top_sp
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.287ns (8.117%)  route 3.249ns (91.884%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.038ns = ( 10.038 - 4.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.284ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.038ns
    Common Clock Delay      (CCD):    4.145ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.813ns (routing 0.338ns, distribution 2.475ns)
  Clock Net Delay (Destination): 2.613ns (routing 0.309ns, distribution 2.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.813     5.787    boundary       <hidden>
    SLICE_X61Y333        FDSE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y333        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.866 f  reconfigurable <hidden>
                         net (fo=2, routed)           0.049     5.915    reconfigurable <hidden>
    SLICE_X61Y333                                                     f  reconfigurable <hidden>
    SLICE_X61Y333        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.965 f  reconfigurable <hidden>
                         net (fo=1, routed)           1.214     7.179    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X63Y243                                                     f  reconfigurable <hidden>
    SLICE_X63Y243        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.051     7.230 f  reconfigurable <hidden>
                         net (fo=1, routed)           0.943     8.173    reconfigurable <hidden>
    SLR Crossing[0->1]   
    SLICE_X63Y301                                                     f  reconfigurable <hidden>
    SLICE_X63Y301        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     8.209 f  reconfigurable <hidden>
                         net (fo=2, routed)           0.894     9.103    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y241                                                     f  reconfigurable <hidden>
    SLICE_X61Y241        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     9.138 f  reconfigurable <hidden>
                         net (fo=2, routed)           0.100     9.238    reconfigurable <hidden>
    SLICE_X61Y241                                                     f  reconfigurable <hidden>
    SLICE_X61Y241        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     9.274 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.049     9.323    reconfigurable <hidden>
    SLICE_X61Y241        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.613    10.038    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y241        FDRE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.384     9.654                     
                         inter-SLR compensation      -0.284     9.370                     
                         clock uncertainty           -0.054     9.317                     
    SLICE_X61Y241        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.342    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          9.342                     
                         arrival time                          -9.323                     
  -------------------------------------------------------------------
                         slack                                  0.019                     

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_main_a0 rise@8.000ns - clk_extra_a3 rise@4.000ns)
  Data Path Delay:        2.803ns  (logic 0.169ns (6.029%)  route 2.634ns (93.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 14.114 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns = ( 9.841 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.000ns
  Inter-SLR Compensation: 0.441ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.114ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.867ns (routing 0.338ns, distribution 2.529ns)
  Clock Net Delay (Destination): 2.698ns (routing 0.412ns, distribution 2.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     4.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     6.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     6.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     6.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.867     9.841    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y249        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.920 r  reconfigurable <hidden>
                         net (fo=13, routed)          1.698    11.618    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLR Crossing[0->1]   
    SLICE_X60Y306                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/I1
    SLICE_X60Y306        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090    11.708 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=23, routed)          0.936    12.644    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X4Y63         RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    10.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215    11.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.698    14.114    boundary       WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y63         RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.487    13.627                     
                         inter-SLR compensation      -0.441    13.186                     
                         clock uncertainty           -0.177    13.009                     
    RAMB36_X4Y63         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    12.667    reconfigurable   WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         12.667                     
                         arrival time                         -12.644                     
  -------------------------------------------------------------------
                         slack                                  0.023                     

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_main_a0 rise@8.000ns - clk_extra_a3 rise@4.000ns)
  Data Path Delay:        3.139ns  (logic 0.334ns (10.640%)  route 2.805ns (89.360%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.092ns = ( 14.092 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns = ( 9.841 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.000ns
  Inter-SLR Compensation: 0.437ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.092ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.867ns (routing 0.338ns, distribution 2.529ns)
  Clock Net Delay (Destination): 2.676ns (routing 0.412ns, distribution 2.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     4.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     6.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     6.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     6.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.867     9.841    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y249        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.920 f  reconfigurable <hidden>
                         net (fo=13, routed)          1.174    11.094    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/rd_en
    SLR Crossing[0->1]   
    SLICE_X61Y306                                                     f  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_5/I5
    SLICE_X61Y306        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089    11.183 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_5/O
                         net (fo=1, routed)           0.828    12.011    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_5_n_0
    SLICE_X46Y306                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_5_n_0_hold_fix/I0
    SLICE_X46Y306        LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069    12.080 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_5_n_0_hold_fix/O
                         net (fo=2, routed)           0.773    12.853    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_5_n_0_hold_fix_1
    SLICE_X60Y306                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_3/I2
    SLICE_X60Y306        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    12.950 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_3/O
                         net (fo=1, routed)           0.030    12.980    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_3_n_0
    SLICE_X60Y306        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    10.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215    11.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.676    14.092    boundary       WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/rd_clk
    SLICE_X60Y306        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]/C
                         clock pessimism             -0.487    13.605                     
                         inter-SLR compensation      -0.437    13.168                     
                         clock uncertainty           -0.177    12.990                     
    SLICE_X60Y306        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.015    reconfigurable   WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         13.015                     
                         arrival time                         -12.980                     
  -------------------------------------------------------------------
                         slack                                  0.035                     

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/Matrix_fifo_in/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[56].your_instance_name/BRAM_reg_0_15_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.215ns (6.087%)  route 3.317ns (93.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.090ns = ( 10.090 - 4.000 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.003ns (routing 0.338ns, distribution 2.665ns)
  Clock Net Delay (Destination): 2.665ns (routing 0.309ns, distribution 2.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      3.003     5.977    boundary       WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/Matrix_fifo_in/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y158        RAMB18E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/Matrix_fifo_in/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X3Y158        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     6.192 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/Matrix_fifo_in/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_0/DOUTADOUT[5]
                         net (fo=64, routed)          3.317     9.509    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[56].your_instance_name/BRAM_reg_0_15_5_5/D
    SLICE_X53Y535        RAMS32                                       r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[56].your_instance_name/BRAM_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.665    10.090    boundary       WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[56].your_instance_name/BRAM_reg_0_15_5_5/WCLK
    SLICE_X53Y535        RAMS32                                       r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[56].your_instance_name/BRAM_reg_0_15_5_5/SP/CLK
                         clock pessimism             -0.422     9.668                     
                         clock uncertainty           -0.054     9.614                     
    SLICE_X53Y535        RAMS32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.056     9.558    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[7].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[56].your_instance_name/BRAM_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                          9.558                     
                         arrival time                          -9.509                     
  -------------------------------------------------------------------
                         slack                                  0.049                     

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_final_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output_reg[409]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.201ns (5.298%)  route 3.593ns (94.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.105ns = ( 10.105 - 4.000 ) 
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.003ns (routing 0.338ns, distribution 2.665ns)
  Clock Net Delay (Destination): 2.680ns (routing 0.309ns, distribution 2.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      3.003     5.977    boundary       WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/clk_extra_a3
    SLR Crossing[1->0]   
    SLICE_X41Y259        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_final_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X41Y259        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.056 f  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_final_reg/Q
                         net (fo=1600, routed)        3.521     9.577    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/sel_final
    SLICE_X53Y285                                                     f  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output[409]_i_1__8/I4
    SLICE_X53Y285        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     9.699 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output[409]_i_1__8/O
                         net (fo=1, routed)           0.072     9.771    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/input[409]
    SLICE_X53Y285        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output_reg[409]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.680    10.105    boundary       WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/clk_extra_a3
    SLR Crossing[1->0]   
    SLICE_X53Y285        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output_reg[409]/C
                         clock pessimism             -0.243     9.862                     
                         clock uncertainty           -0.054     9.808                     
    SLICE_X53Y285        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.833    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[4].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output_reg[409]
  -------------------------------------------------------------------
                         required time                          9.833                     
                         arrival time                          -9.771                     
  -------------------------------------------------------------------
                         slack                                  0.062                     

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.251ns (7.106%)  route 3.281ns (92.894%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.186ns = ( 10.186 - 4.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.306ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.186ns
    Common Clock Delay      (CCD):    4.145ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.813ns (routing 0.338ns, distribution 2.475ns)
  Clock Net Delay (Destination): 2.761ns (routing 0.309ns, distribution 2.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.813     5.787    boundary       <hidden>
    SLICE_X61Y333        FDSE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y333        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.866 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.049     5.915    reconfigurable <hidden>
    SLICE_X61Y333                                                     r  reconfigurable <hidden>
    SLICE_X61Y333        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.965 r  reconfigurable <hidden>
                         net (fo=1, routed)           1.214     7.179    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X63Y243                                                     r  reconfigurable <hidden>
    SLICE_X63Y243        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.051     7.230 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.943     8.173    reconfigurable <hidden>
    SLR Crossing[0->1]   
    SLICE_X63Y301                                                     r  reconfigurable <hidden>
    SLICE_X63Y301        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     8.209 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.940     9.149    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y240                                                     r  reconfigurable <hidden>
    SLICE_X61Y240        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     9.184 r  reconfigurable <hidden>
                         net (fo=3, routed)           0.135     9.319    reconfigurable <hidden>
    SLICE_X61Y240        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.761    10.186    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y240        FDRE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.384     9.802                     
                         inter-SLR compensation      -0.306     9.496                     
                         clock uncertainty           -0.054     9.442                     
    SLICE_X61Y240        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     9.383    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          9.383                     
                         arrival time                          -9.319                     
  -------------------------------------------------------------------
                         slack                                  0.064                     

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.251ns (7.106%)  route 3.281ns (92.894%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.186ns = ( 10.186 - 4.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.306ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.186ns
    Common Clock Delay      (CCD):    4.145ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.813ns (routing 0.338ns, distribution 2.475ns)
  Clock Net Delay (Destination): 2.761ns (routing 0.309ns, distribution 2.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.813     5.787    boundary       <hidden>
    SLICE_X61Y333        FDSE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y333        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.866 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.049     5.915    reconfigurable <hidden>
    SLICE_X61Y333                                                     r  reconfigurable <hidden>
    SLICE_X61Y333        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.965 r  reconfigurable <hidden>
                         net (fo=1, routed)           1.214     7.179    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X63Y243                                                     r  reconfigurable <hidden>
    SLICE_X63Y243        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.051     7.230 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.943     8.173    reconfigurable <hidden>
    SLR Crossing[0->1]   
    SLICE_X63Y301                                                     r  reconfigurable <hidden>
    SLICE_X63Y301        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     8.209 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.940     9.149    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y240                                                     r  reconfigurable <hidden>
    SLICE_X61Y240        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     9.184 r  reconfigurable <hidden>
                         net (fo=3, routed)           0.135     9.319    reconfigurable <hidden>
    SLICE_X61Y240        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.761    10.186    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y240        FDRE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.384     9.802                     
                         inter-SLR compensation      -0.306     9.496                     
                         clock uncertainty           -0.054     9.442                     
    SLICE_X61Y240        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     9.383    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          9.383                     
                         arrival time                          -9.319                     
  -------------------------------------------------------------------
                         slack                                  0.064                     

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.251ns (7.106%)  route 3.281ns (92.894%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.186ns = ( 10.186 - 4.000 ) 
    Source Clock Delay      (SCD):    5.787ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.306ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.186ns
    Common Clock Delay      (CCD):    4.145ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.813ns (routing 0.338ns, distribution 2.475ns)
  Clock Net Delay (Destination): 2.761ns (routing 0.309ns, distribution 2.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.813     5.787    boundary       <hidden>
    SLICE_X61Y333        FDSE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y333        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.866 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.049     5.915    reconfigurable <hidden>
    SLICE_X61Y333                                                     r  reconfigurable <hidden>
    SLICE_X61Y333        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.965 r  reconfigurable <hidden>
                         net (fo=1, routed)           1.214     7.179    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X63Y243                                                     r  reconfigurable <hidden>
    SLICE_X63Y243        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.051     7.230 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.943     8.173    reconfigurable <hidden>
    SLR Crossing[0->1]   
    SLICE_X63Y301                                                     r  reconfigurable <hidden>
    SLICE_X63Y301        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     8.209 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.940     9.149    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y240                                                     r  reconfigurable <hidden>
    SLICE_X61Y240        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     9.184 r  reconfigurable <hidden>
                         net (fo=3, routed)           0.135     9.319    reconfigurable <hidden>
    SLICE_X61Y240        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.761    10.186    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y240        FDRE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.384     9.802                     
                         inter-SLR compensation      -0.306     9.496                     
                         clock uncertainty           -0.054     9.442                     
    SLICE_X61Y240        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     9.383    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          9.383                     
                         arrival time                          -9.319                     
  -------------------------------------------------------------------
                         slack                                  0.064                     

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/Matrix_fifo_in/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[7].your_instance_name/BRAM_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.220ns (6.563%)  route 3.132ns (93.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.866ns = ( 9.866 - 4.000 ) 
    Source Clock Delay      (SCD):    5.892ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.918ns (routing 0.338ns, distribution 2.580ns)
  Clock Net Delay (Destination): 2.441ns (routing 0.309ns, distribution 2.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.918     5.892    boundary       WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/Matrix_fifo_in/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y160        RAMB18E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/Matrix_fifo_in/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X4Y160        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[8])
                                                      0.220     6.112 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/Matrix_fifo_in/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_0/DOUTADOUT[8]
                         net (fo=64, routed)          3.132     9.244    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[7].your_instance_name/BRAM_reg_0_15_8_8/D
    SLICE_X88Y553        RAMS32                                       r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[7].your_instance_name/BRAM_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.441     9.866    boundary       WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[7].your_instance_name/BRAM_reg_0_15_8_8/WCLK
    SLICE_X88Y553        RAMS32                                       r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[7].your_instance_name/BRAM_reg_0_15_8_8/SP/CLK
                         clock pessimism             -0.422     9.444                     
                         clock uncertainty           -0.054     9.390                     
    SLICE_X88Y553        RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079     9.311    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[8].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[7].your_instance_name/BRAM_reg_0_15_8_8/SP
  -------------------------------------------------------------------
                         required time                          9.311                     
                         arrival time                          -9.244                     
  -------------------------------------------------------------------
                         slack                                  0.067                     

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_xor_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output_reg[1152]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.167ns (4.531%)  route 3.519ns (95.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 10.063 - 4.000 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.059ns (routing 0.338ns, distribution 2.721ns)
  Clock Net Delay (Destination): 2.638ns (routing 0.309ns, distribution 2.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      3.059     6.033    boundary       WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/clk_extra_a3
    SLR Crossing[1->0]   
    SLICE_X51Y112        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_xor_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X51Y112        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     6.112 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_xor_reg/Q
                         net (fo=1600, routed)        3.447     9.559    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/sel_xor
    SLICE_X56Y77                                                      r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output[1152]_i_1__0/I0
    SLICE_X56Y77         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     9.647 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output[1152]_i_1__0/O
                         net (fo=1, routed)           0.072     9.719    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/input[1152]
    SLICE_X56Y77         FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output_reg[1152]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.638    10.063    boundary       WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/clk_extra_a3
    SLR Crossing[1->0]   
    SLICE_X56Y77         FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output_reg[1152]/C
                         clock pessimism             -0.246     9.817                     
                         clock uncertainty           -0.054     9.764                     
    SLICE_X56Y77         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.789    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output_reg[1152]
  -------------------------------------------------------------------
                         required time                          9.789                     
                         arrival time                          -9.719                     
  -------------------------------------------------------------------
                         slack                                  0.070                     

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_main_a0 rise@8.000ns - clk_extra_a3 rise@4.000ns)
  Data Path Delay:        3.093ns  (logic 0.324ns (10.475%)  route 2.769ns (89.525%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 14.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns = ( 9.841 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.000ns
  Inter-SLR Compensation: 0.435ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.080ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.867ns (routing 0.338ns, distribution 2.529ns)
  Clock Net Delay (Destination): 2.664ns (routing 0.412ns, distribution 2.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     4.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     6.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     6.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     6.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.867     9.841    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y249        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.920 r  reconfigurable <hidden>
                         net (fo=13, routed)          1.127    11.047    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLR Crossing[0->1]   
    SLICE_X61Y305                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state[0]_i_1/I1
    SLICE_X61Y305        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110    11.157 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state[0]_i_1/O
                         net (fo=1, routed)           0.724    11.881    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state[0]_i_1_n_0
    SLICE_X43Y305                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state[0]_i_1_n_0_hold_fix/I0
    SLICE_X43Y305        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135    12.016 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state[0]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           0.918    12.934    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state[0]_i_1_n_0_hold_fix_1
    SLICE_X61Y305        FDSE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    10.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215    11.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.664    14.080    boundary       WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X61Y305        FDSE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.487    13.593                     
                         inter-SLR compensation      -0.435    13.158                     
                         clock uncertainty           -0.177    12.980                     
    SLICE_X61Y305        FDSE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    13.005    reconfigurable   WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.005                     
                         arrival time                         -12.934                     
  -------------------------------------------------------------------
                         slack                                  0.071                     

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/Matrix_fifo_in/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[36].your_instance_name/BRAM_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.213ns (5.930%)  route 3.379ns (94.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 10.091 - 4.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.922ns (routing 0.338ns, distribution 2.584ns)
  Clock Net Delay (Destination): 2.666ns (routing 0.309ns, distribution 2.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.922     5.896    boundary       WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/Matrix_fifo_in/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y162        RAMB18E2                                     r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/Matrix_fifo_in/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X4Y162        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[14])
                                                      0.213     6.109 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/Matrix_fifo_in/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_0/DOUTADOUT[14]
                         net (fo=64, routed)          3.379     9.488    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[36].your_instance_name/BRAM_reg_0_15_14_14/D
    SLICE_X42Y470        RAMS32                                       r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[36].your_instance_name/BRAM_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.666    10.091    boundary       WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[36].your_instance_name/BRAM_reg_0_15_14_14/WCLK
    SLICE_X42Y470        RAMS32                                       r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[36].your_instance_name/BRAM_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.418     9.673                     
                         clock uncertainty           -0.054     9.619                     
    SLICE_X42Y470        RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.057     9.562    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[10].heavy_hash_blk_dut/heavy_hash_dut/matrix_inst/data_path_dut/genblk1[36].your_instance_name/BRAM_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                          9.562                     
                         arrival time                          -9.488                     
  -------------------------------------------------------------------
                         slack                                  0.074                     

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_xor_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output_reg[998]/D
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_extra_a3 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.227ns (6.168%)  route 3.453ns (93.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.062ns = ( 10.062 - 4.000 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.059ns (routing 0.338ns, distribution 2.721ns)
  Clock Net Delay (Destination): 2.637ns (routing 0.309ns, distribution 2.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      3.059     6.033    boundary       WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/clk_extra_a3
    SLR Crossing[1->0]   
    SLICE_X51Y112        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_xor_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X51Y112        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     6.112 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/control_gen/sel_xor_reg/Q
                         net (fo=1600, routed)        3.404     9.516    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/sel_xor
    SLICE_X57Y75                                                      r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output[998]_i_1__0/I0
    SLICE_X57Y75         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     9.664 r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output[998]_i_1__0/O
                         net (fo=1, routed)           0.049     9.713    reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/input[998]
    SLICE_X57Y75         FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output_reg[998]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.637    10.062    boundary       WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/clk_extra_a3
    SLR Crossing[1->0]   
    SLICE_X57Y75         FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output_reg[998]/C
                         clock pessimism             -0.246     9.816                     
                         clock uncertainty           -0.054     9.763                     
    SLICE_X57Y75         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.788    reconfigurable   WRAPPER_INST/CL/top_ins/genblk1[0].heavy_hash_blk_dut/heavy_hash_dut/sha3_out/datapath_gen/state/output_reg[998]
  -------------------------------------------------------------------
                         required time                          9.788                     
                         arrival time                          -9.713                     
  -------------------------------------------------------------------
                         slack                                  0.075                     

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_main_a0 rise@8.000ns - clk_extra_a3 rise@4.000ns)
  Data Path Delay:        3.078ns  (logic 0.473ns (15.367%)  route 2.605ns (84.633%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 14.091 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns = ( 9.841 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.000ns
  Inter-SLR Compensation: 0.437ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.091ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.867ns (routing 0.338ns, distribution 2.529ns)
  Clock Net Delay (Destination): 2.675ns (routing 0.412ns, distribution 2.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     4.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     6.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     6.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     6.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.867     9.841    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y249        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.920 f  reconfigurable <hidden>
                         net (fo=13, routed)          1.659    11.579    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/rd_en
    SLR Crossing[0->1]   
    SLICE_X60Y306                                                     f  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_6/I3
    SLICE_X60Y306        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.159    11.738 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_6/O
                         net (fo=1, routed)           0.422    12.160    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_6_n_0
    SLICE_X60Y337                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_6_n_0_hold_fix/I0
    SLICE_X60Y337        LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.100    12.260 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_6_n_0_hold_fix/O
                         net (fo=2, routed)           0.506    12.766    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_6_n_0_hold_fix_1
    SLICE_X60Y306                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[0]_i_1__2/I0
    SLICE_X60Y306        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.135    12.901 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[0]_i_1__2/O
                         net (fo=1, routed)           0.018    12.919    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[0]_i_1__2_n_0
    SLICE_X60Y306        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    10.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215    11.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.675    14.091    boundary       WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/rd_clk
    SLICE_X60Y306        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[0]/C
                         clock pessimism             -0.487    13.604                     
                         inter-SLR compensation      -0.437    13.167                     
                         clock uncertainty           -0.177    12.989                     
    SLICE_X60Y306        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    13.014    reconfigurable   WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         13.014                     
                         arrival time                         -12.919                     
  -------------------------------------------------------------------
                         slack                                  0.095                     

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_main_a0 rise@8.000ns - clk_extra_a3 rise@4.000ns)
  Data Path Delay:        3.110ns  (logic 0.553ns (17.781%)  route 2.557ns (82.219%))
  Logic Levels:           5  (CARRY8=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.146ns = ( 14.146 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns = ( 9.841 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.000ns
  Inter-SLR Compensation: 0.445ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.146ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.867ns (routing 0.338ns, distribution 2.529ns)
  Clock Net Delay (Destination): 2.730ns (routing 0.412ns, distribution 2.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     4.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     6.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     6.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     6.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.867     9.841    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y249        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.920 f  reconfigurable <hidden>
                         net (fo=13, routed)          1.123    11.043    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLR Crossing[0->1]   
    SLICE_X60Y306                                                     f  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[4]_i_2/I4
    SLICE_X60Y306        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100    11.143 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[4]_i_2/O
                         net (fo=3, routed)           0.596    11.739    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg
    SLICE_X48Y306                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix/I0
    SLICE_X48Y306        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    11.812 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix/O
                         net (fo=12, routed)          0.774    12.586    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix_2
    SLICE_X56Y308                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10/I1
    SLICE_X56Y308        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    12.639 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10/O
                         net (fo=1, routed)           0.013    12.652    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/S[0]
    SLICE_X56Y308                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1/S[0]
    SLICE_X56Y308        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    12.844 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026    12.870    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0
    SLICE_X56Y309                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1/CI
    SLICE_X56Y309        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    12.926 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.025    12.951    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/diff_pntr_pe[8]
    SLICE_X56Y309        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    10.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215    11.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.730    14.146    boundary       WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X56Y309        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]/C
                         clock pessimism             -0.487    13.659                     
                         inter-SLR compensation      -0.445    13.214                     
                         clock uncertainty           -0.177    13.036                     
    SLICE_X56Y309        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    13.061    reconfigurable   WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]
  -------------------------------------------------------------------
                         required time                         13.061                     
                         arrival time                         -12.951                     
  -------------------------------------------------------------------
                         slack                                  0.110                     

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_main_a0 rise@8.000ns - clk_extra_a3 rise@4.000ns)
  Data Path Delay:        3.078ns  (logic 0.546ns (17.739%)  route 2.532ns (82.261%))
  Logic Levels:           4  (CARRY8=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.110ns = ( 14.110 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns = ( 9.841 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.000ns
  Inter-SLR Compensation: 0.440ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.110ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.867ns (routing 0.338ns, distribution 2.529ns)
  Clock Net Delay (Destination): 2.694ns (routing 0.412ns, distribution 2.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     4.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     6.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     6.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     6.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.867     9.841    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y249        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.920 f  reconfigurable <hidden>
                         net (fo=13, routed)          1.123    11.043    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLR Crossing[0->1]   
    SLICE_X60Y306                                                     f  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[4]_i_2/I4
    SLICE_X60Y306        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100    11.143 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[4]_i_2/O
                         net (fo=3, routed)           0.596    11.739    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg
    SLICE_X48Y306                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix/I0
    SLICE_X48Y306        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    11.812 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix/O
                         net (fo=12, routed)          0.774    12.586    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix_2
    SLICE_X56Y308                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10/I1
    SLICE_X56Y308        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    12.639 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10/O
                         net (fo=1, routed)           0.013    12.652    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/S[0]
    SLICE_X56Y308                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1/S[0]
    SLICE_X56Y308        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241    12.893 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.026    12.919    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/diff_pntr_pe[7]
    SLICE_X56Y308        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    10.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215    11.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.694    14.110    boundary       WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X56Y308        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]/C
                         clock pessimism             -0.487    13.623                     
                         inter-SLR compensation      -0.440    13.183                     
                         clock uncertainty           -0.177    13.006                     
    SLICE_X56Y308        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    13.031    reconfigurable   WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]
  -------------------------------------------------------------------
                         required time                         13.031                     
                         arrival time                         -12.919                     
  -------------------------------------------------------------------
                         slack                                  0.112                     

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_main_a0 rise@8.000ns - clk_extra_a3 rise@4.000ns)
  Data Path Delay:        3.076ns  (logic 0.545ns (17.718%)  route 2.531ns (82.282%))
  Logic Levels:           4  (CARRY8=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.110ns = ( 14.110 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns = ( 9.841 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.000ns
  Inter-SLR Compensation: 0.440ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.110ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.867ns (routing 0.338ns, distribution 2.529ns)
  Clock Net Delay (Destination): 2.694ns (routing 0.412ns, distribution 2.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     4.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     6.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     6.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     6.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.867     9.841    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y249        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.920 f  reconfigurable <hidden>
                         net (fo=13, routed)          1.123    11.043    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLR Crossing[0->1]   
    SLICE_X60Y306                                                     f  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[4]_i_2/I4
    SLICE_X60Y306        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100    11.143 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[4]_i_2/O
                         net (fo=3, routed)           0.596    11.739    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg
    SLICE_X48Y306                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix/I0
    SLICE_X48Y306        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    11.812 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix/O
                         net (fo=12, routed)          0.774    12.586    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix_2
    SLICE_X56Y308                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10/I1
    SLICE_X56Y308        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    12.639 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10/O
                         net (fo=1, routed)           0.013    12.652    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/S[0]
    SLICE_X56Y308                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1/S[0]
    SLICE_X56Y308        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240    12.892 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.025    12.917    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/diff_pntr_pe[5]
    SLICE_X56Y308        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    10.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215    11.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.694    14.110    boundary       WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X56Y308        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]/C
                         clock pessimism             -0.487    13.623                     
                         inter-SLR compensation      -0.440    13.183                     
                         clock uncertainty           -0.177    13.006                     
    SLICE_X56Y308        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    13.031    reconfigurable   WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]
  -------------------------------------------------------------------
                         required time                         13.031                     
                         arrival time                         -12.917                     
  -------------------------------------------------------------------
                         slack                                  0.114                     

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_main_a0 rise@8.000ns - clk_extra_a3 rise@4.000ns)
  Data Path Delay:        3.063ns  (logic 0.531ns (17.336%)  route 2.532ns (82.664%))
  Logic Levels:           4  (CARRY8=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.110ns = ( 14.110 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns = ( 9.841 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.000ns
  Inter-SLR Compensation: 0.440ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.110ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.867ns (routing 0.338ns, distribution 2.529ns)
  Clock Net Delay (Destination): 2.694ns (routing 0.412ns, distribution 2.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     4.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     6.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     6.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     6.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.867     9.841    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y249        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.920 f  reconfigurable <hidden>
                         net (fo=13, routed)          1.123    11.043    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLR Crossing[0->1]   
    SLICE_X60Y306                                                     f  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[4]_i_2/I4
    SLICE_X60Y306        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100    11.143 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[4]_i_2/O
                         net (fo=3, routed)           0.596    11.739    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg
    SLICE_X48Y306                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix/I0
    SLICE_X48Y306        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    11.812 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix/O
                         net (fo=12, routed)          0.774    12.586    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix_2
    SLICE_X56Y308                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10/I1
    SLICE_X56Y308        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    12.639 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10/O
                         net (fo=1, routed)           0.013    12.652    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/S[0]
    SLICE_X56Y308                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1/S[0]
    SLICE_X56Y308        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.226    12.878 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.026    12.904    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/diff_pntr_pe[6]
    SLICE_X56Y308        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    10.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215    11.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.694    14.110    boundary       WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X56Y308        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]/C
                         clock pessimism             -0.487    13.623                     
                         inter-SLR compensation      -0.440    13.183                     
                         clock uncertainty           -0.177    13.006                     
    SLICE_X56Y308        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    13.031    reconfigurable   WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]
  -------------------------------------------------------------------
                         required time                         13.031                     
                         arrival time                         -12.904                     
  -------------------------------------------------------------------
                         slack                                  0.127                     

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_main_a0 rise@8.000ns - clk_extra_a3 rise@4.000ns)
  Data Path Delay:        3.042ns  (logic 0.511ns (16.798%)  route 2.531ns (83.202%))
  Logic Levels:           4  (CARRY8=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.110ns = ( 14.110 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns = ( 9.841 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.000ns
  Inter-SLR Compensation: 0.440ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.110ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.867ns (routing 0.338ns, distribution 2.529ns)
  Clock Net Delay (Destination): 2.694ns (routing 0.412ns, distribution 2.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     4.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     6.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     6.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     6.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.867     9.841    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y249        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.920 f  reconfigurable <hidden>
                         net (fo=13, routed)          1.123    11.043    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLR Crossing[0->1]   
    SLICE_X60Y306                                                     f  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[4]_i_2/I4
    SLICE_X60Y306        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100    11.143 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[4]_i_2/O
                         net (fo=3, routed)           0.596    11.739    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg
    SLICE_X48Y306                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix/I0
    SLICE_X48Y306        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    11.812 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix/O
                         net (fo=12, routed)          0.774    12.586    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.ram_empty_i_reg_hold_fix_2
    SLICE_X56Y308                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10/I1
    SLICE_X56Y308        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    12.639 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10/O
                         net (fo=1, routed)           0.013    12.652    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/S[0]
    SLICE_X56Y308                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1/S[0]
    SLICE_X56Y308        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206    12.858 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.025    12.883    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/diff_pntr_pe[4]
    SLICE_X56Y308        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    10.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215    11.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.694    14.110    boundary       WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X56Y308        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]/C
                         clock pessimism             -0.487    13.623                     
                         inter-SLR compensation      -0.440    13.183                     
                         clock uncertainty           -0.177    13.006                     
    SLICE_X56Y308        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    13.031    reconfigurable   WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]
  -------------------------------------------------------------------
                         required time                         13.031                     
                         arrival time                         -12.883                     
  -------------------------------------------------------------------
                         slack                                  0.148                     

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_main_a0 rise@8.000ns - clk_extra_a3 rise@4.000ns)
  Data Path Delay:        2.992ns  (logic 0.320ns (10.695%)  route 2.672ns (89.305%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 14.080 - 8.000 ) 
    Source Clock Delay      (SCD):    5.841ns = ( 9.841 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
    User Uncertainty         (UU):    0.000ns
  Inter-SLR Compensation: 0.435ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.080ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.867ns (routing 0.338ns, distribution 2.529ns)
  Clock Net Delay (Destination): 2.664ns (routing 0.412ns, distribution 2.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     4.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     6.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     6.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     6.946    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.974 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.867     9.841    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X61Y249        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y249        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     9.920 r  reconfigurable <hidden>
                         net (fo=13, routed)          1.127    11.047    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLR Crossing[0->1]   
    SLICE_X61Y305                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state[1]_i_1/I1
    SLICE_X61Y305        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116    11.163 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.708    11.871    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state[1]_i_1_n_0
    SLICE_X43Y305                                                     r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state[1]_i_1_n_0_hold_fix/I0
    SLICE_X43Y305        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125    11.996 r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state[1]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           0.837    12.833    reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state[1]_i_1_n_0_hold_fix_1
    SLICE_X61Y305        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    10.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215    11.392    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.664    14.080    boundary       WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X61Y305        FDRE                                         r  reconfigurable WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.487    13.593                     
                         inter-SLR compensation      -0.435    13.158                     
                         clock uncertainty           -0.177    12.980                     
    SLICE_X61Y305        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    13.005    reconfigurable   WRAPPER_INST/CL/top_ins/heavyhash_fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.005                     
                         arrival time                         -12.833                     
  -------------------------------------------------------------------
                         slack                                  0.172                     

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 0.079ns (2.877%)  route 2.667ns (97.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.946ns = ( 9.946 - 4.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.415ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.946ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.732ns (routing 0.453ns, distribution 2.279ns)
  Clock Net Delay (Destination): 2.521ns (routing 0.309ns, distribution 2.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.732     5.695    boundary       <hidden>
    SLICE_X111Y328       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y328       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.774 r  static         <hidden>
                         net (fo=13, routed)          2.667     8.441    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X77Y203        FDPE                                         f  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.521     9.946    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X77Y203        FDPE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.487     9.459                     
                         inter-SLR compensation      -0.415     9.044                     
                         clock uncertainty           -0.177     8.866                     
    SLICE_X77Y203        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066     8.800    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          8.800                     
                         arrival time                          -8.441                     
  -------------------------------------------------------------------
                         slack                                  0.359                     

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.079ns (3.091%)  route 2.477ns (96.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 9.980 - 4.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.420ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.980ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.732ns (routing 0.453ns, distribution 2.279ns)
  Clock Net Delay (Destination): 2.555ns (routing 0.309ns, distribution 2.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.732     5.695    boundary       <hidden>
    SLICE_X111Y328       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y328       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.774 r  static         <hidden>
                         net (fo=13, routed)          2.477     8.251    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X55Y271        FDPE                                         f  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.555     9.980    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X55Y271        FDPE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.487     9.493                     
                         inter-SLR compensation      -0.420     9.073                     
                         clock uncertainty           -0.177     8.895                     
    SLICE_X55Y271        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.066     8.829    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          8.829                     
                         arrival time                          -8.251                     
  -------------------------------------------------------------------
                         slack                                  0.578                     

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.079ns (3.423%)  route 2.229ns (96.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 9.948 - 4.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.416ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.948ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.732ns (routing 0.453ns, distribution 2.279ns)
  Clock Net Delay (Destination): 2.523ns (routing 0.309ns, distribution 2.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.732     5.695    boundary       <hidden>
    SLICE_X111Y328       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y328       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.774 r  static         <hidden>
                         net (fo=13, routed)          2.229     8.003    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X71Y241        FDPE                                         f  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.523     9.948    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X71Y241        FDPE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.487     9.461                     
                         inter-SLR compensation      -0.416     9.045                     
                         clock uncertainty           -0.177     8.868                     
    SLICE_X71Y241        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066     8.802    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          8.802                     
                         arrival time                          -8.003                     
  -------------------------------------------------------------------
                         slack                                  0.799                     

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.079ns (3.828%)  route 1.985ns (96.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 9.930 - 4.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.413ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.930ns
    Common Clock Delay      (CCD):    3.177ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.732ns (routing 0.453ns, distribution 2.279ns)
  Clock Net Delay (Destination): 2.505ns (routing 0.309ns, distribution 2.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.732     5.695    boundary       <hidden>
    SLICE_X111Y328       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y328       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.774 r  static         <hidden>
                         net (fo=13, routed)          1.985     7.759    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X76Y258        FDPE                                         f  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.505     9.930    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X76Y258        FDPE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.487     9.443                     
                         inter-SLR compensation      -0.413     9.030                     
                         clock uncertainty           -0.177     8.853                     
    SLICE_X76Y258        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066     8.787    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          8.787                     
                         arrival time                          -7.759                     
  -------------------------------------------------------------------
                         slack                                  1.028                     

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.079ns (3.699%)  route 2.057ns (96.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 9.937 - 4.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.732ns (routing 0.453ns, distribution 2.279ns)
  Clock Net Delay (Destination): 2.512ns (routing 0.309ns, distribution 2.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.732     5.695    boundary       <hidden>
    SLICE_X111Y328       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y328       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.774 r  static         <hidden>
                         net (fo=13, routed)          2.057     7.831    boundary       <hidden>
    SLICE_X55Y386        FDPE                                         f  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.512     9.937    boundary       <hidden>
    SLICE_X55Y386        FDPE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.487     9.450                     
                         clock uncertainty           -0.177     9.273                     
    SLICE_X55Y386        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066     9.207    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          9.207                     
                         arrival time                          -7.831                     
  -------------------------------------------------------------------
                         slack                                  1.376                     

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.079ns (6.105%)  route 1.215ns (93.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 9.860 - 4.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.732ns (routing 0.453ns, distribution 2.279ns)
  Clock Net Delay (Destination): 2.435ns (routing 0.309ns, distribution 2.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.732     5.695    boundary       <hidden>
    SLICE_X111Y328       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y328       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.774 r  static         <hidden>
                         net (fo=13, routed)          1.215     6.989    boundary       <hidden>
    SLICE_X85Y320        FDPE                                         f  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.435     9.860    boundary       <hidden>
    SLICE_X85Y320        FDPE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.487     9.373                     
                         clock uncertainty           -0.177     9.196                     
    SLICE_X85Y320        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066     9.130    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          9.130                     
                         arrival time                          -6.989                     
  -------------------------------------------------------------------
                         slack                                  2.141                     

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.079ns (6.072%)  route 1.222ns (93.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 9.887 - 4.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.732ns (routing 0.453ns, distribution 2.279ns)
  Clock Net Delay (Destination): 2.462ns (routing 0.309ns, distribution 2.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.732     5.695    boundary       <hidden>
    SLICE_X111Y328       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y328       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.774 r  static         <hidden>
                         net (fo=13, routed)          1.222     6.996    boundary       <hidden>
    SLICE_X79Y302        FDPE                                         f  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.462     9.887    boundary       <hidden>
    SLICE_X79Y302        FDPE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.487     9.400                     
                         clock uncertainty           -0.177     9.223                     
    SLICE_X79Y302        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066     9.157    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          9.157                     
                         arrival time                          -6.996                     
  -------------------------------------------------------------------
                         slack                                  2.161                     

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.079ns (6.864%)  route 1.072ns (93.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 9.879 - 4.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.732ns (routing 0.453ns, distribution 2.279ns)
  Clock Net Delay (Destination): 2.454ns (routing 0.309ns, distribution 2.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.732     5.695    boundary       <hidden>
    SLICE_X111Y328       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y328       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.774 r  static         <hidden>
                         net (fo=13, routed)          1.072     6.846    boundary       <hidden>
    SLICE_X79Y318        FDPE                                         f  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.454     9.879    boundary       <hidden>
    SLICE_X79Y318        FDPE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.487     9.392                     
                         clock uncertainty           -0.177     9.215                     
    SLICE_X79Y318        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066     9.149    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          9.149                     
                         arrival time                          -6.846                     
  -------------------------------------------------------------------
                         slack                                  2.303                     

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.079ns (7.603%)  route 0.960ns (92.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.884ns = ( 9.884 - 4.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.732ns (routing 0.453ns, distribution 2.279ns)
  Clock Net Delay (Destination): 2.459ns (routing 0.309ns, distribution 2.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.732     5.695    boundary       <hidden>
    SLICE_X111Y328       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y328       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.774 r  static         <hidden>
                         net (fo=13, routed)          0.960     6.734    boundary       <hidden>
    SLICE_X80Y313        FDPE                                         f  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.459     9.884    boundary       <hidden>
    SLICE_X80Y313        FDPE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.487     9.397                     
                         clock uncertainty           -0.177     9.220                     
    SLICE_X80Y313        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066     9.154    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          9.154                     
                         arrival time                          -6.734                     
  -------------------------------------------------------------------
                         slack                                  2.420                     

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.079ns (8.012%)  route 0.907ns (91.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 9.883 - 4.000 ) 
    Source Clock Delay      (SCD):    5.695ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.732ns (routing 0.453ns, distribution 2.279ns)
  Clock Net Delay (Destination): 2.458ns (routing 0.309ns, distribution 2.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=31419, routed)       2.732     5.695    boundary       <hidden>
    SLICE_X111Y328       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y328       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.774 r  static         <hidden>
                         net (fo=13, routed)          0.907     6.681    boundary       <hidden>
    SLICE_X80Y315        FDPE                                         f  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7                                                         r  reconfigurable <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171                                                     r  reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.425 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=166743, routed)      2.458     9.883    boundary       <hidden>
    SLICE_X80Y315        FDPE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.487     9.396                     
                         clock uncertainty           -0.177     9.219                     
    SLICE_X80Y315        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066     9.153    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          9.153                     
                         arrival time                          -6.681                     
  -------------------------------------------------------------------
                         slack                                  2.472                     

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (drck fall@16.000ns - drck rise@0.000ns)
  Data Path Delay:        11.170ns  (logic 0.928ns (8.308%)  route 10.242ns (91.692%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 19.242 - 16.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.016ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.242ns
    Common Clock Delay      (CCD):    3.138ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.651ns (routing 0.780ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.361ns (routing 0.704ns, distribution 1.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.651     2.866    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.945 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         1.126     4.071    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/tck_i_reg
    SLICE_X144Y424       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y424       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.150 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/Q
                         net (fo=4, routed)           1.617     5.767    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[1]
    SLICE_X144Y424                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/I3
    SLICE_X144Y424       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     5.915 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=19, routed)          0.413     6.328    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/REG_O_reg[5]_0
    SLICE_X145Y420                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/I0
    SLICE_X145Y420       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.417 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          1.784     8.201    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X143Y359                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/I0
    SLICE_X143Y359       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     8.236 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=69, routed)          2.772    11.008    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLR Crossing[1->0]   
    SLICE_X100Y265                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/I1
    SLICE_X100Y265       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    11.097 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.094    11.191    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/tdo_i
    SLICE_X101Y265                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/I0
    SLICE_X101Y265       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    11.315 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           3.201    14.516    boundary       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[0->1]   
    SLICE_X144Y418                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/I5
    SLICE_X144Y418       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150    14.666 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.245    14.911    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X144Y424                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/I1
    SLICE_X144Y424       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    15.059 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.086    15.145    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/sh_reg_reg[0]
    SLICE_X144Y423                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/I2
    SLICE_X144Y423       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066    15.211 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.030    15.241    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck fall edge)      16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    16.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.361    18.553    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    18.611 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.631    19.242    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tck_i_reg
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.641    19.883                     
                         inter-SLR compensation      -0.016    19.867                     
                         clock uncertainty           -0.246    19.621                     
    SLICE_X144Y423       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    19.646    static           static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         19.646                     
                         arrival time                         -15.241                     
  -------------------------------------------------------------------
                         slack                                  4.405                     

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (drck rise@32.000ns - drck fall@16.000ns)
  Data Path Delay:        8.166ns  (logic 0.571ns (6.992%)  route 7.595ns (93.008%))
  Logic Levels:           5  (LUT1=1 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 35.332 - 32.000 ) 
    Source Clock Delay      (SCD):    4.009ns = ( 20.009 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.049ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.332ns
    Common Clock Delay      (CCD):    3.008ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.651ns (routing 0.780ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.361ns (routing 0.704ns, distribution 1.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck fall edge)      16.000    16.000 f                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.085    16.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.651    18.866    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    18.945 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         1.064    20.009    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tck_i_reg
    SLICE_X144Y420       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y420       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    20.087 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.112    20.199    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O
    SLICE_X145Y420                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/I1
    SLICE_X145Y420       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    20.348 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          1.784    22.132    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X143Y359                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/I0
    SLICE_X143Y359       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    22.167 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=69, routed)          2.772    24.939    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLR Crossing[1->0]   
    SLICE_X100Y265                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/I1
    SLICE_X100Y265       LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089    25.028 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.094    25.122    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/tdo_i
    SLICE_X101Y265                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/I0
    SLICE_X101Y265       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    25.246 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           2.818    28.064    boundary       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLR Crossing[0->1]   
    SLICE_X143Y388                                                    r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3/I2
    SLICE_X143Y388       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096    28.160 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3/O
                         net (fo=1, routed)           0.015    28.175    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3_n_0
    SLICE_X143Y388       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck rise edge)      32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.361    34.553    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    34.611 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.721    35.332    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X143Y388       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.541    35.873                     
                         inter-SLR compensation      -0.049    35.824                     
                         clock uncertainty           -0.246    35.578                     
    SLICE_X143Y388       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    35.603    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         35.603                     
                         arrival time                         -28.175                     
  -------------------------------------------------------------------
                         slack                                  7.428                     

Slack (MET) :             29.714ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (tck rise@32.000ns - tck rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.446ns (20.375%)  route 1.743ns (79.625%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.791ns = ( 37.791 - 32.000 ) 
    Source Clock Delay      (SCD):    6.557ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.802ns (routing 0.481ns, distribution 2.321ns)
  Clock Net Delay (Destination): 2.543ns (routing 0.441ns, distribution 2.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.802     6.557    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X100Y250       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X100Y250       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.633 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/Q
                         net (fo=4, routed)           0.720     7.353    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg_0
    SLICE_X92Y237                                                     r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/iTDO_i_8/I0
    SLICE_X92Y237        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     7.505 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/iTDO_i_8/O
                         net (fo=1, routed)           0.526     8.031    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_reg_4
    SLICE_X97Y237                                                     r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4/I5
    SLICE_X97Y237        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     8.183 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4/O
                         net (fo=1, routed)           0.482     8.665    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4_n_0
    SLICE_X98Y254                                                     r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_1/I2
    SLICE_X98Y254        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     8.731 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_1/O
                         net (fo=1, routed)           0.015     8.746    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X98Y254        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.543    37.791    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/tck
    SLICE_X98Y254        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.691    38.482                     
                         clock uncertainty           -0.046    38.435                     
    SLICE_X98Y254        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    38.460    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         38.460                     
                         arrival time                          -8.746                     
  -------------------------------------------------------------------
                         slack                                 29.714                     

Slack (MET) :             29.756ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (tck rise@32.000ns - tck rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.333ns (17.610%)  route 1.558ns (82.390%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.793ns = ( 37.793 - 32.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.835ns (routing 0.481ns, distribution 2.354ns)
  Clock Net Delay (Destination): 2.545ns (routing 0.441ns, distribution 2.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.835     6.590    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X92Y240        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y240        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     6.668 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.683     7.351    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X97Y226                                                     f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/I2
    SLICE_X97Y226        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     7.439 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.128     7.567    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X97Y226                                                     r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/I3
    SLICE_X97Y226        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167     7.734 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.747     8.481    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X100Y224       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.545    37.793    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X100Y224       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.551    38.344                     
                         clock uncertainty           -0.046    38.298                     
    SLICE_X100Y224       FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    38.237    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         38.237                     
                         arrival time                          -8.481                     
  -------------------------------------------------------------------
                         slack                                 29.756                     

Slack (MET) :             29.757ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (tck rise@32.000ns - tck rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.333ns (17.610%)  route 1.558ns (82.390%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.793ns = ( 37.793 - 32.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.835ns (routing 0.481ns, distribution 2.354ns)
  Clock Net Delay (Destination): 2.545ns (routing 0.441ns, distribution 2.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.835     6.590    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X92Y240        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y240        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     6.668 f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.683     7.351    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X97Y226                                                     f  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/I2
    SLICE_X97Y226        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     7.439 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.128     7.567    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X97Y226                                                     r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/I3
    SLICE_X97Y226        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167     7.734 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.747     8.481    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X100Y224       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.545    37.793    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X100Y224       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism              0.551    38.344                     
                         clock uncertainty           -0.046    38.298                     
    SLICE_X100Y224       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    38.238    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         38.238                     
                         arrival time                          -8.481                     
  -------------------------------------------------------------------
                         slack                                 29.757                     

Slack (MET) :             29.836ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (tck rise@32.000ns - tck rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.314ns (18.213%)  route 1.410ns (81.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 37.825 - 32.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.835ns (routing 0.481ns, distribution 2.354ns)
  Clock Net Delay (Destination): 2.577ns (routing 0.441ns, distribution 2.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.835     6.590    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X92Y240        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y240        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     6.668 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.599     7.267    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X96Y228                                                     r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/I1
    SLICE_X96Y228        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     7.415 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.403     7.818    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X102Y235                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/I0
    SLICE_X102Y235       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.906 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.408     8.314    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.577    37.825    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.551    38.376                     
                         clock uncertainty           -0.046    38.330                     
    SLICE_X100Y229       RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    38.150    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         38.150                     
                         arrival time                          -8.314                     
  -------------------------------------------------------------------
                         slack                                 29.836                     

Slack (MET) :             29.836ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (tck rise@32.000ns - tck rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.314ns (18.213%)  route 1.410ns (81.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 37.825 - 32.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.835ns (routing 0.481ns, distribution 2.354ns)
  Clock Net Delay (Destination): 2.577ns (routing 0.441ns, distribution 2.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.835     6.590    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X92Y240        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y240        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     6.668 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.599     7.267    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X96Y228                                                     r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/I1
    SLICE_X96Y228        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     7.415 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.403     7.818    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X102Y235                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/I0
    SLICE_X102Y235       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.906 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.408     8.314    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.577    37.825    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.551    38.376                     
                         clock uncertainty           -0.046    38.330                     
    SLICE_X100Y229       RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.180    38.150    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.150                     
                         arrival time                          -8.314                     
  -------------------------------------------------------------------
                         slack                                 29.836                     

Slack (MET) :             29.836ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (tck rise@32.000ns - tck rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.314ns (18.213%)  route 1.410ns (81.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 37.825 - 32.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.835ns (routing 0.481ns, distribution 2.354ns)
  Clock Net Delay (Destination): 2.577ns (routing 0.441ns, distribution 2.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.835     6.590    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X92Y240        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y240        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     6.668 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.599     7.267    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X96Y228                                                     r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/I1
    SLICE_X96Y228        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     7.415 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.403     7.818    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X102Y235                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/I0
    SLICE_X102Y235       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.906 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.408     8.314    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.577    37.825    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.551    38.376                     
                         clock uncertainty           -0.046    38.330                     
    SLICE_X100Y229       RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.180    38.150    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         38.150                     
                         arrival time                          -8.314                     
  -------------------------------------------------------------------
                         slack                                 29.836                     

Slack (MET) :             29.836ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (tck rise@32.000ns - tck rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.314ns (18.213%)  route 1.410ns (81.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 37.825 - 32.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.835ns (routing 0.481ns, distribution 2.354ns)
  Clock Net Delay (Destination): 2.577ns (routing 0.441ns, distribution 2.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.835     6.590    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X92Y240        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y240        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     6.668 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.599     7.267    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X96Y228                                                     r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/I1
    SLICE_X96Y228        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     7.415 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.403     7.818    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X102Y235                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/I0
    SLICE_X102Y235       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.906 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.408     8.314    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.577    37.825    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.551    38.376                     
                         clock uncertainty           -0.046    38.330                     
    SLICE_X100Y229       RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.180    38.150    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.150                     
                         arrival time                          -8.314                     
  -------------------------------------------------------------------
                         slack                                 29.836                     

Slack (MET) :             29.836ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (tck rise@32.000ns - tck rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.314ns (18.213%)  route 1.410ns (81.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 37.825 - 32.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.835ns (routing 0.481ns, distribution 2.354ns)
  Clock Net Delay (Destination): 2.577ns (routing 0.441ns, distribution 2.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.835     6.590    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X92Y240        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y240        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     6.668 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.599     7.267    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X96Y228                                                     r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/I1
    SLICE_X96Y228        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     7.415 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.403     7.818    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X102Y235                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/I0
    SLICE_X102Y235       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.906 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.408     8.314    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.577    37.825    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.551    38.376                     
                         clock uncertainty           -0.046    38.330                     
    SLICE_X100Y229       RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.180    38.150    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         38.150                     
                         arrival time                          -8.314                     
  -------------------------------------------------------------------
                         slack                                 29.836                     

Slack (MET) :             29.836ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (tck rise@32.000ns - tck rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.314ns (18.213%)  route 1.410ns (81.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 37.825 - 32.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.835ns (routing 0.481ns, distribution 2.354ns)
  Clock Net Delay (Destination): 2.577ns (routing 0.441ns, distribution 2.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.835     6.590    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X92Y240        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y240        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     6.668 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.599     7.267    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X96Y228                                                     r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/I1
    SLICE_X96Y228        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     7.415 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.403     7.818    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X102Y235                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/I0
    SLICE_X102Y235       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.906 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.408     8.314    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.577    37.825    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.551    38.376                     
                         clock uncertainty           -0.046    38.330                     
    SLICE_X100Y229       RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.180    38.150    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.150                     
                         arrival time                          -8.314                     
  -------------------------------------------------------------------
                         slack                                 29.836                     

Slack (MET) :             29.836ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (tck rise@32.000ns - tck rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.314ns (18.213%)  route 1.410ns (81.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.825ns = ( 37.825 - 32.000 ) 
    Source Clock Delay      (SCD):    6.590ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.835ns (routing 0.481ns, distribution 2.354ns)
  Clock Net Delay (Destination): 2.577ns (routing 0.441ns, distribution 2.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.835     6.590    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/tck
    SLICE_X92Y240        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y240        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     6.668 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.599     7.267    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X96Y228                                                     r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/I1
    SLICE_X96Y228        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     7.415 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.403     7.818    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X102Y235                                                    r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/I0
    SLICE_X102Y235       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.906 r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.408     8.314    reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212                                                    r  static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296                                                    r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119                                                     r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=379, routed)         2.577    37.825    boundary       WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X100Y229       RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.551    38.376                     
                         clock uncertainty           -0.046    38.330                     
    SLICE_X100Y229       RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.180    38.150    reconfigurable   WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         38.150                     
                         arrival time                          -8.314                     
  -------------------------------------------------------------------
                         slack                                 29.836                     




